<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::TargetRegisterInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1TargetRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetRegisterInfo Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...">TargetRegisterInfo</a> base class - We assume that the target defines a static array of TargetRegisterDesc objects that represent all of the machine registers that the target has.  
 <a href="classllvm_1_1TargetRegisterInfo.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::TargetRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetRegisterInfo__inherit__graph.png" border="0" usemap="#llvm_1_1TargetRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::TargetRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetRegisterInfo__coll__graph.png" border="0" usemap="#llvm_1_1TargetRegisterInfo_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">RegClassInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a07447b6a98904fe9b81a142f5a87ec19"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *</td></tr>
<tr class="separator:a07447b6a98904fe9b81a142f5a87ec19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca18c9e38bec2b26b575a31e7eb599e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4ca18c9e38bec2b26b575a31e7eb599e">vt_iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">MVT::SimpleValueType</a> *</td></tr>
<tr class="separator:a4ca18c9e38bec2b26b575a31e7eb599e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classllvm_1_1MCRegisterInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classllvm_1_1MCRegisterInfo')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td></tr>
<tr class="memitem:a2e6b96b6675dc76cace9e66fe7a5d829 inherit pub_types_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *</td></tr>
<tr class="separator:a2e6b96b6675dc76cace9e66fe7a5d829 inherit pub_types_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a251557179fe64bb09bd7e327c60c6b24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a251557179fe64bb09bd7e327c60c6b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the size in bits of a register from class RC.  <a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">More...</a><br /></td></tr>
<tr class="separator:a251557179fe64bb09bd7e327c60c6b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e6256f93a13938e8e59828d5677e32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad0e6256f93a13938e8e59828d5677e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the size in bytes of the stack slot allocated to hold a spilled copy of a register from class RC.  <a href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">More...</a><br /></td></tr>
<tr class="separator:ad0e6256f93a13938e8e59828d5677e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87fa290ccfe9e8742e51e2ddb20f3754"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a87fa290ccfe9e8742e51e2ddb20f3754">getSpillAlign</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a87fa290ccfe9e8742e51e2ddb20f3754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the minimum required alignment in bytes for a spill slot for a register of this class.  <a href="classllvm_1_1TargetRegisterInfo.html#a87fa290ccfe9e8742e51e2ddb20f3754">More...</a><br /></td></tr>
<tr class="separator:a87fa290ccfe9e8742e51e2ddb20f3754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaf5c0a9d9f810432a85bd299081e0a7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classT.html">T</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adaf5c0a9d9f810432a85bd299081e0a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the given <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> has the ValueType <a class="el" href="classT.html">T</a>.  <a href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">More...</a><br /></td></tr>
<tr class="separator:adaf5c0a9d9f810432a85bd299081e0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db794ef9798a1fbb4a8a4e6581a9f50"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0db794ef9798a1fbb4a8a4e6581a9f50">isTypeLegalForClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1LLT.html">LLT</a> <a class="el" href="classT.html">T</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0db794ef9798a1fbb4a8a4e6581a9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the given <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is compatible with <a class="el" href="classllvm_1_1LLT.html">LLT</a> <a class="el" href="classT.html">T</a>.  <a href="classllvm_1_1TargetRegisterInfo.html#a0db794ef9798a1fbb4a8a4e6581a9f50">More...</a><br /></td></tr>
<tr class="separator:a0db794ef9798a1fbb4a8a4e6581a9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78ffd11373487cf19f2ca4e75072ae67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">vt_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a78ffd11373487cf19f2ca4e75072ae67">legalclasstypes_begin</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a78ffd11373487cf19f2ca4e75072ae67"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Loop.html" title="Represents a single loop in the control flow graph.">Loop</a> over all of the value types that can be represented by values in the given register class.  <a href="classllvm_1_1TargetRegisterInfo.html#a78ffd11373487cf19f2ca4e75072ae67">More...</a><br /></td></tr>
<tr class="separator:a78ffd11373487cf19f2ca4e75072ae67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d632b5f4b6d8fff51014f7979ed8973"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">vt_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0d632b5f4b6d8fff51014f7979ed8973">legalclasstypes_end</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0d632b5f4b6d8fff51014f7979ed8973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17287afec9c4e572033dc4d1d6e11367"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a17287afec9c4e572033dc4d1d6e11367">getMinimalPhysRegClass</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT=<a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a17287afec9c4e572033dc4d1d6e11367"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg.  <a href="classllvm_1_1TargetRegisterInfo.html#a17287afec9c4e572033dc4d1d6e11367">More...</a><br /></td></tr>
<tr class="separator:a17287afec9c4e572033dc4d1d6e11367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f95422b6f60195a7d672314ed4e6b4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3f95422b6f60195a7d672314ed4e6b4b">getMinimalPhysRegClassLLT</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty=<a class="el" href="classllvm_1_1LLT.html">LLT</a>()) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f95422b6f60195a7d672314ed4e6b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg.  <a href="classllvm_1_1TargetRegisterInfo.html#a3f95422b6f60195a7d672314ed4e6b4b">More...</a><br /></td></tr>
<tr class="separator:a3f95422b6f60195a7d672314ed4e6b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c8fd7879e62b4a76d8c23ecef7ef23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">getAllocatableClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a91c8fd7879e62b4a76d8c23ecef7ef23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the maximal subclass of the given register class that is allocatable or NULL.  <a href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">More...</a><br /></td></tr>
<tr class="separator:a91c8fd7879e62b4a76d8c23ecef7ef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa9e8234d75eca83a898e143f4b2502e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">getAllocatableSet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afa9e8234d75eca83a898e143f4b2502e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a bitset indexed by register number indicating if a register is allocatable or not.  <a href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">More...</a><br /></td></tr>
<tr class="separator:afa9e8234d75eca83a898e143f4b2502e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad676386d23ba2c39c3e42850fc0c6a4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint8_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ad676386d23ba2c39c3e42850fc0c6a4e">getRegisterCosts</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad676386d23ba2c39c3e42850fc0c6a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a list of cost values for all registers that correspond to the index returned by RegisterCostTableIndex.  <a href="classllvm_1_1TargetRegisterInfo.html#ad676386d23ba2c39c3e42850fc0c6a4e">More...</a><br /></td></tr>
<tr class="separator:ad676386d23ba2c39c3e42850fc0c6a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f8f83c931fa084058914c65af13984"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#af2f8f83c931fa084058914c65af13984">isInAllocatableClass</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af2f8f83c931fa084058914c65af13984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the register is in the allocation of any register class.  <a href="classllvm_1_1TargetRegisterInfo.html#af2f8f83c931fa084058914c65af13984">More...</a><br /></td></tr>
<tr class="separator:af2f8f83c931fa084058914c65af13984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61a687e68ac8c976cad9f466768bb81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa61a687e68ac8c976cad9f466768bb81">getSubRegIndexName</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa61a687e68ac8c976cad9f466768bb81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the human-readable symbolic target-specific name for the specified SubRegIndex.  <a href="classllvm_1_1TargetRegisterInfo.html#aa61a687e68ac8c976cad9f466768bb81">More...</a><br /></td></tr>
<tr class="separator:aa61a687e68ac8c976cad9f466768bb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a23b6fb3b79b0c2bf4bf4f0cb042840"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7a23b6fb3b79b0c2bf4bf4f0cb042840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a bitmask representing the parts of a register that are covered by SubIdx.  <a href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">More...</a><br /></td></tr>
<tr class="separator:a7a23b6fb3b79b0c2bf4bf4f0cb042840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4dba4561a0e0da2cc502cd690b9bc09"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae4dba4561a0e0da2cc502cd690b9bc09">getCoveringSubRegIndexes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; &amp;Indexes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae4dba4561a0e0da2cc502cd690b9bc09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to find one or more subregister indexes to cover <code>LaneMask</code>.  <a href="classllvm_1_1TargetRegisterInfo.html#ae4dba4561a0e0da2cc502cd690b9bc09">More...</a><br /></td></tr>
<tr class="separator:ae4dba4561a0e0da2cc502cd690b9bc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580872a72109176e2fb94a23f64c73fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a580872a72109176e2fb94a23f64c73fb">getCoveringLanes</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a580872a72109176e2fb94a23f64c73fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The lane masks returned by <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840" title="Return a bitmask representing the parts of a register that are covered by SubIdx.">getSubRegIndexLaneMask()</a> above can only be used to determine if sub-registers overlap - they can't be used to determine if a set of sub-registers completely cover another sub-register.  <a href="classllvm_1_1TargetRegisterInfo.html#a580872a72109176e2fb94a23f64c73fb">More...</a><br /></td></tr>
<tr class="separator:a580872a72109176e2fb94a23f64c73fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5dddfd4ef6db864a18ecdbe51331b92"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab5dddfd4ef6db864a18ecdbe51331b92">regsOverlap</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegA, <a class="el" href="classllvm_1_1Register.html">Register</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab5dddfd4ef6db864a18ecdbe51331b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the two registers are equal or alias each other.  <a href="classllvm_1_1TargetRegisterInfo.html#ab5dddfd4ef6db864a18ecdbe51331b92">More...</a><br /></td></tr>
<tr class="separator:ab5dddfd4ef6db864a18ecdbe51331b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a754b5821e9b04a747f114390c45a7a75"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a754b5821e9b04a747f114390c45a7a75">hasRegUnit</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a754b5821e9b04a747f114390c45a7a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if Reg contains RegUnit.  <a href="classllvm_1_1TargetRegisterInfo.html#a754b5821e9b04a747f114390c45a7a75">More...</a><br /></td></tr>
<tr class="separator:a754b5821e9b04a747f114390c45a7a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965fc42d34bd3c15f23cd8cfd31d6ad6"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a965fc42d34bd3c15f23cd8cfd31d6ad6">lookThruCopyLike</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a965fc42d34bd3c15f23cd8cfd31d6ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the original SrcReg unless it is the target of a copy-like operation, in which case we chain backwards through all such operations to the ultimate source register.  <a href="classllvm_1_1TargetRegisterInfo.html#a965fc42d34bd3c15f23cd8cfd31d6ad6">More...</a><br /></td></tr>
<tr class="separator:a965fc42d34bd3c15f23cd8cfd31d6ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f7f2867c8f943ceb672823c013df28"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a56f7f2867c8f943ceb672823c013df28">lookThruSingleUseCopyChain</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a56f7f2867c8f943ceb672823c013df28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the original SrcReg unless it is the target of a copy-like operation, in which case we chain backwards through all such operations to the ultimate source register.  <a href="classllvm_1_1TargetRegisterInfo.html#a56f7f2867c8f943ceb672823c013df28">More...</a><br /></td></tr>
<tr class="separator:a56f7f2867c8f943ceb672823c013df28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6801a273e861350b84268644b09a4783"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">getCalleeSavedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="memdesc:a6801a273e861350b84268644b09a4783"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a null-terminated list of all of the callee-saved registers on this target.  <a href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">More...</a><br /></td></tr>
<tr class="separator:a6801a273e861350b84268644b09a4783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ccbcb69944accbce1daa9f0f77ce915"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">getCallPreservedMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3ccbcb69944accbce1daa9f0f77ce915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a mask of call-preserved registers for the given calling convention on the current function.  <a href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">More...</a><br /></td></tr>
<tr class="separator:a3ccbcb69944accbce1daa9f0f77ce915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d1549c5cda7c927e00cb814f2baa45"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a61d1549c5cda7c927e00cb814f2baa45">getCustomEHPadPreservedMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a61d1549c5cda7c927e00cb814f2baa45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a register mask for the registers preserved by the unwinder, or nullptr if no custom mask is needed.  <a href="classllvm_1_1TargetRegisterInfo.html#a61d1549c5cda7c927e00cb814f2baa45">More...</a><br /></td></tr>
<tr class="separator:a61d1549c5cda7c927e00cb814f2baa45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6d679d21aaa7164b555b0303d888c4"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6b6d679d21aaa7164b555b0303d888c4">getNoPreservedMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6b6d679d21aaa7164b555b0303d888c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a register mask that clobbers everything.  <a href="classllvm_1_1TargetRegisterInfo.html#a6b6d679d21aaa7164b555b0303d888c4">More...</a><br /></td></tr>
<tr class="separator:a6b6d679d21aaa7164b555b0303d888c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ac026afe2c381096c300196de5f668"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a74ac026afe2c381096c300196de5f668">getIntraCallClobberedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a74ac026afe2c381096c300196de5f668"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a list of all of the registers which are clobbered "inside" a call to the given function.  <a href="classllvm_1_1TargetRegisterInfo.html#a74ac026afe2c381096c300196de5f668">More...</a><br /></td></tr>
<tr class="separator:a74ac026afe2c381096c300196de5f668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d07b23213b2426cc796329c00f8930d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4d07b23213b2426cc796329c00f8930d">regmaskSubsetEqual</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *mask0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *mask1) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4d07b23213b2426cc796329c00f8930d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if all bits that are set in mask <code>mask0</code> are also set in <code>mask1</code>.  <a href="classllvm_1_1TargetRegisterInfo.html#a4d07b23213b2426cc796329c00f8930d">More...</a><br /></td></tr>
<tr class="separator:a4d07b23213b2426cc796329c00f8930d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a252fefae4a384f3f7ffb7ba61591b694"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a252fefae4a384f3f7ffb7ba61591b694">getRegMasks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="memdesc:a252fefae4a384f3f7ffb7ba61591b694"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return all the call-preserved register masks defined for this target.  <a href="classllvm_1_1TargetRegisterInfo.html#a252fefae4a384f3f7ffb7ba61591b694">More...</a><br /></td></tr>
<tr class="separator:a252fefae4a384f3f7ffb7ba61591b694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5b7caef79ecc4d664a0154c3f1f7a1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#adf5b7caef79ecc4d664a0154c3f1f7a1">getRegMaskNames</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="separator:adf5b7caef79ecc4d664a0154c3f1f7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82390447c4d818e9ba87147186f2bc9a"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="memdesc:a82390447c4d818e9ba87147186f2bc9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a bitset indexed by physical register number indicating if a register is a special register that has particular uses and should be considered unavailable at all times, e.g.  <a href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">More...</a><br /></td></tr>
<tr class="separator:a82390447c4d818e9ba87147186f2bc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f348c123ce7536941004962089770e7"><td class="memItemLeft" align="right" valign="top">virtual std::optional&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4f348c123ce7536941004962089770e7">explainReservedReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4f348c123ce7536941004962089770e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns either a string explaining why the given register is reserved for this function, or an empty optional if no explanation has been written.  <a href="classllvm_1_1TargetRegisterInfo.html#a4f348c123ce7536941004962089770e7">More...</a><br /></td></tr>
<tr class="separator:a4f348c123ce7536941004962089770e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24bdea2b37ec674e2d1d511dbd5a1d1b"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a24bdea2b37ec674e2d1d511dbd5a1d1b">isAsmClobberable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a24bdea2b37ec674e2d1d511dbd5a1d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns false if we can't guarantee that Physreg, specified as an IR asm clobber constraint, will be preserved across the statement.  <a href="classllvm_1_1TargetRegisterInfo.html#a24bdea2b37ec674e2d1d511dbd5a1d1b">More...</a><br /></td></tr>
<tr class="separator:a24bdea2b37ec674e2d1d511dbd5a1d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43500bf222890b7569f944fe137e3d1c"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a43500bf222890b7569f944fe137e3d1c">isInlineAsmReadOnlyReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a43500bf222890b7569f944fe137e3d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if PhysReg cannot be written to in inline asm statements.  <a href="classllvm_1_1TargetRegisterInfo.html#a43500bf222890b7569f944fe137e3d1c">More...</a><br /></td></tr>
<tr class="separator:a43500bf222890b7569f944fe137e3d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03052ebec698a18129b67298e1304102"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a03052ebec698a18129b67298e1304102">isConstantPhysReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a03052ebec698a18129b67298e1304102"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if PhysReg is unallocatable and constant throughout the function.  <a href="classllvm_1_1TargetRegisterInfo.html#a03052ebec698a18129b67298e1304102">More...</a><br /></td></tr>
<tr class="separator:a03052ebec698a18129b67298e1304102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab264f7ff8135f18cdb4261875fef0a5f"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab264f7ff8135f18cdb4261875fef0a5f">isDivergentRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab264f7ff8135f18cdb4261875fef0a5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register class is considered divergent.  <a href="classllvm_1_1TargetRegisterInfo.html#ab264f7ff8135f18cdb4261875fef0a5f">More...</a><br /></td></tr>
<tr class="separator:ab264f7ff8135f18cdb4261875fef0a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b1b68ad732d7f72eee23b082a28fa4"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa5b1b68ad732d7f72eee23b082a28fa4">isCallerPreservedPhysReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa5b1b68ad732d7f72eee23b082a28fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical registers that may be modified within a function but are guaranteed to be restored before any uses.  <a href="classllvm_1_1TargetRegisterInfo.html#aa5b1b68ad732d7f72eee23b082a28fa4">More...</a><br /></td></tr>
<tr class="separator:aa5b1b68ad732d7f72eee23b082a28fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8411ad3f00885b182d4dde587ccfaff"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ad8411ad3f00885b182d4dde587ccfaff">isCalleeSavedPhysReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad8411ad3f00885b182d4dde587ccfaff"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a wrapper around <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915" title="Return a mask of call-preserved registers for the given calling convention on the current function.">getCallPreservedMask()</a>.  <a href="classllvm_1_1TargetRegisterInfo.html#ad8411ad3f00885b182d4dde587ccfaff">More...</a><br /></td></tr>
<tr class="separator:ad8411ad3f00885b182d4dde587ccfaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87813a0063e0e5b22eb28ec01c5378e8"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a87813a0063e0e5b22eb28ec01c5378e8">isArgumentRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a87813a0063e0e5b22eb28ec01c5378e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if PhysReg can be used as an argument to a function.  <a href="classllvm_1_1TargetRegisterInfo.html#a87813a0063e0e5b22eb28ec01c5378e8">More...</a><br /></td></tr>
<tr class="separator:a87813a0063e0e5b22eb28ec01c5378e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a3709d3d48932e7d6e703391c6ebdf"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac3a3709d3d48932e7d6e703391c6ebdf">isFixedRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac3a3709d3d48932e7d6e703391c6ebdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if PhysReg is a fixed register.  <a href="classllvm_1_1TargetRegisterInfo.html#ac3a3709d3d48932e7d6e703391c6ebdf">More...</a><br /></td></tr>
<tr class="separator:ac3a3709d3d48932e7d6e703391c6ebdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60fda2b22a00a8667e646fa8701d85b0"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a60fda2b22a00a8667e646fa8701d85b0">isGeneralPurposeRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a60fda2b22a00a8667e646fa8701d85b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if PhysReg is a general purpose register.  <a href="classllvm_1_1TargetRegisterInfo.html#a60fda2b22a00a8667e646fa8701d85b0">More...</a><br /></td></tr>
<tr class="separator:a60fda2b22a00a8667e646fa8701d85b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62b2426e72bff8b35b14b8baa12f229"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae62b2426e72bff8b35b14b8baa12f229">adjustStackMapLiveOutMask</a> (<a class="el" href="classuint32__t.html">uint32_t</a> *Mask) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae62b2426e72bff8b35b14b8baa12f229"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prior to adding the live-out mask to a stackmap or patchpoint instruction, provide the target the opportunity to adjust it (mainly to remove pseudo-registers that should be ignored).  <a href="classllvm_1_1TargetRegisterInfo.html#ae62b2426e72bff8b35b14b8baa12f229">More...</a><br /></td></tr>
<tr class="separator:ae62b2426e72bff8b35b14b8baa12f229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5aad3f9195b1fd331f449ce9a709da2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa5aad3f9195b1fd331f449ce9a709da2">getMatchingSuperReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa5aad3f9195b1fd331f449ce9a709da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.  <a href="classllvm_1_1TargetRegisterInfo.html#aa5aad3f9195b1fd331f449ce9a709da2">More...</a><br /></td></tr>
<tr class="separator:aa5aad3f9195b1fd331f449ce9a709da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14d27fb00fd2058e8da7eec1489df19"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">getMatchingSuperRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *A, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af14d27fb00fd2058e8da7eec1489df19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a subclass of the specified register class A so that each register in it has a sub-register of the specified sub-register index which is in the specified register class B.  <a href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">More...</a><br /></td></tr>
<tr class="separator:af14d27fb00fd2058e8da7eec1489df19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f57fdbb65e054ee2e03be0ffd3001b3"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5f57fdbb65e054ee2e03be0ffd3001b3">shouldRewriteCopySrc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefSubReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SrcSubReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5f57fdbb65e054ee2e03be0ffd3001b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9b99850c9e948f81b0fede82b439db"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">getSubClassWithSubReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3b9b99850c9e948f81b0fede82b439db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the largest legal sub-class of RC that supports the sub-register index Idx.  <a href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">More...</a><br /></td></tr>
<tr class="separator:a3b9b99850c9e948f81b0fede82b439db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249b0a0eb9426fd8eb6c15449a5f3739"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a249b0a0eb9426fd8eb6c15449a5f3739">getSubRegisterClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubRegIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a249b0a0eb9426fd8eb6c15449a5f3739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a register class that can be used for a subregister copy from/into <code>SuperRC</code> at <code>SubRegIdx</code>.  <a href="classllvm_1_1TargetRegisterInfo.html#a249b0a0eb9426fd8eb6c15449a5f3739">More...</a><br /></td></tr>
<tr class="separator:a249b0a0eb9426fd8eb6c15449a5f3739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4eeb9ff94628ed00e695d6aa8e897f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f">composeSubRegIndices</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a7ef4d3003047043a3de118adbb0570fd">a</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a1e7bd915473225b501b5ca9c08095a87">b</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3a4eeb9ff94628ed00e695d6aa8e897f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the subregister index you get from composing two subregister indices.  <a href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f">More...</a><br /></td></tr>
<tr class="separator:a3a4eeb9ff94628ed00e695d6aa8e897f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938dce5c56b702795d4850328f88b559"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a938dce5c56b702795d4850328f88b559">composeSubRegIndexLaneMask</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> IdxA, <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> Mask) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a938dce5c56b702795d4850328f88b559"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transforms a LaneMask computed for one subregister to the lanemask that would have been computed when composing the subsubregisters with IdxA first.  <a href="classllvm_1_1TargetRegisterInfo.html#a938dce5c56b702795d4850328f88b559">More...</a><br /></td></tr>
<tr class="separator:a938dce5c56b702795d4850328f88b559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650a5c87ca87589eb69d4be3af841ee3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a650a5c87ca87589eb69d4be3af841ee3">reverseComposeSubRegIndexLaneMask</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> IdxA, <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a650a5c87ca87589eb69d4be3af841ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transform a lanemask given for a virtual register to the corresponding lanemask before using subregister with index <code>IdxA</code>.  <a href="classllvm_1_1TargetRegisterInfo.html#a650a5c87ca87589eb69d4be3af841ee3">More...</a><br /></td></tr>
<tr class="separator:a650a5c87ca87589eb69d4be3af841ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa342123aa2f9f6eca71603c8e27c355d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa342123aa2f9f6eca71603c8e27c355d">getPhysRegBaseClass</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa342123aa2f9f6eca71603c8e27c355d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return target defined base register class for a physical register.  <a href="classllvm_1_1TargetRegisterInfo.html#aa342123aa2f9f6eca71603c8e27c355d">More...</a><br /></td></tr>
<tr class="separator:aa342123aa2f9f6eca71603c8e27c355d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98348fe477d2816f8244444abb2523c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a98348fe477d2816f8244444abb2523c3">getCommonSuperRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCA, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubA, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCB, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubB, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;PreA, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;PreB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a98348fe477d2816f8244444abb2523c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find a common super-register class if it exists.  <a href="classllvm_1_1TargetRegisterInfo.html#a98348fe477d2816f8244444abb2523c3">More...</a><br /></td></tr>
<tr class="separator:a98348fe477d2816f8244444abb2523c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659ad7898845b8063568aff4825dd07f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a659ad7898845b8063568aff4825dd07f">regclass_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a659ad7898845b8063568aff4825dd07f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> class iterators.  <a href="classllvm_1_1TargetRegisterInfo.html#a659ad7898845b8063568aff4825dd07f">More...</a><br /></td></tr>
<tr class="separator:a659ad7898845b8063568aff4825dd07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92475282566ab8847bf843675a9762f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a92475282566ab8847bf843675a9762f8">regclass_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a92475282566ab8847bf843675a9762f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07dfd864dd46de4511b08a1487e2719b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">regclasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a07dfd864dd46de4511b08a1487e2719b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c675a20e6f9775ef07b661d12ff5d23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">getNumRegClasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6c675a20e6f9775ef07b661d12ff5d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ad07e4cbe29bea4cb69b78472b690e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a55ad07e4cbe29bea4cb69b78472b690e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the register class associated with the enumeration value.  <a href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">More...</a><br /></td></tr>
<tr class="separator:a55ad07e4cbe29bea4cb69b78472b690e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac80ef1b0f96f5df74292346277f0005b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Class) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac80ef1b0f96f5df74292346277f0005b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the name of the register class.  <a href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">More...</a><br /></td></tr>
<tr class="separator:ac80ef1b0f96f5df74292346277f0005b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b95a9806561854bf48f8f3828b271ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">getCommonSubClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *A, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3b95a9806561854bf48f8f3828b271ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the largest common subclass of A and B.  <a href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">More...</a><br /></td></tr>
<tr class="separator:a3b95a9806561854bf48f8f3828b271ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77ca8d0181a9b695e5eee5cffe9043ef"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a77ca8d0181a9b695e5eee5cffe9043ef">getPointerRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Kind=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a77ca8d0181a9b695e5eee5cffe9043ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> used for pointer values.  <a href="classllvm_1_1TargetRegisterInfo.html#a77ca8d0181a9b695e5eee5cffe9043ef">More...</a><br /></td></tr>
<tr class="separator:a77ca8d0181a9b695e5eee5cffe9043ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003c90bb9db0df7d3210c73d76660225"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a003c90bb9db0df7d3210c73d76660225">getCrossCopyRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a003c90bb9db0df7d3210c73d76660225"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a legal register class to copy a register in the specified class to or from.  <a href="classllvm_1_1TargetRegisterInfo.html#a003c90bb9db0df7d3210c73d76660225">More...</a><br /></td></tr>
<tr class="separator:a003c90bb9db0df7d3210c73d76660225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f41ff85bf1059ff0144b61cb4e35d1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">getLargestLegalSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a07f41ff85bf1059ff0144b61cb4e35d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the largest super class of RC that is legal to use in the current sub-target and has the same spill size.  <a href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">More...</a><br /></td></tr>
<tr class="separator:a07f41ff85bf1059ff0144b61cb4e35d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7938dc6576340843feb9dfe6f48260e6"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7938dc6576340843feb9dfe6f48260e6">getRegPressureLimit</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7938dc6576340843feb9dfe6f48260e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register pressure "high water mark" for the specific register class.  <a href="classllvm_1_1TargetRegisterInfo.html#a7938dc6576340843feb9dfe6f48260e6">More...</a><br /></td></tr>
<tr class="separator:a7938dc6576340843feb9dfe6f48260e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65dabc53f655ff6dc7ccccf56b80cf74"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a65dabc53f655ff6dc7ccccf56b80cf74">getRegPressureSetScore</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PSetID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a65dabc53f655ff6dc7ccccf56b80cf74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a heuristic for the machine scheduler to compare the profitability of increasing one register pressure set versus another.  <a href="classllvm_1_1TargetRegisterInfo.html#a65dabc53f655ff6dc7ccccf56b80cf74">More...</a><br /></td></tr>
<tr class="separator:a65dabc53f655ff6dc7ccccf56b80cf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55dc7cf067f4fdc07a902ca0f3e3a87d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegClassWeight.html">RegClassWeight</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">getRegClassWeight</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="memdesc:a55dc7cf067f4fdc07a902ca0f3e3a87d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the weight in units of pressure for this register class.  <a href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">More...</a><br /></td></tr>
<tr class="separator:a55dc7cf067f4fdc07a902ca0f3e3a87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0784130f4ab9316d0ca755cd9b011799"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0784130f4ab9316d0ca755cd9b011799">getRegSizeInBits</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0784130f4ab9316d0ca755cd9b011799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns size in bits of a phys/virtual/generic register.  <a href="classllvm_1_1TargetRegisterInfo.html#a0784130f4ab9316d0ca755cd9b011799">More...</a><br /></td></tr>
<tr class="separator:a0784130f4ab9316d0ca755cd9b011799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d52ba3366d25ff35ad6687bc5c0afd"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab1d52ba3366d25ff35ad6687bc5c0afd">getRegUnitWeight</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="memdesc:ab1d52ba3366d25ff35ad6687bc5c0afd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the weight in units of pressure for this register unit.  <a href="classllvm_1_1TargetRegisterInfo.html#ab1d52ba3366d25ff35ad6687bc5c0afd">More...</a><br /></td></tr>
<tr class="separator:ab1d52ba3366d25ff35ad6687bc5c0afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f68bd50142729a84434a02436bb7b46"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">getNumRegPressureSets</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="memdesc:a0f68bd50142729a84434a02436bb7b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of dimensions of register pressure.  <a href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">More...</a><br /></td></tr>
<tr class="separator:a0f68bd50142729a84434a02436bb7b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2bb9e82e28af11ea7a7deaef40aea4"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">getRegPressureSetName</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="memdesc:a3c2bb9e82e28af11ea7a7deaef40aea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the name of this register unit pressure set.  <a href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">More...</a><br /></td></tr>
<tr class="separator:a3c2bb9e82e28af11ea7a7deaef40aea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba26aeb1ab043b5907d811f14f9ccce"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8ba26aeb1ab043b5907d811f14f9ccce">getRegPressureSetLimit</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="memdesc:a8ba26aeb1ab043b5907d811f14f9ccce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register unit pressure limit for this dimension.  <a href="classllvm_1_1TargetRegisterInfo.html#a8ba26aeb1ab043b5907d811f14f9ccce">More...</a><br /></td></tr>
<tr class="separator:a8ba26aeb1ab043b5907d811f14f9ccce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8705cbdb90fa57e99be882bf39c2983f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">getRegClassPressureSets</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="memdesc:a8705cbdb90fa57e99be882bf39c2983f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the dimensions of register pressure impacted by this register class.  <a href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">More...</a><br /></td></tr>
<tr class="separator:a8705cbdb90fa57e99be882bf39c2983f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890f0083e12db63b68eb74781d16230e"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a890f0083e12db63b68eb74781d16230e">getRegUnitPressureSets</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="memdesc:a890f0083e12db63b68eb74781d16230e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the dimensions of register pressure impacted by this register unit.  <a href="classllvm_1_1TargetRegisterInfo.html#a890f0083e12db63b68eb74781d16230e">More...</a><br /></td></tr>
<tr class="separator:a890f0083e12db63b68eb74781d16230e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc99d2835eb4b8cde9e81db9abca597c"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#afc99d2835eb4b8cde9e81db9abca597c">getRegAllocationHints</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VirtReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; Order, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; &amp;Hints, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM=nullptr, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *Matrix=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afc99d2835eb4b8cde9e81db9abca597c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a list of 'hint' registers that the register allocator should try first when allocating a physical register for the virtual register VirtReg.  <a href="classllvm_1_1TargetRegisterInfo.html#afc99d2835eb4b8cde9e81db9abca597c">More...</a><br /></td></tr>
<tr class="separator:afc99d2835eb4b8cde9e81db9abca597c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc7dbe81ac85421b062d799777484147"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#afc7dbe81ac85421b062d799777484147">updateRegAllocHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> NewReg, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afc7dbe81ac85421b062d799777484147"><td class="mdescLeft">&#160;</td><td class="mdescRight">A callback to allow target a chance to update register allocation hints when a register is "changed" (e.g.  <a href="classllvm_1_1TargetRegisterInfo.html#afc7dbe81ac85421b062d799777484147">More...</a><br /></td></tr>
<tr class="separator:afc7dbe81ac85421b062d799777484147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730899298a72e0d39ec402dd5d11c099"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a730899298a72e0d39ec402dd5d11c099">reverseLocalAssignment</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a730899298a72e0d39ec402dd5d11c099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow the target to reverse allocation order of local live ranges.  <a href="classllvm_1_1TargetRegisterInfo.html#a730899298a72e0d39ec402dd5d11c099">More...</a><br /></td></tr>
<tr class="separator:a730899298a72e0d39ec402dd5d11c099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9f63406a7c3e8742881301f1e386c9"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3e9f63406a7c3e8742881301f1e386c9">getCSRFirstUseCost</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3e9f63406a7c3e8742881301f1e386c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow the target to override the cost of using a callee-saved register for the first time.  <a href="classllvm_1_1TargetRegisterInfo.html#a3e9f63406a7c3e8742881301f1e386c9">More...</a><br /></td></tr>
<tr class="separator:a3e9f63406a7c3e8742881301f1e386c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f47136e199955eda121e3f5ae22d035"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8f47136e199955eda121e3f5ae22d035">requiresRegisterScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8f47136e199955eda121e3f5ae22d035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the target requires (and can make use of) the register scavenger.  <a href="classllvm_1_1TargetRegisterInfo.html#a8f47136e199955eda121e3f5ae22d035">More...</a><br /></td></tr>
<tr class="separator:a8f47136e199955eda121e3f5ae22d035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aeacd22aad0a57332b0ceda2d68063e"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a2aeacd22aad0a57332b0ceda2d68063e">useFPForScavengingIndex</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2aeacd22aad0a57332b0ceda2d68063e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the target wants to use frame pointer based accesses to spill to the scavenger emergency spill slot.  <a href="classllvm_1_1TargetRegisterInfo.html#a2aeacd22aad0a57332b0ceda2d68063e">More...</a><br /></td></tr>
<tr class="separator:a2aeacd22aad0a57332b0ceda2d68063e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5022e6cb3f5ea17bdad4785bab20dbf4"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5022e6cb3f5ea17bdad4785bab20dbf4">requiresFrameIndexScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5022e6cb3f5ea17bdad4785bab20dbf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the target requires post PEI scavenging of registers for materializing frame index constants.  <a href="classllvm_1_1TargetRegisterInfo.html#a5022e6cb3f5ea17bdad4785bab20dbf4">More...</a><br /></td></tr>
<tr class="separator:a5022e6cb3f5ea17bdad4785bab20dbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7311bb1b923afbbca6558abdcaedca"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8c7311bb1b923afbbca6558abdcaedca">requiresFrameIndexReplacementScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8c7311bb1b923afbbca6558abdcaedca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the target requires using the <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> directly for frame elimination despite using requiresFrameIndexScavenging.  <a href="classllvm_1_1TargetRegisterInfo.html#a8c7311bb1b923afbbca6558abdcaedca">More...</a><br /></td></tr>
<tr class="separator:a8c7311bb1b923afbbca6558abdcaedca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0ae5848bdb6d2d25040835b8524264"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aff0ae5848bdb6d2d25040835b8524264">requiresVirtualBaseRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aff0ae5848bdb6d2d25040835b8524264"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the target wants the LocalStackAllocation pass to be run and virtual base registers used for more efficient stack access.  <a href="classllvm_1_1TargetRegisterInfo.html#aff0ae5848bdb6d2d25040835b8524264">More...</a><br /></td></tr>
<tr class="separator:aff0ae5848bdb6d2d25040835b8524264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa781dc3eb971ed5ccc75be17b3c2a9d1"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa781dc3eb971ed5ccc75be17b3c2a9d1">hasReservedSpillSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa781dc3eb971ed5ccc75be17b3c2a9d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if target has reserved a spill slot in the stack frame of the given function for the specified register.  <a href="classllvm_1_1TargetRegisterInfo.html#aa781dc3eb971ed5ccc75be17b3c2a9d1">More...</a><br /></td></tr>
<tr class="separator:aa781dc3eb971ed5ccc75be17b3c2a9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8681f09dd6db9839e0cdf1155312c451"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8681f09dd6db9839e0cdf1155312c451">trackLivenessAfterRegAlloc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8681f09dd6db9839e0cdf1155312c451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the live-ins should be tracked after register allocation.  <a href="classllvm_1_1TargetRegisterInfo.html#a8681f09dd6db9839e0cdf1155312c451">More...</a><br /></td></tr>
<tr class="separator:a8681f09dd6db9839e0cdf1155312c451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242c8591b53ef3b0846119dc1a70df2c"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">canRealignStack</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a242c8591b53ef3b0846119dc1a70df2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the stack can be realigned for the target.  <a href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">More...</a><br /></td></tr>
<tr class="separator:a242c8591b53ef3b0846119dc1a70df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e5e73c5c13ca2211e1d365363e4170"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab5e5e73c5c13ca2211e1d365363e4170">shouldRealignStack</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab5e5e73c5c13ca2211e1d365363e4170"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if storage within the function requires the stack pointer to be aligned more than the normal calling convention calls for.  <a href="classllvm_1_1TargetRegisterInfo.html#ab5e5e73c5c13ca2211e1d365363e4170">More...</a><br /></td></tr>
<tr class="separator:ab5e5e73c5c13ca2211e1d365363e4170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e76d4f9381108bffdc265b4d666b16"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a96e76d4f9381108bffdc265b4d666b16">hasStackRealignment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a96e76d4f9381108bffdc265b4d666b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if stack realignment is required and still possible.  <a href="classllvm_1_1TargetRegisterInfo.html#a96e76d4f9381108bffdc265b4d666b16">More...</a><br /></td></tr>
<tr class="separator:a96e76d4f9381108bffdc265b4d666b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a593a6d6dce8070d4ae2862a9c77a6a5b"><td class="memItemLeft" align="right" valign="top">virtual int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a593a6d6dce8070d4ae2862a9c77a6a5b">getFrameIndexInstrOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a593a6d6dce8070d4ae2862a9c77a6a5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the offset from the referenced frame index in the instruction, if there is one.  <a href="classllvm_1_1TargetRegisterInfo.html#a593a6d6dce8070d4ae2862a9c77a6a5b">More...</a><br /></td></tr>
<tr class="separator:a593a6d6dce8070d4ae2862a9c77a6a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add471479cba35ffcfe682aff59499400"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#add471479cba35ffcfe682aff59499400">needsFrameBaseReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:add471479cba35ffcfe682aff59499400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction's frame index reference would be better served by a base register other than FP or SP.  <a href="classllvm_1_1TargetRegisterInfo.html#add471479cba35ffcfe682aff59499400">More...</a><br /></td></tr>
<tr class="separator:add471479cba35ffcfe682aff59499400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab41689ddd771c787b7d5675bfda90863"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab41689ddd771c787b7d5675bfda90863">materializeFrameBaseRegister</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIdx, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab41689ddd771c787b7d5675bfda90863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert defining instruction(s) for a pointer to FrameIdx before insertion point I.  <a href="classllvm_1_1TargetRegisterInfo.html#ab41689ddd771c787b7d5675bfda90863">More...</a><br /></td></tr>
<tr class="separator:ab41689ddd771c787b7d5675bfda90863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab146bdadc6c49a8f6cd3ff74b79b8d55"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab146bdadc6c49a8f6cd3ff74b79b8d55">resolveFrameIndex</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BaseReg, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab146bdadc6c49a8f6cd3ff74b79b8d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolve a frame index operand of an instruction to reference the indicated base register plus offset instead.  <a href="classllvm_1_1TargetRegisterInfo.html#ab146bdadc6c49a8f6cd3ff74b79b8d55">More...</a><br /></td></tr>
<tr class="separator:ab146bdadc6c49a8f6cd3ff74b79b8d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081c88f6f970c70a8d0b90cd83813427"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a081c88f6f970c70a8d0b90cd83813427">isFrameOffsetLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BaseReg, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a081c88f6f970c70a8d0b90cd83813427"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine whether a given base register plus offset immediate is encodable to resolve a frame index.  <a href="classllvm_1_1TargetRegisterInfo.html#a081c88f6f970c70a8d0b90cd83813427">More...</a><br /></td></tr>
<tr class="separator:a081c88f6f970c70a8d0b90cd83813427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2460aaecee28b4a96ea41286e8aa406"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#af2460aaecee28b4a96ea41286e8aa406">getOffsetOpcodes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt; &amp;Ops) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af2460aaecee28b4a96ea41286e8aa406"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DWARF expression opcodes for <code>Offset</code>.  <a href="classllvm_1_1TargetRegisterInfo.html#af2460aaecee28b4a96ea41286e8aa406">More...</a><br /></td></tr>
<tr class="separator:af2460aaecee28b4a96ea41286e8aa406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6859ef2a1c57ce668658e21fe90bfad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DIExpression.html">DIExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac6859ef2a1c57ce668658e21fe90bfad">prependOffsetExpression</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DIExpression.html">DIExpression</a> *Expr, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PrependFlags, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac6859ef2a1c57ce668658e21fe90bfad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepends a DWARF expression for <code>Offset</code> to <a class="el" href="classllvm_1_1DIExpression.html" title="DWARF expression.">DIExpression</a> <code>Expr</code>.  <a href="classllvm_1_1TargetRegisterInfo.html#ac6859ef2a1c57ce668658e21fe90bfad">More...</a><br /></td></tr>
<tr class="separator:ac6859ef2a1c57ce668658e21fe90bfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b83fea6470c12edb28e6b263d9a35c2"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9b83fea6470c12edb28e6b263d9a35c2">saveScavengerRegister</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9b83fea6470c12edb28e6b263d9a35c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spill the register so it can be used by the register scavenger.  <a href="classllvm_1_1TargetRegisterInfo.html#a9b83fea6470c12edb28e6b263d9a35c2">More...</a><br /></td></tr>
<tr class="separator:a9b83fea6470c12edb28e6b263d9a35c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa9eb5340317858c536a9db2073b114"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a2fa9eb5340317858c536a9db2073b114">supportsBackwardScavenger</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2fa9eb5340317858c536a9db2073b114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Process frame indices in reverse block order.  <a href="classllvm_1_1TargetRegisterInfo.html#a2fa9eb5340317858c536a9db2073b114">More...</a><br /></td></tr>
<tr class="separator:a2fa9eb5340317858c536a9db2073b114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d65712ce0f166947f70c5ed53e05921"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8d65712ce0f166947f70c5ed53e05921">eliminateFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SPAdj, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> FIOperandNum, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="memdesc:a8d65712ce0f166947f70c5ed53e05921"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method must be overriden to eliminate abstract frame indices from instructions which may use them.  <a href="classllvm_1_1TargetRegisterInfo.html#a8d65712ce0f166947f70c5ed53e05921">More...</a><br /></td></tr>
<tr class="separator:a8d65712ce0f166947f70c5ed53e05921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4f8f1aca0bb01f65be1d7dee43f7f83"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ad4f8f1aca0bb01f65be1d7dee43f7f83">getRegAsmName</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad4f8f1aca0bb01f65be1d7dee43f7f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the assembly name for <code>Reg</code>.  <a href="classllvm_1_1TargetRegisterInfo.html#ad4f8f1aca0bb01f65be1d7dee43f7f83">More...</a><br /></td></tr>
<tr class="separator:ad4f8f1aca0bb01f65be1d7dee43f7f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5cf7a0f373fe9d60dfa8fe24d8035c"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aee5cf7a0f373fe9d60dfa8fe24d8035c">shouldCoalesce</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DstSubReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aee5cf7a0f373fe9d60dfa8fe24d8035c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Subtarget Hooks.  <a href="classllvm_1_1TargetRegisterInfo.html#aee5cf7a0f373fe9d60dfa8fe24d8035c">More...</a><br /></td></tr>
<tr class="separator:aee5cf7a0f373fe9d60dfa8fe24d8035c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee36ec6dd22cf058ebb96f2a7ef0108"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a1ee36ec6dd22cf058ebb96f2a7ef0108">shouldRegionSplitForVirtReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1ee36ec6dd22cf058ebb96f2a7ef0108"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Region.html">Region</a> split has a high compile time cost especially for large live range.  <a href="classllvm_1_1TargetRegisterInfo.html#a1ee36ec6dd22cf058ebb96f2a7ef0108">More...</a><br /></td></tr>
<tr class="separator:a1ee36ec6dd22cf058ebb96f2a7ef0108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3360588bfb6a20e037498dca5da3f262"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3360588bfb6a20e037498dca5da3f262">shouldUseLastChanceRecoloringForVirtReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3360588bfb6a20e037498dca5da3f262"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last chance recoloring has a high compile time cost especially for targets with a lot of registers.  <a href="classllvm_1_1TargetRegisterInfo.html#a3360588bfb6a20e037498dca5da3f262">More...</a><br /></td></tr>
<tr class="separator:a3360588bfb6a20e037498dca5da3f262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ba4f86bec51cdb02018564b8f30628"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a12ba4f86bec51cdb02018564b8f30628">shouldUseDeferredSpillingForVirtReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a12ba4f86bec51cdb02018564b8f30628"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deferred spilling delays the spill insertion of a virtual register after every other allocation.  <a href="classllvm_1_1TargetRegisterInfo.html#a12ba4f86bec51cdb02018564b8f30628">More...</a><br /></td></tr>
<tr class="separator:a12ba4f86bec51cdb02018564b8f30628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af279d993c3584942e58ea27ce86c2b79"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#af279d993c3584942e58ea27ce86c2b79">regClassPriorityTrumpsGlobalness</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af279d993c3584942e58ea27ce86c2b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">When prioritizing live ranges in register allocation, if this hook returns true then the AllocationPriority of the register class will be treated as more important than whether the range is local to a basic block or global.  <a href="classllvm_1_1TargetRegisterInfo.html#af279d993c3584942e58ea27ce86c2b79">More...</a><br /></td></tr>
<tr class="separator:af279d993c3584942e58ea27ce86c2b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefb3b77455d0e0f2e1e8b56604c63c0c"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aefb3b77455d0e0f2e1e8b56604c63c0c">getFrameRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="memdesc:aefb3b77455d0e0f2e1e8b56604c63c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug information queries.  <a href="classllvm_1_1TargetRegisterInfo.html#aefb3b77455d0e0f2e1e8b56604c63c0c">More...</a><br /></td></tr>
<tr class="separator:aefb3b77455d0e0f2e1e8b56604c63c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40618817060842f7ea6164f397c2fbd8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a40618817060842f7ea6164f397c2fbd8">markSuperRegs</a> (<a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="el" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a40618817060842f7ea6164f397c2fbd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark a register and all its aliases as reserved in the given set.  <a href="classllvm_1_1TargetRegisterInfo.html#a40618817060842f7ea6164f397c2fbd8">More...</a><br /></td></tr>
<tr class="separator:a40618817060842f7ea6164f397c2fbd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd2eaf010a0c53df66932fc514f1cc9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7bd2eaf010a0c53df66932fc514f1cc9">checkAllSuperRegsMarked</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="el" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; Exceptions=<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;()) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7bd2eaf010a0c53df66932fc514f1cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if for every register in the set all super registers are part of the set as well.  <a href="classllvm_1_1TargetRegisterInfo.html#a7bd2eaf010a0c53df66932fc514f1cc9">More...</a><br /></td></tr>
<tr class="separator:a7bd2eaf010a0c53df66932fc514f1cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f2c1685c1ea793e22682038e2e3928"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac7f2c1685c1ea793e22682038e2e3928">getConstrainedRegClassForOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac7f2c1685c1ea793e22682038e2e3928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2147cc6810c7774110ebed17d4a2242"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab2147cc6810c7774110ebed17d4a2242">getSubReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab2147cc6810c7774110ebed17d4a2242"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical register number of sub-register "Index" for physical register RegNo.  <a href="classllvm_1_1TargetRegisterInfo.html#ab2147cc6810c7774110ebed17d4a2242">More...</a><br /></td></tr>
<tr class="separator:ab2147cc6810c7774110ebed17d4a2242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b97edc44b5be77eca22b106db414a3"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a77b97edc44b5be77eca22b106db414a3">isNonallocatableRegisterCalleeSave</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a77b97edc44b5be77eca22b106db414a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Some targets have non-allocatable registers that aren't technically part of the explicit callee saved register list, but should be handled as such in certain cases.  <a href="classllvm_1_1TargetRegisterInfo.html#a77b97edc44b5be77eca22b106db414a3">More...</a><br /></td></tr>
<tr class="separator:a77b97edc44b5be77eca22b106db414a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MCRegisterInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1MCRegisterInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td></tr>
<tr class="memitem:a55190f9c5dcc985095363d61aa37bea1 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a55190f9c5dcc985095363d61aa37bea1">subregs</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a55190f9c5dcc985095363d61aa37bea1 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all sub-registers of <code>Reg</code>, excluding <code>Reg</code>.  <a href="classllvm_1_1MCRegisterInfo.html#a55190f9c5dcc985095363d61aa37bea1">More...</a><br /></td></tr>
<tr class="separator:a55190f9c5dcc985095363d61aa37bea1 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add373e8cc1604b10f735cbb647b7c3e8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#add373e8cc1604b10f735cbb647b7c3e8">subregs_inclusive</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:add373e8cc1604b10f735cbb647b7c3e8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all sub-registers of <code>Reg</code>, including <code>Reg</code>.  <a href="classllvm_1_1MCRegisterInfo.html#add373e8cc1604b10f735cbb647b7c3e8">More...</a><br /></td></tr>
<tr class="separator:add373e8cc1604b10f735cbb647b7c3e8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3872756aa652373054074e7059a1b8f3 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a3872756aa652373054074e7059a1b8f3">superregs</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3872756aa652373054074e7059a1b8f3 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all super-registers of <code>Reg</code>, excluding <code>Reg</code>.  <a href="classllvm_1_1MCRegisterInfo.html#a3872756aa652373054074e7059a1b8f3">More...</a><br /></td></tr>
<tr class="separator:a3872756aa652373054074e7059a1b8f3 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a6e72ad651714d00afefb5b24c429f inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a30a6e72ad651714d00afefb5b24c429f">superregs_inclusive</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a30a6e72ad651714d00afefb5b24c429f inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all super-registers of <code>Reg</code>, including <code>Reg</code>.  <a href="classllvm_1_1MCRegisterInfo.html#a30a6e72ad651714d00afefb5b24c429f">More...</a><br /></td></tr>
<tr class="separator:a30a6e72ad651714d00afefb5b24c429f inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb90b36bb8dc9eb671c9611a9016b161 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1detail_1_1concat__range.html">detail::concat_range</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a> &gt;, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#adb90b36bb8dc9eb671c9611a9016b161">sub_and_superregs_inclusive</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adb90b36bb8dc9eb671c9611a9016b161 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all sub- and super-registers of <code>Reg</code>, including <code>Reg</code>.  <a href="classllvm_1_1MCRegisterInfo.html#adb90b36bb8dc9eb671c9611a9016b161">More...</a><br /></td></tr>
<tr class="separator:adb90b36bb8dc9eb671c9611a9016b161 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989859615fcb74989b4f978c4d227a03 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a989859615fcb74989b4f978c4d227a03">InitMCRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *<a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NR, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>(*RURoots)[2], <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NRU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *RUMS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *Strings, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *ClassStrings, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *SubIndices, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumIndices, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *SubIdxRanges, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *RET)</td></tr>
<tr class="memdesc:a989859615fcb74989b4f978c4d227a03 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize <a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a>, called by TableGen auto-generated routines.  <a href="classllvm_1_1MCRegisterInfo.html#a989859615fcb74989b4f978c4d227a03">More...</a><br /></td></tr>
<tr class="separator:a989859615fcb74989b4f978c4d227a03 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c254cf3539a51c7d3170e13e84e471 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size, bool isEH)</td></tr>
<tr class="memdesc:ab7c254cf3539a51c7d3170e13e84e471 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize LLVM register to Dwarf register number mapping.  <a href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">More...</a><br /></td></tr>
<tr class="separator:ab7c254cf3539a51c7d3170e13e84e471 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b44c113e5e36696965e0a8e237d8644 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size, bool isEH)</td></tr>
<tr class="memdesc:a1b44c113e5e36696965e0a8e237d8644 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize Dwarf register to LLVM register number mapping.  <a href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">More...</a><br /></td></tr>
<tr class="separator:a1b44c113e5e36696965e0a8e237d8644 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad08a70c5c39a83a86528e4cd6ef66a16 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ad08a70c5c39a83a86528e4cd6ef66a16">mapLLVMRegToSEHReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> LLVMReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SEHReg)</td></tr>
<tr class="memdesc:ad08a70c5c39a83a86528e4cd6ef66a16 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping.  <a href="classllvm_1_1MCRegisterInfo.html#ad08a70c5c39a83a86528e4cd6ef66a16">More...</a><br /></td></tr>
<tr class="separator:ad08a70c5c39a83a86528e4cd6ef66a16 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3e8d277800ba2430072436f053ab3d inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5b3e8d277800ba2430072436f053ab3d">mapLLVMRegToCVReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> LLVMReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> CVReg)</td></tr>
<tr class="separator:a5b3e8d277800ba2430072436f053ab3d inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154e99ffe7d9b27b2eafc9901779d05e inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a154e99ffe7d9b27b2eafc9901779d05e">getRARegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a154e99ffe7d9b27b2eafc9901779d05e inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should return the register where the return address can be found.  <a href="classllvm_1_1MCRegisterInfo.html#a154e99ffe7d9b27b2eafc9901779d05e">More...</a><br /></td></tr>
<tr class="separator:a154e99ffe7d9b27b2eafc9901779d05e inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab4a7380910579b6946391cc8a7f77f inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1ab4a7380910579b6946391cc8a7f77f">getProgramCounter</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1ab4a7380910579b6946391cc8a7f77f inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register which is the program counter.  <a href="classllvm_1_1MCRegisterInfo.html#a1ab4a7380910579b6946391cc8a7f77f">More...</a><br /></td></tr>
<tr class="separator:a1ab4a7380910579b6946391cc8a7f77f inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58894686ff5392f200b77e2d5877d64 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac58894686ff5392f200b77e2d5877d64">operator[]</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac58894686ff5392f200b77e2d5877d64 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a4bc938e710c17a4e7f9a3496c3ff5 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">get</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad8a4bc938e710c17a4e7f9a3496c3ff5 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a get method, equivalent to [], but more useful with a pointer to this object.  <a href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">More...</a><br /></td></tr>
<tr class="separator:ad8a4bc938e710c17a4e7f9a3496c3ff5 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ba9f77f723402ff1e1f6d8ac0e3b36 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">getSubReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae3ba9f77f723402ff1e1f6d8ac0e3b36 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical register number of sub-register "Index" for physical register RegNo.  <a href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">More...</a><br /></td></tr>
<tr class="separator:ae3ba9f77f723402ff1e1f6d8ac0e3b36 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2168c5f22e98b5c471060a3dfc1ec0db inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2168c5f22e98b5c471060a3dfc1ec0db inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.  <a href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">More...</a><br /></td></tr>
<tr class="separator:a2168c5f22e98b5c471060a3dfc1ec0db inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c943894d8d91dead449b33a77981c5 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">getSubRegIndex</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SubRegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab2c943894d8d91dead449b33a77981c5 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">For a given register pair, return the sub-register index if the second register is a sub-register of the first.  <a href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">More...</a><br /></td></tr>
<tr class="separator:ab2c943894d8d91dead449b33a77981c5 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a07fa5d83bbdde00209bd67ca61999d inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">getSubRegIdxSize</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0a07fa5d83bbdde00209bd67ca61999d inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size of the bit range covered by a sub-register index.  <a href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">More...</a><br /></td></tr>
<tr class="separator:a0a07fa5d83bbdde00209bd67ca61999d inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f8fcf4162523b2f9ff357da46b4555 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">getSubRegIdxOffset</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab5f8fcf4162523b2f9ff357da46b4555 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the offset of the bit range covered by a sub-register index.  <a href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">More...</a><br /></td></tr>
<tr class="separator:ab5f8fcf4162523b2f9ff357da46b4555 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab688846a396474c571ab9a78af119e80 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab688846a396474c571ab9a78af119e80 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the human-readable symbolic target-specific name for the specified physical register.  <a href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">More...</a><br /></td></tr>
<tr class="separator:ab688846a396474c571ab9a78af119e80 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af946f316ed42f8b5eb99735a3b587ab5 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af946f316ed42f8b5eb99735a3b587ab5 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of registers this target has (useful for sizing arrays holding per register information)  <a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">More...</a><br /></td></tr>
<tr class="separator:af946f316ed42f8b5eb99735a3b587ab5 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04922e6bf2f754ccfad845d7a0ec00a0 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">getNumSubRegIndices</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a04922e6bf2f754ccfad845d7a0ec00a0 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of sub-register indices understood by the target.  <a href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">More...</a><br /></td></tr>
<tr class="separator:a04922e6bf2f754ccfad845d7a0ec00a0 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0e50e50918b2c91b99e1188d41c901 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1c0e50e50918b2c91b99e1188d41c901 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of (native) register units in the target.  <a href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">More...</a><br /></td></tr>
<tr class="separator:a1c0e50e50918b2c91b99e1188d41c901 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a20b56d95a9020588d573b6f7340cd5 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">getDwarfRegNum</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum, bool isEH) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0a20b56d95a9020588d573b6f7340cd5 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent dwarf register number.  <a href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">More...</a><br /></td></tr>
<tr class="separator:a0a20b56d95a9020588d573b6f7340cd5 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d5eb950bf1c0e365574f2f1c9a5d1f inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a37d5eb950bf1c0e365574f2f1c9a5d1f">getLLVMRegNum</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RegNum, bool isEH) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a37d5eb950bf1c0e365574f2f1c9a5d1f inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a dwarf register back to a target register.  <a href="classllvm_1_1MCRegisterInfo.html#a37d5eb950bf1c0e365574f2f1c9a5d1f">More...</a><br /></td></tr>
<tr class="separator:a37d5eb950bf1c0e365574f2f1c9a5d1f inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c6dc3f465720612c785613e7a03a87 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a82c6dc3f465720612c785613e7a03a87">getDwarfRegNumFromDwarfEHRegNum</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a82c6dc3f465720612c785613e7a03a87 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target EH register number to an equivalent DWARF register number.  <a href="classllvm_1_1MCRegisterInfo.html#a82c6dc3f465720612c785613e7a03a87">More...</a><br /></td></tr>
<tr class="separator:a82c6dc3f465720612c785613e7a03a87 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4f0d89d23611afff28a9b3a347cbfa inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5a4f0d89d23611afff28a9b3a347cbfa">getSEHRegNum</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5a4f0d89d23611afff28a9b3a347cbfa inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent SEH register number.  <a href="classllvm_1_1MCRegisterInfo.html#a5a4f0d89d23611afff28a9b3a347cbfa">More...</a><br /></td></tr>
<tr class="separator:a5a4f0d89d23611afff28a9b3a347cbfa inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c99afffac12a059636852d1d05f8e8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a31c99afffac12a059636852d1d05f8e8">getCodeViewRegNum</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a31c99afffac12a059636852d1d05f8e8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent CodeView register number.  <a href="classllvm_1_1MCRegisterInfo.html#a31c99afffac12a059636852d1d05f8e8">More...</a><br /></td></tr>
<tr class="separator:a31c99afffac12a059636852d1d05f8e8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a412da2ed683a7a3f9e888178753ee200 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a412da2ed683a7a3f9e888178753ee200">regclass_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a412da2ed683a7a3f9e888178753ee200 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adcc58c9411eebe3577d71087f9efc3 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1adcc58c9411eebe3577d71087f9efc3">regclass_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1adcc58c9411eebe3577d71087f9efc3 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae82e458bfa2cb95aca8652be304f6c inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5ae82e458bfa2cb95aca8652be304f6c">regclasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5ae82e458bfa2cb95aca8652be304f6c inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11124059eb4728d5aa71cbff07e9f178 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a11124059eb4728d5aa71cbff07e9f178">getNumRegClasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a11124059eb4728d5aa71cbff07e9f178 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9fbd0d154ab99458acf91eb9add02f4 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">getRegClass</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab9fbd0d154ab99458acf91eb9add02f4 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the register class associated with the enumeration value.  <a href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">More...</a><br /></td></tr>
<tr class="separator:ab9fbd0d154ab99458acf91eb9add02f4 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866c90966cfeb5b916eaabdb27ebad84 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a866c90966cfeb5b916eaabdb27ebad84">getRegClassName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *Class) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a866c90966cfeb5b916eaabdb27ebad84 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce9439c5f364d8b85930e0ee689bbb8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8ce9439c5f364d8b85930e0ee689bbb8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the encoding for RegNo.  <a href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">More...</a><br /></td></tr>
<tr class="separator:a8ce9439c5f364d8b85930e0ee689bbb8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b138b96791a09a0d9b9c77f0fb6e85 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a97b138b96791a09a0d9b9c77f0fb6e85">isSubRegister</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a97b138b96791a09a0d9b9c77f0fb6e85 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA.  <a href="classllvm_1_1MCRegisterInfo.html#a97b138b96791a09a0d9b9c77f0fb6e85">More...</a><br /></td></tr>
<tr class="separator:a97b138b96791a09a0d9b9c77f0fb6e85 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e1321ecb267615f4f4be14b92cf03a inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab8e1321ecb267615f4f4be14b92cf03a inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA.  <a href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">More...</a><br /></td></tr>
<tr class="separator:ab8e1321ecb267615f4f4be14b92cf03a inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ea214c523615af8b7c8c6547ef59de inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac5ea214c523615af8b7c8c6547ef59de">isSubRegisterEq</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac5ea214c523615af8b7c8c6547ef59de inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA or if RegB == RegA.  <a href="classllvm_1_1MCRegisterInfo.html#ac5ea214c523615af8b7c8c6547ef59de">More...</a><br /></td></tr>
<tr class="separator:ac5ea214c523615af8b7c8c6547ef59de inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10add2603cf9d4706e64a3605783b764 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">isSuperRegisterEq</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a10add2603cf9d4706e64a3605783b764 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA or if RegB == RegA.  <a href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">More...</a><br /></td></tr>
<tr class="separator:a10add2603cf9d4706e64a3605783b764 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973016c591557c107018a0e6478b30a9 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a973016c591557c107018a0e6478b30a9">isSuperOrSubRegisterEq</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a973016c591557c107018a0e6478b30a9 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register or sub-register of RegA or if RegB == RegA.  <a href="classllvm_1_1MCRegisterInfo.html#a973016c591557c107018a0e6478b30a9">More...</a><br /></td></tr>
<tr class="separator:a973016c591557c107018a0e6478b30a9 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd1b194b601377bdb0f3a4a6e1f7e0d inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0bd1b194b601377bdb0f3a4a6e1f7e0d">regsOverlap</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0bd1b194b601377bdb0f3a4a6e1f7e0d inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the two registers are equal or alias each other.  <a href="classllvm_1_1MCRegisterInfo.html#a0bd1b194b601377bdb0f3a4a6e1f7e0d">More...</a><br /></td></tr>
<tr class="separator:a0bd1b194b601377bdb0f3a4a6e1f7e0d inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:aa982f20e5259bc8094e8bcfd3c787e5e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa982f20e5259bc8094e8bcfd3c787e5e">dumpReg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubRegIndex=0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>=nullptr)</td></tr>
<tr class="memdesc:aa982f20e5259bc8094e8bcfd3c787e5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debugging helper: dump register in human readable form to <a class="el" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391" title="dbgs() - This returns a reference to a raw_ostream for debugging messages.">dbgs()</a> stream.  <a href="classllvm_1_1TargetRegisterInfo.html#aa982f20e5259bc8094e8bcfd3c787e5e">More...</a><br /></td></tr>
<tr class="separator:aa982f20e5259bc8094e8bcfd3c787e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:aab49a973e2e6703bd48f44e0b55c3307"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aab49a973e2e6703bd48f44e0b55c3307">TargetRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> RCB, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> RCE, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *SRINames, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *SRILaneMasks, <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> CoveringLanes, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">RegClassInfo</a> *<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> RCIs, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>=0)</td></tr>
<tr class="separator:aab49a973e2e6703bd48f44e0b55c3307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5caef09edefc28aefe75a57b51e9e3"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">~TargetRegisterInfo</a> ()</td></tr>
<tr class="separator:a5c5caef09edefc28aefe75a57b51e9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3238ed3145ab88bcd899da7cfc09460"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae3238ed3145ab88bcd899da7cfc09460">composeSubRegIndicesImpl</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae3238ed3145ab88bcd899da7cfc09460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overridden by TableGen in targets that have sub-registers.  <a href="classllvm_1_1TargetRegisterInfo.html#ae3238ed3145ab88bcd899da7cfc09460">More...</a><br /></td></tr>
<tr class="separator:ae3238ed3145ab88bcd899da7cfc09460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ca15d9afaf9f6810cc1c41efab02ed9"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3ca15d9afaf9f6810cc1c41efab02ed9">composeSubRegIndexLaneMaskImpl</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3ca15d9afaf9f6810cc1c41efab02ed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overridden by TableGen in targets that have sub-registers.  <a href="classllvm_1_1TargetRegisterInfo.html#a3ca15d9afaf9f6810cc1c41efab02ed9">More...</a><br /></td></tr>
<tr class="separator:a3ca15d9afaf9f6810cc1c41efab02ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55584595e6174713d7797d52bac99137"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a55584595e6174713d7797d52bac99137">reverseComposeSubRegIndexLaneMaskImpl</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a55584595e6174713d7797d52bac99137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4b03b1c2288c2eb66826c69099ccdb"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#adc4b03b1c2288c2eb66826c69099ccdb">getRegisterCostTableIndex</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adc4b03b1c2288c2eb66826c69099ccdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register cost table index.  <a href="classllvm_1_1TargetRegisterInfo.html#adc4b03b1c2288c2eb66826c69099ccdb">More...</a><br /></td></tr>
<tr class="separator:adc4b03b1c2288c2eb66826c69099ccdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12613c046d7b8eefbc0bc3eea21aabb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">RegClassInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a12613c046d7b8eefbc0bc3eea21aabb6">getRegClassInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a12613c046d7b8eefbc0bc3eea21aabb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...">TargetRegisterInfo</a> base class - We assume that the target defines a static array of TargetRegisterDesc objects that represent all of the machine registers that the target has. </p>
<p>As such, we simply have to track a pointer to this array so that we can turn register number into a register descriptor. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00236">236</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a07447b6a98904fe9b81a142f5a87ec19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07447b6a98904fe9b81a142f5a87ec19">&#9670;&nbsp;</a></span>regclass_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">llvm::TargetRegisterInfo::regclass_iterator</a> =  <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00238">238</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a4ca18c9e38bec2b26b575a31e7eb599e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ca18c9e38bec2b26b575a31e7eb599e">&#9670;&nbsp;</a></span>vt_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">llvm::TargetRegisterInfo::vt_iterator</a> =  <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">MVT::SimpleValueType</a> *</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00239">239</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="aab49a973e2e6703bd48f44e0b55c3307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab49a973e2e6703bd48f44e0b55c3307">&#9670;&nbsp;</a></span>TargetRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TargetRegisterInfo::TargetRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *&#160;</td>
          <td class="paramname"><em>ID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a>&#160;</td>
          <td class="paramname"><em>RCB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a>&#160;</td>
          <td class="paramname"><em>RCE</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *&#160;</td>
          <td class="paramname"><em>SRINames</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *&#160;</td>
          <td class="paramname"><em>SRILaneMasks</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td>
          <td class="paramname"><em>CoveringLanes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">RegClassInfo</a> *<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a>&#160;</td>
          <td class="paramname"><em>RCIs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Mode</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00053">53</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a5c5caef09edefc28aefe75a57b51e9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5caef09edefc28aefe75a57b51e9e3">&#9670;&nbsp;</a></span>~TargetRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TargetRegisterInfo::~TargetRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ae62b2426e72bff8b35b14b8baa12f229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae62b2426e72bff8b35b14b8baa12f229">&#9670;&nbsp;</a></span>adjustStackMapLiveOutMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetRegisterInfo::adjustStackMapLiveOutMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prior to adding the live-out mask to a stackmap or patchpoint instruction, provide the target the opportunity to adjust it (mainly to remove pseudo-registers that should be ignored). </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00596">596</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a242c8591b53ef3b0846119dc1a70df2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a242c8591b53ef3b0846119dc1a70df2c">&#9670;&nbsp;</a></span>canRealignStack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetRegisterInfo::canRealignStack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the stack can be realigned for the target. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00479">479</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, and <a class="el" href="Function_8cpp_source.html#l00640">llvm::Function::hasFnAttribute()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SparcRegisterInfo_8cpp_source.html#l00224">llvm::SparcRegisterInfo::canRealignStack()</a>, <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00289">llvm::MipsRegisterInfo::canRealignStack()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00243">llvm::M68kRegisterInfo::canRealignStack()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00722">llvm::X86RegisterInfo::canRealignStack()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00453">llvm::ARMBaseRegisterInfo::canRealignStack()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00975">hasStackRealignment()</a>.</p>

</div>
</div>
<a id="a7bd2eaf010a0c53df66932fc514f1cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bd2eaf010a0c53df66932fc514f1cc9">&#9670;&nbsp;</a></span>checkAllSuperRegsMarked()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetRegisterInfo::checkAllSuperRegsMarked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td>
          <td class="paramname"><em>RegisterSet</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td>
          <td class="paramname"><em>Exceptions</em> = <code><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&gt;()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if for every register in the set all super registers are part of the set as well. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00086">86</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00491">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="STLExtras_8h_source.html#l01869">llvm::is_contained()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00224">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>, and <a class="el" href="BitVector_8h_source.html#l00344">llvm::BitVector::set()</a>.</p>

</div>
</div>
<a id="a938dce5c56b702795d4850328f88b559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938dce5c56b702795d4850328f88b559">&#9670;&nbsp;</a></span>composeSubRegIndexLaneMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> llvm::TargetRegisterInfo::composeSubRegIndexLaneMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transforms a LaneMask computed for one subregister to the lanemask that would have been computed when composing the subsubregisters with IdxA first. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f" title="Return the subregister index you get from composing two subregister indices.">composeSubRegIndices()</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00671">671</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00712">composeSubRegIndexLaneMaskImpl()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFRegisters_8cpp_source.html#l00230">llvm::rdf::PhysicalRegisterInfo::mapTo()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00869">stripValuesNotDefiningMask()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00226">llvm::DeadLaneDetector::transferDefinedLanes()</a>, and <a class="el" href="DetectDeadLanes_8cpp_source.html#l00145">llvm::DeadLaneDetector::transferUsedLanes()</a>.</p>

</div>
</div>
<a id="a3ca15d9afaf9f6810cc1c41efab02ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ca15d9afaf9f6810cc1c41efab02ed9">&#9670;&nbsp;</a></span>composeSubRegIndexLaneMaskImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> llvm::TargetRegisterInfo::composeSubRegIndexLaneMaskImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Overridden by TableGen in targets that have sub-registers. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00712">712</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00671">composeSubRegIndexLaneMask()</a>.</p>

</div>
</div>
<a id="a3a4eeb9ff94628ed00e695d6aa8e897f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a4eeb9ff94628ed00e695d6aa8e897f">&#9670;&nbsp;</a></span>composeSubRegIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterInfo::composeSubRegIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the subregister index you get from composing two subregister indices. </p>
<p>The special null sub-register index composes as the identity.</p>
<p>If R:a:b is the same register as R:c, then composeSubRegIndices(a, b) returns c. Note that composeSubRegIndices does not tell you about illegal compositions. If R does not have a subreg a, or R:a does not have a subreg b, composeSubRegIndices doesn't tell you.</p>
<p>The <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> register Q0 has two D subregs dsub_0:D0 and dsub_1:D1. It also has ssub_0:S0 - ssub_3:S3 subregs. If you compose subreg indices dsub_1, ssub_0 you get ssub_2. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00662">662</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00418">b</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00706">composeSubRegIndicesImpl()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l01697">llvm::RISCVTargetLowering::decomposeSubvectorInsertExtractToSubRegs()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00319">getCommonSuperRegClass()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00549">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00067">isCrossCopy()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00083">llvm::MachineOperand::substVirtReg()</a>.</p>

</div>
</div>
<a id="ae3238ed3145ab88bcd899da7cfc09460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3238ed3145ab88bcd899da7cfc09460">&#9670;&nbsp;</a></span>composeSubRegIndicesImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterInfo::composeSubRegIndicesImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Overridden by TableGen in targets that have sub-registers. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00706">706</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00662">composeSubRegIndices()</a>.</p>

</div>
</div>
<a id="aa982f20e5259bc8094e8bcfd3c787e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa982f20e5259bc8094e8bcfd3c787e5e">&#9670;&nbsp;</a></span>dumpReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> void TargetRegisterInfo::dumpReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubRegIndex</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Debugging helper: dump register in human readable form to <a class="el" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391" title="dbgs() - This returns a reference to a raw_ostream for debugging messages.">dbgs()</a> stream. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00674">674</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a8d65712ce0f166947f70c5ed53e05921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d65712ce0f166947f70c5ed53e05921">&#9670;&nbsp;</a></span>eliminateFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::eliminateFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>FIOperandNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method must be overriden to eliminate abstract frame indices from instructions which may use them. </p>
<p>The instruction referenced by the iterator contains an MO_FrameIndex operand which must be eliminated by this method. This method may modify or replace the specified instruction, as long as it keeps the iterator pointing at the finished product. SPAdj is the SP adjustment due to call frame setup instruction. FIOperandNum is the FI operand number. Returns true if the current instruction was removed and the iterator is not longer valid </p>

<p class="reference">Referenced by <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00366">llvm::LoongArchInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00943">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, and <a class="el" href="SIFrameLowering_8cpp_source.html#l01307">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>.</p>

</div>
</div>
<a id="a4f348c123ce7536941004962089770e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f348c123ce7536941004962089770e7">&#9670;&nbsp;</a></span>explainReservedReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::optional&lt;std::string&gt; llvm::TargetRegisterInfo::explainReservedReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns either a string explaining why the given register is reserved for this function, or an empty optional if no explanation has been written. </p>
<p>The absence of an explanation does not mean that the register is not reserved (meaning, you should check that PhysReg is in fact reserved before calling this). </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00534">534</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a91c8fd7879e62b4a76d8c23ecef7ef23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c8fd7879e62b4a76d8c23ecef7ef23">&#9670;&nbsp;</a></span>getAllocatableClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getAllocatableClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the maximal subclass of the given register class that is allocatable or NULL. </p>
<p>getAllocatableClass - Return the maximal subclass of the given register class that is alloctable, or NULL. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00195">195</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00778">getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00161">llvm::TargetRegisterClass::getSubClassMask()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00120">llvm::TargetRegisterClass::isAllocatable()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l01294">llvm::BitMaskClassIterator::isValid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00105">llvm::constrainOperandRegClass()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00256">getAllocatableSet()</a>.</p>

</div>
</div>
<a id="afa9e8234d75eca83a898e143f4b2502e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa9e8234d75eca83a898e143f4b2502e">&#9670;&nbsp;</a></span>getAllocatableSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> TargetRegisterInfo::getAllocatableSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a bitset indexed by register number indicating if a register is allocatable or not. </p>
<p>If a register class is specified, returns the subset for the class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00256">256</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00195">getAllocatableClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00248">getAllocatableSetForRC()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00491">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00945">llvm::MachineRegisterInfo::getReservedRegs()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00768">regclasses()</a>, <a class="el" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">llvm::Reserved</a>, and <a class="el" href="BitVector_8h_source.html#l00385">llvm::BitVector::reset()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsDelaySlotFiller_8cpp_source.html#l00323">addLiveInRegs()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00120">llvm::AggressiveAntiDepBreaker::AggressiveAntiDepBreaker()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02321">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00525">llvm::RegScavenger::scavengeRegister()</a>.</p>

</div>
</div>
<a id="a6801a273e861350b84268644b09a4783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6801a273e861350b84268644b09a4783">&#9670;&nbsp;</a></span>getCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>* llvm::TargetRegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a null-terminated list of all of the callee-saved registers on this target. </p>
<p>The register should be in the order of desired callee-save stack frame offset. The first register is closest to the incoming stack pointer if stack grows down, and vice versa. Notice: This function does not take into account disabled CSRs. In most cases you will want to use instead the function getCalleeSavedRegs that is implemented in <a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers,...">MachineRegisterInfo</a>. </p>

<p class="reference">Referenced by <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00241">llvm::SystemZELFFrameLowering::determineCalleeSaves()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00602">llvm::MachineRegisterInfo::disableCalleeSavedRegister()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00348">doesModifyCalleeSavedReg()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00114">llvm::MipsFrameLowering::estimateStackSize()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00625">llvm::MachineRegisterInfo::getCalleeSavedRegs()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02522">llvm::tryFoldSPUpdateIntoPushPop()</a>.</p>

</div>
</div>
<a id="a3ccbcb69944accbce1daa9f0f77ce915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ccbcb69944accbce1daa9f0f77ce915">&#9670;&nbsp;</a></span>getCallPreservedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a>* llvm::TargetRegisterInfo::getCallPreservedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a mask of call-preserved registers for the given calling convention on the current function. </p>
<p>The mask should include all call-preserved aliases. This is used by the register allocator to determine which registers can be live across a call.</p>
<p>The mask is an array containing (TRI::getNumRegs()+31)/32 entries. A set bit indicates that all bits of the corresponding register are preserved across the function call. The bit mask is expected to be sub-register complete, i.e. if A is preserved, so are all its sub-registers.</p>
<p>Bits are numbered from the LSB, so the bit for physical register Reg can be found as (Mask[Reg / 32] &gt;&gt; Reg % 32) &amp; 1.</p>
<p>A NULL pointer means that no register mask will be used, and call instructions should use implicit-def operands to indicate call clobbered registers. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00482">482</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00414">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01030">llvm::AMDGPUCallLowering::areCalleeOutgoingArgsTailCallable()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l05493">buildCallOperands()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00988">llvm::AMDGPUCallLowering::doCallerAndCalleePassArgsTheSameWay()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l01016">getMaskForArgs()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l03038">llvm::MipsTargetLowering::getOpndList()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00465">isCalleeSavedPhysReg()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01087">llvm::AMDGPUCallLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03017">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00445">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00305">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00454">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="M68kCallLowering_8cpp_source.html#l00169">llvm::M68kCallLowering::lowerCall()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01303">llvm::AMDGPUCallLowering::lowerCall()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00581">llvm::VETargetLowering::LowerCall()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l02415">llvm::LoongArchTargetLowering::LowerCall()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03104">llvm::SITargetLowering::LowerCall()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l12849">llvm::RISCVTargetLowering::LowerCall()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01665">llvm::SystemZTargetLowering::LowerCall()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00796">llvm::SparcTargetLowering::LowerCall_32()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l01186">llvm::SparcTargetLowering::LowerCall_64()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01166">llvm::AMDGPUCallLowering::lowerTailCall()</a>, and <a class="el" href="FastISel_8cpp_source.html#l00757">llvm::FastISel::selectPatchpoint()</a>.</p>

</div>
</div>
<a id="a3b95a9806561854bf48f8f3828b271ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b95a9806561854bf48f8f3828b271ad">&#9670;&nbsp;</a></span>getCommonSubClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getCommonSubClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>A</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Find the largest common subclass of A and B. </p>
<p>Return NULL if there is no common subclass. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00289">289</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00279">firstCommonClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00105">llvm::constrainOperandRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00068">constrainRegClass()</a>, <a class="el" href="LiveStacks_8cpp_source.html#l00054">llvm::LiveStacks::getOrCreateInterval()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00074">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00956">llvm::MachineInstr::getRegClassConstraintEffect()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00067">isCrossCopy()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00452">llvm::CoalescerPair::setRegisters()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00382">shareSameRegisterFile()</a>.</p>

</div>
</div>
<a id="a98348fe477d2816f8244444abb2523c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98348fe477d2816f8244444abb2523c3">&#9670;&nbsp;</a></span>getCommonSuperRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getCommonSuperRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RCA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RCB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PreA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PreB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Find a common super-register class if it exists. </p>
<p>Find a register class, SuperRC and two sub-register indices, PreA and PreB, such that:</p>
<ol type="1">
<li>PreA + SubA == PreB + SubB (using <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f" title="Return the subregister index you get from composing two subregister indices.">composeSubRegIndices()</a>), and</li>
<li>For all Reg in SuperRC: Reg:PreA in RCA and Reg:PreB in RCB, and</li>
<li>SuperRC-&gt;<a class="el" href="XtensaAsmBackend_8cpp.html#a13a0babfc55adc9b798c39e65ec9e8a3">getSize()</a> &gt;= max(RCA-&gt;<a class="el" href="XtensaAsmBackend_8cpp.html#a13a0babfc55adc9b798c39e65ec9e8a3">getSize()</a>, RCB-&gt;<a class="el" href="XtensaAsmBackend_8cpp.html#a13a0babfc55adc9b798c39e65ec9e8a3">getSize()</a>).</li>
</ol>
<p>SuperRC will be chosen such that no super-class of SuperRC satisfies the requirements, and there is no register class with a smaller spill size that satisfies the requirements.</p>
<p>SubA and SubB must not be 0. <a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19" title="Return a subclass of the specified register class A so that each register in it has a sub-register of...">getMatchingSuperRegClass()</a> instead.</p>
<p>Either of the PreA and PreB sub-register indices may be returned as 0. In that case, the returned register class will be a sub-class of the corresponding argument register class.</p>
<p>The function returns NULL if no register class can be found. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00319">319</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00662">composeSubRegIndices()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00279">firstCommonClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00279">getRegSizeInBits()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00791">llvm::AArch64PACKey::IA</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00792">llvm::AArch64PACKey::IB</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="DetectDeadLanes_8cpp_source.html#l00067">isCrossCopy()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00452">llvm::CoalescerPair::setRegisters()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00382">shareSameRegisterFile()</a>.</p>

</div>
</div>
<a id="ac7f2c1685c1ea793e22682038e2e3928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f2c1685c1ea793e22682038e2e3928">&#9670;&nbsp;</a></span>getConstrainedRegClassForOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getConstrainedRegClassForOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l01141">1141</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00105">llvm::constrainOperandRegClass()</a>.</p>

</div>
</div>
<a id="a580872a72109176e2fb94a23f64c73fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580872a72109176e2fb94a23f64c73fb">&#9670;&nbsp;</a></span>getCoveringLanes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> llvm::TargetRegisterInfo::getCoveringLanes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The lane masks returned by <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840" title="Return a bitmask representing the parts of a register that are covered by SubIdx.">getSubRegIndexLaneMask()</a> above can only be used to determine if sub-registers overlap - they can't be used to determine if a set of sub-registers completely cover another sub-register. </p>
<p>The <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> general purpose registers have two lanes corresponding to the sub_8bit and sub_8bit_hi sub-registers. Both sub_32bit and sub_16bit have lane masks '3', but the sub_16bit sub-register doesn't fully cover the sub_32bit sub-register.</p>
<p>On the other hand, the <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> NEON lanes fully cover their registers: The dsub_0 sub-register is completely covered by the ssub_0 and ssub_1 lanes. This is related to the CoveredBySubRegs property on register definitions.</p>
<p>This function returns a bit mask of lanes that completely cover their sub-registers. More precisely, given:</p>
<p>Covering = <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a580872a72109176e2fb94a23f64c73fb" title="The lane masks returned by getSubRegIndexLaneMask() above can only be used to determine if sub-regist...">getCoveringLanes()</a>; MaskA = getSubRegIndexLaneMask(SubA); MaskB = getSubRegIndexLaneMask(SubB);</p>
<p>If (MaskA &amp; ~(MaskB &amp; Covering)) == 0, then SubA is completely covered by SubB. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00417">417</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocGreedy_8cpp_source.html#l01287">readsLaneSubset()</a>.</p>

</div>
</div>
<a id="ae4dba4561a0e0da2cc502cd690b9bc09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4dba4561a0e0da2cc502cd690b9bc09">&#9670;&nbsp;</a></span>getCoveringSubRegIndexes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetRegisterInfo::getCoveringSubRegIndexes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td>
          <td class="paramname"><em>LaneMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Indexes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Try to find one or more subregister indexes to cover <code>LaneMask</code>. </p>
<p>If this is possible, returns true and appends the best matching set of indexes to <code>Indexes</code>. If this is not possible, returns false. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00524">524</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LaneBitmask_8h_source.html#l00053">llvm::LaneBitmask::any()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00241">llvm::LegalityPredicates::any()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="LaneBitmask_8h_source.html#l00076">llvm::LaneBitmask::getNumLanes()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00498">llvm::MCRegisterInfo::getNumSubRegIndices()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00636">getSubClassWithSubReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00380">getSubRegIndexLaneMask()</a>, and <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>.</p>

</div>
</div>
<a id="a003c90bb9db0df7d3210c73d76660225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a003c90bb9db0df7d3210c73d76660225">&#9670;&nbsp;</a></span>getCrossCopyRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getCrossCopyRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a legal register class to copy a register in the specified class to or from. </p>
<p>If it is possible to copy the register directly without using a cross register class copy, return the specified RC. Returns NULL if it is not possible to copy between two registers of the specified class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00807">807</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a3e9f63406a7c3e8742881301f1e386c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9f63406a7c3e8742881301f1e386c9">&#9670;&nbsp;</a></span>getCSRFirstUseCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterInfo::getCSRFirstUseCost </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allow the target to override the cost of using a callee-saved register for the first time. </p>
<p>Default value of 0 means we will use a callee-saved register if it is available. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00918">918</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a61d1549c5cda7c927e00cb814f2baa45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d1549c5cda7c927e00cb814f2baa45">&#9670;&nbsp;</a></span>getCustomEHPadPreservedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a>* llvm::TargetRegisterInfo::getCustomEHPadPreservedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a register mask for the registers preserved by the unwinder, or nullptr if no custom mask is needed. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00491">491</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRParser_8cpp_source.html#l00663">llvm::MIRParserImpl::setupRegisterInfo()</a>.</p>

</div>
</div>
<a id="a593a6d6dce8070d4ae2862a9c77a6a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a593a6d6dce8070d4ae2862a9c77a6a5b">&#9670;&nbsp;</a></span>getFrameIndexInstrOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int64_t llvm::TargetRegisterInfo::getFrameIndexInstrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the offset from the referenced frame index in the instruction, if there is one. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00981">981</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aefb3b77455d0e0f2e1e8b56604c63c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefb3b77455d0e0f2e1e8b56604c63c0c">&#9670;&nbsp;</a></span>getFrameRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1Register.html">Register</a> llvm::TargetRegisterInfo::getFrameRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Debug information queries. </p>
<p>getFrameRegister - This method should return the register used as a base for values allocated in the current stack frame. </p>

<p class="reference">Referenced by <a class="el" href="M68kFrameLowering_8cpp_source.html#l00804">llvm::M68kFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="DbgEntityHistoryCalculator_8cpp_source.html#l00449">llvm::calculateDbgEntityHistory()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00380">llvm::MipsAsmPrinter::emitFrameDirective()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04850">expandXorFP()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00165">llvm::TargetFrameLowering::getDwarfFrameBase()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00700">llvm::RISCVFrameLowering::getFrameIndexReference()</a>, <a class="el" href="LoongArchFrameLowering_8cpp_source.html#l00477">llvm::LoongArchFrameLowering::getFrameIndexReference()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00049">llvm::TargetFrameLowering::getFrameIndexReference()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l00672">interpretValues()</a>, <a class="el" href="InstrRefBasedImpl_8cpp_source.html#l00610">TransferTracker::isEntryValueValue()</a>, <a class="el" href="VarLocBasedImpl_8cpp_source.html#l00167">isRegOtherThanSPAndFP()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a74ac026afe2c381096c300196de5f668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74ac026afe2c381096c300196de5f668">&#9670;&nbsp;</a></span>getIntraCallClobberedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&gt; llvm::TargetRegisterInfo::getIntraCallClobberedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a list of all of the registers which are clobbered "inside" a call to the given function. </p>
<p>For example, these might be needed for PLT sequences of long-branch veneers. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00504">504</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a07f41ff85bf1059ff0144b61cb4e35d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f41ff85bf1059ff0144b61cb4e35d1">&#9670;&nbsp;</a></span>getLargestLegalSuperClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getLargestLegalSuperClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the largest super class of RC that is legal to use in the current sub-target and has the same spill size. </p>
<p>The returned register class can be used to create virtual registers which means that all its registers can be copied and spilled. </p>
<p>The default implementation is very conservative and doesn't allow the register allocator to inflate register classes.</p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00816">816</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00679">llvm::PPCRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00436">llvm::SIRegisterInfo::getLargestLegalSuperClass()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">llvm::MachineRegisterInfo::recomputeRegClass()</a>.</p>

</div>
</div>
<a id="aa5aad3f9195b1fd331f449ce9a709da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5aad3f9195b1fd331f449ce9a709da2">&#9670;&nbsp;</a></span>getMatchingSuperReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> llvm::TargetRegisterInfo::getMatchingSuperReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00600">600</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8cpp_source.html#l00024">llvm::MCRegisterInfo::getMatchingSuperReg()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">llvm::TargetRegisterClass::MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00251">llvm::SIMachineFunctionInfo::addDispatchID()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00229">llvm::SIMachineFunctionInfo::addDispatchPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00258">llvm::SIMachineFunctionInfo::addFlatScratchInit()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00265">llvm::SIMachineFunctionInfo::addImplicitBufferPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00243">llvm::SIMachineFunctionInfo::addKernargSegmentPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00220">llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00236">llvm::SIMachineFunctionInfo::addQueuePtr()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00046">llvm::VirtRegAuxInfo::copyHint()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00257">llvm::RISCVInstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03475">llvm::AArch64InstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03492">llvm::X86InstrInfo::copyPhysReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01683">llvm::PPCInstrInfo::copyPhysReg()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01861">emitAlignedDPRCS2Restores()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01688">emitAlignedDPRCS2Spills()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04865">expandNOVLXLoad()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04888">expandNOVLXStore()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01685">llvm::ARMBaseInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04923">llvm::X86InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04464">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05076">getCorrespondingDRegAndLane()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05341">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l13521">llvm::RISCVTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l16250">llvm::PPCTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="RISCVMCInstLower_8cpp_source.html#l00135">lowerRISCVVMachineInstrToMCInst()</a>, and <a class="el" href="RegisterCoalescer_8cpp_source.html#l00452">llvm::CoalescerPair::setRegisters()</a>.</p>

</div>
</div>
<a id="af14d27fb00fd2058e8da7eec1489df19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14d27fb00fd2058e8da7eec1489df19">&#9670;&nbsp;</a></span>getMatchingSuperRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getMatchingSuperRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>A</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a subclass of the specified register class A so that each register in it has a sub-register of the specified sub-register index which is in the specified register class B. </p>
<p>TableGen will synthesize missing A sub-classes. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00303">303</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00279">firstCommonClass()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l01196">llvm::SuperRegClassIterator::isValid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l00956">llvm::MachineInstr::getRegClassConstraintEffect()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00067">isCrossCopy()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01200">llvm::isOfRegClass()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00452">llvm::CoalescerPair::setRegisters()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00382">shareSameRegisterFile()</a>.</p>

</div>
</div>
<a id="a17287afec9c4e572033dc4d1d6e11367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17287afec9c4e572033dc4d1d6e11367">&#9670;&nbsp;</a></span>getMinimalPhysRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getMinimalPhysRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em> = <code><a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg. </p>
<p>getMinimalPhysRegClass - Returns the <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00212">212</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00124">llvm::TargetRegisterClass::hasSubClass()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">isTypeLegalForClass()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00768">regclasses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00099">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00175">llvm::SystemZELFFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03149">llvm::AArch64FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01556">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00961">llvm::SystemZXPLINKFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00425">assignCalleeSavedSpillSlots()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01344">canRenameUpToDef()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l13188">llvm::SITargetLowering::checkForPhysRegDependency()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00057">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00114">llvm::MipsFrameLowering::estimateStackSize()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04464">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00113">llvm::HexagonEvaluator::getPhysRegBitWidth()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00714">llvm::BitTracker::MachineEvaluator::getPhysRegBitWidth()</a>, <a class="el" href="FixupStatepointCallerSaved_8cpp_source.html#l00092">getRegisterSize()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00502">getRegSizeInBits()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00619">insertCSRRestores()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00592">insertCSRSaves()</a>, <a class="el" href="RDFCopy_8cpp_source.html#l00040">llvm::rdf::CopyPropagation::interpretAsCopy()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00449">llvm::XCoreFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l01254">llvm::RISCVFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00486">llvm::CSKYFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02577">llvm::PPCFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="RDFCopy_8cpp_source.html#l00101">llvm::rdf::CopyPropagation::run()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00794">llvm::MipsSEFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00415">llvm::XCoreFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="LoongArchFrameLowering_8cpp_source.html#l00453">llvm::LoongArchFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l01217">llvm::RISCVFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00463">llvm::CSKYFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02382">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, and <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01473">tryToFindRegisterToRename()</a>.</p>

</div>
</div>
<a id="a3f95422b6f60195a7d672314ed4e6b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f95422b6f60195a7d672314ed4e6b4b">&#9670;&nbsp;</a></span>getMinimalPhysRegClassLLT()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getMinimalPhysRegClassLLT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em> = <code><a class="el" href="classllvm_1_1LLT.html">LLT</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg. </p>
<p>If there is no register class compatible with the given type, returns nullptr. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00230">230</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00124">llvm::TargetRegisterClass::hasSubClass()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">isTypeLegalForClass()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00121">llvm::LLT::isValid()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00768">regclasses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00098">llvm::RegisterBankInfo::getMinimalPhysRegClass()</a>.</p>

</div>
</div>
<a id="a6b6d679d21aaa7164b555b0303d888c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b6d679d21aaa7164b555b0303d888c4">&#9670;&nbsp;</a></span>getNoPreservedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a>* llvm::TargetRegisterInfo::getNoPreservedMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a register mask that clobbers everything. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00496">496</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l11925">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01607">llvm::MachineBasicBlock::getBeginClobberMask()</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l01613">llvm::MachineBasicBlock::getEndClobberMask()</a>.</p>

</div>
</div>
<a id="a6c675a20e6f9775ef07b661d12ff5d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c675a20e6f9775ef07b661d12ff5d23">&#9670;&nbsp;</a></span>getNumRegClasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterInfo::getNumRegClasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00772">772</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00766">regclass_begin()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00767">regclass_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetLoweringBase_8cpp_source.html#l01258">llvm::TargetLoweringBase::findRepresentativeClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00279">firstCommonClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00778">getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00760">getRegClassInfo()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00087">llvm::RegisterBank::print()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00042">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a0f68bd50142729a84434a02436bb7b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f68bd50142729a84434a02436bb7b46">&#9670;&nbsp;</a></span>getNumRegPressureSets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterInfo::getNumRegPressureSets </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the number of dimensions of register pressure. </p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00263">llvm::RegPressureTracker::init()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00359">llvm::RegPressureTracker::initLiveThru()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00042">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="af2460aaecee28b4a96ea41286e8aa406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2460aaecee28b4a96ea41286e8aa406">&#9670;&nbsp;</a></span>getOffsetOpcodes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetRegisterInfo::getOffsetOpcodes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Gets the DWARF expression opcodes for <code>Offset</code>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00647">647</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01564">llvm::DIExpression::appendOffset()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="InstrRefBasedImpl_8cpp_source.html#l01158">LiveDebugValues::MLocTracker::emitLoc()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00654">prependOffsetExpression()</a>.</p>

</div>
</div>
<a id="aa342123aa2f9f6eca71603c8e27c355d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa342123aa2f9f6eca71603c8e27c355d">&#9670;&nbsp;</a></span>getPhysRegBaseClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getPhysRegBaseClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return target defined base register class for a physical register. </p>
<p>This is the register class with the lowest BaseClassOrder containing the register. Will be nullptr if the register is not in any base register class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00700">700</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00182">getCopyRegClasses()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l01426">IsCopyFromSGPR()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01307">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>, and <a class="el" href="SIFrameLowering_8cpp_source.html#l00326">llvm::PrologEpilogSGPRSpillBuilder::PrologEpilogSGPRSpillBuilder()</a>.</p>

</div>
</div>
<a id="a77ca8d0181a9b695e5eee5cffe9043ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77ca8d0181a9b695e5eee5cffe9043ef">&#9670;&nbsp;</a></span>getPointerRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getPointerRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Kind</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> used for pointer values. </p>
<p>If a target supports multiple different pointer register classes, kind specifies which one is indicated. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00798">798</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00323">llvm::WebAssemblyFrameLowering::emitEpilogue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00253">llvm::WebAssemblyFrameLowering::emitPrologue()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00046">llvm::TargetInstrInfo::getRegClass()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00888">llvm::MachineInstr::getRegClassConstraint()</a>.</p>

</div>
</div>
<a id="afc99d2835eb4b8cde9e81db9abca597c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc99d2835eb4b8cde9e81db9abca597c">&#9670;&nbsp;</a></span>getRegAllocationHints()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetRegisterInfo::getRegAllocationHints </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VirtReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td>
          <td class="paramname"><em>Order</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Hints</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *&#160;</td>
          <td class="paramname"><em>VRM</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *&#160;</td>
          <td class="paramname"><em>Matrix</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a list of 'hint' registers that the register allocator should try first when allocating a physical register for the virtual register VirtReg. </p>
<p>These registers are effectively moved to the front of the allocation order. If true is returned, regalloc will try to only use hints to the greatest extent possible even if it means spilling.</p>
<p>The Order argument is the allocation order for VirtReg's register class as returned from <a class="el" href="classllvm_1_1RegisterClassInfo.html#a86880bb0bf0b57461d28de03acd39823" title="getOrder - Returns the preferred allocation order for RC.">RegisterClassInfo::getOrder()</a>. The hint registers must come from Order, and they must not be reserved.</p>
<p>The default implementation of this function will only add target independent register allocation hints. Targets that override this function should typically call this default implementation as well and expect to see generic copy hints added. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00422">422</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="VirtRegMap_8h_source.html#l00105">llvm::VirtRegMap::getPhys()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00841">llvm::MachineRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SmallSet_8h_source.html#l00177">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="STLExtras_8h_source.html#l01869">llvm::is_contained()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00956">llvm::MachineRegisterInfo::isReserved()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AllocationOrder_8cpp_source.html#l00029">llvm::AllocationOrder::create()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00691">llvm::RISCVRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00561">llvm::PPCRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00074">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00970">llvm::X86RegisterInfo::getRegAllocationHints()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00336">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>.</p>

</div>
</div>
<a id="ad4f8f1aca0bb01f65be1d7dee43f7f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f8f1aca0bb01f65be1d7dee43f7f83">&#9670;&nbsp;</a></span>getRegAsmName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::TargetRegisterInfo::getRegAsmName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the assembly name for <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l01058">1058</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00485">llvm::MCRegisterInfo::getName()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03475">llvm::AArch64InstrInfo::copyPhysReg()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05315">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, and <a class="el" href="InstrRefBasedImpl_8cpp_source.html#l01120">LiveDebugValues::MLocTracker::LocIdxToName()</a>.</p>

</div>
</div>
<a id="a55ad07e4cbe29bea4cb69b78472b690e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ad07e4cbe29bea4cb69b78472b690e">&#9670;&nbsp;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the register class associated with the enumeration value. </p>
<p>See class <a class="el" href="classllvm_1_1MCOperandInfo.html" title="This holds information about one operand of a machine instruction, indicating the register class for ...">MCOperandInfo</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00778">778</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00772">getNumRegClasses()</a>, and <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00044">llvm::AArch64RegisterBankInfo::AArch64RegisterBankInfo()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00132">llvm::ARMRegisterBankInfo::ARMRegisterBankInfo()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01481">llvm::TargetInstrInfo::createMIROperandComment()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00640">createTuple()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04020">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05591">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12562">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01258">llvm::TargetLoweringBase::findRepresentativeClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00279">firstCommonClass()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01006">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00195">getAllocatableClass()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00046">llvm::TargetInstrInfo::getRegClass()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00888">llvm::MachineInstr::getRegClassConstraint()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03728">loadM0FromVGPR()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01594">llvm::MachineInstr::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00270">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l00074">llvm::RISCVTargetLowering::RISCVTargetLowering()</a>, and <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00028">llvm::X86RegisterBankInfo::X86RegisterBankInfo()</a>.</p>

</div>
</div>
<a id="a12613c046d7b8eefbc0bc3eea21aabb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12613c046d7b8eefbc0bc3eea21aabb6">&#9670;&nbsp;</a></span>getRegClassInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">RegClassInfo</a>&amp; llvm::TargetRegisterInfo::getRegClassInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00760">760</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00074">llvm::TargetRegisterClass::getID()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00772">getNumRegClasses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00279">getRegSizeInBits()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">getSpillAlign()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00285">getSpillSize()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00318">legalclasstypes_begin()</a>.</p>

</div>
</div>
<a id="ac80ef1b0f96f5df74292346277f0005b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac80ef1b0f96f5df74292346277f0005b">&#9670;&nbsp;</a></span>getRegClassName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char* llvm::TargetRegisterInfo::getRegClassName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>Class</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the name of the register class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00784">784</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00548">llvm::MCRegisterInfo::getRegClassName()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00494">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01481">llvm::TargetInstrInfo::createMIROperandComment()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00527">llvm::RegAllocEvictionAdvisor::getOrderLimit()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00089">llvm::HexagonEvaluator::mask()</a>, <a class="el" href="LiveStacks_8cpp_source.html#l00073">llvm::LiveStacks::print()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00145">llvm::VirtRegMap::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01594">llvm::MachineInstr::print()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00888">PrintNodeInfo()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00175">llvm::printRegClassOrBank()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00663">llvm::MIRParserImpl::setupRegisterInfo()</a>, and <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01473">tryToFindRegisterToRename()</a>.</p>

</div>
</div>
<a id="a8705cbdb90fa57e99be882bf39c2983f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8705cbdb90fa57e99be882bf39c2983f">&#9670;&nbsp;</a></span>getRegClassPressureSets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>* llvm::TargetRegisterInfo::getRegClassPressureSets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the dimensions of register pressure impacted by this register class. </p>
<p>Returns a -1 terminated array of pressure set IDs. </p>

<p class="reference">Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00204">llvm::RegisterClassInfo::computePSetLimit()</a>.</p>

</div>
</div>
<a id="a55dc7cf067f4fdc07a902ca0f3e3a87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55dc7cf067f4fdc07a902ca0f3e3a87d">&#9670;&nbsp;</a></span>getRegClassWeight()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegClassWeight.html">RegClassWeight</a>&amp; llvm::TargetRegisterInfo::getRegClassWeight </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the weight in units of pressure for this register class. </p>

<p class="reference">Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00204">llvm::RegisterClassInfo::computePSetLimit()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00877">llvm::ARMBaseRegisterInfo::shouldCoalesce()</a>.</p>

</div>
</div>
<a id="ad676386d23ba2c39c3e42850fc0c6a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad676386d23ba2c39c3e42850fc0c6a4e">&#9670;&nbsp;</a></span>getRegisterCosts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;uint8_t&gt; llvm::TargetRegisterInfo::getRegisterCosts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a list of cost values for all registers that correspond to the index returned by RegisterCostTableIndex. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00355">355</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00217">llvm::TargetRegisterInfoDesc::CostPerUse</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00491">llvm::MCRegisterInfo::getNumRegs()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00724">getRegisterCostTableIndex()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00042">llvm::RegisterClassInfo::runOnMachineFunction()</a>, and <a class="el" href="RegAllocGreedy_8cpp_source.html#l02603">llvm::RAGreedy::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="adc4b03b1c2288c2eb66826c69099ccdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc4b03b1c2288c2eb66826c69099ccdb">&#9670;&nbsp;</a></span>getRegisterCostTableIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterInfo::getRegisterCostTableIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register cost table index. </p>
<p>This implementation is sufficient for most architectures and can be overriden by targets in case there are multiple cost values associated with each register. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00724">724</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00355">getRegisterCosts()</a>.</p>

</div>
</div>
<a id="adf5b7caef79ecc4d664a0154c3f1f7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf5b7caef79ecc4d664a0154c3f1f7a1">&#9670;&nbsp;</a></span>getRegMaskNames()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&gt; llvm::TargetRegisterInfo::getRegMaskNames </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00882">llvm::MIPrinter::print()</a>.</p>

</div>
</div>
<a id="a252fefae4a384f3f7ffb7ba61591b694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a252fefae4a384f3f7ffb7ba61591b694">&#9670;&nbsp;</a></span>getRegMasks()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&gt; llvm::TargetRegisterInfo::getRegMasks </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return all the call-preserved register masks defined for this target. </p>

<p class="reference">Referenced by <a class="el" href="RDFRegisters_8cpp_source.html#l00027">llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo()</a>.</p>

</div>
</div>
<a id="a7938dc6576340843feb9dfe6f48260e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7938dc6576340843feb9dfe6f48260e6">&#9670;&nbsp;</a></span>getRegPressureLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterInfo::getRegPressureLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register pressure "high water mark" for the specific register class. </p>
<p>The scheduler is in high register pressure mode (for the specific register class) if it goes over the limit.</p>
<p>Note: this is the old register pressure model that relies on a manually specified representative register class per value type. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00829">829</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>.</p>

</div>
</div>
<a id="a8ba26aeb1ab043b5907d811f14f9ccce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba26aeb1ab043b5907d811f14f9ccce">&#9670;&nbsp;</a></span>getRegPressureSetLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterInfo::getRegPressureSetLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the register unit pressure limit for this dimension. </p>
<p>This limit must be adjusted dynamically for reserved registers. </p>

<p class="reference">Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00204">llvm::RegisterClassInfo::computePSetLimit()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l00617">llvm::PPCInstrInfo::shouldReduceRegisterPressure()</a>.</p>

</div>
</div>
<a id="a3c2bb9e82e28af11ea7a7deaef40aea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2bb9e82e28af11ea7a7deaef40aea4">&#9670;&nbsp;</a></span>getRegPressureSetName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char* llvm::TargetRegisterInfo::getRegPressureSetName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the name of this register unit pressure set. </p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00126">llvm::PressureDiff::dump()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00081">llvm::dumpRegSetPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01094">llvm::RegPressureTracker::getMaxUpwardPressureDelta()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03324">llvm::GenericScheduler::initCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01177">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00510">llvm::ConvergingVLIWScheduler::traceCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02955">llvm::GenericSchedulerBase::traceCandidate()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01252">llvm::ScheduleDAGMILive::updateScheduledPressure()</a>.</p>

</div>
</div>
<a id="a65dabc53f655ff6dc7ccccf56b80cf74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65dabc53f655ff6dc7ccccf56b80cf74">&#9670;&nbsp;</a></span>getRegPressureSetScore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterInfo::getRegPressureSetScore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>PSetID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a heuristic for the machine scheduler to compare the profitability of increasing one register pressure set versus another. </p>
<p>The scheduler will prefer increasing the register pressure of the set which returns the largest value for this function. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00838">838</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l03237">llvm::tryPressure()</a>.</p>

</div>
</div>
<a id="a251557179fe64bb09bd7e327c60c6b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a251557179fe64bb09bd7e327c60c6b24">&#9670;&nbsp;</a></span>getRegSizeInBits() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterInfo::getRegSizeInBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the size in bits of a register from class RC. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00279">279</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00760">getRegClassInfo()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00241">llvm::TargetRegisterInfo::RegClassInfo::RegSize</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l12040">llvm::SITargetLowering::AddIMGInit()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00099">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00236">buildAnyextOrCopy()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03777">computeIndirectRegAndOffset()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00357">llvm::CSKYFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02967">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03916">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03830">emitIndirectSrc()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04020">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05591">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04464">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01006">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06128">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00319">getCommonSuperRegClass()</a>, <a class="el" href="InstrRefBasedImpl_8h_source.html#l00912">LiveDebugValues::MLocTracker::getLocSizeInBits()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00294">llvm::SIInstrInfo::getMemOperandsWithOffsetWidth()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00113">llvm::HexagonEvaluator::getPhysRegBitWidth()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00714">llvm::BitTracker::MachineEvaluator::getPhysRegBitWidth()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00502">getRegSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00586">getSubRegForClass()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00226">llvm::VEInstrInfo::insertBranch()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03393">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06390">isNonFoldablePartialRegisterLoad()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00481">isVRegCompatibleReg()</a>, <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00107">llvm::LoongArchInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00547">llvm::RISCVInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00269">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="InstrRefBasedImpl_8cpp_source.html#l00989">LiveDebugValues::MLocTracker::MLocTracker()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04312">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00327">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00942">selectCopy()</a>, <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00072">llvm::LoongArchInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00463">llvm::RISCVInstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a0784130f4ab9316d0ca755cd9b011799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0784130f4ab9316d0ca755cd9b011799">&#9670;&nbsp;</a></span>getRegSizeInBits() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> TargetRegisterInfo::getRegSizeInBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns size in bits of a phys/virtual/generic register. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00502">502</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00212">getMinimalPhysRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00279">getRegSizeInBits()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00121">llvm::LLT::isValid()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64MIPeepholeOpt_8cpp_source.html#l00123">RegSize</a>.</p>

</div>
</div>
<a id="a890f0083e12db63b68eb74781d16230e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a890f0083e12db63b68eb74781d16230e">&#9670;&nbsp;</a></span>getRegUnitPressureSets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>* llvm::TargetRegisterInfo::getRegUnitPressureSets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the dimensions of register pressure impacted by this register unit. </p>
<p>Returns a -1 terminated array of pressure set IDs. </p>

</div>
</div>
<a id="ab1d52ba3366d25ff35ad6687bc5c0afd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d52ba3366d25ff35ad6687bc5c0afd">&#9670;&nbsp;</a></span>getRegUnitWeight()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterInfo::getRegUnitWeight </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the weight in units of pressure for this register unit. </p>

</div>
</div>
<a id="a82390447c4d818e9ba87147186f2bc9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82390447c4d818e9ba87147186f2bc9a">&#9670;&nbsp;</a></span>getReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> llvm::TargetRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a bitset indexed by physical register number indicating if a register is a special register that has particular uses and should be considered unavailable at all times, e.g. </p>
<p>stack pointer, return address. A reserved register:</p><ul>
<li>is not allocatable</li>
<li>is considered always live</li>
<li>is ignored by liveness tracking It is often necessary to reserve the super registers of a reserved register as well, to avoid them getting allocated indirectly. You may use <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a40618817060842f7ea6164f397c2fbd8" title="Mark a register and all its aliases as reserved in the given set.">markSuperRegs()</a> and <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7bd2eaf010a0c53df66932fc514f1cc9" title="Returns true if for every register in the set all super registers are part of the set as well.">checkAllSuperRegsMarked()</a> in this case. </li>
</ul>

<p class="reference">Referenced by <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01556">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00511">llvm::MachineRegisterInfo::freezeReservedRegs()</a>.</p>

</div>
</div>
<a id="a87fa290ccfe9e8742e51e2ddb20f3754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87fa290ccfe9e8742e51e2ddb20f3754">&#9670;&nbsp;</a></span>getSpillAlign()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1Align.html">Align</a> llvm::TargetRegisterInfo::getSpillAlign </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the minimum required alignment in bytes for a spill slot for a register of this class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">291</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Align</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00760">getRegClassInfo()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCFrameLowering_8cpp_source.html#l02278">llvm::PPCFrameLowering::addScavengingSpillSlot()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03149">llvm::AArch64FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01556">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00961">llvm::SystemZXPLINKFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00425">assignCalleeSavedSpillSlots()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00156">llvm::MipsFunctionInfo::createEhDataRegsFI()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00072">llvm::XCoreFunctionInfo::createEHSpillSlot()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00059">llvm::XCoreFunctionInfo::createFPSpillSlot()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00169">llvm::MipsFunctionInfo::createISRRegFI()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00041">llvm::XCoreFunctionInfo::createLRSpillSlot()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00861">llvm::MipsSEFrameLowering::determineCalleeSaves()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00357">llvm::CSKYFrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02236">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02967">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00200">llvm::MipsFunctionInfo::getMoveF64ViaSpillFI()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00516">llvm::SIMachineFunctionInfo::getScavengeFI()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00067">getVGPRSpillLaneOrTempRegister()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00433">llvm::ARCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00568">llvm::XCoreFrameLowering::processFunctionBeforeFrameFinalized()</a>, and <a class="el" href="SIFrameLowering_8cpp_source.html#l01307">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>.</p>

</div>
</div>
<a id="ad0e6256f93a13938e8e59828d5677e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e6256f93a13938e8e59828d5677e32">&#9670;&nbsp;</a></span>getSpillSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterInfo::getSpillSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the size in bytes of the stack slot allocated to hold a spilled copy of a register from class RC. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00285">285</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00760">getRegClassInfo()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00241">llvm::TargetRegisterInfo::RegClassInfo::SpillSize</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCFrameLowering_8cpp_source.html#l02278">llvm::PPCFrameLowering::addScavengingSpillSlot()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00175">llvm::SystemZELFFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03149">llvm::AArch64FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01556">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00961">llvm::SystemZXPLINKFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00425">assignCalleeSavedSpillSlots()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00156">llvm::MipsFunctionInfo::createEhDataRegsFI()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00072">llvm::XCoreFunctionInfo::createEHSpillSlot()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00059">llvm::XCoreFunctionInfo::createFPSpillSlot()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00169">llvm::MipsFunctionInfo::createISRRegFI()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00041">llvm::XCoreFunctionInfo::createLRSpillSlot()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00861">llvm::MipsSEFrameLowering::determineCalleeSaves()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00357">llvm::CSKYFrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02236">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02967">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00114">llvm::MipsFrameLowering::estimateStackSize()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01258">llvm::TargetLoweringBase::findRepresentativeClass()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00200">llvm::MipsFunctionInfo::getMoveF64ViaSpillFI()</a>, <a class="el" href="FixupStatepointCallerSaved_8cpp_source.html#l00092">getRegisterSize()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00516">llvm::SIMachineFunctionInfo::getScavengeFI()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00386">llvm::TargetInstrInfo::getStackSlotRange()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00067">getVGPRSpillLaneOrTempRegister()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02744">llvm::HexagonInstrInfo::isValidOffset()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00320">llvm::ARCInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03976">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01372">llvm::ARMBaseInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01777">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="M68kInstrInfo_8cpp_source.html#l00757">llvm::M68kInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03952">llvm::X86InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02808">llvm::SITargetLowering::passSpecialInputs()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00568">llvm::XCoreFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00433">llvm::ARCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01307">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00293">llvm::ARCInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03820">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01115">llvm::ARMBaseInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01578">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="M68kInstrInfo_8cpp_source.html#l00742">llvm::M68kInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03930">llvm::X86InstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l06935">llvm::X86InstrInfo::unfoldMemoryOperand()</a>.</p>

</div>
</div>
<a id="a3b9b99850c9e948f81b0fede82b439db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b9b99850c9e948f81b0fede82b439db">&#9670;&nbsp;</a></span>getSubClassWithSubReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getSubClassWithSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the largest legal sub-class of RC that supports the sub-register index Idx. </p>
<p>If no such sub-class exists, return NULL. If all registers in RC already have an Idx sub-register, return RC.</p>
<p>TableGen generates a version of this function that is good enough in most cases. Targets can override if they have constraints that TableGen doesn't understand. For example, the x86 sub_8bit sub-register index is supported by the full GR32 register class in 64-bit mode, but only by the GR32_ABCD regiister class in 32-bit mode.</p>
<p>TableGen will synthesize missing RC sub-classes. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00636">636</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="FastISel_8cpp_source.html#l02110">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00524">getCoveringSubRegIndexes()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00956">llvm::MachineInstr::getRegClassConstraintEffect()</a>.</p>

</div>
</div>
<a id="ab2147cc6810c7774110ebed17d4a2242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2147cc6810c7774110ebed17d4a2242">&#9670;&nbsp;</a></span>getSubReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> llvm::TargetRegisterInfo::getSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the physical register number of sub-register "Index" for physical register RegNo. </p>
<p>Return zero if the sub-register does not exist. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l01149">1149</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01104">llvm::ARMBaseInstrInfo::AddDReg()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01837">addExclusiveRegPair()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00312">addSavedGPR()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03404">AddSubReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05851">llvm::X86InstrInfo::breakPartialRegDependency()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00167">buildGitPtr()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00046">llvm::VirtRegAuxInfo::copyHint()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00359">llvm::VEInstrInfo::copyPhysReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00343">llvm::SparcInstrInfo::copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00891">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00326">copyPhysSubRegs()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09086">describeMOVrrLoadedValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08206">describeORRLoadedValue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01547">llvm::SIFrameLowering::determineCalleeSavesSGPR()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01871">llvm::AArch64InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04923">llvm::X86InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l00533">GetDSubRegs()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05106">getImplicitSPRUseForDPRUse()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="HexagonSplitConst32AndConst64_8cpp_source.html#l00058">INITIALIZE_PASS()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00549">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03951">loadRegPairFromStackSlot()</a>, <a class="el" href="RISCVMCInstLower_8cpp_source.html#l00135">lowerRISCVVMachineInstrToMCInst()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00321">llvm::RISCVRegisterInfo::lowerVRELOAD()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00252">llvm::RISCVRegisterInfo::lowerVSPILL()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00967">llvm::rdf::DataFlowGraph::makeRegRef()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00114">llvm::HexagonAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00270">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00207">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02577">llvm::PPCFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00452">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02382">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03797">storeRegPairToStackSlot()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01217">llvm::MachineInstr::substituteRegister()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00093">llvm::MachineOperand::substPhysReg()</a>.</p>

</div>
</div>
<a id="a7a23b6fb3b79b0c2bf4bf4f0cb042840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a23b6fb3b79b0c2bf4bf4f0cb042840">&#9670;&nbsp;</a></span>getSubRegIndexLaneMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> llvm::TargetRegisterInfo::getSubRegIndexLaneMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a bitmask representing the parts of a register that are covered by SubIdx. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>.</dd></dl>
<p>SubIdx == 0 is allowed, it has the lane mask ~0u. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00380">380</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00498">llvm::MCRegisterInfo::getNumSubRegIndices()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00691">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00106">llvm::LiveRangeEdit::allUsesAvailableAt()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00043">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00962">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01223">findUseBetween()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00524">getCoveringSubRegIndexes()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00158">getDefRegMask()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01260">getInstReadLaneMask()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00365">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00170">getUsedRegMask()</a>, <a class="el" href="RDFLiveness_8cpp_source.html#l00909">llvm::rdf::Liveness::resetKills()</a>, <a class="el" href="RDFCopy_8cpp_source.html#l00101">llvm::rdf::CopyPropagation::run()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00551">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00869">stripValuesNotDefiningMask()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00226">llvm::DeadLaneDetector::transferDefinedLanes()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00145">llvm::DeadLaneDetector::transferUsedLanes()</a>, and <a class="el" href="LiveIntervals_8cpp_source.html#l01002">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>.</p>

</div>
</div>
<a id="aa61a687e68ac8c976cad9f466768bb81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61a687e68ac8c976cad9f466768bb81">&#9670;&nbsp;</a></span>getSubRegIndexName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char* llvm::TargetRegisterInfo::getSubRegIndexName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the human-readable symbolic target-specific name for the specified SubRegIndex. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00370">370</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00498">llvm::MCRegisterInfo::getNumSubRegIndices()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineOperand_8cpp_source.html#l00782">llvm::MachineOperand::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00556">llvm::MachineOperand::printSubRegIdx()</a>.</p>

</div>
</div>
<a id="a249b0a0eb9426fd8eb6c15449a5f3739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a249b0a0eb9426fd8eb6c15449a5f3739">&#9670;&nbsp;</a></span>getSubRegisterClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getSubRegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SuperRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubRegIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a register class that can be used for a subregister copy from/into <code>SuperRC</code> at <code>SubRegIdx</code>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00644">644</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l04020">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a id="a754b5821e9b04a747f114390c45a7a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a754b5821e9b04a747f114390c45a7a75">&#9670;&nbsp;</a></span>hasRegUnit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterInfo::hasRegUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if Reg contains RegUnit. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00430">430</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00224">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="DwarfDebug_8cpp_source.html#l00672">interpretValues()</a>.</p>

</div>
</div>
<a id="aa781dc3eb971ed5ccc75be17b3c2a9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa781dc3eb971ed5ccc75be17b3c2a9d1">&#9670;&nbsp;</a></span>hasReservedSpillSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::hasReservedSpillSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if target has reserved a spill slot in the stack frame of the given function for the specified register. </p>
<p>e.g. On x86, if the frame register is required, the first fixed stack object is reserved as its spill slot. This tells PEI not to create a new stack frame object for the given register. It should be called only after determineCalleeSaves(). </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00957">957</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00425">assignCalleeSavedSpillSlots()</a>.</p>

</div>
</div>
<a id="a96e76d4f9381108bffdc265b4d666b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96e76d4f9381108bffdc265b4d666b16">&#9670;&nbsp;</a></span>hasStackRealignment()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterInfo::hasStackRealignment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if stack realignment is required and still possible. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00975">975</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00479">canRealignStack()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00483">shouldRealignStack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00133">llvm::TargetFrameLowering::allocateScavengingFrameIndexesNearIncomingSP()</a>, <a class="el" href="CodeViewDebug_8cpp_source.html#l01451">llvm::CodeViewDebug::beginFunctionImpl()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01062">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00137">llvm::MachineFrameInfo::estimateStackSize()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00700">llvm::RISCVFrameLowering::getFrameIndexReference()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00582">llvm::CSKYFrameLowering::getFrameIndexReference()</a>, <a class="el" href="LoongArchFrameLowering_8cpp_source.html#l00477">llvm::LoongArchFrameLowering::getFrameIndexReference()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03778">llvm::AArch64FrameLowering::getFrameIndexReferencePreferSP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07018">getMemcpyLoadsAndStores()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07221">getMemmoveLoadsAndStores()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07346">getMemsetStores()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00102">llvm::MipsFrameLowering::hasBP()</a>, <a class="el" href="VEFrameLowering_8cpp_source.html#l00430">llvm::VEFrameLowering::hasBP()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00240">llvm::RISCVFrameLowering::hasBP()</a>, <a class="el" href="LoongArchFrameLowering_8cpp_source.html#l00043">llvm::LoongArchFrameLowering::hasBP()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00093">llvm::MipsFrameLowering::hasFP()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00255">llvm::SparcFrameLowering::hasFP()</a>, <a class="el" href="VEFrameLowering_8cpp_source.html#l00421">llvm::VEFrameLowering::hasFP()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00231">llvm::RISCVFrameLowering::hasFP()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00202">llvm::ARMFrameLowering::hasFP()</a>, <a class="el" href="LoongArchFrameLowering_8cpp_source.html#l00034">llvm::LoongArchFrameLowering::hasFP()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00491">llvm::ARCFrameLowering::hasFP()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00427">llvm::AArch64FrameLowering::hasFP()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00036">llvm::CSKYFrameLowering::hasFP()</a>, and <a class="el" href="M68kFrameLowering_8cpp_source.html#l00043">llvm::M68kFrameLowering::hasFP()</a>.</p>

</div>
</div>
<a id="a87813a0063e0e5b22eb28ec01c5378e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87813a0063e0e5b22eb28ec01c5378e8">&#9670;&nbsp;</a></span>isArgumentRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::isArgumentRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if PhysReg can be used as an argument to a function. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00576">576</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00662">llvm::MachineRegisterInfo::isArgumentRegister()</a>.</p>

</div>
</div>
<a id="a24bdea2b37ec674e2d1d511dbd5a1d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24bdea2b37ec674e2d1d511dbd5a1d1b">&#9670;&nbsp;</a></span>isAsmClobberable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::isAsmClobberable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns false if we can't guarantee that Physreg, specified as an IR asm clobber constraint, will be preserved across the statement. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00540">540</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ad8411ad3f00885b182d4dde587ccfaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8411ad3f00885b182d4dde587ccfaff">&#9670;&nbsp;</a></span>isCalleeSavedPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetRegisterInfo::isCalleeSavedPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is a wrapper around <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915" title="Return a mask of call-preserved registers for the given calling convention on the current function.">getCallPreservedMask()</a>. </p>
<p>Return true if the register is preserved after the call. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00465">465</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Function_8h_source.html#l00237">llvm::Function::getCallingConv()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00482">getCallPreservedMask()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, and <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="DwarfDebug_8cpp_source.html#l00672">interpretValues()</a>.</p>

</div>
</div>
<a id="aa5b1b68ad732d7f72eee23b082a28fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b1b68ad732d7f72eee23b082a28fa4">&#9670;&nbsp;</a></span>isCallerPreservedPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::isCallerPreservedPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Physical registers that may be modified within a function but are guaranteed to be restored before any uses. </p>
<p>This is useful for targets that have call sequences where a GOT register may be updated by the caller prior to a call and is guaranteed to be restored (also by the caller) after the call. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00565">565</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineCSE_8cpp_source.html#l00267">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00937">isCopyFeedingInvariantStore()</a>, <a class="el" href="MachineCycleAnalysis_8cpp_source.html#l00094">llvm::isCycleInvariant()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00903">isInvariantStore()</a>, and <a class="el" href="MachineLoopInfo_8cpp_source.html#l00154">llvm::MachineLoop::isLoopInvariant()</a>.</p>

</div>
</div>
<a id="a03052ebec698a18129b67298e1304102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03052ebec698a18129b67298e1304102">&#9670;&nbsp;</a></span>isConstantPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::isConstantPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if PhysReg is unallocatable and constant throughout the function. </p>
<p>Used by <a class="el" href="classllvm_1_1MachineRegisterInfo.html#abe36a37a2974f73af12228bccbaef0b4" title="Returns true if PhysReg is unallocatable and constant throughout the function.">MachineRegisterInfo::isConstantPhysReg()</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00553">553</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00517">llvm::MachineRegisterInfo::isConstantPhysReg()</a>.</p>

</div>
</div>
<a id="ab264f7ff8135f18cdb4261875fef0a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab264f7ff8135f18cdb4261875fef0a5f">&#9670;&nbsp;</a></span>isDivergentRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::isDivergentRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the register class is considered divergent. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00556">556</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineUniformityAnalysis_8cpp_source.html#l00033">llvm::GenericUniformityAnalysisImpl&lt; ContextT &gt;::markDefsDivergent()</a>.</p>

</div>
</div>
<a id="ac3a3709d3d48932e7d6e703391c6ebdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a3709d3d48932e7d6e703391c6ebdf">&#9670;&nbsp;</a></span>isFixedRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::isFixedRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if PhysReg is a fixed register. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00582">582</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00667">llvm::MachineRegisterInfo::isFixedRegister()</a>.</p>

</div>
</div>
<a id="a081c88f6f970c70a8d0b90cd83813427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081c88f6f970c70a8d0b90cd83813427">&#9670;&nbsp;</a></span>isFrameOffsetLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::isFrameOffsetLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determine whether a given base register plus offset immediate is encodable to resolve a frame index. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l01012">1012</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00272">lookupCandidateBaseReg()</a>.</p>

</div>
</div>
<a id="a60fda2b22a00a8667e646fa8701d85b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60fda2b22a00a8667e646fa8701d85b0">&#9670;&nbsp;</a></span>isGeneralPurposeRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::isGeneralPurposeRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if PhysReg is a general purpose register. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00588">588</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00672">llvm::MachineRegisterInfo::isGeneralPurposeRegister()</a>.</p>

</div>
</div>
<a id="af2f8f83c931fa084058914c65af13984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f8f83c931fa084058914c65af13984">&#9670;&nbsp;</a></span>isInAllocatableClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterInfo::isInAllocatableClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the register is in the allocation of any register class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00364">364</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00220">llvm::TargetRegisterInfoDesc::InAllocatableClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00974">llvm::MachineRegisterInfo::isAllocatable()</a>.</p>

</div>
</div>
<a id="a43500bf222890b7569f944fe137e3d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43500bf222890b7569f944fe137e3d1c">&#9670;&nbsp;</a></span>isInlineAsmReadOnlyReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::isInlineAsmReadOnlyReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if PhysReg cannot be written to in inline asm statements. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00546">546</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a77b97edc44b5be77eca22b106db414a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b97edc44b5be77eca22b106db414a3">&#9670;&nbsp;</a></span>isNonallocatableRegisterCalleeSave()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::isNonallocatableRegisterCalleeSave </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Some targets have non-allocatable registers that aren't technically part of the explicit callee saved register list, but should be handled as such in certain cases. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l01156">1156</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a0db794ef9798a1fbb4a8a4e6581a9f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0db794ef9798a1fbb4a8a4e6581a9f50">&#9670;&nbsp;</a></span>isTypeLegalForClass() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterInfo::isTypeLegalForClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>T</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the given <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is compatible with <a class="el" href="classllvm_1_1LLT.html">LLT</a> <a class="el" href="classT.html">T</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00304">304</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00318">legalclasstypes_begin()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="Mips16ISelLowering_8cpp_source.html#l00341">T</a>, and <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::Untyped</a>.</p>

</div>
</div>
<a id="adaf5c0a9d9f810432a85bd299081e0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaf5c0a9d9f810432a85bd299081e0a7">&#9670;&nbsp;</a></span>isTypeLegalForClass() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterInfo::isTypeLegalForClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>T</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the given <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> has the ValueType <a class="el" href="classT.html">T</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">296</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00318">legalclasstypes_begin()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="Mips16ISelLowering_8cpp_source.html#l00341">T</a>.</p>

<p class="reference">Referenced by <a class="el" href="VEISelLowering_8cpp_source.html#l02179">llvm::VETargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11925">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00212">getMinimalPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00230">getMinimalPhysRegClassLLT()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l13521">llvm::RISCVTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l57739">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05315">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l08665">getRegistersForValue()</a>, <a class="el" href="WebAssemblyAsmPrinter_8cpp_source.html#l00059">llvm::WebAssemblyAsmPrinter::getRegType()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00319">llvm::MipsSEInstrInfo::loadRegFromStack()</a>, and <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00245">llvm::MipsSEInstrInfo::storeRegToStack()</a>.</p>

</div>
</div>
<a id="a78ffd11373487cf19f2ca4e75072ae67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78ffd11373487cf19f2ca4e75072ae67">&#9670;&nbsp;</a></span>legalclasstypes_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">vt_iterator</a> llvm::TargetRegisterInfo::legalclasstypes_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Loop.html" title="Represents a single loop in the control flow graph.">Loop</a> over all of the value types that can be represented by values in the given register class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00318">318</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00760">getRegClassInfo()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00242">llvm::TargetRegisterInfo::RegClassInfo::VTList</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l08665">getRegistersForValue()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00137">getRegTy()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01154">llvm::TargetLoweringBase::isLegalRC()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">isTypeLegalForClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00322">legalclasstypes_end()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l07081">llvm::X86InstrInfo::unfoldMemoryOperand()</a>.</p>

</div>
</div>
<a id="a0d632b5f4b6d8fff51014f7979ed8973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d632b5f4b6d8fff51014f7979ed8973">&#9670;&nbsp;</a></span>legalclasstypes_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">vt_iterator</a> llvm::TargetRegisterInfo::legalclasstypes_end </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00322">322</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00318">legalclasstypes_begin()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00137">getRegTy()</a>.</p>

</div>
</div>
<a id="a965fc42d34bd3c15f23cd8cfd31d6ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965fc42d34bd3c15f23cd8cfd31d6ad6">&#9670;&nbsp;</a></span>lookThruCopyLike()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> TargetRegisterInfo::lookThruCopyLike </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the original SrcReg unless it is the target of a copy-like operation, in which case we chain backwards through all such operations to the ultimate source register. </p>
<p>If a physical register is encountered, we stop the search. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00600">600</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l00547">llvm::PPCInstrInfo::finalizeInsInstrs()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00372">llvm::PPCInstrInfo::getFMAPatterns()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00903">isInvariantStore()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l02386">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="a56f7f2867c8f943ceb672823c013df28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56f7f2867c8f943ceb672823c013df28">&#9670;&nbsp;</a></span>lookThruSingleUseCopyChain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> TargetRegisterInfo::lookThruSingleUseCopyChain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Find the original SrcReg unless it is the target of a copy-like operation, in which case we chain backwards through all such operations to the ultimate source register. </p>
<p>If a physical register is encountered, we stop the search. Return the original SrcReg if all the definitions in the chain only have one user and not a physical register. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00622">622</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l00372">llvm::PPCInstrInfo::getFMAPatterns()</a>.</p>

</div>
</div>
<a id="a40618817060842f7ea6164f397c2fbd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40618817060842f7ea6164f397c2fbd8">&#9670;&nbsp;</a></span>markSuperRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetRegisterInfo::markSuperRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td>
          <td class="paramname"><em>RegisterSet</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mark a register and all its aliases as reserved in the given set. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00080">80</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00224">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

</div>
</div>
<a id="ab41689ddd771c787b7d5675bfda90863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab41689ddd771c787b7d5675bfda90863">&#9670;&nbsp;</a></span>materializeFrameBaseRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1Register.html">Register</a> llvm::TargetRegisterInfo::materializeFrameBaseRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert defining instruction(s) for a pointer to FrameIdx before insertion point I. </p>
<p>Return materialized frame pointer. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00996">996</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="add471479cba35ffcfe682aff59499400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add471479cba35ffcfe682aff59499400">&#9670;&nbsp;</a></span>needsFrameBaseReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::needsFrameBaseReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the instruction's frame index reference would be better served by a base register other than FP or SP. </p>
<p>Used by LocalStackFrameAllocation to determine which frame index references it should create new base registers for. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00990">990</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ac6859ef2a1c57ce668658e21fe90bfad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6859ef2a1c57ce668658e21fe90bfad">&#9670;&nbsp;</a></span>prependOffsetExpression()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DIExpression.html">DIExpression</a> * TargetRegisterInfo::prependOffsetExpression </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DIExpression.html">DIExpression</a> *&#160;</td>
          <td class="paramname"><em>Expr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>PrependFlags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prepends a DWARF expression for <code>Offset</code> to <a class="el" href="classllvm_1_1DIExpression.html" title="DWARF expression.">DIExpression</a> <code>Expr</code>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00654">654</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DebugInfoMetadata_8h_source.html#l02877">llvm::DIExpression::DerefAfter</a>, <a class="el" href="DebugInfoMetadata_8h_source.html#l02876">llvm::DIExpression::DerefBefore</a>, <a class="el" href="DebugInfoMetadata_8h_source.html#l02879">llvm::DIExpression::EntryValue</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00647">getOffsetOpcodes()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01708">llvm::DIExpression::prependOpcodes()</a>, and <a class="el" href="DebugInfoMetadata_8h_source.html#l02878">llvm::DIExpression::StackValue</a>.</p>

</div>
</div>
<a id="a659ad7898845b8063568aff4825dd07f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a659ad7898845b8063568aff4825dd07f">&#9670;&nbsp;</a></span>regclass_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> llvm::TargetRegisterInfo::regclass_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> class iterators. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00766">766</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00772">getNumRegClasses()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00768">regclasses()</a>.</p>

</div>
</div>
<a id="a92475282566ab8847bf843675a9762f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92475282566ab8847bf843675a9762f8">&#9670;&nbsp;</a></span>regclass_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> llvm::TargetRegisterInfo::regclass_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00767">767</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00772">getNumRegClasses()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00768">regclasses()</a>.</p>

</div>
</div>
<a id="a07dfd864dd46de4511b08a1487e2719b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07dfd864dd46de4511b08a1487e2719b">&#9670;&nbsp;</a></span>regclasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a>&gt; llvm::TargetRegisterInfo::regclasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00768">768</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00766">regclass_begin()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00767">regclass_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00204">llvm::RegisterClassInfo::computePSetLimit()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00256">getAllocatableSet()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00212">getMinimalPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00230">getMinimalPhysRegClassLLT()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05315">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00219">llvm::HexagonBlockRanges::HexagonBlockRanges()</a>, <a class="el" href="InstrRefBasedImpl_8cpp_source.html#l00989">LiveDebugValues::MLocTracker::MLocTracker()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00027">llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00352">llvm::ResourcePriorityQueue::regPressureDelta()</a>, and <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>.</p>

</div>
</div>
<a id="af279d993c3584942e58ea27ce86c2b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af279d993c3584942e58ea27ce86c2b79">&#9670;&nbsp;</a></span>regClassPriorityTrumpsGlobalness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::regClassPriorityTrumpsGlobalness </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When prioritizing live ranges in register allocation, if this hook returns true then the AllocationPriority of the register class will be treated as more important than whether the range is local to a basic block or global. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l01121">1121</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocGreedy_8cpp_source.html#l02603">llvm::RAGreedy::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a4d07b23213b2426cc796329c00f8930d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d07b23213b2426cc796329c00f8930d">&#9670;&nbsp;</a></span>regmaskSubsetEqual()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetRegisterInfo::regmaskSubsetEqual </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>mask0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>mask1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if all bits that are set in mask <code>mask0</code> are also set in <code>mask1</code>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00492">492</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00491">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00988">llvm::AMDGPUCallLowering::doCallerAndCalleePassArgsTheSameWay()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l03017">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>.</p>

</div>
</div>
<a id="ab5dddfd4ef6db864a18ecdbe51331b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5dddfd4ef6db864a18ecdbe51331b92">&#9670;&nbsp;</a></span>regsOverlap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterInfo::regsOverlap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the two registers are equal or alias each other. </p>
<p>The registers may be virtual registers. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00421">421</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00120">llvm::Register::asMCReg()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, and <a class="el" href="MCRegisterInfo_8cpp_source.html#l00126">llvm::MCRegisterInfo::regsOverlap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstrBundle_8cpp_source.html#l00313">llvm::AnalyzePhysRegInBundle()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00804">llvm::M68kFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01751">assignedRegPartiallyOverlaps()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02900">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02864">canClobberReachingPhysRegUse()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01344">canRenameUpToDef()</a>, <a class="el" href="X86CallingConv_8cpp_source.html#l00128">CC_X86_64_VectorCall()</a>, <a class="el" href="MachineLateInstrsCleanup_8cpp_source.html#l00105">clearKillsForDef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01956">llvm::MachineInstr::clearRegisterKills()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01509">llvm::MachineBasicBlock::computeRegisterLiveness()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00891">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09119">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08219">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01049">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01000">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="ExpandPostRAPseudos_8cpp_source.html#l00059">INITIALIZE_PASS()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l00672">interpretValues()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00580">isACalleeSavedRegister()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02219">IsSafeAndProfitableToMove()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00069">llvm::CCState::IsShadowAllocatedReg()</a>, <a class="el" href="ReachingDefAnalysis_8cpp_source.html#l00044">isValidRegDefOf()</a>, <a class="el" href="ReachingDefAnalysis_8cpp_source.html#l00033">isValidRegUseOf()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00515">regOverlapsSet()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00436">regsAreCompatible()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00446">removeMapRegEntry()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00990">llvm::MachineFunction::salvageCopySSAImpl()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02055">llvm::MachineInstr::setPhysRegsDeadExcept()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00853">llvm::MachineRegisterInfo::updateDbgUsersToReg()</a>.</p>

</div>
</div>
<a id="a8c7311bb1b923afbbca6558abdcaedca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7311bb1b923afbbca6558abdcaedca">&#9670;&nbsp;</a></span>requiresFrameIndexReplacementScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::requiresFrameIndexReplacementScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the target requires using the <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> directly for frame elimination despite using requiresFrameIndexScavenging. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00940">940</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a5022e6cb3f5ea17bdad4785bab20dbf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5022e6cb3f5ea17bdad4785bab20dbf4">&#9670;&nbsp;</a></span>requiresFrameIndexScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::requiresFrameIndexScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the target requires post PEI scavenging of registers for materializing frame index constants. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00934">934</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a8f47136e199955eda121e3f5ae22d035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f47136e199955eda121e3f5ae22d035">&#9670;&nbsp;</a></span>requiresRegisterScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::requiresRegisterScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the target requires (and can make use of) the register scavenger. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00922">922</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aff0ae5848bdb6d2d25040835b8524264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff0ae5848bdb6d2d25040835b8524264">&#9670;&nbsp;</a></span>requiresVirtualBaseRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::requiresVirtualBaseRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the target wants the LocalStackAllocation pass to be run and virtual base registers used for more efficient stack access. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00947">947</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00109">INITIALIZE_PASS()</a>.</p>

</div>
</div>
<a id="ab146bdadc6c49a8f6cd3ff74b79b8d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab146bdadc6c49a8f6cd3ff74b79b8d55">&#9670;&nbsp;</a></span>resolveFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetRegisterInfo::resolveFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resolve a frame index operand of an instruction to reference the indicated base register plus offset instead. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l01005">1005</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a650a5c87ca87589eb69d4be3af841ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650a5c87ca87589eb69d4be3af841ee3">&#9670;&nbsp;</a></span>reverseComposeSubRegIndexLaneMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td>
          <td class="paramname"><em>LaneMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transform a lanemask given for a virtual register to the corresponding lanemask before using subregister with index <code>IdxA</code>. </p>
<p>This is the reverse of <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a938dce5c56b702795d4850328f88b559" title="Transforms a LaneMask computed for one subregister to the lanemask that would have been computed when...">composeSubRegIndexLaneMask()</a>, assuming Mask is a valie lane mask (no invalid bits set) the following holds: X0 = composeSubRegIndexLaneMask(Idx, Mask) X1 = reverseComposeSubRegIndexLaneMask(Idx, X0) =&gt; X1 == Mask </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00685">685</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00716">reverseComposeSubRegIndexLaneMaskImpl()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFRegisters_8cpp_source.html#l00230">llvm::rdf::PhysicalRegisterInfo::mapTo()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00226">llvm::DeadLaneDetector::transferDefinedLanes()</a>, and <a class="el" href="DetectDeadLanes_8cpp_source.html#l00145">llvm::DeadLaneDetector::transferUsedLanes()</a>.</p>

</div>
</div>
<a id="a55584595e6174713d7797d52bac99137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55584595e6174713d7797d52bac99137">&#9670;&nbsp;</a></span>reverseComposeSubRegIndexLaneMaskImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00716">716</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00685">reverseComposeSubRegIndexLaneMask()</a>.</p>

</div>
</div>
<a id="a730899298a72e0d39ec402dd5d11c099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730899298a72e0d39ec402dd5d11c099">&#9670;&nbsp;</a></span>reverseLocalAssignment()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::reverseLocalAssignment </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allow the target to reverse allocation order of local live ranges. </p>
<p>This will generally allocate shorter local live ranges first. For targets with many registers, this could reduce regalloc compile time by a large factor. It is disabled by default for three reasons: (1) Top-down allocation is simpler and easier to debug for targets that don't benefit from reversing the order. (2) Bottom-up allocation could result in poor evicition decisions on some targets affecting the performance of compiled code. (3) Bottom-up allocation is no longer guaranteed to optimally color. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00913">913</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocGreedy_8cpp_source.html#l02603">llvm::RAGreedy::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a9b83fea6470c12edb28e6b263d9a35c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b83fea6470c12edb28e6b263d9a35c2">&#9670;&nbsp;</a></span>saveScavengerRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::saveScavengerRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Spill the register so it can be used by the register scavenger. </p>
<p>Return true if the register was spilled, false otherwise. If this function does not spill the register, the scavenger will instead spill it to the emergency spill slot. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l01030">1030</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aee5cf7a0f373fe9d60dfa8fe24d8035c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee5cf7a0f373fe9d60dfa8fe24d8035c">&#9670;&nbsp;</a></span>shouldCoalesce()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::shouldCoalesce </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SrcRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>DstRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstSubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>NewRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Subtarget Hooks. </p>
<p>SrcRC and DstRC will be morphed into NewRC if this returns true. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l01072">1072</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00313">llvm::AVRRegisterInfo::shouldCoalesce()</a>.</p>

</div>
</div>
<a id="ab5e5e73c5c13ca2211e1d365363e4170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5e5e73c5c13ca2211e1d365363e4170">&#9670;&nbsp;</a></span>shouldRealignStack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetRegisterInfo::shouldRealignStack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if storage within the function requires the stack pointer to be aligned more than the normal calling convention calls for. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00483">483</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00096">llvm::TargetSubtargetInfo::getFrameLowering()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00601">llvm::MachineFrameInfo::getMaxAlign()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00100">llvm::TargetFrameLowering::getStackAlign()</a>, and <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00975">hasStackRealignment()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00725">llvm::SIRegisterInfo::shouldRealignStack()</a>.</p>

</div>
</div>
<a id="a1ee36ec6dd22cf058ebb96f2a7ef0108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ee36ec6dd22cf058ebb96f2a7ef0108">&#9670;&nbsp;</a></span>shouldRegionSplitForVirtReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetRegisterInfo::shouldRegionSplitForVirtReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;&#160;</td>
          <td class="paramname"><em>VirtReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Region.html">Region</a> split has a high compile time cost especially for large live range. </p>
<p>This method is used to decide whether or not <code>VirtReg</code> should go through this expensive splitting heuristic. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00069">69</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="TargetRegisterInfo_8cpp.html#a759e72b25878315071a34bf7f3f0e8af">HugeSizeForSplit</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LiveInterval_8h_source.html#l00717">llvm::LiveInterval::reg()</a>, <a class="el" href="LiveInterval_8h_source.html#l00305">llvm::LiveRange::size()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a5f57fdbb65e054ee2e03be0ffd3001b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f57fdbb65e054ee2e03be0ffd3001b3">&#9670;&nbsp;</a></span>shouldRewriteCopySrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetRegisterInfo::shouldRewriteCopySrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>DefRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefSubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SrcRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcSubReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00413">413</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00382">shareSameRegisterFile()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86RegisterInfo_8cpp_source.html#l00217">llvm::X86RegisterInfo::shouldRewriteCopySrc()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00936">llvm::ARMBaseRegisterInfo::shouldRewriteCopySrc()</a>.</p>

</div>
</div>
<a id="a12ba4f86bec51cdb02018564b8f30628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12ba4f86bec51cdb02018564b8f30628">&#9670;&nbsp;</a></span>shouldUseDeferredSpillingForVirtReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::shouldUseDeferredSpillingForVirtReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;&#160;</td>
          <td class="paramname"><em>VirtReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Deferred spilling delays the spill insertion of a virtual register after every other allocation. </p>
<p>By deferring the spilling, it is sometimes possible to eliminate that spilling altogether because something else could have been eliminated, thus leaving some space for the virtual register. However, this comes with a compile time impact because it adds one more stage to the greedy register allocator. This method is used to decide whether <code>VirtReg</code> should use the deferred spilling stage instead of being spilled right away. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l01112">1112</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a3360588bfb6a20e037498dca5da3f262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3360588bfb6a20e037498dca5da3f262">&#9670;&nbsp;</a></span>shouldUseLastChanceRecoloringForVirtReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::shouldUseLastChanceRecoloringForVirtReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;&#160;</td>
          <td class="paramname"><em>VirtReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Last chance recoloring has a high compile time cost especially for targets with a lot of registers. </p>
<p>This method is used to decide whether or not <code>VirtReg</code> should go through this expensive heuristic. When this target hook is hit, by returning false, there is a high chance that the register allocation will fail altogether (usually with "ran out of registers"). That said, this error usually points to another problem in the optimization pipeline. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l01097">1097</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a2fa9eb5340317858c536a9db2073b114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa9eb5340317858c536a9db2073b114">&#9670;&nbsp;</a></span>supportsBackwardScavenger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::supportsBackwardScavenger </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Process frame indices in reverse block order. </p>
<p>This changes the behavior of the <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> passed to eliminateFrameIndex. If this is true targets should scavengeRegisterBackwards in eliminateFrameIndex. New targets should prefer reverse scavenging behavior. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l01042">1042</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a8681f09dd6db9839e0cdf1155312c451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8681f09dd6db9839e0cdf1155312c451">&#9670;&nbsp;</a></span>trackLivenessAfterRegAlloc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::trackLivenessAfterRegAlloc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the live-ins should be tracked after register allocation. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00963">963</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l00182">llvm::BranchFolder::OptimizeFunction()</a>.</p>

</div>
</div>
<a id="afc7dbe81ac85421b062d799777484147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc7dbe81ac85421b062d799777484147">&#9670;&nbsp;</a></span>updateRegAllocHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetRegisterInfo::updateRegAllocHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>NewReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A callback to allow target a chance to update register allocation hints when a register is "changed" (e.g. </p>
<p>coalesced) to another register. e.g. On <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a>, some virtual registers should target register pairs, if one of pair is coalesced to another register, the allocation hint of the other half of the pair should be changed to point to the new register. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00899">899</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a2aeacd22aad0a57332b0ceda2d68063e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aeacd22aad0a57332b0ceda2d68063e">&#9670;&nbsp;</a></span>useFPForScavengingIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::useFPForScavengingIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the target wants to use frame pointer based accesses to spill to the scavenger emergency spill slot. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00928">928</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00133">llvm::TargetFrameLowering::allocateScavengingFrameIndexesNearIncomingSP()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a></li>
<li>lib/CodeGen/<a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:52:52 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
