Efinity Synthesis report for project example_top
Version: 2023.1.150.1.5
Generated at: Nov 06, 2023 20:00:31
Copyright (C) 2013 - 2023  Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : example_top

### ### File List (begin) ### ### ###
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'mem'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Nearest_Interpolation\src\asyn_fifo.v:37)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'FifoBuff'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\DC_FIFO.v:208)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'FifoBuff'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\DC_FIFO.v:208)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'FifoBuff'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\DC_FIFO.v:208)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
"MULT|SYN-0666" : Mapping into logic multiplier 'n140_pp_0x1'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_4.v:46)
"MULT|SYN-0666" : Mapping into logic multiplier 'n140_pp_1x0'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_4.v:46)
"MULT|SYN-0666" : Mapping into logic multiplier 'n140_pp_1x1'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_4.v:46)
"MULT|SYN-0666" : Mapping into logic multiplier 'n115_pp_1x0'. (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v:47)
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem__D$c1' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem__D$b12' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem__D$12' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem__D$2' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem__D$12' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem__D$2' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem__D$c1' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem__D$b12' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem__D$12' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem__D$2' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem__D$c1' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem__D$b12' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem__D$12' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem__D$2' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem__D$c1' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem__D$b12' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem__D$12' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem__D$2' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem__D$c1' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem__D$b12' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem__D$12' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem__D$2' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem__D$c1' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem__D$b12' (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33).
"MEM|SYN-0657" : Mapping into logic memory block 'bicubic_inst/u_tag_fifo/mem' (176 bits) (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 289
Total number of FFs with enable signals: 2786
CE signal <hdmi_tx_pll_RSTN>, number of controlling flip flops: 23
CE signal <i1136/n14>, number of controlling flip flops: 11
CE signal <HPD_N>, number of controlling flip flops: 26
CE signal <u_hdmi_rx/u_I2Cslave_edid/equal_10/n7>, number of controlling flip flops: 1
CE signal <u_hdmi_rx/u_I2Cslave_edid/equal_14/n7>, number of controlling flip flops: 1
CE signal <u_hdmi_rx/u_I2Cslave_edid/n46>, number of controlling flip flops: 1
CE signal <u_hdmi_rx/u_I2Cslave_edid/n59>, number of controlling flip flops: 4
CE signal <u_hdmi_rx/u_I2Cslave_edid/n140>, number of controlling flip flops: 8
CE signal <u_hdmi_rx/u_I2Cslave_edid/ack_cyc>, number of controlling flip flops: 4
CE signal <u_hdmi_rx/u_I2Cslave_edid/n110>, number of controlling flip flops: 1
CE signal <ceg_net30>, number of controlling flip flops: 8
CE signal <ceg_net9>, number of controlling flip flops: 8
CE signal <u_hdmi_rx/u_I2Cslave_edid/n245>, number of controlling flip flops: 8
CE signal <u_hdmi_rx/u_I2Cslave_edid/n86>, number of controlling flip flops: 2
CE signal <ceg_net128>, number of controlling flip flops: 10
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_bitslip/bitslip_pos>, number of controlling flip flops: 4
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_phasealgin/align_cnt[23]>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_decoder/reduce_nor_33/n3>, number of controlling flip flops: 8
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_channelbond/ra_en>, number of controlling flip flops: 4
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_channelbond/rcvd_ctkn_pos>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_channelbond/next_rcvd_ctkn_pos>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_channelbond/n83>, number of controlling flip flops: 1
CE signal <ceg_net129>, number of controlling flip flops: 10
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_bitslip/bitslip_pos>, number of controlling flip flops: 4
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_phasealgin/align_cnt[23]>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_decoder/reduce_nor_33/n3>, number of controlling flip flops: 8
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_channelbond/ra_en>, number of controlling flip flops: 4
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_channelbond/rcvd_ctkn_pos>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_channelbond/next_rcvd_ctkn_pos>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_channelbond/n83>, number of controlling flip flops: 1
CE signal <ceg_net130>, number of controlling flip flops: 10
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_bitslip/bitslip_pos>, number of controlling flip flops: 4
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_phasealgin/align_cnt[23]>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_decoder/reduce_nor_33/n3>, number of controlling flip flops: 8
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_channelbond/ra_en>, number of controlling flip flops: 4
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_channelbond/rcvd_ctkn_pos>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_channelbond/next_rcvd_ctkn_pos>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_channelbond/n83>, number of controlling flip flops: 1
CE signal <i33/inst1/i73_pre>, number of controlling flip flops: 24
CE signal <i33/inst2/i_de_d0>, number of controlling flip flops: 24
CE signal <i_de_422>, number of controlling flip flops: 10
CE signal <i34/inst1/n48>, number of controlling flip flops: 3
CE signal <ceg_net3539>, number of controlling flip flops: 16
CE signal <ceg_net3544>, number of controlling flip flops: 16
CE signal <i34/inst1/n1183>, number of controlling flip flops: 16
CE signal <i34/inst1/n1189>, number of controlling flip flops: 16
CE signal <ceg_net450>, number of controlling flip flops: 18
CE signal <ceg_net5740>, number of controlling flip flops: 2
CE signal <ceg_net522>, number of controlling flip flops: 21
CE signal <ceg_net546>, number of controlling flip flops: 6
CE signal <ceg_net5109>, number of controlling flip flops: 1
CE signal <inf_control_inst/inf_rev_inst/n677>, number of controlling flip flops: 8
CE signal <ceg_net5112>, number of controlling flip flops: 1
CE signal <ceg_net5115>, number of controlling flip flops: 1
CE signal <ceg_net5118>, number of controlling flip flops: 1
CE signal <ceg_net5121>, number of controlling flip flops: 1
CE signal <ceg_net5124>, number of controlling flip flops: 1
CE signal <ceg_net5127>, number of controlling flip flops: 1
CE signal <ceg_net5130>, number of controlling flip flops: 1
CE signal <ceg_net5133>, number of controlling flip flops: 1
CE signal <ceg_net5136>, number of controlling flip flops: 1
CE signal <ceg_net5139>, number of controlling flip flops: 1
CE signal <ceg_net5142>, number of controlling flip flops: 1
CE signal <ceg_net5145>, number of controlling flip flops: 1
CE signal <ceg_net5148>, number of controlling flip flops: 1
CE signal <ceg_net5151>, number of controlling flip flops: 1
CE signal <ceg_net5154>, number of controlling flip flops: 1
CE signal <ceg_net5157>, number of controlling flip flops: 1
CE signal <ceg_net5160>, number of controlling flip flops: 1
CE signal <ceg_net5163>, number of controlling flip flops: 1
CE signal <ceg_net5166>, number of controlling flip flops: 1
CE signal <ceg_net5169>, number of controlling flip flops: 1
CE signal <ceg_net5172>, number of controlling flip flops: 1
CE signal <ceg_net5175>, number of controlling flip flops: 1
CE signal <ceg_net5178>, number of controlling flip flops: 1
CE signal <ceg_net5181>, number of controlling flip flops: 1
CE signal <ceg_net5184>, number of controlling flip flops: 1
CE signal <ceg_net5187>, number of controlling flip flops: 1
CE signal <ceg_net5190>, number of controlling flip flops: 1
CE signal <ceg_net5193>, number of controlling flip flops: 1
CE signal <ceg_net5196>, number of controlling flip flops: 1
CE signal <ceg_net5199>, number of controlling flip flops: 1
CE signal <ceg_net5202>, number of controlling flip flops: 1
CE signal <i1136/n9>, number of controlling flip flops: 11
CE signal <i1136/n21>, number of controlling flip flops: 11
CE signal <i1136/n15>, number of controlling flip flops: 11
CE signal <i1136/n12>, number of controlling flip flops: 11
CE signal <i1136/n13>, number of controlling flip flops: 11
CE signal <i1136/n16>, number of controlling flip flops: 11
CE signal <i1136/n10>, number of controlling flip flops: 11
CE signal <i1136/n17>, number of controlling flip flops: 11
CE signal <bicubic_inst/equal_92/n5>, number of controlling flip flops: 38
CE signal <ceg_net741>, number of controlling flip flops: 1
CE signal <bicubic_inst/per_img_href_neg>, number of controlling flip flops: 11
CE signal <bicubic_inst/u_tag_fifo/n73>, number of controlling flip flops: 5
CE signal <bicubic_inst/u_tag_fifo/n6>, number of controlling flip flops: 5
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/u_frame_info_det/de_r0>, number of controlling flip flops: 8
CE signal <i1136/n18>, number of controlling flip flops: 11
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/n954>, number of controlling flip flops: 7
CE signal <ceg_net858>, number of controlling flip flops: 2
CE signal <u_frame_buffer_ch0/wr_sw_ack>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/n84>, number of controlling flip flops: 128
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/wr_en>, number of controlling flip flops: 1
CE signal <~u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/n511>, number of controlling flip flops: 29
CE signal <ceg_net3885>, number of controlling flip flops: 2
CE signal <ceg_net755>, number of controlling flip flops: 72
CE signal <ceg_net842>, number of controlling flip flops: 2
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/RdAHighRise>, number of controlling flip flops: 1
CE signal <ceg_net839>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/WrAHighRise>, number of controlling flip flops: 1
CE signal <ceg_net847>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoWrEn>, number of controlling flip flops: 25
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/ReadEn>, number of controlling flip flops: 25
CE signal <ceg_net853>, number of controlling flip flops: 2
CE signal <ceg_net899>, number of controlling flip flops: 8
CE signal <ceg_net864>, number of controlling flip flops: 1
CE signal <ceg_net867>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/burst_start>, number of controlling flip flops: 35
CE signal <ceg_net875>, number of controlling flip flops: 17
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_ddr_wr_ctrl/DataWrEn>, number of controlling flip flops: 1
CE signal <ceg_net878>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/equal_63/n7>, number of controlling flip flops: 1
CE signal <ceg_net902>, number of controlling flip flops: 7
CE signal <ceg_net905>, number of controlling flip flops: 1
CE signal <~u_frame_buffer_ch0/u_ddr_tx_buffer/equal_165/n5>, number of controlling flip flops: 76
CE signal <ceg_net911>, number of controlling flip flops: 20
CE signal <ceg_net913>, number of controlling flip flops: 1
CE signal <ceg_net916>, number of controlling flip flops: 1
CE signal <ceg_net5748>, number of controlling flip flops: 4
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/equal_31/n7>, number of controlling flip flops: 24
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/addr_en>, number of controlling flip flops: 35
CE signal <ceg_net974>, number of controlling flip flops: 1
CE signal <ceg_net977>, number of controlling flip flops: 1
CE signal <ceg_net1012>, number of controlling flip flops: 8
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/n1156>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/DataRdEn>, number of controlling flip flops: 145
CE signal <ceg_net1116>, number of controlling flip flops: 2
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_wr_fifo/RdAHighRise>, number of controlling flip flops: 1
CE signal <ceg_net1113>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_wr_fifo/WrAHighRise>, number of controlling flip flops: 1
CE signal <ceg_net1121>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_wr_fifo/FifoWrEn>, number of controlling flip flops: 21
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/n1191>, number of controlling flip flops: 21
CE signal <ceg_net1127>, number of controlling flip flops: 2
CE signal <i1136/n11>, number of controlling flip flops: 11
CE signal <i1136/n19>, number of controlling flip flops: 11
CE signal <ceg_net5780>, number of controlling flip flops: 2
CE signal <ceg_net5830>, number of controlling flip flops: 13
CE signal <ceg_net5775>, number of controlling flip flops: 2
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/RdAHighRise>, number of controlling flip flops: 1
CE signal <ceg_net1156>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/WrAHighRise>, number of controlling flip flops: 1
CE signal <ceg_net1164>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/FifoWrEn>, number of controlling flip flops: 21
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/ReadEn>, number of controlling flip flops: 21
CE signal <i1136/n20>, number of controlling flip flops: 11
CE signal <u_frame_buffer_ch0/u_bank_sw/n739>, number of controlling flip flops: 28
CE signal <u_frame_buffer_ch0/u_bank_sw/n743>, number of controlling flip flops: 5
CE signal <ceg_net4036>, number of controlling flip flops: 1
CE signal <ceg_net4039>, number of controlling flip flops: 1
CE signal <ceg_net1328>, number of controlling flip flops: 29
CE signal <ceg_net1421>, number of controlling flip flops: 29
CE signal <ceg_net1800>, number of controlling flip flops: 61
CE signal <inst_ddr3_axi/equal_77/n5>, number of controlling flip flops: 10
CE signal <inst_ddr3_axi/n1230>, number of controlling flip flops: 2
CE signal <ceg_net1637>, number of controlling flip flops: 9
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/n813>, number of controlling flip flops: 2
CE signal <ceg_net1806>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_arburst_fifo/n20>, number of controlling flip flops: 6
CE signal <axi_m_awready[0]>, number of controlling flip flops: 2
CE signal <ceg_net1886>, number of controlling flip flops: 1
CE signal <~ceg_net1885>, number of controlling flip flops: 6
CE signal <ceg_net1926>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_awid_fifo/n20>, number of controlling flip flops: 6
CE signal <ceg_net1966>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_arid_fifo/n20>, number of controlling flip flops: 6
CE signal <inst_ddr3_axi/inst_respon_fifo/Fifo_Wr_En>, number of controlling flip flops: 1
CE signal <ceg_net2040>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_respon_fifo/n20>, number of controlling flip flops: 6
CE signal <inst_ddr3_axi/inst_respon_len_fifo/Fifo_Wr_En>, number of controlling flip flops: 1
CE signal <ceg_net2126>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_respon_len_fifo/n20>, number of controlling flip flops: 6
CE signal <ceg_net5854>, number of controlling flip flops: 4
CE signal <ceg_net4068>, number of controlling flip flops: 2
CE signal <ceg_net2176>, number of controlling flip flops: 1
CE signal <ceg_net5550>, number of controlling flip flops: 12
CE signal <ceg_net5971>, number of controlling flip flops: 13
CE signal <ceg_net4083>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/n8232>, number of controlling flip flops: 1
CE signal <ceg_net2191>, number of controlling flip flops: 1
CE signal <ceg_net5089>, number of controlling flip flops: 3
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/n9165>, number of controlling flip flops: 8
CE signal <ceg_net2201>, number of controlling flip flops: 6
CE signal <ceg_net2224>, number of controlling flip flops: 4
CE signal <ceg_net2237>, number of controlling flip flops: 3
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/n8216>, number of controlling flip flops: 8
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/n8235>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ar/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ar/n212>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/n212>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/n548>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/io_pop_valid>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/n500>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ack/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/w_ack_rd_valid>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_fifo/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_empty>, number of controlling flip flops: 13
CE signal <ceg_net2239>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/n1528>, number of controlling flip flops: 2
CE signal <~inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/equal_1667/n7>, number of controlling flip flops: 2
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/w_init_done>, number of controlling flip flops: 45
CE signal <ceg_net5868>, number of controlling flip flops: 4
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/n8093>, number of controlling flip flops: 1
CE signal <ceg_net2262>, number of controlling flip flops: 1
CE signal <ceg_net2424>, number of controlling flip flops: 8
CE signal <ceg_net2272>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/n8088>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/n8085>, number of controlling flip flops: 1
CE signal <ceg_net2276>, number of controlling flip flops: 1
CE signal <ceg_net4190>, number of controlling flip flops: 16
CE signal <ceg_net2283>, number of controlling flip flops: 17
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/n8092>, number of controlling flip flops: 1
CE signal <ceg_net2289>, number of controlling flip flops: 2
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/n8014>, number of controlling flip flops: 1
CE signal <ceg_net2295>, number of controlling flip flops: 2
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dqs_state[1]>, number of controlling flip flops: 1
CE signal <ceg_net2304>, number of controlling flip flops: 14
CE signal <ceg_net2394>, number of controlling flip flops: 2
CE signal <ceg_net4254>, number of controlling flip flops: 16
CE signal <ceg_net4318>, number of controlling flip flops: 16
CE signal <ceg_net4382>, number of controlling flip flops: 16
CE signal <ceg_net4446>, number of controlling flip flops: 16
CE signal <ceg_net4510>, number of controlling flip flops: 16
CE signal <ceg_net4574>, number of controlling flip flops: 16
CE signal <ceg_net4638>, number of controlling flip flops: 16
CE signal <ceg_net3097>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/n9127>, number of controlling flip flops: 8
CE signal <i1136/n6>, number of controlling flip flops: 11
CE signal <i1136/n7>, number of controlling flip flops: 11
CE signal <i1136/n8>, number of controlling flip flops: 11
CE signal <edb_top_inst/ceg_net5>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n1408>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n1324>, number of controlling flip flops: 21
CE signal <edb_top_inst/la0/n1925>, number of controlling flip flops: 22
CE signal <edb_top_inst/la0/addr_ct_en>, number of controlling flip flops: 27
CE signal <edb_top_inst/la0/op_reg_en>, number of controlling flip flops: 4
CE signal <edb_top_inst/ceg_net26>, number of controlling flip flops: 6
CE signal <edb_top_inst/la0/word_ct_en>, number of controlling flip flops: 16
CE signal <edb_top_inst/ceg_net14>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n2834>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n2849>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n3047>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n3731>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n3746>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n3944>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n4628>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4643>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n4841>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n5469>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n6302>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n7135>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n8024>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n8039>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n8237>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n8921>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n8936>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n9134>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n9818>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n9833>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n10031>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n10659>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n11492>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n12325>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/regsel_ld_en>, number of controlling flip flops: 13
CE signal <edb_top_inst/ceg_net221>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/la_biu_inst/n394>, number of controlling flip flops: 13
CE signal <edb_top_inst/la0/la_biu_inst/n1339>, number of controlling flip flops: 56
CE signal <edb_top_inst/ceg_net351>, number of controlling flip flops: 2
CE signal <edb_top_inst/ceg_net348>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 12
CE signal <edb_top_inst/la0/la_biu_inst/n2081>, number of controlling flip flops: 12
CE signal <edb_top_inst/la0/la_biu_inst/fifo_push>, number of controlling flip flops: 12
CE signal <edb_top_inst/ceg_net355>, number of controlling flip flops: 26
CE signal <edb_top_inst/debug_hub_inst/n266>, number of controlling flip flops: 4
CE signal <edb_top_inst/debug_hub_inst/n95>, number of controlling flip flops: 82
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 81
Total number of FFs with set/reset signals: 7543
SR signal <HPD_N>, number of controlling flip flops: 23
SR signal <Sys_Rst_N>, number of controlling flip flops: 3370
SR signal <u_hdmi_rx/u_I2Cslave_edid/equal_9/n7>, number of controlling flip flops: 1
SR signal <u_hdmi_rx/u_I2Cslave_edid/equal_13/n7>, number of controlling flip flops: 1
SR signal <u_hdmi_rx/u_I2Cslave_edid/n43>, number of controlling flip flops: 1
SR signal <u_hdmi_rx/u_I2Cslave_edid/i2c_start>, number of controlling flip flops: 5
SR signal <u_hdmi_rx/u_I2Cslave_edid/n86>, number of controlling flip flops: 1
SR signal <u_hdmi_rx/u_I2Cslave_edid/n94>, number of controlling flip flops: 1
SR signal <u_hdmi_rx/u_I2Cslave_edid/n97>, number of controlling flip flops: 1
SR signal <u_hdmi_rx/u_I2Cslave_edid/n107>, number of controlling flip flops: 1
SR signal <u_dvi_decoder/reset>, number of controlling flip flops: 105
SR signal <u_dvi_decoder/u_tmds_decoder_0/u_phasealgin/n439>, number of controlling flip flops: 32
SR signal <u_dvi_decoder/u_tmds_decoder_0/u_phasealgin/n447>, number of controlling flip flops: 11
SR signal <u_dvi_decoder/u_tmds_decoder_0/u_phasealgin/n443>, number of controlling flip flops: 25
SR signal <u_dvi_decoder/u_tmds_decoder_0/u_decoder/n24>, number of controlling flip flops: 27
SR signal <u_dvi_decoder/u_tmds_decoder_0/u_channelbond/rawdata_vld>, number of controlling flip flops: 22
SR signal <u_dvi_decoder/u_tmds_decoder_0/u_channelbond/n79>, number of controlling flip flops: 3
SR signal <u_dvi_decoder/u_tmds_decoder_1/u_phasealgin/n439>, number of controlling flip flops: 32
SR signal <u_dvi_decoder/u_tmds_decoder_1/u_phasealgin/n447>, number of controlling flip flops: 11
SR signal <u_dvi_decoder/u_tmds_decoder_1/u_phasealgin/n443>, number of controlling flip flops: 25
SR signal <u_dvi_decoder/u_tmds_decoder_2/u_phasealgin/n439>, number of controlling flip flops: 32
SR signal <u_dvi_decoder/u_tmds_decoder_2/u_phasealgin/n447>, number of controlling flip flops: 11
SR signal <u_dvi_decoder/u_tmds_decoder_2/u_phasealgin/n443>, number of controlling flip flops: 25
SR signal <i33/inst1/sign_cb>, number of controlling flip flops: 9
SR signal <i33/inst1/sign_cr>, number of controlling flip flops: 9
SR signal <i33/inst2/n147>, number of controlling flip flops: 1
SR signal <i34/inst2/sign_r>, number of controlling flip flops: 10
SR signal <i34/inst2/sign_g>, number of controlling flip flops: 10
SR signal <i34/inst2/sign_b>, number of controlling flip flops: 10
SR signal <bicubic_inst/n24567>, number of controlling flip flops: 11
SR signal <bicubic_inst/n27101>, number of controlling flip flops: 3
SR signal <bicubic_inst/n24566>, number of controlling flip flops: 38
SR signal <bicubic_inst/equal_112/n5>, number of controlling flip flops: 37
SR signal <bicubic_inst/n24568>, number of controlling flip flops: 11
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/w_init_done>, number of controlling flip flops: 5
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/logic_rstn>, number of controlling flip flops: 162
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/n31>, number of controlling flip flops: 8
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/tac_clk_rstn>, number of controlling flip flops: 248
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/twd_clk_rstn>, number of controlling flip flops: 379
SR signal <hdmi_tx_rst_n>, number of controlling flip flops: 45
SR signal <i34/inst2/equal_48/n3>, number of controlling flip flops: 8
SR signal <i34/inst2/equal_46/n3>, number of controlling flip flops: 8
SR signal <i34/inst2/equal_44/n3>, number of controlling flip flops: 8
SR signal <u_frame_buffer_ch0/axi_clk_rst_n>, number of controlling flip flops: 192
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/n532>, number of controlling flip flops: 7
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/pos_frame_start_sync>, number of controlling flip flops: 7
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/n1001>, number of controlling flip flops: 1
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/fifo_rst>, number of controlling flip flops: 1
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/frame_stable>, number of controlling flip flops: 1
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/last_wr_state[0]>, number of controlling flip flops: 4
SR signal <u_frame_buffer_ch0/i_clk_rst_n>, number of controlling flip flops: 304
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/n169>, number of controlling flip flops: 6
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/WrClkRst>, number of controlling flip flops: 52
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/RdClkRst>, number of controlling flip flops: 64
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_ddr_wr_ctrl/DataWrEnd>, number of controlling flip flops: 1
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/equal_39/n7>, number of controlling flip flops: 3
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/n298>, number of controlling flip flops: 7
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/rd_shift[0]>, number of controlling flip flops: 16
SR signal <axi_m_rvalid[0]>, number of controlling flip flops: 8
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/n1159>, number of controlling flip flops: 1
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/n1179>, number of controlling flip flops: 6
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_wr_fifo/WrClkRst>, number of controlling flip flops: 53
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_wr_fifo/RdClkRst>, number of controlling flip flops: 44
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/fifo_wr_rst>, number of controlling flip flops: 3
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/WrClkRst>, number of controlling flip flops: 96
SR signal <cal_done>, number of controlling flip flops: 305
SR signal <inst_ddr3_axi/inst_arburst_fifo/n338>, number of controlling flip flops: 1
SR signal <inst_ddr3_axi/u_wr_addr_fifo/n1218>, number of controlling flip flops: 1
SR signal <inst_ddr3_axi/inst_awid_fifo/n338>, number of controlling flip flops: 1
SR signal <inst_ddr3_axi/inst_arid_fifo/n338>, number of controlling flip flops: 1
SR signal <inst_ddr3_axi/inst_respon_fifo/n338>, number of controlling flip flops: 1
SR signal <inst_ddr3_axi/inst_respon_len_fifo/n338>, number of controlling flip flops: 1
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/tdqss_clk_rstn>, number of controlling flip flops: 84
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/core_clk_rstn>, number of controlling flip flops: 705
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/clk_rstn>, number of controlling flip flops: 135
SR signal <jtag_inst2_RESET>, number of controlling flip flops: 512
SR signal <edb_top_inst/la0/la_soft_reset_in>, number of controlling flip flops: 2
SR signal <edb_top_inst/la0/la_resetn>, number of controlling flip flops: 68
SR signal <edb_top_inst/la0/n17986>, number of controlling flip flops: 1
SR signal <edb_top_inst/la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 25
SR signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n947>, number of controlling flip flops: 37
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Memory Trimming Report (begin) ### ### ### 
Memory instance 'u_hdmi_rx/u_simple_dual_port_ram/ram' WE[1] tied off to 0.
Memory instance 'u_dvi_decoder/u_tmds_decoder_0/u_channelbond/u_simple_dual_port_ram/ram' WE[1] tied off to 0.
Memory instance 'u_dvi_decoder/u_tmds_decoder_1/u_channelbond/u_simple_dual_port_ram/ram' WE[1] tied off to 0.
Memory instance 'u_dvi_decoder/u_tmds_decoder_2/u_channelbond/u_simple_dual_port_ram/ram' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_8__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_9__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_8__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_7__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_6__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_5__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_4__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_3__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_2__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_6__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_5__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_4__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_3__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_2__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_9__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_8__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_7__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_8__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_7__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_7__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_6__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_6__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_5__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_5__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_4__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_4__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_3__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_3__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_2__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_2__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_9__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_8__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_9__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_8__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_7__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_6__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_5__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_4__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_3__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_2__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_6__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_5__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_4__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_3__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_2__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_9__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_8__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_7__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_8__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_7__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_7__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_6__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_6__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_5__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_5__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_4__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_4__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_3__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_3__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_2__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_2__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_9__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_8__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_9__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_8__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_7__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_6__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_5__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_4__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_3__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_2__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_6__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_5__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_4__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_3__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_2__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_9__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_8__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_7__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_8__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_7__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_7__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_6__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_6__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_5__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_5__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_4__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_4__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_3__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_3__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_2__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_2__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_9__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_8__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_9__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_8__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_7__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_6__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_5__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_4__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_3__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_2__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_6__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_5__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_4__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_3__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_2__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_9__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_8__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_7__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_8__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_7__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_7__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_6__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_6__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_5__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_5__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_4__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_4__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_3__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_3__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_2__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_2__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_9__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_8__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_9__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_8__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_7__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_6__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_5__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_4__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_3__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_2__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_6__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_5__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_4__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_3__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_2__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_9__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_8__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_7__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_8__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_7__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_7__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_6__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_6__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_5__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_5__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_4__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_4__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_3__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_3__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_2__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_2__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_9__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_8__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_9__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_8__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_7__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_6__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_5__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_4__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_3__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_2__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_6__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_5__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_4__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_3__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_2__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_9__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_7__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_8__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_7__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_7__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_6__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_6__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_5__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_5__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_4__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_4__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_3__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_3__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_2__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_2__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_9__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_8__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_9__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_9__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_9__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem__D$c1' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_9__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_9__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem__D$2' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_9__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem__D$12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem__D$b12' WE[1] tied off to 0.
Memory instance 'bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem__D$2' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$2' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$b12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$c12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$d12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$e12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$f12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$g12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$h12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$i12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$j12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$k12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$l12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$m12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$n12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$o12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$p12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$q12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$r12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$s12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$t12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$u12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$v12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$w12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$x12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$y1' WE[1] tied off to 0.
Memory instance 'inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ack/ram' WE[1] tied off to 0.
### ### Memory Trimming Report (end) ### ### ### 

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_in\channelbond.v (70)" removed instance : u_dvi_decoder/u_tmds_decoder_2/u_channelbond/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_in\channelbond.v (153)" representative instance : u_dvi_decoder/u_tmds_decoder_2/u_channelbond/i41
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_in\channelbond.v (70)" removed instance : u_dvi_decoder/u_tmds_decoder_0/u_channelbond/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_in\channelbond.v (153)" representative instance : u_dvi_decoder/u_tmds_decoder_0/u_channelbond/i41
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_in\channelbond.v (70)" removed instance : u_dvi_decoder/u_tmds_decoder_1/u_channelbond/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_in\channelbond.v (153)" representative instance : u_dvi_decoder/u_tmds_decoder_1/u_channelbond/i41
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i13
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i14
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i15
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i16
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i17
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i18
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i19
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i20
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i21
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i22
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i23
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i24
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i25
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i26
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3782/i26
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3780/i27
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3782/i25
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3780/i26
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3782/i24
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3780/i25
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3778/i26
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3778/i27
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/dff_63/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/dff_55/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (968)" removed instance : bicubic_inst/i323_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (968)" representative instance : bicubic_inst/i324_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (968)" removed instance : bicubic_inst/i323_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (968)" representative instance : bicubic_inst/i324_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (968)" removed instance : bicubic_inst/i323_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (968)" representative instance : bicubic_inst/i324_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (968)" removed instance : bicubic_inst/i323_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (968)" representative instance : bicubic_inst/i324_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\vid_rx_align.v (50)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\frame_info_det.v (41)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/u_frame_info_det/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\vid_rx_align.v (50)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\frame_info_det.v (41)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/u_frame_info_det/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\vid_rx_align.v (60)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/dff_17/i7_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\vid_rx_align.v (76)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/i34
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i11
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i11
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i11
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i11
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\rst_n_piple.v (18)" removed instance : u_frame_buffer_ch0/u_o_clk_rst_pip/dff_4/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\rst_n_piple.v (18)" representative instance : u_frame_buffer_ch0/u_i_clk_rst_pip/dff_4/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\rst_n_piple.v (18)" removed instance : u_frame_buffer_ch0/u_o_clk_rst_pip/dff_4/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\rst_n_piple.v (18)" representative instance : u_frame_buffer_ch0/u_i_clk_rst_pip/dff_4/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\rst_n_piple.v (18)" removed instance : u_frame_buffer_ch0/u_o_clk_rst_pip/dff_4/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\rst_n_piple.v (18)" representative instance : u_frame_buffer_ch0/u_i_clk_rst_pip/dff_4/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ar/dff_63/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ar/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ar/dff_54/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ar/dff_55/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ack/dff_55/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ack/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ack/dff_63/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ack/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/dff_63/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/dff_54/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/dff_55/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/dff_63/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/dff_54/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/dff_55/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/dff_63/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/dff_54/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/dff_55/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/dff_9/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/dff_11/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/dff_14/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/dff_9/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/dff_11/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/dff_14/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/dff_11/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/dff_8/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/dff_10/i11
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i13
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i14
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i15
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i16
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i17
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i18
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i19
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i20
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i21
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i22
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i23
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i24
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i25
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i26
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3782/i27
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3782/i25
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3780/i26
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3778/i27
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3778/i27
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/dff_10/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/dff_11/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/dff_14/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/dff_10/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/dff_11/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/dff_14/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/dff_9/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/dff_9/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_276/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_276/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_276/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_276/i4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_276/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_276/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_276/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_276/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_276/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_276/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1022
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_281/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_273/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_281/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_273/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_281/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_273/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_281/i4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_273/i4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_281/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_273/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_281/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_273/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_281/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_273/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_281/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_273/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_281/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_273/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_281/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_273/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1112
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1016
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1106
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1130
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1100
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1124
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/dff_9/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/dff_11/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/dff_14/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/dff_9/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/dff_11/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/dff_14/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/dff_8/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/dff_8/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/dff_10/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/dff_11/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/dff_14/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/dff_10/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/dff_11/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/dff_14/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/dff_9/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/dff_9/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_9/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/dff_11/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/dff_14/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_9/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/dff_11/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/dff_14/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_11/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_8/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_10/i11
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_271/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_279/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_9/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/dff_11/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/dff_14/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_9/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/dff_11/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/dff_14/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_11/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_8/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_10/i11
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_8/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_8/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_9/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/dff_11/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/dff_14/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_9/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/dff_11/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/dff_14/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (38)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/dff_14/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_11/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_8/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_10/i11
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_9/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_275/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_283/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_268/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_277/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_278/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1046
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1010
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1040
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1004
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1034
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i998
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1028
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i992
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1094
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1070
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1088
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1064
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1082
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1058
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1076
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" removed instance : i1052
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v (33)" representative instance : i1118
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i127
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i128
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" removed instance : i33/inst1/dff_32/i16
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_34/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i66
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i69
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i70
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i67
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i71
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i72
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i74
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i73
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i75
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i68
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i76
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i77
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i78
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i67
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i79
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i80
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i81
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i84
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i85
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i86
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i87
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i88
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i89
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i82
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i90
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i91
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i83
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i92
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i93
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i94
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i95
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i96
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i97
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i98
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i99
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i68
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i100
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i101
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i102
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i67
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i103
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i104
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i105
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i73
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i106
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i68
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i108
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i67
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i109
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i67
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i110
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i111
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i112
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i114
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i83
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i115
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i117
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i118
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i119
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i120
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i121
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i82
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i122
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i123
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i124
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i33
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i34
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i68
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i35
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i36
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i67
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i37
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i68
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i38
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i67
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i39
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i40
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i41
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i73
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i42
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i67
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i43
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i67
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i44
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i45
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i68
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i46
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i67
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i47
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i48
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i49
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i50
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i51
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i52
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i53
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i83
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i54
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i55
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i56
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i57
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i82
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i58
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i59
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i60
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i83
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i61
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i62
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i63
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i64
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\data_tx.v (381)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/i169
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\data_tx.v (369)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/i162
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i34/inst1/dff_8/i4_rst_0
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i34/inst1/dff_8/i4_rst_1
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i34/inst1/dff_8/i4_rst_2
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i34/inst1/dff_8/i4_rst_3
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i73
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i68
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i73
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i67
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i73
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i11
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i68
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i12
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i13
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i73
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i14
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i67
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i15
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i16
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i17
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i18
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i19
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i83
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i20
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i21
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i82
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i22
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i23
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i24
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i25
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i82
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i26
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i83
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i27
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i28
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i29
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i83
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i30
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i31
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i32
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i34/inst1/dff_7/i4_rst_0
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i34/inst1/dff_7/i4_rst_1
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i34/inst1/dff_7/i4_rst_2
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i34/inst1/dff_7/i4_rst_3
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i34/inst2/dff_26/i16
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i34/inst2/dff_26/i15
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i34/inst2/dff_26/i14
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i34/inst2/dff_26/i13
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i34/inst2/dff_26/i12
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i34/inst2/dff_26/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i34/inst2/dff_26/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (111)" removed instance : dvi_encoder_m0/encg/dff_57/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (111)" representative instance : dvi_encoder_m0/encg/dff_58/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" removed instance : dvi_encoder_m0/encr/i70
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" representative instance : dvi_encoder_m0/encg/i70
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" removed instance : dvi_encoder_m0/encr/i71
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" representative instance : dvi_encoder_m0/encg/i71
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (111)" removed instance : dvi_encoder_m0/encr/dff_57/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (111)" representative instance : dvi_encoder_m0/encr/dff_58/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i34/inst2/dff_30/i17
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i34/inst2/dff_30/i14
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i34/inst2/dff_30/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i34/inst2/dff_30/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i34/inst2/dff_30/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i34/inst2/dff_30/i4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i33/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (111)" removed instance : dvi_encoder_m0/encb/dff_57/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (111)" representative instance : dvi_encoder_m0/encb/dff_58/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" removed instance : dvi_encoder_m0/encb/i70
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" representative instance : dvi_encoder_m0/encg/i70
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" removed instance : dvi_encoder_m0/encb/i71
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" representative instance : dvi_encoder_m0/encg/i71
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_0
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_fifo/dff_55/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_fifo/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_fifo/dff_63/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_fifo/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2330
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2322
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2331
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2323
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2321
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2312
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2304
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2314
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1695/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1695/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1694/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1695/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1694/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1695/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1697/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1697/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1698/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1697/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1698/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1697/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i15
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i14
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i13
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i12
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i11
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i31
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i31
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i30
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i30
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i29
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i29
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i28
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i28
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i27
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i27
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i26
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i26
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_56/i20
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_56/i21
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_56/i19
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_56/i21
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_56/i18
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_56/i21
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_65/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i30
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i29
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i28
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i27
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i26
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i18
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i19
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i17
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i19
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i16
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i19
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i32
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_64/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i21
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i19
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i20
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i19
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_279/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_271/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/dff_12/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y2.v (25)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/dff_11/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/dff_12/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y2.v (25)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/dff_11/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/dff_12/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y2.v (25)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/dff_11/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/dff_12/i4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y2.v (25)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/dff_11/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/dff_12/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y2.v (25)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/dff_11/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/dff_12/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y2.v (25)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/dff_11/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/dff_12/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y2.v (25)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/dff_11/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y3.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y3_inst/dff_12/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y2.v (25)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/dff_11/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/dff_10/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_12/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/dff_10/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_12/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/dff_10/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_12/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/dff_10/i4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_12/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/dff_10/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_12/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/dff_10/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_12/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/dff_10/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_12/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x1_inst/dff_10/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_12/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/dff_11/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_12/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/dff_11/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_12/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/dff_11/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_12/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/dff_11/i4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_12/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/dff_11/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_12/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/dff_11/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_12/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/dff_11/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_12/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x2.v (25)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x2_inst/dff_11/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_12/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_274/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_278/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_282/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_278/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_12/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_10/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_12/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_10/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_12/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_10/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_12/i4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_10/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_12/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_10/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_12/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_10/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_12/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_10/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_12/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_10/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y0_inst/dff_12/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_12/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_269/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_278/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_275/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_271/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" removed instance : bicubic_inst/dff_283/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bicubic_interpolation.v (868)" representative instance : bicubic_inst/dff_271/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (154)" removed instance : i33/inst1/dff_22/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (154)" representative instance : i33/inst1/dff_20/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (154)" removed instance : i33/inst1/dff_22/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (154)" representative instance : i33/inst1/dff_20/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i15
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i14
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i13
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i12
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i11
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i10
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i8
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i7
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i6
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i5
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i4
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i3
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][3]~FF_frt_799
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3849/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][3]~FF_frt_24
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3847/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3776/i27
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3815/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][0]~FF_frt_760
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3849/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][0]~FF_frt_10
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3847/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/dff_10/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y2.v (25)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y2_inst/dff_11/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\mul_3.v (28)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[7]_2~FF
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3821/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_12/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x3.v (30)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_x3_inst/dff_12/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_x0.v (30)" removed instance : bicubic_inst/BiCubic_inst/BiCubic_x0_inst/dff_12/i9
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\quanzhong\BiCubic_y1.v (24)" representative instance : bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_a[7]_2~FF
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\DC_FIFO.v (178)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/i25
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\frame_buffer\DC_FIFO.v (173)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/i22
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_251/i1
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_249/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : n28526~FF
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : n28527~FF
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_251/i2
@ "F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_249/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][26]_2~FF
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3818/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3815/i3
@ "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3815/i1
FF Output: i33/inst1/mult_r_for_cb_18b[0](=0)
FF Output: i33/inst1/mult_r_for_cr_18b[0](=0)
FF Output: i33/inst1/mult_g_for_cb_18b[0](=0)
FF Output: i33/inst1/mult_g_for_cr_18b[0](=0)
FF Output: i33/inst1/mult_b_for_y_18b[0](=0)
FF Output: i33/inst1/mult_b_for_cb_18b[0](=0)
FF Output: i33/inst1/add_cb_0_18b[0](=0)
FF Output: i33/inst1/add_cr_0_18b[0](=0)
FF Output: i33/inst1/mult_r_for_cb_18b[13](=0)
FF Output: i33/inst1/mult_r_for_cb_18b[14](=0)
FF Output: i33/inst1/mult_r_for_cb_18b[15](=0)
FF Output: i33/inst1/mult_r_for_cb_18b[16](=0)
FF Output: i33/inst1/mult_r_for_cb_18b[17](=0)
FF Output: i33/inst1/mult_r_for_cr_18b[1](=0)
FF Output: i33/inst1/mult_r_for_cr_18b[2](=0)
FF Output: i33/inst1/mult_r_for_cr_18b[3](=0)
FF Output: i33/inst1/mult_r_for_cr_18b[15](=0)
FF Output: i33/inst1/mult_r_for_cr_18b[16](=0)
FF Output: i33/inst1/mult_r_for_cr_18b[17](=0)
FF Output: i33/inst1/mult_g_for_y_18b[16](=0)
FF Output: i33/inst1/mult_g_for_y_18b[17](=0)
FF Output: i33/inst1/mult_g_for_cb_18b[15](=0)
FF Output: i33/inst1/mult_g_for_cb_18b[16](=0)
FF Output: i33/inst1/mult_g_for_cb_18b[17](=0)
FF Output: i33/inst1/mult_g_for_cr_18b[15](=0)
FF Output: i33/inst1/mult_g_for_cr_18b[16](=0)
FF Output: i33/inst1/mult_g_for_cr_18b[17](=0)
FF Output: i33/inst1/mult_b_for_y_18b[1](=0)
FF Output: i33/inst1/mult_b_for_y_18b[2](=0)
FF Output: i33/inst1/mult_b_for_y_18b[3](=0)
FF Output: i33/inst1/mult_b_for_y_18b[12](=0)
FF Output: i33/inst1/mult_b_for_y_18b[13](=0)
FF Output: i33/inst1/mult_b_for_y_18b[14](=0)
FF Output: i33/inst1/mult_b_for_y_18b[15](=0)
FF Output: i33/inst1/mult_b_for_y_18b[16](=0)
FF Output: i33/inst1/mult_b_for_y_18b[17](=0)
FF Output: i33/inst1/mult_b_for_cb_18b[1](=0)
FF Output: i33/inst1/mult_b_for_cb_18b[2](=0)
FF Output: i33/inst1/mult_b_for_cb_18b[3](=0)
FF Output: i33/inst1/mult_b_for_cb_18b[15](=0)
FF Output: i33/inst1/mult_b_for_cb_18b[16](=0)
FF Output: i33/inst1/mult_b_for_cb_18b[17](=0)
FF Output: i33/inst1/mult_b_for_cr_18b[12](=0)
FF Output: i33/inst1/mult_b_for_cr_18b[13](=0)
FF Output: i33/inst1/mult_b_for_cr_18b[14](=0)
FF Output: i33/inst1/mult_b_for_cr_18b[15](=0)
FF Output: i33/inst1/mult_b_for_cr_18b[16](=0)
FF Output: i33/inst1/mult_b_for_cr_18b[17](=0)
FF Output: i33/inst1/add_y_1_18b[0](=0)
FF Output: i33/inst1/add_y_1_18b[1](=0)
FF Output: i33/inst1/add_y_1_18b[2](=0)
FF Output: i33/inst1/add_y_1_18b[3](=0)
FF Output: i33/inst1/add_cb_0_18b[1](=0)
FF Output: i33/inst1/add_cb_0_18b[2](=0)
FF Output: i33/inst1/add_cb_0_18b[3](=0)
FF Output: i33/inst1/add_cb_0_18b[16](=0)
FF Output: i33/inst1/add_cb_0_18b[17](=0)
FF Output: i33/inst1/add_cr_0_18b[1](=0)
FF Output: i33/inst1/add_cr_0_18b[2](=0)
FF Output: i33/inst1/add_cr_0_18b[3](=0)
FF Output: i33/inst1/add_cr_0_18b[16](=0)
FF Output: i33/inst1/add_cr_0_18b[17](=0)
FF Output: i33/inst1/mult_r_for_y_18b[14](=0)
FF Output: i33/inst1/mult_r_for_y_18b[15](=0)
FF Output: i33/inst1/mult_r_for_y_18b[16](=0)
FF Output: i33/inst1/mult_r_for_y_18b[17](=0)
FF Output: i33/inst2/line_end_d0(=0)
FF Output: i33/inst2/line_end_d1(=0)
FF Output: i34/inst2/mult_cb_for_g_18b[0](=0)
FF Output: i34/inst2/add_b_1_18b[0](=0)
FF Output: i34/inst2/mult_y_for_g_18b[17](=0)
FF Output: i34/inst2/mult_cb_for_g_18b[14](=0)
FF Output: i34/inst2/mult_cb_for_g_18b[15](=0)
FF Output: i34/inst2/mult_cb_for_g_18b[16](=0)
FF Output: i34/inst2/mult_cb_for_g_18b[17](=0)
FF Output: i34/inst2/mult_cr_for_r_18b[17](=0)
FF Output: i34/inst2/mult_cr_for_g_18b[16](=0)
FF Output: i34/inst2/mult_cr_for_g_18b[17](=0)
FF Output: i34/inst2/add_r_1_18b[1](=0)
FF Output: i34/inst2/add_r_1_18b[2](=0)
FF Output: i34/inst2/add_r_1_18b[3](=0)
FF Output: i34/inst2/add_r_1_18b[4](=0)
FF Output: i34/inst2/add_r_1_18b[6](=0)
FF Output: i34/inst2/add_r_1_18b[7](=0)
FF Output: i34/inst2/add_r_1_18b[8](=0)
FF Output: i34/inst2/add_r_1_18b[9](=0)
FF Output: i34/inst2/add_r_1_18b[10](=0)
FF Output: i34/inst2/add_r_1_18b[16](=0)
FF Output: i34/inst2/add_r_1_18b[17](=0)
FF Output: i34/inst2/add_b_1_18b[1](=0)
FF Output: i34/inst2/add_b_1_18b[2](=0)
FF Output: i34/inst2/add_b_1_18b[5](=0)
FF Output: i34/inst2/add_b_1_18b[7](=0)
FF Output: i34/inst2/add_b_1_18b[9](=0)
FF Output: i34/inst2/add_b_1_18b[10](=0)
FF Output: i34/inst2/add_b_1_18b[11](=0)
FF Output: i34/inst2/add_b_1_18b[12](=0)
FF Output: i34/inst2/add_b_1_18b[14](=0)
FF Output: i34/inst2/add_b_1_18b[15](=0)
FF Output: i34/inst2/add_b_1_18b[17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][3](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][4](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][5](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][6](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][3](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][4](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][5](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][6](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][3](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][4](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][5](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][6](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][4](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][5](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][6](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][5](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][6](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][6](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][1](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][2](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][3](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][4](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][5](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][6](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][2](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][3](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][4](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][5](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][6](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][3](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][4](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][5](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][6](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][4](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][5](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][6](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][5](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][6](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][6](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][26](=0)
FF Output: bicubic_inst/x_int_c1[10](=0)
FF Output: bicubic_inst/y_int_c1[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_4_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_a[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_2_a[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_d[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_y3_inst/result1[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_y3_inst/result1[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_y3_inst/result1[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_y3_inst/result1[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_y3_inst/result1[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_y3_inst/result1[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_y3_inst/result1[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_y3_inst/result1[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_add_2_y3_inst/result0[45](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_4_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_4_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_4_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_4_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_4_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_4_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_4_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_4_a[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_4_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_add_1_y2_inst/b_reg[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_add_1_y2_inst/b_reg[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_add_1_y2_inst/b_reg[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_add_1_y2_inst/b_reg[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_add_1_y2_inst/b_reg[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_add_1_y2_inst/b_reg[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_add_1_y2_inst/b_reg[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_add_1_y2_inst/b_reg[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_add_1_y2_inst/result0[41](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_add_1_y2_inst/result0[42](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_add_1_y2_inst/result0[43](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_add_1_y2_inst/result0[44](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_add_1_y2_inst/result0[45](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_4_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_4_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_4_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_4_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_4_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_4_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_4_a[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_4_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_x[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_x[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_add_1_y1_inst/b_reg[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_add_1_y1_inst/b_reg[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_add_1_y1_inst/b_reg[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_add_1_y1_inst/b_reg[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_add_1_y1_inst/b_reg[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_add_1_y1_inst/b_reg[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_add_1_y1_inst/b_reg[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_add_1_y1_inst/b_reg[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_add_1_y1_inst/result0[41](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_add_1_y1_inst/result0[42](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_add_1_y1_inst/result0[43](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_add_1_y1_inst/result0[44](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_add_1_y1_inst/result0[45](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_4_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_4_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_4_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_4_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_4_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_4_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_4_a[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_4_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_a[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_2_a[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_d[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_y0_inst/result1[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_y0_inst/result1[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_y0_inst/result1[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_y0_inst/result1[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_y0_inst/result1[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_y0_inst/result1[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_y0_inst/result1[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_y0_inst/result1[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_add_2_y0_inst/result0[45](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_4_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_4_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_4_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_4_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_4_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_4_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_4_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_4_a[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_4_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_a[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_2_a[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_d[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_x3_inst/result1[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_x3_inst/result1[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_x3_inst/result1[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_x3_inst/result1[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_x3_inst/result1[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_x3_inst/result1[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_x3_inst/result1[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_x3_inst/result1[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_add_2_x3_inst/result0[45](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_4_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_4_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_4_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_4_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_4_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_4_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_4_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_4_a[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_4_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_add_1_x2_inst/b_reg[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_add_1_x2_inst/b_reg[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_add_1_x2_inst/b_reg[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_add_1_x2_inst/b_reg[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_add_1_x2_inst/b_reg[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_add_1_x2_inst/b_reg[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_add_1_x2_inst/b_reg[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_add_1_x2_inst/b_reg[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_add_1_x2_inst/result0[41](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_add_1_x2_inst/result0[42](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_add_1_x2_inst/result0[43](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_add_1_x2_inst/result0[44](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_add_1_x2_inst/result0[45](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_4_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_4_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_4_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_4_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_4_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_4_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_4_a[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_4_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_x[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_x[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_add_1_x1_inst/b_reg[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_add_1_x1_inst/b_reg[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_add_1_x1_inst/b_reg[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_add_1_x1_inst/b_reg[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_add_1_x1_inst/b_reg[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_add_1_x1_inst/b_reg[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_add_1_x1_inst/b_reg[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_add_1_x1_inst/b_reg[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_add_1_x1_inst/result0[41](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_add_1_x1_inst/result0[42](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_add_1_x1_inst/result0[43](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_add_1_x1_inst/result0[44](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_add_1_x1_inst/result0[45](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_4_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_4_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_4_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_4_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_4_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_4_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_4_a[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_4_a[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_a[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_2_a[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_d[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[10](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[11](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[12](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[13](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[14](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[15](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[16](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_x0_inst/result1[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_x0_inst/result1[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_x0_inst/result1[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_x0_inst/result1[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_x0_inst/result1[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_x0_inst/result1[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_x0_inst/result1[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_x0_inst/result1[7](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_add_2_x0_inst/result0[45](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_4_a[1](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_4_a[2](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_4_a[3](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_4_a[4](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_4_a[5](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_4_a[6](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_4_a[8](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_4_a[9](=0)
FF Output: dvi_encoder_m0/encr/c0_q(=0)
FF Output: dvi_encoder_m0/encr/c0_reg(=0)
FF Output: dvi_encoder_m0/encr/c1_q(=0)
FF Output: dvi_encoder_m0/encr/c1_reg(=0)
FF Output: dvi_encoder_m0/encg/c0_q(=0)
FF Output: dvi_encoder_m0/encg/c0_reg(=0)
FF Output: dvi_encoder_m0/encg/c1_q(=0)
FF Output: dvi_encoder_m0/encg/c1_reg(=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/RdFirst(=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[24](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[25](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[26](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[27](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[28](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[29](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[30](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[31](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_len[26](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_len[27](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_len[28](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_len[29](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_len[30](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_len[31](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/u_wr_fifo/RdFirst(=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/RdFirst(=0)
FF Output: inst_ddr3_axi/r_i_wr_addr_en(=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[0](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[1](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[2](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[3](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[4](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[5](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[6](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[7](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[8](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[9](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[10](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[11](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[12](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[13](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[14](=0)
FF Output: inst_ddr3_axi/r_i_wr_datamask[15](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[0](=0)
FF Output: o_dqs_hi[0](=0)
FF Output: o_dqs_n_lo[0](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dqs_writing(=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/next_write(=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/odt_cnt[0](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/Latency_counter[0](=0)
FF Output: o_dqs_hi[1](=0)
FF Output: o_dqs_n_lo[1](=0)
FF Output: shift_sel[0](=0)
FF Output: shift_sel[1](=0)
FF Output: shift_sel[3](=0)
FF Output: shift_sel[4](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[1](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[2](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[3](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[4](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[5](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[6](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[7](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[8](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[9](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[10](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[11](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[12](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[13](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[14](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[15](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/r_last_pass_round[3](=0)
FF Output: U2_Axi4FullDeplex_0/OprateAva[0](=1)
FF Output: U2_Axi4FullDeplex_0/OperateSel(=0)
FF Output: U2_Axi4FullDeplex_0/OprateAva[1](=1)
FF Output: i33/inst1/add_y_1_18b[13](=0)
FF Output: i33/inst1/add_y_1_18b[14](=0)
FF Output: i33/inst1/add_y_1_18b[15](=0)
FF Output: i33/inst1/add_y_1_18b[16](=0)
FF Output: i33/inst1/add_y_1_18b[17](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y3_inst/mul_3_y3_inst/a_reg0[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_3_y2_inst/a_reg0[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y1_inst/mul_3_y1_inst/a_reg0[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_3_y0_inst/a_reg0[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x3_inst/mul_3_x3_inst/a_reg0[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_3_x2_inst/a_reg0[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x1_inst/mul_3_x1_inst/a_reg0[0](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_3_x0_inst/a_reg0[0](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[1](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[2](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[3](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[4](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[5](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[6](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[7](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[8](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[9](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[10](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[11](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[12](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[13](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[14](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[15](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_burst_len[22](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/burst_num_0[15](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_burst_len[23](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/burst_num_0[16](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_burst_len[24](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/burst_num_0[17](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_burst_len[25](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/burst_num_0[18](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_burst_len[26](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/burst_num_0[19](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_burst_len[27](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/burst_num_0[20](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_burst_len[24](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/burst_num_0[17](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_burst_len[25](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/burst_num_0[18](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_burst_len[26](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/burst_num_0[19](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_burst_len[27](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/burst_num_0[20](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x2_inst/mul_x[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y2_inst/mul_x[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_x0_inst/mul_x[9](=0)
FF Output: bicubic_inst/BiCubic_inst/BiCubic_y0_inst/mul_x[9](=0)
FF Output: i33/inst1/mult_b_for_cr_18b[0](=0)
FF Output: i33/inst1/add_cr_1_18b[17](=0)
FF Output: i33/inst1/add_cr_1_18b[16](=0)
FF Output: i33/inst1/add_cb_1_18b[17](=0)
FF Output: i33/inst1/add_cb_1_18b[16](=0)
FF Output: i33/inst1/add_cb_1_18b[0](=0)
FF Output: i34/inst2/add_g_1_18b[17](=0)
FF Output: c_dst_img_width[0](=0)
FF Output: c_dst_img_width[2](=0)
FF Output: c_dst_img_width[1](=0)
FF Output: u_frame_buffer_ch0/rd_start_addr[31](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/r_start_addr[31](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/last_burst_addr_0[0](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/last_burst_addr[0](=0)
FF Output: u_frame_buffer_ch0/wr_start_addr[30](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][0](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][0](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][0](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][0](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][0](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][0](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][0](=0)
FF Output: i33/inst1/add_cr_1_18b[0](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][10](=0)
FF Output: n28467(=1)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/next_read(=1)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][10]~FF_frt_750_q_pinv(=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][10]~FF_frt_0_q_pinv(=0)
FF instance: cnt[0]~FF(unreachable)
FF instance: u_dvi_decoder/u_tmds_decoder_0/pc1~FF(unreachable)
FF instance: u_dvi_decoder/u_tmds_decoder_0/pc0~FF(unreachable)
FF instance: u_dvi_decoder/u_tmds_decoder_2/pc1~FF(unreachable)
FF instance: u_dvi_decoder/u_tmds_decoder_2/pc0~FF(unreachable)
FF instance: state[0]~FF(unreachable)
FF instance: state[1]~FF(unreachable)
FF instance: state[2]~FF(unreachable)
FF instance: bicubic_inst/x_dec[26]~FF(unreachable)
FF instance: axi_m_araddr[3]~FF(unreachable)
FF instance: axi_m_araddr[2]~FF(unreachable)
FF instance: axi_m_araddr[1]~FF(unreachable)
FF instance: axi_m_araddr[0]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[0]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[1]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[2]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[3]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[4]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[5]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[6]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[7]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[8]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[9]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[10]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[11]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[12]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[13]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[14]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[15]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[16]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[17]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[18]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[19]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[20]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[21]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[22]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[23]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[24]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[25]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[26]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[27]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[28]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[29]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[30]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[31]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[0]~FF(unreachable)
FF instance: inst_ddr3_axi/r_i_wr_addr[29]~FF(unreachable)
FF instance: inst_ddr3_axi/r_i_wr_addr[30]~FF(unreachable)
FF instance: inst_ddr3_axi/r_i_wr_addr[31]~FF(unreachable)
FF instance: inst_ddr3_axi/r_i_rd_addr[29]~FF(unreachable)
FF instance: inst_ddr3_axi/r_i_rd_addr[30]~FF(unreachable)
FF instance: inst_ddr3_axi/r_i_rd_addr[31]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[1]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[2]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[3]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[4]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[5]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[6]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[7]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[8]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[9]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[10]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[11]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[12]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[13]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[14]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[15]~FF(unreachable)
FF instance: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/ram_rd_ack_ap[3]~FF(unreachable)
FF instance: cnt[1]~FF(unreachable)
FF instance: cnt[2]~FF(unreachable)
FF instance: cnt[3]~FF(unreachable)
FF instance: cnt[4]~FF(unreachable)
FF instance: cnt[5]~FF(unreachable)
FF instance: cnt[6]~FF(unreachable)
FF instance: cnt[7]~FF(unreachable)
FF instance: cnt[8]~FF(unreachable)
FF instance: cnt[9]~FF(unreachable)
FF instance: cnt[10]~FF(unreachable)
FF instance: cnt[11]~FF(unreachable)
FF instance: cnt[12]~FF(unreachable)
FF instance: cnt[13]~FF(unreachable)
FF instance: cnt[14]~FF(unreachable)
FF instance: cnt[15]~FF(unreachable)
FF instance: cnt[16]~FF(unreachable)
FF instance: cnt[17]~FF(unreachable)
FF instance: cnt[18]~FF(unreachable)
FF instance: cnt[19]~FF(unreachable)
FF instance: cnt[20]~FF(unreachable)
FF instance: cnt[21]~FF(unreachable)
FF instance: cnt[22]~FF(unreachable)
FF instance: cnt[23]~FF(unreachable)
FF instance: cnt[24]~FF(unreachable)
FF instance: cnt[25]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        SRLs        ADDs        LUTs    COMB4s      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----        ----      ----      ---- ---------
example_top:example_top                                        11485(50)      631(0)    5334(28)   15249(74)      0(0)    309(0)    122(0)
 +rst_n_piple_inst:rst_n_piple                                    32(32)        0(0)        0(0)  2638(2638)      0(0)      0(0)      0(0)
 +rst_n_hdmi_rx_slow_clk:rst_n_piple                                3(3)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
 +rst_n_hdmi_tx_slow_clk:rst_n_piple                                3(3)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
 +u_hdmi_rx:hdmi_rx                                               89(26)        0(0)      32(25)      78(33)      0(0)      1(0)      0(0)
  +u_I2Cslave_edid:I2Cslave(I2C_ADDR=7'b1010000)                  63(63)        0(0)        7(7)      45(45)      0(0)      0(0)      0(0)
  +u_simple_dual_port_ram:simple_dual_port_ram(RAM_INIT_F...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
 +u_dvi_decoder:dvi_decoder                                       421(1)        0(0)      201(0)      336(0)      0(0)      3(0)      0(0)
  +u_tmds_decoder_0:tmds_decoder(kCtlTknCount=300)                143(0)        0(0)       67(0)      115(0)      0(0)      1(0)      0(0)
   +u_bitslip:frame_bitslip                                       35(35)        0(0)        0(0)      55(55)      0(0)      0(0)      0(0)
   +u_phasealgin:phasealign_v1                                    84(84)        0(0)      67(67)      32(32)      0(0)      0(0)      0(0)
   +u_decoder:decoder                                               8(8)        0(0)        0(0)      10(10)      0(0)      0(0)      0(0)
   +u_channelbond:channelbond                                     16(16)        0(0)        0(0)      18(18)      0(0)      1(0)      0(0)
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WID...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
  +u_tmds_decoder_1:tmds_decoder(kCtlTknCount=300)                140(0)        0(0)       67(0)      112(0)      0(0)      1(0)      0(0)
   +u_bitslip:frame_bitslip                                       35(35)        0(0)        0(0)      56(56)      0(0)      0(0)      0(0)
   +u_phasealgin:phasealign_v1                                    84(84)        0(0)      67(67)      32(32)      0(0)      0(0)      0(0)
   +u_decoder:decoder                                             11(11)        0(0)        0(0)      12(12)      0(0)      0(0)      0(0)
   +u_channelbond:channelbond                                     10(10)        0(0)        0(0)      12(12)      0(0)      1(0)      0(0)
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WID...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
  +u_tmds_decoder_2:tmds_decoder(kCtlTknCount=300)                137(0)        0(0)       67(0)      109(0)      0(0)      1(0)      0(0)
   +u_bitslip:frame_bitslip                                       35(35)        0(0)        0(0)      56(56)      0(0)      0(0)      0(0)
   +u_phasealgin:phasealign_v1                                    84(84)        0(0)      67(67)      32(32)      0(0)      0(0)      0(0)
   +u_decoder:decoder                                               8(8)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
   +u_channelbond:channelbond                                     10(10)        0(0)        0(0)      12(12)      0(0)      1(0)      0(0)
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WID...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
 +i33:my_rgb_to_yuv422                                            180(0)        3(0)      137(0)       54(0)      0(0)      0(0)      7(0)
  +inst1:rgb_to_ycbcr                                           120(120)        1(1)    119(119)      45(45)      0(0)      0(0)      7(7)
  +inst2:yuv444_yuv422                                            60(60)        2(2)      18(18)        9(9)      0(0)      0(0)      0(0)
 +i34:my_yuv422_to_rgb                                            160(0)        2(0)      132(0)      103(0)      0(0)      0(0)      5(0)
  +inst1:yuv422_2_ycbcr444                                        74(74)        2(2)        0(0)      52(52)      0(0)      0(0)      0(0)
  +inst2:ycbcr_to_rgb                                             86(86)        0(0)    132(132)      51(51)      0(0)      0(0)      5(5)
 +inf_control_inst:inf_control                                   141(44)        0(0)     112(63)    415(195)      0(0)      0(0)      0(0)
  +led_ctrl_inst:led_ctrl                                         23(21)        0(0)      20(20)      28(28)      0(0)      0(0)      0(0)
   +edge_gen_inst1:edge_gen                                         2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
  +inf_rev_inst:inf_rev                                           74(72)        0(0)      29(29)    192(187)      0(0)      0(0)      0(0)
   +edge_gen_inst1:edge_gen                                         2(2)        0(0)        0(0)        5(5)      0(0)      0(0)      0(0)
 +x_radio_calculator:radio_calculator                             140(0)        0(0)      329(0)      448(0)      0(0)      0(0)      0(0)
  +u_divider:divider_00183e7ed1594d86b469112a8f19569f(WID...    140(140)        0(0)    329(329)    448(448)      0(0)      0(0)      0(0)
 +y_radio_calculator:radio_calculator                             177(0)        1(0)      399(0)      543(0)      0(0)      0(0)      0(0)
  +u_divider:divider_00183e7ed1594d86b469112a8f19569f(WID...    177(177)        1(1)    399(399)    543(543)      0(0)      0(0)      0(0)
 +bicubic_inst:bicubic_interpolation                          5214(2690)       76(4)  3058(1053)  5189(3718)      0(0)    216(0)   108(48)
  +bram_asymmetric_r8_w1_port_inst_red1:bram_asymmetric_r...        0(0)        0(0)        0(0)        0(0)      0(0)    36(36)      0(0)
  +bram_asymmetric_r8_w1_port_inst_red2:bram_asymmetric_r...        0(0)        0(0)        0(0)        0(0)      0(0)    36(36)      0(0)
  +bram_asymmetric_r8_w1_port_inst_green1:bram_asymmetric...        0(0)        0(0)        0(0)        0(0)      0(0)    36(36)      0(0)
  +bram_asymmetric_r8_w1_port_inst_green2:bram_asymmetric...        0(0)        0(0)        0(0)        0(0)      0(0)    36(36)      0(0)
  +bram_asymmetric_r8_w1_port_inst_blue1:bram_asymmetric_...        0(0)        0(0)        0(0)        0(0)      0(0)    36(36)      0(0)
  +bram_asymmetric_r8_w1_port_inst_blue2:bram_asymmetric_...        0(0)        0(0)        0(0)        0(0)      0(0)    36(36)      0(0)
  +u_tag_fifo:asyn_fifo(C_DATA_WIDTH=11)                        206(206)        0(0)        9(9)    305(305)      0(0)      0(0)      0(0)
  +BiCubic_inst:BiCubic                                          2174(0)        0(0)     1724(0)     1094(0)      0(0)      0(0)     44(0)
   +BiCubic_y3_inst:BiCubic_y3                                    220(2)        0(0)     188(12)       64(0)      0(0)      0(0)      6(0)
    +mul_4_y3_inst:mul_4                                          66(66)        0(0)    100(100)      64(64)      0(0)      0(0)      3(3)
    +mul_3_y3_inst:mul_3                                            0(0)        0(0)        0(0)        0(0)      0(0)      0(0)      2(2)
    +mul_2_y3_inst:mul_2                                          34(34)        0(0)        0(0)        0(0)      0(0)      0(0)      1(1)
    +mul_add_2_y3_inst:mul_add_2                                118(118)        0(0)      76(76)        0(0)      0(0)      0(0)      0(0)
   +BiCubic_y2_inst:BiCubic_y2                                    325(9)        0(0)      249(0)      200(0)      0(0)      0(0)      5(0)
    +mul_4_y2_inst:mul_4                                          80(80)        0(0)    147(147)      90(90)      0(0)      0(0)      3(3)
    +mul_3_y2_inst:mul_3                                          74(74)        0(0)      12(12)        0(0)      0(0)      0(0)      2(2)
    +mul_add_1_y2_inst:mul_add_1                                162(162)        0(0)      90(90)    110(110)      0(0)      0(0)      0(0)
   +BiCubic_y1_inst:BiCubic_y1                                    325(8)        0(0)      249(0)      236(0)      0(0)      0(0)      5(0)
    +mul_4_y1_inst:mul_4                                          80(80)        0(0)    147(147)      90(90)      0(0)      0(0)      3(3)
    +mul_3_y1_inst:mul_3                                          75(75)        0(0)      12(12)        8(8)      0(0)      0(0)      2(2)
    +mul_add_1_y1_inst:mul_add_1                                162(162)        0(0)      90(90)    138(138)      0(0)      0(0)      0(0)
   +BiCubic_y0_inst:BiCubic_y0                                    218(0)        0(0)      176(0)       64(0)      0(0)      0(0)      6(0)
    +mul_4_y0_inst:mul_4                                          66(66)        0(0)    100(100)      64(64)      0(0)      0(0)      3(3)
    +mul_3_y0_inst:mul_3                                            0(0)        0(0)        0(0)        0(0)      0(0)      0(0)      2(2)
    +mul_2_y0_inst:mul_2                                          34(34)        0(0)        0(0)        0(0)      0(0)      0(0)      1(1)
    +mul_add_2_y0_inst:mul_add_2                                118(118)        0(0)      76(76)        0(0)      0(0)      0(0)      0(0)
   +BiCubic_x3_inst:BiCubic_x3                                   228(10)        0(0)      181(5)       64(0)      0(0)      0(0)      6(0)
    +mul_4_x3_inst:mul_4                                          66(66)        0(0)    100(100)      64(64)      0(0)      0(0)      3(3)
    +mul_3_x3_inst:mul_3                                            0(0)        0(0)        0(0)        0(0)      0(0)      0(0)      2(2)
    +mul_2_x3_inst:mul_2                                          34(34)        0(0)        0(0)        0(0)      0(0)      0(0)      1(1)
    +mul_add_2_x3_inst:mul_add_2                                118(118)        0(0)      76(76)        0(0)      0(0)      0(0)      0(0)
   +BiCubic_x2_inst:BiCubic_x2                                    317(1)        0(0)      256(7)      200(0)      0(0)      0(0)      5(0)
    +mul_4_x2_inst:mul_4                                          80(80)        0(0)    147(147)      90(90)      0(0)      0(0)      3(3)
    +mul_3_x2_inst:mul_3                                          74(74)        0(0)      12(12)        0(0)      0(0)      0(0)      2(2)
    +mul_add_1_x2_inst:mul_add_1                                162(162)        0(0)      90(90)    110(110)      0(0)      0(0)      0(0)
   +BiCubic_x1_inst:BiCubic_x1                                    316(0)        0(0)      249(0)      202(0)      0(0)      0(0)      5(0)
    +mul_4_x1_inst:mul_4                                          80(80)        0(0)    147(147)      90(90)      0(0)      0(0)      3(3)
    +mul_3_x1_inst:mul_3                                          74(74)        0(0)      12(12)        0(0)      0(0)      0(0)      2(2)
    +mul_add_1_x1_inst:mul_add_1                                162(162)        0(0)      90(90)    112(112)      0(0)      0(0)      0(0)
   +BiCubic_x0_inst:BiCubic_x0                                    225(7)        0(0)      176(0)       64(0)      0(0)      0(0)      6(0)
    +mul_4_x0_inst:mul_4                                          66(66)        0(0)    100(100)      64(64)      0(0)      0(0)      3(3)
    +mul_3_x0_inst:mul_3                                            0(0)        0(0)        0(0)        0(0)      0(0)      0(0)      2(2)
    +mul_2_x0_inst:mul_2                                          34(34)        0(0)        0(0)        0(0)      0(0)      0(0)      1(1)
    +mul_add_2_x0_inst:mul_add_2                                118(118)        0(0)      76(76)        0(0)      0(0)      0(0)      0(0)
  +coefficient_inst:coefficient                                 144(144)      72(72)    272(272)      72(72)      0(0)      0(0)    16(16)
 +dvi_encoder_m0:dvi_encoder                                      131(0)        2(0)      150(0)      171(0)      0(0)      0(0)      0(0)
  +encb:encode                                                    43(43)        2(2)      50(50)      57(57)      0(0)      0(0)      0(0)
  +encr:encode                                                    43(43)        0(0)      50(50)      57(57)      0(0)      0(0)      0(0)
  +encg:encode                                                    45(45)        0(0)      50(50)      57(57)      0(0)      0(0)      0(0)
 +u_frame_buffer_ch0:frame_buffer(AXI_WR_ID=8'b10101010,A...     1856(0)        1(0)      296(0)     2030(0)      0(0)     34(0)      2(0)
  +u_i_clk_rst_pip:rst_n_piple                                      3(3)        0(0)        0(0)      97(97)      0(0)      0(0)      0(0)
  +u_axi_rst_pip:rst_n_piple                                        3(3)        0(0)        0(0)    102(102)      0(0)      0(0)      0(0)
  +u_ddr_rx_buffer:ddr_rx_buffer(AXI_DDR_WIDTH=128,AXI_WR...    824(231)        1(0)     125(92)    518(260)      0(0)     26(0)      0(0)
   +u_vid_rx_align:vid_rx_align(AXI_DDR_WIDTH=128)              421(292)        1(1)        0(0)      89(14)      0(0)      0(0)      0(0)
    +u_frame_info_det:frame_info_det                            129(129)        0(0)        0(0)      75(75)      0(0)      0(0)      0(0)
   +u_wr_fifo:DC_FIFO(DATA_WIDTH=128,FIFO_DEPTH=2048)            122(72)        0(0)      25(25)     109(56)      0(0)    26(26)      0(0)
    +U1_WrAddrCnt:FifoAddrCnt(CounterWidth_C=11)                  25(13)        0(0)        0(0)       20(0)      0(0)      0(0)      0(0)
     +U1_AddrCnt:GrayCnt(CounterWidth_C=11)                       12(12)        0(0)        0(0)      20(20)      0(0)      0(0)      0(0)
    +U2_RdAddrCnt:FifoAddrCnt(CounterWidth_C=11)                  25(13)        0(0)        0(0)      33(10)      0(0)      0(0)      0(0)
     +U1_AddrCnt:GrayCnt(CounterWidth_C=11)                       12(12)        0(0)        0(0)      23(23)      0(0)      0(0)      0(0)
   +u_ddr_wr_ctrl:DdrWrCtrl(AXI_WR_ID=8'b10101010,AXI_DAT...      50(50)        0(0)        8(8)      60(60)      0(0)      0(0)      0(0)
  +u_ddr_tx_buffer:ddr_tx_buffer(AXI_RD_ID=8'b01010101,AX...    964(504)        0(0)    171(116)   1130(671)      0(0)      8(0)      1(1)
   +u_ddr_rd_ctrl:DdrRdCtrl(AXI_RD_ID=8'b01010101,AXI_DAT...    189(189)        0(0)      17(17)      86(86)      0(0)      0(0)      0(0)
   +u_wr_fifo:DC_FIFO(DATA_WIDTH=128)                            103(61)        0(0)      19(19)      92(47)      0(0)      7(7)      0(0)
    +U1_WrAddrCnt:FifoAddrCnt                                     21(11)        0(0)        0(0)       27(8)      0(0)      0(0)      0(0)
     +U1_AddrCnt:GrayCnt                                          10(10)        0(0)        0(0)      19(19)      0(0)      0(0)      0(0)
    +U2_RdAddrCnt:FifoAddrCnt                                     21(11)        0(0)        0(0)       18(0)      0(0)      0(0)      0(0)
     +U1_AddrCnt:GrayCnt                                          10(10)        0(0)        0(0)      18(18)      0(0)      0(0)      0(0)
   +u_data_tx:data_tx(FIFO_ALMOST_FULL=450)                      168(69)        0(0)       19(0)    281(196)      0(0)      1(0)      0(0)
    +u_rd_fifo:DC_FIFO(DATA_WIDTH=16)                             99(57)        0(0)      19(19)      85(42)      0(0)      1(1)      0(0)
     +U1_WrAddrCnt:FifoAddrCnt                                    21(11)        0(0)        0(0)       25(9)      0(0)      0(0)      0(0)
      +U1_AddrCnt:GrayCnt                                         10(10)        0(0)        0(0)      16(16)      0(0)      0(0)      0(0)
     +U2_RdAddrCnt:FifoAddrCnt                                    21(11)        0(0)        0(0)       18(1)      0(0)      0(0)      0(0)
      +U1_AddrCnt:GrayCnt                                         10(10)        0(0)        0(0)      17(17)      0(0)      0(0)      0(0)
  +u_bank_sw:bank_switch(FB_NUM=3,AXI_DATA_WIDTH=128)             62(62)        0(0)        0(0)    183(183)      0(0)      0(0)      1(1)
 +inst_ddr3_axi:efx_ddr3_axi                                   2075(321)      492(0)    358(129)   2136(422)      0(0)     27(0)      0(0)
  +inst_arburst_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_D...        8(8)        8(8)        9(9)      21(21)      0(0)      0(0)      0(0)
  +u_rd_addr_fifo:Ddr_Ctrl_Sc_Fifo(DATA_DEPTH=32)                   0(0)    116(116)        0(0)      58(58)      0(0)      0(0)      0(0)
  +u_wr_addr_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=48,DATA_DEP...        8(8)    124(124)        9(9)      78(78)      0(0)      0(0)      0(0)
  +inst_awid_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPT...        8(8)        0(0)      12(12)      11(11)      0(0)      0(0)      0(0)
  +inst_arid_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPT...        8(8)        0(0)        9(9)      17(17)      0(0)      0(0)      0(0)
  +inst_respon_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DE...        8(8)        0(0)      12(12)      13(13)      0(0)      0(0)      0(0)
  +inst_rd_brust_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_...        0(0)      32(32)        0(0)      16(16)      0(0)      0(0)      0(0)
  +inst_rd_last_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_D...        0(0)      32(32)        0(0)      16(16)      0(0)      0(0)      0(0)
  +inst_respon_len_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DAT...        8(8)      32(32)        9(9)      44(44)      0(0)      0(0)      0(0)
  +inst_efx_ddr3:efx_ddr3_soft_controller                        1706(0)      148(0)      169(0)     1440(0)      0(0)     27(0)      0(0)
   +u_efx_ddr3_soft_controller:efx_ddr3_soft_controller_6...   1706(147)      148(0)     169(25)   1440(321)      0(0)     27(0)      0(0)
    +top_mc:controller_top_6407b0f71fba4e5b90898b565f250ce8     1547(27)      146(0)      144(0)    1108(26)      0(0)     27(0)      0(0)
     +rst_ctrl0:reset_ctrl_6407b0f71fba4e5b90898b565f250c...       16(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk1[1].genblk1.genblk1.inst_sysclk_rstn:reset_...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk1[2].genblk1.genblk1.inst_sysclk_rstn:reset_...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk1[3].genblk1.genblk1.inst_sysclk_rstn:reset_...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +rst_ctrl1:reset_ctrl_6407b0f71fba4e5b90898b565f250c...        4(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +fifo_ar:streamfifocc64_6407b0f71fba4e5b90898b565f25...      54(26)        0(0)        8(8)      56(42)      0(0)      2(2)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)        5(5)      0(0)      0(0)      0(0)
     +fifo_aw:streamfifocc64_6407b0f71fba4e5b90898b565f25...      54(26)        0(0)        8(8)      60(43)      0(0)      2(2)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)        8(8)      0(0)      0(0)      0(0)
     +fifo_wr:streamfifocc64_6407b0f71fba4e5b90898b565f25...      54(26)        0(0)        8(8)      50(37)      0(0)      8(8)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)        4(4)      0(0)      0(0)      0(0)
     +fifo_rdpush:streamfifocc64_6407b0f71fba4e5b90898b56...      54(26)        0(0)        8(8)      43(31)      0(0)      0(0)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)        3(3)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
     +fifo_rd:streamfifocc64_6407b0f71fba4e5b90898b565f25...      54(26)        0(0)      16(16)      98(73)      0(0)      7(7)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)      16(16)      0(0)      0(0)      0(0)
     +fifo_ack:streamfifocc64_6407b0f71fba4e5b90898b565f2...      54(26)        0(0)        0(0)      45(38)      0(0)      1(1)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)        4(4)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)        3(3)      0(0)      0(0)      0(0)
     +ac_fifo:streamfifocc64_6407b0f71fba4e5b90898b565f25...      54(26)        0(0)        0(0)      44(39)      0(0)      3(3)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)        3(3)      0(0)      0(0)      0(0)
     +controller_main:ddr_3_controller_6407b0f71fba4e5b90...  1122(1122)    146(146)      96(96)    686(681)      0(0)      4(0)      0(0)
      +map_ram:user_dual_port_ram_6407b0f71fba4e5b90898b5...        0(0)        0(0)        0(0)        5(5)      0(0)      4(4)      0(0)
    +rst_top0:reset_ctrl_6407b0f71fba4e5b90898b565f250ce8...        2(0)        2(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_s...        1(1)        1(1)        0(0)        0(0)      0(0)      0(0)      0(0)
     +genblk1[1].genblk1.genblk1.inst_sysclk_rstn:reset_s...        1(1)        1(1)        0(0)        0(0)      0(0)      0(0)      0(0)
    +phase_u0:phase_shift_6407b0f71fba4e5b90898b565f250ce8        10(10)        0(0)        0(0)      11(11)      0(0)      0(0)      0(0)
 +U2_Axi4FullDeplex_0:Axi4FullDeplex(AXI_DATA_WIDTH=128)            0(0)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
 +edb_top_inst:edb_top                                          813(813)      54(54)    102(102)  1032(1032)      0(0)    28(28)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

            Clock     Flip-Flops     Shift-Regs   Memory Ports    Multipliers
            -----     ----------     ----------   ------------    -----------
          osc_clk            112              0              2              0
          sys_clk           1413            346             53              0
 hdmi_tx_slow_clk           6830             85            227              0
 hdmi_rx_slow_clk           1049             54            302              0
          clk_25m            141              0              0              0
          tac_clk            252              2              7              0
          twd_clk            383            144              8              0
        tdqss_clk             88              0              3              0
         core_clk            705              0             12              0
   jtag_inst2_TCK            512              0              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### Memory Mapping Report (begin) ### ### ###

1. inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/map_ram/ram (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0):
	EFX_RAM10: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/map_ram/ram__D$c1
	EFX_RAM10: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/map_ram/ram__D$b12
	EFX_RAM10: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/map_ram/ram__D$12
	EFX_RAM10: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/map_ram/ram__D$2

2. bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33):
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_8__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_8__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_8__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_8__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_7__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_7__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_7__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_7__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_6__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_6__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_6__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_6__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_5__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_5__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_5__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_5__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_4__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_4__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_4__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_4__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_3__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_3__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_3__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_3__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_2__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_2__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_2__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_2__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_9__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_9__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_9__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem_9__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red1/mem__D$c1

3. bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33):
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_8__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_8__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_8__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_8__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_7__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_7__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_7__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_7__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_6__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_6__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_6__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_6__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_5__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_5__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_5__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_5__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_4__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_4__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_4__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_4__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_3__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_3__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_3__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_3__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_2__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_2__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_2__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_2__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_9__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_9__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_9__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem_9__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_red2/mem__D$2

4. bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33):
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_8__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_8__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_8__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_8__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_7__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_7__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_7__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_7__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_6__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_6__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_6__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_6__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_5__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_5__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_5__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_5__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_4__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_4__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_4__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_4__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_3__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_3__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_3__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_3__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_2__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_2__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_2__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_2__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_9__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_9__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_9__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem_9__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green2/mem__D$2

5. bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33):
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_8__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_8__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_8__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_8__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_7__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_7__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_7__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_7__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_6__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_6__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_6__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_6__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_5__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_5__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_5__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_5__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_4__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_4__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_4__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_4__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_3__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_3__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_3__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_3__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_2__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_2__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_2__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_2__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_9__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_9__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_9__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem_9__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue1/mem__D$2

6. u_dvi_decoder/u_tmds_decoder_0/u_channelbond/u_simple_dual_port_ram/ram (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:31):
	EFX_RAM10: u_dvi_decoder/u_tmds_decoder_0/u_channelbond/u_simple_dual_port_ram/ram

7. u_dvi_decoder/u_tmds_decoder_2/u_channelbond/u_simple_dual_port_ram/ram (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:31):
	EFX_RAM10: u_dvi_decoder/u_tmds_decoder_2/u_channelbond/u_simple_dual_port_ram/ram

8. u_hdmi_rx/u_simple_dual_port_ram/ram (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:31):
	EFX_RAM10: u_hdmi_rx/u_simple_dual_port_ram/ram

9. u_dvi_decoder/u_tmds_decoder_1/u_channelbond/u_simple_dual_port_ram/ram (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:31):
	EFX_RAM10: u_dvi_decoder/u_tmds_decoder_1/u_channelbond/u_simple_dual_port_ram/ram

10. bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33):
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_8__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_8__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_8__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_8__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_7__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_7__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_7__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_7__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_6__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_6__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_6__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_6__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_5__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_5__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_5__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_5__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_4__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_4__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_4__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_4__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_3__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_3__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_3__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_3__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_2__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_2__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_2__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_2__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_9__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_9__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_9__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem_9__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_blue2/mem__D$2

11. bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem (F:\FPGA_PRJ\YLS\Nearest_900p_108MHZ_v4\efinity_project\source\interpolation_algo\Bicubic_interpolation\bram_asymmetric_r8_w1_port.v:33):
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_8__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_8__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_8__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_8__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_7__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_7__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_7__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_7__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_6__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_6__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_6__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_6__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_5__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_5__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_5__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_5__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_4__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_4__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_4__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_4__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_3__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_3__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_3__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_3__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_2__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_2__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_2__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_2__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_9__D$2
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_9__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_9__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem_9__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem__D$c1
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem__D$b12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem__D$12
	EFX_RAM10: bicubic_inst/bram_asymmetric_r8_w1_port_inst_green1/mem__D$2

### ### Memory Mapping Report (end) ### ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Titanium
device : Ti60F225
project : example_top
root : example_top
I : F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project
I : F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project/ip/efx_ddr3_axi_1
I : F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project/ip/dsi_tx
I : F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project/ip/radio_calculator
output-dir : F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project/outflow
work-dir : F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project/work_dbg
write-efx-verilog : F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project/work_dbg/DDR3_MC.dbg.map.v
binary-db : F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v4/efinity_project/work_dbg/DDR3_MC.dbg.vdb
insert-ios : 0
insert-gclk : 0
max-carry-cascade : 320
max-dsp-cascade : 16
max_mult : -1
max_ram : -1
mode : speed
num_srl : -1

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	113
OUTPUT PORTS    : 	170

EFX_ADD         : 	5334
EFX_LUT4        : 	15249
   1-2  Inputs  : 	5154
   3    Inputs  : 	4818
   4    Inputs  : 	5277
EFX_DSP48       : 	113
EFX_DSP24       : 	9
EFX_FF          : 	11485
EFX_SRL8        : 	631
EFX_RAM10       : 	309
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 144s
Elapsed synthesis time : 146s
