   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_pwr.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	__WFI:
  23              	.LFB5:
  24              		.file 1 "/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h"
   1:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**************************************************************************//**
   2:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @file     core_cm3.h
   3:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @version  V1.30
   5:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @date     30. October 2009
   6:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
   7:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @note
   8:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
  10:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @par
  11:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
  15:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @par
  16:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
  22:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  ******************************************************************************/
  23:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
  24:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __CM3_CORE_H__
  26:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
  27:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
  29:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *   - Error 10: \n
  31:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     Error 10: Expecting ';'
  33:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * .
  34:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *   - Error 530: \n
  35:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     return(__regBasePri); \n
  36:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * . 
  38:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *   - Error 550: \n
  39:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * .
  42:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *   - Error 754: \n
  43:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * .
  46:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *   - Error 750: \n
  47:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * .
  50:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *   - Error 528: \n
  51:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * .
  54:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *   - Error 751: \n
  55:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     } InterruptType_Type; \n
  56:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * .
  58:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
  60:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
  61:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
  62:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*lint -save */
  63:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*lint -e10  */
  64:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*lint -e530 */
  65:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*lint -e550 */
  66:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*lint -e754 */
  67:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*lint -e750 */
  68:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*lint -e528 */
  69:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*lint -e751 */
  70:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
  71:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
  72:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****     - CMSIS version number
  75:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****     - Cortex-M core peripheral base address
  77:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   @{
  78:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
  79:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
  80:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #ifdef __cplusplus
  81:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  extern "C" {
  82:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #endif 
  83:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
  84:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
  88:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
  90:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
  92:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #if defined (__ICCARM__)
  93:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #endif
  95:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
  96:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
  97:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #endif
 100:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 101:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 102:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 103:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 104:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 105:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * IO definitions
 106:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 107:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * define access restrictions to peripheral registers
 108:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 109:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 110:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #ifdef __cplusplus
 111:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #else
 113:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #endif
 115:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 118:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 119:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 120:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*******************************************************************************
 121:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *                 Register Abstraction
 122:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  ******************************************************************************/
 123:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  @{
 125:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** */
 126:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 127:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 128:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   @{
 131:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 132:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** typedef struct
 133:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
 134:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** }  NVIC_Type;                                               
 148:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 150:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 151:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   @{
 154:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 155:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** typedef struct
 156:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
 157:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** } SCB_Type;                                                
 177:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 178:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 182:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 185:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 188:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 191:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 195:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 198:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 201:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 204:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 207:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 210:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 213:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 216:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 219:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 222:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 226:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 229:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 233:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 236:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 239:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 242:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 245:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 248:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 251:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SCB System Control Register Definitions */
 252:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 255:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 258:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 261:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 265:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 268:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 271:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 274:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 277:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 280:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 284:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 287:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 290:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 293:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 296:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 299:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 302:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 305:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 308:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 311:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****                                      
 314:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 317:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 320:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 323:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 327:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 330:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 333:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 337:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 340:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 343:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 347:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 350:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 353:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 356:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 360:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 361:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   memory mapped structure for SysTick
 363:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   @{
 364:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 365:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** typedef struct
 366:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
 367:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** } SysTick_Type;
 372:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 373:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 377:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 380:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 383:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 386:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 390:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SysTick Current Register Definitions */
 391:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 394:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 398:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 401:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 405:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 406:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   @{
 409:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 410:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** typedef struct
 411:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
 412:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __O  union  
 413:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   {
 414:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** } ITM_Type;                                                
 445:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 446:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 450:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 454:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 457:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 460:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 463:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 466:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 469:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 472:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 475:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 479:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 483:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 487:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 491:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 494:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 498:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 499:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   @{
 502:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 503:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** typedef struct
 504:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
 505:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RESERVED0;
 506:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #else
 510:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****        uint32_t RESERVED1;
 511:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #endif
 512:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** } InterruptType_Type;
 513:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 514:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 518:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 522:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 525:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 529:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 530:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   @{
 534:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 535:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** typedef struct
 536:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
 537:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** } MPU_Type;                                                
 549:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 550:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* MPU Type Register */
 551:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 554:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 557:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 560:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* MPU Control Register */
 561:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 564:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 567:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 570:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* MPU Region Number Register */
 571:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 574:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* MPU Region Base Address Register */
 575:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 578:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 581:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 584:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 588:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 591:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 594:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 597:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 600:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 603:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 606:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 609:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 612:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #endif
 614:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 615:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 616:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   @{
 619:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 620:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** typedef struct
 621:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
 622:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** } CoreDebug_Type;
 627:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 628:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 632:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 635:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 638:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 641:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 644:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 647:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 650:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 653:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 656:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 659:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 662:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 665:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* Debug Core Register Selector Register */
 666:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 669:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 672:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 676:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 679:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 682:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 685:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 688:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 691:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 694:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 697:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 700:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 703:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 706:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 709:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 713:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 714:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 722:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 729:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #endif
 733:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 734:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 736:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 737:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /*******************************************************************************
 738:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *                Hardware Abstraction Layer
 739:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  ******************************************************************************/
 740:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 741:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #if defined ( __CC_ARM   )
 742:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 745:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 749:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 753:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 757:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #endif
 758:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 759:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 760:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 762:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* ARM armcc specific functions */
 764:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 765:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 768:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __NOP                             __nop
 769:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __WFI                             __wfi
 770:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __WFE                             __wfe
 771:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __SEV                             __sev
 772:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __ISB()                           __isb(0)
 773:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __REV                             __rev
 776:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __RBIT                            __rbit
 777:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 784:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 785:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 790:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 791:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 792:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 794:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return ProcessStackPointer
 795:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 796:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Return the actual process stack pointer
 797:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 798:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 800:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 801:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 803:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 805:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 808:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 810:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 811:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 813:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return Main Stack Pointer
 814:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 815:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Cortex processor register
 817:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 818:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 820:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 821:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 823:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 825:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 828:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 830:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 831:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 833:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param   value  value to reverse
 834:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return         reversed value
 835:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 836:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 838:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 840:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 841:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 843:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param   value  value to reverse
 844:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return         reversed value
 845:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 846:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 848:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 850:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 851:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 853:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 854:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 856:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 858:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern void __CLREX(void);
 859:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 860:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 861:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Return the Base Priority value
 862:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 863:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return BasePriority
 864:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 865:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Return the content of the base priority register
 866:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 867:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 869:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 870:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Set the Base Priority value
 871:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 872:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  basePri  BasePriority
 873:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 874:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Set the base priority register
 875:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 876:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 878:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 879:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 881:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return PriMask
 882:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 883:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 885:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 887:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 888:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 890:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param   priMask  PriMask
 891:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 892:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 894:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 896:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 897:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 899:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return FaultMask
 900:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 901:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Return the content of the fault mask register
 902:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 903:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 905:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 906:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 908:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  faultMask faultMask value
 909:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 910:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Set the fault mask register
 911:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 912:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 914:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 915:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Return the Control Register value
 916:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * 
 917:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return Control value
 918:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 919:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Return the content of the control register
 920:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 921:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 923:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 924:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Set the Control Register value
 925:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 926:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  control  Control value
 927:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 928:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Set the control register
 929:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 930:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 932:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 934:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 935:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 937:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 939:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __CLREX                           __clrex
 940:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 941:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 942:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Return the Base Priority value
 943:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 944:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return BasePriority
 945:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 946:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Return the content of the base priority register
 947:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 948:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
 950:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   return(__regBasePri);
 952:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** }
 953:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 954:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 955:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Set the Base Priority value
 956:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 957:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  basePri  BasePriority
 958:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 959:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Set the base priority register
 960:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 961:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
 963:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** }
 966:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 967:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 968:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 970:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return PriMask
 971:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 972:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 974:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
 976:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   return(__regPriMask);
 978:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** }
 979:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 980:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 981:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 983:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  priMask  PriMask
 984:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 985:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
 987:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
 989:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __regPriMask = (priMask);
 991:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** }
 992:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
 993:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
 994:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 996:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return FaultMask
 997:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
 998:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Return the content of the fault mask register
 999:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1000:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
1002:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   return(__regFaultMask);
1004:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** }
1005:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1006:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1007:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1009:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  faultMask  faultMask value
1010:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1011:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Set the fault mask register
1012:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1013:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
1015:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** }
1018:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1019:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1020:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Return the Control Register value
1021:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * 
1022:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return Control value
1023:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1024:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Return the content of the control register
1025:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1026:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
1028:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   return(__regControl);
1030:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** }
1031:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1032:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1033:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Set the Control Register value
1034:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1035:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  control  Control value
1036:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1037:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Set the control register
1038:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1039:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** {
1041:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****   __regControl = control;
1043:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** }
1044:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1045:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1047:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1048:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1049:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* IAR iccarm specific functions */
1051:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1052:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1055:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1058:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1064:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1076:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1077:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1078:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1080:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return ProcessStackPointer
1081:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1082:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Return the actual process stack pointer
1083:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1084:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1086:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1087:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1089:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1091:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1094:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1096:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1097:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1099:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return Main Stack Pointer
1100:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1101:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Cortex processor register
1103:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1104:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1106:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1107:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1109:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1111:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1114:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1116:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1117:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1119:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  value  value to reverse
1120:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return        reversed value
1121:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1122:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1124:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1126:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1127:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  Reverse bit order of value
1128:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1129:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  value  value to reverse
1130:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return        reversed value
1131:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1132:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Reverse bit order of value
1133:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1134:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1136:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1137:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1139:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  *addr  address pointer
1140:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return        value of (*address)
1141:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1142:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1144:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1146:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1147:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1149:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  *addr  address pointer
1150:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return        value of (*address)
1151:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1152:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1154:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1156:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1157:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1159:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  *addr  address pointer
1160:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return        value of (*address)
1161:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1162:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1164:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1166:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1167:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1169:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  value  value to store
1170:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  *addr  address pointer
1171:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return        successful / failed
1172:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1173:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1175:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1177:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1178:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1180:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  value  value to store
1181:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  *addr  address pointer
1182:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return        successful / failed
1183:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1184:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1186:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1188:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /**
1189:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1191:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  value  value to store
1192:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @param  *addr  address pointer
1193:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * @return        successful / failed
1194:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  *
1195:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h ****  */
1197:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1199:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1200:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1201:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** /* GNU gcc specific functions */
1203:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1204:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1207:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** 
1210:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
  25              		.loc 1 1211 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 00AF     		add	r7, sp, #0
  35              	.LCFI1:
  36              		.cfi_def_cfa_register 7
  37              		.loc 1 1211 0
  38              	@ 1211 "/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h" 1
  39 0004 30BF     		wfi
  40              	@ 0 "" 2
  41              		.thumb
  42 0006 BD46     		mov	sp, r7
  43 0008 80BC     		pop	{r7}
  44 000a 7047     		bx	lr
  45              		.cfi_endproc
  46              	.LFE5:
  48              		.align	2
  49              		.thumb
  50              		.thumb_func
  52              	__WFE:
  53              	.LFB6:
1212:/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
  54              		.loc 1 1212 0
  55              		.cfi_startproc
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 1, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  59 000c 80B4     		push	{r7}
  60              	.LCFI2:
  61              		.cfi_def_cfa_offset 4
  62              		.cfi_offset 7, -4
  63 000e 00AF     		add	r7, sp, #0
  64              	.LCFI3:
  65              		.cfi_def_cfa_register 7
  66              		.loc 1 1212 0
  67              	@ 1212 "/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h" 1
  68 0010 20BF     		wfe
  69              	@ 0 "" 2
  70              		.thumb
  71 0012 BD46     		mov	sp, r7
  72 0014 80BC     		pop	{r7}
  73 0016 7047     		bx	lr
  74              		.cfi_endproc
  75              	.LFE6:
  77              		.align	2
  78              		.global	PWR_DeInit
  79              		.thumb
  80              		.thumb_func
  82              	PWR_DeInit:
  83              	.LFB29:
  84              		.file 2 "../stm32_lib/src/stm32f10x_pwr.c"
   1:../stm32_lib/src/stm32f10x_pwr.c **** /**
   2:../stm32_lib/src/stm32f10x_pwr.c ****   ******************************************************************************
   3:../stm32_lib/src/stm32f10x_pwr.c ****   * @file    stm32f10x_pwr.c
   4:../stm32_lib/src/stm32f10x_pwr.c ****   * @author  MCD Application Team
   5:../stm32_lib/src/stm32f10x_pwr.c ****   * @version V3.3.0
   6:../stm32_lib/src/stm32f10x_pwr.c ****   * @date    04/16/2010
   7:../stm32_lib/src/stm32f10x_pwr.c ****   * @brief   This file provides all the PWR firmware functions.
   8:../stm32_lib/src/stm32f10x_pwr.c ****   ******************************************************************************
   9:../stm32_lib/src/stm32f10x_pwr.c ****   * @copy
  10:../stm32_lib/src/stm32f10x_pwr.c ****   *
  11:../stm32_lib/src/stm32f10x_pwr.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../stm32_lib/src/stm32f10x_pwr.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../stm32_lib/src/stm32f10x_pwr.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../stm32_lib/src/stm32f10x_pwr.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../stm32_lib/src/stm32f10x_pwr.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../stm32_lib/src/stm32f10x_pwr.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../stm32_lib/src/stm32f10x_pwr.c ****   *
  18:../stm32_lib/src/stm32f10x_pwr.c ****   * <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
  19:../stm32_lib/src/stm32f10x_pwr.c ****   */ 
  20:../stm32_lib/src/stm32f10x_pwr.c **** 
  21:../stm32_lib/src/stm32f10x_pwr.c **** /* Includes ------------------------------------------------------------------*/
  22:../stm32_lib/src/stm32f10x_pwr.c **** #include "stm32f10x_pwr.h"
  23:../stm32_lib/src/stm32f10x_pwr.c **** #include "stm32f10x_rcc.h"
  24:../stm32_lib/src/stm32f10x_pwr.c **** 
  25:../stm32_lib/src/stm32f10x_pwr.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:../stm32_lib/src/stm32f10x_pwr.c ****   * @{
  27:../stm32_lib/src/stm32f10x_pwr.c ****   */
  28:../stm32_lib/src/stm32f10x_pwr.c **** 
  29:../stm32_lib/src/stm32f10x_pwr.c **** /** @defgroup PWR 
  30:../stm32_lib/src/stm32f10x_pwr.c ****   * @brief PWR driver modules
  31:../stm32_lib/src/stm32f10x_pwr.c ****   * @{
  32:../stm32_lib/src/stm32f10x_pwr.c ****   */ 
  33:../stm32_lib/src/stm32f10x_pwr.c **** 
  34:../stm32_lib/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_TypesDefinitions
  35:../stm32_lib/src/stm32f10x_pwr.c ****   * @{
  36:../stm32_lib/src/stm32f10x_pwr.c ****   */
  37:../stm32_lib/src/stm32f10x_pwr.c **** 
  38:../stm32_lib/src/stm32f10x_pwr.c **** /**
  39:../stm32_lib/src/stm32f10x_pwr.c ****   * @}
  40:../stm32_lib/src/stm32f10x_pwr.c ****   */
  41:../stm32_lib/src/stm32f10x_pwr.c **** 
  42:../stm32_lib/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Defines
  43:../stm32_lib/src/stm32f10x_pwr.c ****   * @{
  44:../stm32_lib/src/stm32f10x_pwr.c ****   */
  45:../stm32_lib/src/stm32f10x_pwr.c **** 
  46:../stm32_lib/src/stm32f10x_pwr.c **** /* --------- PWR registers bit address in the alias region ---------- */
  47:../stm32_lib/src/stm32f10x_pwr.c **** #define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)
  48:../stm32_lib/src/stm32f10x_pwr.c **** 
  49:../stm32_lib/src/stm32f10x_pwr.c **** /* --- CR Register ---*/
  50:../stm32_lib/src/stm32f10x_pwr.c **** 
  51:../stm32_lib/src/stm32f10x_pwr.c **** /* Alias word address of DBP bit */
  52:../stm32_lib/src/stm32f10x_pwr.c **** #define CR_OFFSET                (PWR_OFFSET + 0x00)
  53:../stm32_lib/src/stm32f10x_pwr.c **** #define DBP_BitNumber            0x08
  54:../stm32_lib/src/stm32f10x_pwr.c **** #define CR_DBP_BB                (PERIPH_BB_BASE + (CR_OFFSET * 32) + (DBP_BitNumber * 4))
  55:../stm32_lib/src/stm32f10x_pwr.c **** 
  56:../stm32_lib/src/stm32f10x_pwr.c **** /* Alias word address of PVDE bit */
  57:../stm32_lib/src/stm32f10x_pwr.c **** #define PVDE_BitNumber           0x04
  58:../stm32_lib/src/stm32f10x_pwr.c **** #define CR_PVDE_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PVDE_BitNumber * 4))
  59:../stm32_lib/src/stm32f10x_pwr.c **** 
  60:../stm32_lib/src/stm32f10x_pwr.c **** /* --- CSR Register ---*/
  61:../stm32_lib/src/stm32f10x_pwr.c **** 
  62:../stm32_lib/src/stm32f10x_pwr.c **** /* Alias word address of EWUP bit */
  63:../stm32_lib/src/stm32f10x_pwr.c **** #define CSR_OFFSET               (PWR_OFFSET + 0x04)
  64:../stm32_lib/src/stm32f10x_pwr.c **** #define EWUP_BitNumber           0x08
  65:../stm32_lib/src/stm32f10x_pwr.c **** #define CSR_EWUP_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP_BitNumber * 4))
  66:../stm32_lib/src/stm32f10x_pwr.c **** 
  67:../stm32_lib/src/stm32f10x_pwr.c **** /* ------------------ PWR registers bit mask ------------------------ */
  68:../stm32_lib/src/stm32f10x_pwr.c **** 
  69:../stm32_lib/src/stm32f10x_pwr.c **** /* CR register bit mask */
  70:../stm32_lib/src/stm32f10x_pwr.c **** #define CR_PDDS_Set              ((uint32_t)0x00000002)
  71:../stm32_lib/src/stm32f10x_pwr.c **** #define CR_DS_Mask               ((uint32_t)0xFFFFFFFC)
  72:../stm32_lib/src/stm32f10x_pwr.c **** #define CR_CWUF_Set              ((uint32_t)0x00000004)
  73:../stm32_lib/src/stm32f10x_pwr.c **** #define CR_PLS_Mask              ((uint32_t)0xFFFFFF1F)
  74:../stm32_lib/src/stm32f10x_pwr.c **** 
  75:../stm32_lib/src/stm32f10x_pwr.c **** /* --------- Cortex System Control register bit mask ---------------- */
  76:../stm32_lib/src/stm32f10x_pwr.c **** 
  77:../stm32_lib/src/stm32f10x_pwr.c **** /* Cortex System Control register address */
  78:../stm32_lib/src/stm32f10x_pwr.c **** #define SCB_SysCtrl              ((uint32_t)0xE000ED10)
  79:../stm32_lib/src/stm32f10x_pwr.c **** 
  80:../stm32_lib/src/stm32f10x_pwr.c **** /* SLEEPDEEP bit mask */
  81:../stm32_lib/src/stm32f10x_pwr.c **** #define SysCtrl_SLEEPDEEP_Set    ((uint32_t)0x00000004)
  82:../stm32_lib/src/stm32f10x_pwr.c **** #define SysCtrl_SLEEPDEEP_Reset  ((uint32_t)0xFFFFFFFB)
  83:../stm32_lib/src/stm32f10x_pwr.c **** 
  84:../stm32_lib/src/stm32f10x_pwr.c **** /**
  85:../stm32_lib/src/stm32f10x_pwr.c ****   * @}
  86:../stm32_lib/src/stm32f10x_pwr.c ****   */
  87:../stm32_lib/src/stm32f10x_pwr.c **** 
  88:../stm32_lib/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Macros
  89:../stm32_lib/src/stm32f10x_pwr.c ****   * @{
  90:../stm32_lib/src/stm32f10x_pwr.c ****   */
  91:../stm32_lib/src/stm32f10x_pwr.c **** 
  92:../stm32_lib/src/stm32f10x_pwr.c **** /**
  93:../stm32_lib/src/stm32f10x_pwr.c ****   * @}
  94:../stm32_lib/src/stm32f10x_pwr.c ****   */
  95:../stm32_lib/src/stm32f10x_pwr.c **** 
  96:../stm32_lib/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Variables
  97:../stm32_lib/src/stm32f10x_pwr.c ****   * @{
  98:../stm32_lib/src/stm32f10x_pwr.c ****   */
  99:../stm32_lib/src/stm32f10x_pwr.c **** 
 100:../stm32_lib/src/stm32f10x_pwr.c **** /**
 101:../stm32_lib/src/stm32f10x_pwr.c ****   * @}
 102:../stm32_lib/src/stm32f10x_pwr.c ****   */
 103:../stm32_lib/src/stm32f10x_pwr.c **** 
 104:../stm32_lib/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_FunctionPrototypes
 105:../stm32_lib/src/stm32f10x_pwr.c ****   * @{
 106:../stm32_lib/src/stm32f10x_pwr.c ****   */
 107:../stm32_lib/src/stm32f10x_pwr.c **** 
 108:../stm32_lib/src/stm32f10x_pwr.c **** /**
 109:../stm32_lib/src/stm32f10x_pwr.c ****   * @}
 110:../stm32_lib/src/stm32f10x_pwr.c ****   */
 111:../stm32_lib/src/stm32f10x_pwr.c **** 
 112:../stm32_lib/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Functions
 113:../stm32_lib/src/stm32f10x_pwr.c ****   * @{
 114:../stm32_lib/src/stm32f10x_pwr.c ****   */
 115:../stm32_lib/src/stm32f10x_pwr.c **** 
 116:../stm32_lib/src/stm32f10x_pwr.c **** /**
 117:../stm32_lib/src/stm32f10x_pwr.c ****   * @brief  Deinitializes the PWR peripheral registers to their default reset values.
 118:../stm32_lib/src/stm32f10x_pwr.c ****   * @param  None
 119:../stm32_lib/src/stm32f10x_pwr.c ****   * @retval None
 120:../stm32_lib/src/stm32f10x_pwr.c ****   */
 121:../stm32_lib/src/stm32f10x_pwr.c **** void PWR_DeInit(void)
 122:../stm32_lib/src/stm32f10x_pwr.c **** {
  85              		.loc 2 122 0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 1, uses_anonymous_args = 0
  89 0018 80B5     		push	{r7, lr}
  90              	.LCFI4:
  91              		.cfi_def_cfa_offset 8
  92              		.cfi_offset 14, -4
  93              		.cfi_offset 7, -8
  94 001a 00AF     		add	r7, sp, #0
  95              	.LCFI5:
  96              		.cfi_def_cfa_register 7
 123:../stm32_lib/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  97              		.loc 2 123 0
  98 001c 4FF08050 		mov	r0, #268435456
  99 0020 4FF00101 		mov	r1, #1
 100 0024 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 124:../stm32_lib/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 101              		.loc 2 124 0
 102 0028 4FF08050 		mov	r0, #268435456
 103 002c 4FF00001 		mov	r1, #0
 104 0030 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 125:../stm32_lib/src/stm32f10x_pwr.c **** }
 105              		.loc 2 125 0
 106 0034 80BD     		pop	{r7, pc}
 107              		.cfi_endproc
 108              	.LFE29:
 110 0036 00BF     		.align	2
 111              		.global	PWR_BackupAccessCmd
 112              		.thumb
 113              		.thumb_func
 115              	PWR_BackupAccessCmd:
 116              	.LFB30:
 126:../stm32_lib/src/stm32f10x_pwr.c **** 
 127:../stm32_lib/src/stm32f10x_pwr.c **** /**
 128:../stm32_lib/src/stm32f10x_pwr.c ****   * @brief  Enables or disables access to the RTC and backup registers.
 129:../stm32_lib/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the access to the RTC and backup registers.
 130:../stm32_lib/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 131:../stm32_lib/src/stm32f10x_pwr.c ****   * @retval None
 132:../stm32_lib/src/stm32f10x_pwr.c ****   */
 133:../stm32_lib/src/stm32f10x_pwr.c **** void PWR_BackupAccessCmd(FunctionalState NewState)
 134:../stm32_lib/src/stm32f10x_pwr.c **** {
 117              		.loc 2 134 0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 8
 120              		@ frame_needed = 1, uses_anonymous_args = 0
 121              		@ link register save eliminated.
 122 0038 80B4     		push	{r7}
 123              	.LCFI6:
 124              		.cfi_def_cfa_offset 4
 125              		.cfi_offset 7, -4
 126 003a 83B0     		sub	sp, sp, #12
 127              	.LCFI7:
 128              		.cfi_def_cfa_offset 16
 129 003c 00AF     		add	r7, sp, #0
 130              	.LCFI8:
 131              		.cfi_def_cfa_register 7
 132 003e 0346     		mov	r3, r0
 133 0040 FB71     		strb	r3, [r7, #7]
 135:../stm32_lib/src/stm32f10x_pwr.c ****   /* Check the parameters */
 136:../stm32_lib/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 137:../stm32_lib/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 134              		.loc 2 137 0
 135 0042 4FF02003 		mov	r3, #32
 136 0046 C4F20E23 		movt	r3, 16910
 137 004a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 138 004c 1A60     		str	r2, [r3, #0]
 138:../stm32_lib/src/stm32f10x_pwr.c **** }
 139              		.loc 2 138 0
 140 004e 07F10C07 		add	r7, r7, #12
 141 0052 BD46     		mov	sp, r7
 142 0054 80BC     		pop	{r7}
 143 0056 7047     		bx	lr
 144              		.cfi_endproc
 145              	.LFE30:
 147              		.align	2
 148              		.global	PWR_PVDCmd
 149              		.thumb
 150              		.thumb_func
 152              	PWR_PVDCmd:
 153              	.LFB31:
 139:../stm32_lib/src/stm32f10x_pwr.c **** 
 140:../stm32_lib/src/stm32f10x_pwr.c **** /**
 141:../stm32_lib/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the Power Voltage Detector(PVD).
 142:../stm32_lib/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the PVD.
 143:../stm32_lib/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 144:../stm32_lib/src/stm32f10x_pwr.c ****   * @retval None
 145:../stm32_lib/src/stm32f10x_pwr.c ****   */
 146:../stm32_lib/src/stm32f10x_pwr.c **** void PWR_PVDCmd(FunctionalState NewState)
 147:../stm32_lib/src/stm32f10x_pwr.c **** {
 154              		.loc 2 147 0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 8
 157              		@ frame_needed = 1, uses_anonymous_args = 0
 158              		@ link register save eliminated.
 159 0058 80B4     		push	{r7}
 160              	.LCFI9:
 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 7, -4
 163 005a 83B0     		sub	sp, sp, #12
 164              	.LCFI10:
 165              		.cfi_def_cfa_offset 16
 166 005c 00AF     		add	r7, sp, #0
 167              	.LCFI11:
 168              		.cfi_def_cfa_register 7
 169 005e 0346     		mov	r3, r0
 170 0060 FB71     		strb	r3, [r7, #7]
 148:../stm32_lib/src/stm32f10x_pwr.c ****   /* Check the parameters */
 149:../stm32_lib/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 150:../stm32_lib/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 171              		.loc 2 150 0
 172 0062 4FF01003 		mov	r3, #16
 173 0066 C4F20E23 		movt	r3, 16910
 174 006a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 175 006c 1A60     		str	r2, [r3, #0]
 151:../stm32_lib/src/stm32f10x_pwr.c **** }
 176              		.loc 2 151 0
 177 006e 07F10C07 		add	r7, r7, #12
 178 0072 BD46     		mov	sp, r7
 179 0074 80BC     		pop	{r7}
 180 0076 7047     		bx	lr
 181              		.cfi_endproc
 182              	.LFE31:
 184              		.align	2
 185              		.global	PWR_PVDLevelConfig
 186              		.thumb
 187              		.thumb_func
 189              	PWR_PVDLevelConfig:
 190              	.LFB32:
 152:../stm32_lib/src/stm32f10x_pwr.c **** 
 153:../stm32_lib/src/stm32f10x_pwr.c **** /**
 154:../stm32_lib/src/stm32f10x_pwr.c ****   * @brief  Configures the voltage threshold detected by the Power Voltage Detector(PVD).
 155:../stm32_lib/src/stm32f10x_pwr.c ****   * @param  PWR_PVDLevel: specifies the PVD detection level
 156:../stm32_lib/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 157:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V2: PVD detection level set to 2.2V
 158:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V3: PVD detection level set to 2.3V
 159:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V4: PVD detection level set to 2.4V
 160:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V5: PVD detection level set to 2.5V
 161:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V6: PVD detection level set to 2.6V
 162:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V7: PVD detection level set to 2.7V
 163:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V8: PVD detection level set to 2.8V
 164:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V9: PVD detection level set to 2.9V
 165:../stm32_lib/src/stm32f10x_pwr.c ****   * @retval None
 166:../stm32_lib/src/stm32f10x_pwr.c ****   */
 167:../stm32_lib/src/stm32f10x_pwr.c **** void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
 168:../stm32_lib/src/stm32f10x_pwr.c **** {
 191              		.loc 2 168 0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 16
 194              		@ frame_needed = 1, uses_anonymous_args = 0
 195              		@ link register save eliminated.
 196 0078 80B4     		push	{r7}
 197              	.LCFI12:
 198              		.cfi_def_cfa_offset 4
 199              		.cfi_offset 7, -4
 200 007a 85B0     		sub	sp, sp, #20
 201              	.LCFI13:
 202              		.cfi_def_cfa_offset 24
 203 007c 00AF     		add	r7, sp, #0
 204              	.LCFI14:
 205              		.cfi_def_cfa_register 7
 206 007e 7860     		str	r0, [r7, #4]
 169:../stm32_lib/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 207              		.loc 2 169 0
 208 0080 4FF00003 		mov	r3, #0
 209 0084 FB60     		str	r3, [r7, #12]
 170:../stm32_lib/src/stm32f10x_pwr.c ****   /* Check the parameters */
 171:../stm32_lib/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
 172:../stm32_lib/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 210              		.loc 2 172 0
 211 0086 4FF4E043 		mov	r3, #28672
 212 008a C4F20003 		movt	r3, 16384
 213 008e 1B68     		ldr	r3, [r3, #0]
 214 0090 FB60     		str	r3, [r7, #12]
 173:../stm32_lib/src/stm32f10x_pwr.c ****   /* Clear PLS[7:5] bits */
 174:../stm32_lib/src/stm32f10x_pwr.c ****   tmpreg &= CR_PLS_Mask;
 215              		.loc 2 174 0
 216 0092 FB68     		ldr	r3, [r7, #12]
 217 0094 23F0E003 		bic	r3, r3, #224
 218 0098 FB60     		str	r3, [r7, #12]
 175:../stm32_lib/src/stm32f10x_pwr.c ****   /* Set PLS[7:5] bits according to PWR_PVDLevel value */
 176:../stm32_lib/src/stm32f10x_pwr.c ****   tmpreg |= PWR_PVDLevel;
 219              		.loc 2 176 0
 220 009a FA68     		ldr	r2, [r7, #12]
 221 009c 7B68     		ldr	r3, [r7, #4]
 222 009e 1343     		orrs	r3, r3, r2
 223 00a0 FB60     		str	r3, [r7, #12]
 177:../stm32_lib/src/stm32f10x_pwr.c ****   /* Store the new value */
 178:../stm32_lib/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 224              		.loc 2 178 0
 225 00a2 4FF4E043 		mov	r3, #28672
 226 00a6 C4F20003 		movt	r3, 16384
 227 00aa FA68     		ldr	r2, [r7, #12]
 228 00ac 1A60     		str	r2, [r3, #0]
 179:../stm32_lib/src/stm32f10x_pwr.c **** }
 229              		.loc 2 179 0
 230 00ae 07F11407 		add	r7, r7, #20
 231 00b2 BD46     		mov	sp, r7
 232 00b4 80BC     		pop	{r7}
 233 00b6 7047     		bx	lr
 234              		.cfi_endproc
 235              	.LFE32:
 237              		.align	2
 238              		.global	PWR_WakeUpPinCmd
 239              		.thumb
 240              		.thumb_func
 242              	PWR_WakeUpPinCmd:
 243              	.LFB33:
 180:../stm32_lib/src/stm32f10x_pwr.c **** 
 181:../stm32_lib/src/stm32f10x_pwr.c **** /**
 182:../stm32_lib/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the WakeUp Pin functionality.
 183:../stm32_lib/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the WakeUp Pin functionality.
 184:../stm32_lib/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 185:../stm32_lib/src/stm32f10x_pwr.c ****   * @retval None
 186:../stm32_lib/src/stm32f10x_pwr.c ****   */
 187:../stm32_lib/src/stm32f10x_pwr.c **** void PWR_WakeUpPinCmd(FunctionalState NewState)
 188:../stm32_lib/src/stm32f10x_pwr.c **** {
 244              		.loc 2 188 0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 8
 247              		@ frame_needed = 1, uses_anonymous_args = 0
 248              		@ link register save eliminated.
 249 00b8 80B4     		push	{r7}
 250              	.LCFI15:
 251              		.cfi_def_cfa_offset 4
 252              		.cfi_offset 7, -4
 253 00ba 83B0     		sub	sp, sp, #12
 254              	.LCFI16:
 255              		.cfi_def_cfa_offset 16
 256 00bc 00AF     		add	r7, sp, #0
 257              	.LCFI17:
 258              		.cfi_def_cfa_register 7
 259 00be 0346     		mov	r3, r0
 260 00c0 FB71     		strb	r3, [r7, #7]
 189:../stm32_lib/src/stm32f10x_pwr.c ****   /* Check the parameters */
 190:../stm32_lib/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 191:../stm32_lib/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 261              		.loc 2 191 0
 262 00c2 4FF0A003 		mov	r3, #160
 263 00c6 C4F20E23 		movt	r3, 16910
 264 00ca FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 265 00cc 1A60     		str	r2, [r3, #0]
 192:../stm32_lib/src/stm32f10x_pwr.c **** }
 266              		.loc 2 192 0
 267 00ce 07F10C07 		add	r7, r7, #12
 268 00d2 BD46     		mov	sp, r7
 269 00d4 80BC     		pop	{r7}
 270 00d6 7047     		bx	lr
 271              		.cfi_endproc
 272              	.LFE33:
 274              		.align	2
 275              		.global	PWR_EnterSTOPMode
 276              		.thumb
 277              		.thumb_func
 279              	PWR_EnterSTOPMode:
 280              	.LFB34:
 193:../stm32_lib/src/stm32f10x_pwr.c **** 
 194:../stm32_lib/src/stm32f10x_pwr.c **** /**
 195:../stm32_lib/src/stm32f10x_pwr.c ****   * @brief  Enters STOP mode.
 196:../stm32_lib/src/stm32f10x_pwr.c ****   * @param  PWR_Regulator: specifies the regulator state in STOP mode.
 197:../stm32_lib/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 198:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_ON: STOP mode with regulator ON
 199:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_LowPower: STOP mode with regulator in low power mode
 200:../stm32_lib/src/stm32f10x_pwr.c ****   * @param  PWR_STOPEntry: specifies if STOP mode in entered with WFI or WFE instruction.
 201:../stm32_lib/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 202:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
 203:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
 204:../stm32_lib/src/stm32f10x_pwr.c ****   * @retval None
 205:../stm32_lib/src/stm32f10x_pwr.c ****   */
 206:../stm32_lib/src/stm32f10x_pwr.c **** void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
 207:../stm32_lib/src/stm32f10x_pwr.c **** {
 281              		.loc 2 207 0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 16
 284              		@ frame_needed = 1, uses_anonymous_args = 0
 285 00d8 80B5     		push	{r7, lr}
 286              	.LCFI18:
 287              		.cfi_def_cfa_offset 8
 288              		.cfi_offset 14, -4
 289              		.cfi_offset 7, -8
 290 00da 84B0     		sub	sp, sp, #16
 291              	.LCFI19:
 292              		.cfi_def_cfa_offset 24
 293 00dc 00AF     		add	r7, sp, #0
 294              	.LCFI20:
 295              		.cfi_def_cfa_register 7
 296 00de 7860     		str	r0, [r7, #4]
 297 00e0 0B46     		mov	r3, r1
 298 00e2 FB70     		strb	r3, [r7, #3]
 208:../stm32_lib/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 299              		.loc 2 208 0
 300 00e4 4FF00003 		mov	r3, #0
 301 00e8 FB60     		str	r3, [r7, #12]
 209:../stm32_lib/src/stm32f10x_pwr.c ****   /* Check the parameters */
 210:../stm32_lib/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_REGULATOR(PWR_Regulator));
 211:../stm32_lib/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
 212:../stm32_lib/src/stm32f10x_pwr.c ****   
 213:../stm32_lib/src/stm32f10x_pwr.c ****   /* Select the regulator state in STOP mode ---------------------------------*/
 214:../stm32_lib/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 302              		.loc 2 214 0
 303 00ea 4FF4E043 		mov	r3, #28672
 304 00ee C4F20003 		movt	r3, 16384
 305 00f2 1B68     		ldr	r3, [r3, #0]
 306 00f4 FB60     		str	r3, [r7, #12]
 215:../stm32_lib/src/stm32f10x_pwr.c ****   /* Clear PDDS and LPDS bits */
 216:../stm32_lib/src/stm32f10x_pwr.c ****   tmpreg &= CR_DS_Mask;
 307              		.loc 2 216 0
 308 00f6 FB68     		ldr	r3, [r7, #12]
 309 00f8 23F00303 		bic	r3, r3, #3
 310 00fc FB60     		str	r3, [r7, #12]
 217:../stm32_lib/src/stm32f10x_pwr.c ****   /* Set LPDS bit according to PWR_Regulator value */
 218:../stm32_lib/src/stm32f10x_pwr.c ****   tmpreg |= PWR_Regulator;
 311              		.loc 2 218 0
 312 00fe FA68     		ldr	r2, [r7, #12]
 313 0100 7B68     		ldr	r3, [r7, #4]
 314 0102 1343     		orrs	r3, r3, r2
 315 0104 FB60     		str	r3, [r7, #12]
 219:../stm32_lib/src/stm32f10x_pwr.c ****   /* Store the new value */
 220:../stm32_lib/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 316              		.loc 2 220 0
 317 0106 4FF4E043 		mov	r3, #28672
 318 010a C4F20003 		movt	r3, 16384
 319 010e FA68     		ldr	r2, [r7, #12]
 320 0110 1A60     		str	r2, [r3, #0]
 221:../stm32_lib/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 222:../stm32_lib/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 321              		.loc 2 222 0
 322 0112 4EF61053 		movw	r3, #60688
 323 0116 CEF20003 		movt	r3, 57344
 324 011a 4EF61052 		movw	r2, #60688
 325 011e CEF20002 		movt	r2, 57344
 326 0122 1268     		ldr	r2, [r2, #0]
 327 0124 42F00402 		orr	r2, r2, #4
 328 0128 1A60     		str	r2, [r3, #0]
 223:../stm32_lib/src/stm32f10x_pwr.c ****   
 224:../stm32_lib/src/stm32f10x_pwr.c ****   /* Select STOP mode entry --------------------------------------------------*/
 225:../stm32_lib/src/stm32f10x_pwr.c ****   if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 329              		.loc 2 225 0
 330 012a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 331 012c 012B     		cmp	r3, #1
 332 012e 02D1     		bne	.L9
 226:../stm32_lib/src/stm32f10x_pwr.c ****   {   
 227:../stm32_lib/src/stm32f10x_pwr.c ****     /* Request Wait For Interrupt */
 228:../stm32_lib/src/stm32f10x_pwr.c ****     __WFI();
 333              		.loc 2 228 0
 334 0130 FFF766FF 		bl	__WFI
 335 0134 01E0     		b	.L10
 336              	.L9:
 229:../stm32_lib/src/stm32f10x_pwr.c ****   }
 230:../stm32_lib/src/stm32f10x_pwr.c ****   else
 231:../stm32_lib/src/stm32f10x_pwr.c ****   {
 232:../stm32_lib/src/stm32f10x_pwr.c ****     /* Request Wait For Event */
 233:../stm32_lib/src/stm32f10x_pwr.c ****     __WFE();
 337              		.loc 2 233 0
 338 0136 FFF769FF 		bl	__WFE
 339              	.L10:
 234:../stm32_lib/src/stm32f10x_pwr.c ****   }
 235:../stm32_lib/src/stm32f10x_pwr.c ****   
 236:../stm32_lib/src/stm32f10x_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 237:../stm32_lib/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) SCB_SysCtrl &= SysCtrl_SLEEPDEEP_Reset;  
 340              		.loc 2 237 0
 341 013a 4EF61053 		movw	r3, #60688
 342 013e CEF20003 		movt	r3, 57344
 343 0142 4EF61052 		movw	r2, #60688
 344 0146 CEF20002 		movt	r2, 57344
 345 014a 1268     		ldr	r2, [r2, #0]
 346 014c 22F00402 		bic	r2, r2, #4
 347 0150 1A60     		str	r2, [r3, #0]
 238:../stm32_lib/src/stm32f10x_pwr.c **** }
 348              		.loc 2 238 0
 349 0152 07F11007 		add	r7, r7, #16
 350 0156 BD46     		mov	sp, r7
 351 0158 80BD     		pop	{r7, pc}
 352              		.cfi_endproc
 353              	.LFE34:
 355 015a 00BF     		.align	2
 356              		.global	PWR_EnterSTANDBYMode
 357              		.thumb
 358              		.thumb_func
 360              	PWR_EnterSTANDBYMode:
 361              	.LFB35:
 239:../stm32_lib/src/stm32f10x_pwr.c **** 
 240:../stm32_lib/src/stm32f10x_pwr.c **** /**
 241:../stm32_lib/src/stm32f10x_pwr.c ****   * @brief  Enters STANDBY mode.
 242:../stm32_lib/src/stm32f10x_pwr.c ****   * @param  None
 243:../stm32_lib/src/stm32f10x_pwr.c ****   * @retval None
 244:../stm32_lib/src/stm32f10x_pwr.c ****   */
 245:../stm32_lib/src/stm32f10x_pwr.c **** void PWR_EnterSTANDBYMode(void)
 246:../stm32_lib/src/stm32f10x_pwr.c **** {
 362              		.loc 2 246 0
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 0
 365              		@ frame_needed = 1, uses_anonymous_args = 0
 366 015c 80B5     		push	{r7, lr}
 367              	.LCFI21:
 368              		.cfi_def_cfa_offset 8
 369              		.cfi_offset 14, -4
 370              		.cfi_offset 7, -8
 371 015e 00AF     		add	r7, sp, #0
 372              	.LCFI22:
 373              		.cfi_def_cfa_register 7
 247:../stm32_lib/src/stm32f10x_pwr.c ****   /* Clear Wake-up flag */
 248:../stm32_lib/src/stm32f10x_pwr.c ****   PWR->CR |= CR_CWUF_Set;
 374              		.loc 2 248 0
 375 0160 4FF4E043 		mov	r3, #28672
 376 0164 C4F20003 		movt	r3, 16384
 377 0168 4FF4E042 		mov	r2, #28672
 378 016c C4F20002 		movt	r2, 16384
 379 0170 1268     		ldr	r2, [r2, #0]
 380 0172 42F00402 		orr	r2, r2, #4
 381 0176 1A60     		str	r2, [r3, #0]
 249:../stm32_lib/src/stm32f10x_pwr.c ****   /* Select STANDBY mode */
 250:../stm32_lib/src/stm32f10x_pwr.c ****   PWR->CR |= CR_PDDS_Set;
 382              		.loc 2 250 0
 383 0178 4FF4E043 		mov	r3, #28672
 384 017c C4F20003 		movt	r3, 16384
 385 0180 4FF4E042 		mov	r2, #28672
 386 0184 C4F20002 		movt	r2, 16384
 387 0188 1268     		ldr	r2, [r2, #0]
 388 018a 42F00202 		orr	r2, r2, #2
 389 018e 1A60     		str	r2, [r3, #0]
 251:../stm32_lib/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 252:../stm32_lib/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 390              		.loc 2 252 0
 391 0190 4EF61053 		movw	r3, #60688
 392 0194 CEF20003 		movt	r3, 57344
 393 0198 4EF61052 		movw	r2, #60688
 394 019c CEF20002 		movt	r2, 57344
 395 01a0 1268     		ldr	r2, [r2, #0]
 396 01a2 42F00402 		orr	r2, r2, #4
 397 01a6 1A60     		str	r2, [r3, #0]
 253:../stm32_lib/src/stm32f10x_pwr.c **** /* This option is used to ensure that store operations are completed */
 254:../stm32_lib/src/stm32f10x_pwr.c **** #if defined ( __CC_ARM   )
 255:../stm32_lib/src/stm32f10x_pwr.c ****   __force_stores();
 256:../stm32_lib/src/stm32f10x_pwr.c **** #endif
 257:../stm32_lib/src/stm32f10x_pwr.c ****   /* Request Wait For Interrupt */
 258:../stm32_lib/src/stm32f10x_pwr.c ****   __WFI();
 398              		.loc 2 258 0
 399 01a8 FFF72AFF 		bl	__WFI
 259:../stm32_lib/src/stm32f10x_pwr.c **** }
 400              		.loc 2 259 0
 401 01ac 80BD     		pop	{r7, pc}
 402              		.cfi_endproc
 403              	.LFE35:
 405 01ae 00BF     		.align	2
 406              		.global	PWR_GetFlagStatus
 407              		.thumb
 408              		.thumb_func
 410              	PWR_GetFlagStatus:
 411              	.LFB36:
 260:../stm32_lib/src/stm32f10x_pwr.c **** 
 261:../stm32_lib/src/stm32f10x_pwr.c **** /**
 262:../stm32_lib/src/stm32f10x_pwr.c ****   * @brief  Checks whether the specified PWR flag is set or not.
 263:../stm32_lib/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to check.
 264:../stm32_lib/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 265:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 266:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 267:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_PVDO: PVD Output
 268:../stm32_lib/src/stm32f10x_pwr.c ****   * @retval The new state of PWR_FLAG (SET or RESET).
 269:../stm32_lib/src/stm32f10x_pwr.c ****   */
 270:../stm32_lib/src/stm32f10x_pwr.c **** FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
 271:../stm32_lib/src/stm32f10x_pwr.c **** {
 412              		.loc 2 271 0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 16
 415              		@ frame_needed = 1, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 417 01b0 80B4     		push	{r7}
 418              	.LCFI23:
 419              		.cfi_def_cfa_offset 4
 420              		.cfi_offset 7, -4
 421 01b2 85B0     		sub	sp, sp, #20
 422              	.LCFI24:
 423              		.cfi_def_cfa_offset 24
 424 01b4 00AF     		add	r7, sp, #0
 425              	.LCFI25:
 426              		.cfi_def_cfa_register 7
 427 01b6 7860     		str	r0, [r7, #4]
 272:../stm32_lib/src/stm32f10x_pwr.c ****   FlagStatus bitstatus = RESET;
 428              		.loc 2 272 0
 429 01b8 4FF00003 		mov	r3, #0
 430 01bc FB73     		strb	r3, [r7, #15]
 273:../stm32_lib/src/stm32f10x_pwr.c ****   /* Check the parameters */
 274:../stm32_lib/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
 275:../stm32_lib/src/stm32f10x_pwr.c ****   
 276:../stm32_lib/src/stm32f10x_pwr.c ****   if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 431              		.loc 2 276 0
 432 01be 4FF4E043 		mov	r3, #28672
 433 01c2 C4F20003 		movt	r3, 16384
 434 01c6 5A68     		ldr	r2, [r3, #4]
 435 01c8 7B68     		ldr	r3, [r7, #4]
 436 01ca 1340     		ands	r3, r3, r2
 437 01cc 002B     		cmp	r3, #0
 438 01ce 03D0     		beq	.L13
 277:../stm32_lib/src/stm32f10x_pwr.c ****   {
 278:../stm32_lib/src/stm32f10x_pwr.c ****     bitstatus = SET;
 439              		.loc 2 278 0
 440 01d0 4FF00103 		mov	r3, #1
 441 01d4 FB73     		strb	r3, [r7, #15]
 442 01d6 02E0     		b	.L14
 443              	.L13:
 279:../stm32_lib/src/stm32f10x_pwr.c ****   }
 280:../stm32_lib/src/stm32f10x_pwr.c ****   else
 281:../stm32_lib/src/stm32f10x_pwr.c ****   {
 282:../stm32_lib/src/stm32f10x_pwr.c ****     bitstatus = RESET;
 444              		.loc 2 282 0
 445 01d8 4FF00003 		mov	r3, #0
 446 01dc FB73     		strb	r3, [r7, #15]
 447              	.L14:
 283:../stm32_lib/src/stm32f10x_pwr.c ****   }
 284:../stm32_lib/src/stm32f10x_pwr.c ****   /* Return the flag status */
 285:../stm32_lib/src/stm32f10x_pwr.c ****   return bitstatus;
 448              		.loc 2 285 0
 449 01de FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 286:../stm32_lib/src/stm32f10x_pwr.c **** }
 450              		.loc 2 286 0
 451 01e0 1846     		mov	r0, r3
 452 01e2 07F11407 		add	r7, r7, #20
 453 01e6 BD46     		mov	sp, r7
 454 01e8 80BC     		pop	{r7}
 455 01ea 7047     		bx	lr
 456              		.cfi_endproc
 457              	.LFE36:
 459              		.align	2
 460              		.global	PWR_ClearFlag
 461              		.thumb
 462              		.thumb_func
 464              	PWR_ClearFlag:
 465              	.LFB37:
 287:../stm32_lib/src/stm32f10x_pwr.c **** 
 288:../stm32_lib/src/stm32f10x_pwr.c **** /**
 289:../stm32_lib/src/stm32f10x_pwr.c ****   * @brief  Clears the PWR's pending flags.
 290:../stm32_lib/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to clear.
 291:../stm32_lib/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 292:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 293:../stm32_lib/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 294:../stm32_lib/src/stm32f10x_pwr.c ****   * @retval None
 295:../stm32_lib/src/stm32f10x_pwr.c ****   */
 296:../stm32_lib/src/stm32f10x_pwr.c **** void PWR_ClearFlag(uint32_t PWR_FLAG)
 297:../stm32_lib/src/stm32f10x_pwr.c **** {
 466              		.loc 2 297 0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 8
 469              		@ frame_needed = 1, uses_anonymous_args = 0
 470              		@ link register save eliminated.
 471 01ec 80B4     		push	{r7}
 472              	.LCFI26:
 473              		.cfi_def_cfa_offset 4
 474              		.cfi_offset 7, -4
 475 01ee 83B0     		sub	sp, sp, #12
 476              	.LCFI27:
 477              		.cfi_def_cfa_offset 16
 478 01f0 00AF     		add	r7, sp, #0
 479              	.LCFI28:
 480              		.cfi_def_cfa_register 7
 481 01f2 7860     		str	r0, [r7, #4]
 298:../stm32_lib/src/stm32f10x_pwr.c ****   /* Check the parameters */
 299:../stm32_lib/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
 300:../stm32_lib/src/stm32f10x_pwr.c ****          
 301:../stm32_lib/src/stm32f10x_pwr.c ****   PWR->CR |=  PWR_FLAG << 2;
 482              		.loc 2 301 0
 483 01f4 4FF4E043 		mov	r3, #28672
 484 01f8 C4F20003 		movt	r3, 16384
 485 01fc 4FF4E042 		mov	r2, #28672
 486 0200 C4F20002 		movt	r2, 16384
 487 0204 1168     		ldr	r1, [r2, #0]
 488 0206 7A68     		ldr	r2, [r7, #4]
 489 0208 4FEA8202 		lsl	r2, r2, #2
 490 020c 0A43     		orrs	r2, r2, r1
 491 020e 1A60     		str	r2, [r3, #0]
 302:../stm32_lib/src/stm32f10x_pwr.c **** }
 492              		.loc 2 302 0
 493 0210 07F10C07 		add	r7, r7, #12
 494 0214 BD46     		mov	sp, r7
 495 0216 80BC     		pop	{r7}
 496 0218 7047     		bx	lr
 497              		.cfi_endproc
 498              	.LFE37:
 500              	.Letext0:
 501              		.file 3 "/opt/CodeSourcery/arm-2011.09/bin/../lib/gcc/arm-none-eabi/4.6.1/../../../../arm-none-eab
 502              		.file 4 "/home/simon/Workspace/stm32vl/stm32_lib/inc/stm32f10x.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_pwr.c
     /tmp/ccWjKMUA.s:18     .text:00000000 $t
     /tmp/ccWjKMUA.s:22     .text:00000000 __WFI
     /tmp/ccWjKMUA.s:52     .text:0000000c __WFE
     /tmp/ccWjKMUA.s:82     .text:00000018 PWR_DeInit
     /tmp/ccWjKMUA.s:115    .text:00000038 PWR_BackupAccessCmd
     /tmp/ccWjKMUA.s:152    .text:00000058 PWR_PVDCmd
     /tmp/ccWjKMUA.s:189    .text:00000078 PWR_PVDLevelConfig
     /tmp/ccWjKMUA.s:242    .text:000000b8 PWR_WakeUpPinCmd
     /tmp/ccWjKMUA.s:279    .text:000000d8 PWR_EnterSTOPMode
     /tmp/ccWjKMUA.s:360    .text:0000015c PWR_EnterSTANDBYMode
     /tmp/ccWjKMUA.s:410    .text:000001b0 PWR_GetFlagStatus
     /tmp/ccWjKMUA.s:464    .text:000001ec PWR_ClearFlag
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
