// Seed: 1765162805
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output tri id_2
);
  wor id_4;
  assign id_4 = 1'b0;
  tri1 id_5 = (id_0), id_6;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri0  id_1,
    input  wand  id_2,
    output tri1  id_3,
    inout  tri0  id_4,
    input  wor   id_5,
    input  uwire id_6,
    inout  wand  id_7,
    input  tri0  id_8,
    input  wor   id_9,
    input  tri   id_10,
    input  tri0  id_11
);
  id_13 :
  assert property (@(1 == id_7) id_2)
  else $display(1);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_13
  );
  assign modCall_1.type_7 = 0;
endmodule
