Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Mon Oct  6 11:09:41 2025
| Host         : Alex running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seg7_timing_summary_routed.rpt -pb seg7_timing_summary_routed.pb -rpx seg7_timing_summary_routed.rpx -warn_on_violation
| Design       : seg7
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               7           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.367ns  (logic 4.136ns (64.954%)  route 2.231ns (35.046%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         LDCE                         0.000     0.000 r  seg_reg[0]/G
    SLICE_X56Y17         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg_reg[0]/Q
                         net (fo=1, routed)           2.231     2.856    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.367 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.367    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.224ns  (logic 4.088ns (65.685%)  route 2.136ns (34.315%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         LDCE                         0.000     0.000 r  seg_reg[1]/G
    SLICE_X55Y17         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg_reg[1]/Q
                         net (fo=1, routed)           2.136     2.695    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.224 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.224    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.210ns  (logic 4.094ns (65.925%)  route 2.116ns (34.075%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         LDCE                         0.000     0.000 r  seg_reg[2]/G
    SLICE_X55Y17         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg_reg[2]/Q
                         net (fo=1, routed)           2.116     2.675    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.210 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.210    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.206ns  (logic 4.095ns (65.975%)  route 2.112ns (34.025%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         LDCE                         0.000     0.000 r  seg_reg[3]/G
    SLICE_X55Y17         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg_reg[3]/Q
                         net (fo=1, routed)           2.112     2.671    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.206 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.206    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.146ns  (logic 4.079ns (66.366%)  route 2.067ns (33.634%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         LDCE                         0.000     0.000 r  seg_reg[4]/G
    SLICE_X55Y17         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg_reg[4]/Q
                         net (fo=1, routed)           2.067     2.626    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.146 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.146    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.142ns  (logic 4.063ns (66.155%)  route 2.079ns (33.845%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         LDCE                         0.000     0.000 r  seg_reg[5]/G
    SLICE_X55Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg_reg[5]/Q
                         net (fo=1, routed)           2.079     2.638    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.142 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.142    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.065ns  (logic 4.090ns (67.439%)  route 1.975ns (32.561%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         LDCE                         0.000     0.000 r  seg_reg[6]/G
    SLICE_X55Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg_reg[6]/Q
                         net (fo=1, routed)           1.975     2.534    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.065 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.065    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.507ns  (logic 1.614ns (29.307%)  route 3.893ns (70.693%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=8, routed)           3.392     4.855    sw_IBUF[2]
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.150     5.005 r  seg_reg[3]_i_1/O
                         net (fo=1, routed)           0.501     5.507    seg_reg[3]_i_1_n_0
    SLICE_X55Y17         LDCE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.224ns  (logic 1.600ns (30.639%)  route 3.623ns (69.361%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           3.100     4.549    sw_IBUF[3]
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.152     4.701 r  seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.523     5.224    seg_reg[2]_i_1_n_0
    SLICE_X55Y17         LDCE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.189ns  (logic 1.572ns (30.304%)  route 3.617ns (69.696%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           3.102     4.551    sw_IBUF[3]
    SLICE_X55Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.675 r  seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.514     5.189    seg_reg[4]_i_1_n_0
    SLICE_X55Y17         LDCE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.623ns  (logic 0.266ns (16.390%)  route 1.357ns (83.610%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.246     1.467    sw_IBUF[0]
    SLICE_X55Y16         LUT4 (Prop_lut4_I0_O)        0.045     1.512 r  seg_reg[1]_i_1/O
                         net (fo=1, routed)           0.111     1.623    seg_reg[1]_i_1_n_0
    SLICE_X55Y17         LDCE                                         r  seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.632ns  (logic 0.264ns (16.172%)  route 1.368ns (83.828%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.248     1.469    sw_IBUF[0]
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.043     1.512 r  seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.121     1.632    seg_reg[0]_i_1_n_0
    SLICE_X56Y17         LDCE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.667ns  (logic 0.266ns (15.956%)  route 1.401ns (84.044%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.288     1.509    sw_IBUF[0]
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.554 r  seg_reg[5]_i_1/O
                         net (fo=1, routed)           0.113     1.667    seg_reg[5]_i_1_n_0
    SLICE_X55Y16         LDCE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 0.270ns (16.051%)  route 1.412ns (83.949%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.234     1.455    sw_IBUF[0]
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.049     1.504 r  seg_reg[3]_i_1/O
                         net (fo=1, routed)           0.178     1.682    seg_reg[3]_i_1_n_0
    SLICE_X55Y17         LDCE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 0.263ns (15.630%)  route 1.419ns (84.370%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.246     1.467    sw_IBUF[0]
    SLICE_X55Y16         LUT4 (Prop_lut4_I0_O)        0.042     1.509 r  seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.174     1.682    seg_reg[2]_i_1_n_0
    SLICE_X55Y17         LDCE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 0.266ns (15.674%)  route 1.431ns (84.326%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.248     1.469    sw_IBUF[0]
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.514 r  seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.183     1.697    seg_reg[4]_i_1_n_0
    SLICE_X55Y17         LDCE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 0.266ns (15.248%)  route 1.478ns (84.752%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.288     1.509    sw_IBUF[0]
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.554 r  seg_reg[6]_i_1/O
                         net (fo=1, routed)           0.191     1.744    seg_reg[6]_i_1_n_0
    SLICE_X55Y16         LDCE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.390ns (73.242%)  route 0.508ns (26.758%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         LDCE                         0.000     0.000 r  seg_reg[6]/G
    SLICE_X55Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  seg_reg[6]/Q
                         net (fo=1, routed)           0.508     0.666    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.898 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.898    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.364ns (71.750%)  route 0.537ns (28.250%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         LDCE                         0.000     0.000 r  seg_reg[5]/G
    SLICE_X55Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  seg_reg[5]/Q
                         net (fo=1, routed)           0.537     0.695    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.900 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.900    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.379ns (71.928%)  route 0.538ns (28.072%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         LDCE                         0.000     0.000 r  seg_reg[4]/G
    SLICE_X55Y17         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  seg_reg[4]/Q
                         net (fo=1, routed)           0.538     0.696    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.917 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.917    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





