INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 1 - DSP48A1/DSP/DSP.srcs/sources_1/new/DSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSP
INFO: [VRFC 10-311] analyzing module MUX_4x1
INFO: [VRFC 10-311] analyzing module Reg_Wire_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 1 - DSP48A1/DSP/DSP.srcs/sim_1/new/tb_DSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DSP
