Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu May 30 15:01:30 2024
| Host         : r434-25-122 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           15 |
| Yes          | No                    | No                     |              99 |           36 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             133 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                    |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | Comp_th/Initialize/temp_vdd_i_1_n_0                 |                                                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Comp_th/Initialize/temp_vbat_i_1_n_0                |                                                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Comp_th/Example/after_page_state                    |                                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | Comp_th/Example/temp_sdata[5]_i_1_n_0               | Comp_th/Example/temp_sdata[7]_i_1_n_0                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | Comp_th/Example/temp_sdata[5]_i_1_n_0               |                                                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | Comp_th/Initialize/E[0]                             | rst_IBUF                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                     | Comp_th/Example/spi_comp/counter                                 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | Comp_th/Initialize/g0_b0__3_n_0                     |                                                                  |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | Comp_th/Example/spi_comp/E[0]                       |                                                                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | Comp_th/Example/spi_comp/temp_sdata                 | Comp_th/Example/spi_comp/FSM_onehot_current_state_reg_n_0_[0]    |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | Comp_th/Example/g0_b0_n_0                           |                                                                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | Comp_th/Example/after_update_state                  |                                                                  |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | Comp_th/Initialize/spi_comp/temp_sdata              | Comp_th/Initialize/spi_comp/FSM_onehot_current_state_reg_n_0_[0] |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                     | Comp_th/Initialize/spi_comp/counter                              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | Comp_th/Initialize/delay_comp/E[0]                  | rst_IBUF                                                         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | Comp_th/Initialize/spi_comp/shift_register          |                                                                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | Comp_th/Example/spi_comp/shift_register             |                                                                  |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | Ldata[7]_i_1_n_0                                    |                                                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | N_IBUF                                              |                                                                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | S_IBUF                                              |                                                                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | Comp_th/Initialize/g0_b0__4_n_0                     |                                                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | Comp_th/Example/after_update_state                  | Comp_th/Example/current_screen[3,2][5]_i_1_n_0                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | Comp_th/Example/g0_b0__0_n_0                        |                                                                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | Comp_th/Initialize/delay_comp/ms_counter[0]_i_2_n_0 | Comp_th/Initialize/delay_comp/ms_counter                         |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | Comp_th/Example/delay_comp/ms_counter[0]_i_2__0_n_0 | Comp_th/Example/delay_comp/ms_counter                            |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG |                                                     | rst_IBUF                                                         |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG | Comp_th/Example/after_char_state                    |                                                                  |               11 |             13 |         1.18 |
|  clk_IBUF_BUFG |                                                     | Comp_th/Initialize/delay_comp/clk_counter[0]_i_1_n_0             |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                     | Comp_th/Example/delay_comp/clk_counter[0]_i_1__0_n_0             |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | W_IBUF                                              | rst_IBUF                                                         |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | Comp_th/Example/after_update_state                  | Comp_th/Example/current_screen[3,1][2]_i_1_n_0                   |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG | Comp_th/Example/after_update_state                  | Comp_th/Example/after_update_state[0]_i_1_n_0                    |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG |                                                     |                                                                  |               24 |             72 |         3.00 |
+----------------+-----------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+


