{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 30 22:05:05 2006 " "Info: Processing started: Sun Jul 30 22:05:05 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Tx_read_clock " "Info: Detected ripple clock \"Tx_read_clock\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 550 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Tx_read_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "data_flag " "Info: Detected ripple clock \"data_flag\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 260 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_flag" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "FX2_SLRD~reg0 " "Info: Detected ripple clock \"FX2_SLRD~reg0\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_SLRD~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "FX2_CLK register Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|power_modified_counter_values\[7\] register Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|power_modified_counter_values\[11\] 34.551 ns " "Info: Slack time is 34.551 ns for clock \"FX2_CLK\" between source register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|power_modified_counter_values\[7\]\" and destination register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|power_modified_counter_values\[11\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "140.55 MHz 7.115 ns " "Info: Fmax is 140.55 MHz (period= 7.115 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "41.402 ns + Largest register register " "Info: + Largest register to register requirement is 41.402 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "41.666 ns + " "Info: + Setup relationship between source and destination is 41.666 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 41.666 ns " "Info: + Latch edge is 41.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 5.374 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 5.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 65 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.065 ns FX2_SLRD~reg0 3 REG LCFF_X1_Y6_N9 3 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.065 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 3; REG Node = 'FX2_SLRD~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.782 ns" { FX2_CLK~clkctrl FX2_SLRD~reg0 } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.000 ns) 3.892 ns FX2_SLRD~reg0clkctrl 4 COMB CLKCTRL_G1 312 " "Info: 4: + IC(0.827 ns) + CELL(0.000 ns) = 3.892 ns; Loc. = CLKCTRL_G1; Fanout = 312; COMB Node = 'FX2_SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.827 ns" { FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.666 ns) 5.374 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|power_modified_counter_values\[11\] 5 REG LCFF_X18_Y6_N27 3 " "Info: 5: + IC(0.816 ns) + CELL(0.666 ns) = 5.374 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|power_modified_counter_values\[11\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.482 ns" { FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 100 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 51.66 % ) " "Info: Total cell delay = 2.776 ns ( 51.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.598 ns ( 48.34 % ) " "Info: Total interconnect delay = 2.598 ns ( 48.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.374 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.374 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.827ns 0.816ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 5.374 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 5.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 65 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.065 ns FX2_SLRD~reg0 3 REG LCFF_X1_Y6_N9 3 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.065 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 3; REG Node = 'FX2_SLRD~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.782 ns" { FX2_CLK~clkctrl FX2_SLRD~reg0 } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.000 ns) 3.892 ns FX2_SLRD~reg0clkctrl 4 COMB CLKCTRL_G1 312 " "Info: 4: + IC(0.827 ns) + CELL(0.000 ns) = 3.892 ns; Loc. = CLKCTRL_G1; Fanout = 312; COMB Node = 'FX2_SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.827 ns" { FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.666 ns) 5.374 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|power_modified_counter_values\[7\] 5 REG LCFF_X18_Y6_N19 5 " "Info: 5: + IC(0.816 ns) + CELL(0.666 ns) = 5.374 ns; Loc. = LCFF_X18_Y6_N19; Fanout = 5; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|power_modified_counter_values\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.482 ns" { FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 100 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 51.66 % ) " "Info: Total cell delay = 2.776 ns ( 51.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.598 ns ( 48.34 % ) " "Info: Total interconnect delay = 2.598 ns ( 48.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.374 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.374 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.827ns 0.816ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.374 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.374 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.827ns 0.816ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.374 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.374 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.827ns 0.816ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 100 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 100 31 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.374 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.374 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.827ns 0.816ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.374 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.374 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.827ns 0.816ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.851 ns - Longest register register " "Info: - Longest register to register delay is 6.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|power_modified_counter_values\[7\] 1 REG LCFF_X18_Y6_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y6_N19; Fanout = 5; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|power_modified_counter_values\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 100 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.616 ns) 1.778 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|wrfull_eq_comp_aeb_int~79 2 COMB LCCOMB_X18_Y7_N10 1 " "Info: 2: + IC(1.162 ns) + CELL(0.616 ns) = 1.778 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|wrfull_eq_comp_aeb_int~79'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.778 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~79 } "NODE_NAME" } "" } } { "db/dcfifo_ts51.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_ts51.tdf" 84 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 3.051 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|wrfull_eq_comp_aeb_int~81 3 COMB LCCOMB_X18_Y6_N30 1 " "Info: 3: + IC(1.067 ns) + CELL(0.206 ns) = 3.051 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|wrfull_eq_comp_aeb_int~81'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.273 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~79 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~81 } "NODE_NAME" } "" } } { "db/dcfifo_ts51.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_ts51.tdf" 84 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 3.628 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X18_Y6_N0 30 " "Info: 4: + IC(0.371 ns) + CELL(0.206 ns) = 3.628 ns; Loc. = LCCOMB_X18_Y6_N0; Fanout = 30; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.577 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~81 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } "" } } { "db/dcfifo_ts51.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_ts51.tdf" 84 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.202 ns) 4.209 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|wrfull_eq_comp_aeb_int~84 5 COMB LCCOMB_X18_Y6_N28 4 " "Info: 5: + IC(0.379 ns) + CELL(0.202 ns) = 4.209 ns; Loc. = LCCOMB_X18_Y6_N28; Fanout = 4; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|wrfull_eq_comp_aeb_int~84'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.581 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~84 } "NODE_NAME" } "" } } { "db/dcfifo_ts51.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_ts51.tdf" 84 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.596 ns) 5.187 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|parity~COUT 6 COMB LCCOMB_X18_Y6_N2 2 " "Info: 6: + IC(0.382 ns) + CELL(0.596 ns) = 5.187 ns; Loc. = LCCOMB_X18_Y6_N2; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|parity~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.978 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~84 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.273 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera0~COUT 7 COMB LCCOMB_X18_Y6_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.273 ns; Loc. = LCCOMB_X18_Y6_N4; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera0~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.359 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera1~COUT 8 COMB LCCOMB_X18_Y6_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.359 ns; Loc. = LCCOMB_X18_Y6_N6; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera1~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.445 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera2~COUT 9 COMB LCCOMB_X18_Y6_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.445 ns; Loc. = LCCOMB_X18_Y6_N8; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera2~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.531 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera3~COUT 10 COMB LCCOMB_X18_Y6_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.531 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera3~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.617 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera4~COUT 11 COMB LCCOMB_X18_Y6_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.617 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera4~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.807 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera5~COUT 12 COMB LCCOMB_X18_Y6_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 5.807 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera5~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.190 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.893 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera6~COUT 13 COMB LCCOMB_X18_Y6_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.893 ns; Loc. = LCCOMB_X18_Y6_N16; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera6~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.979 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera7~COUT 14 COMB LCCOMB_X18_Y6_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.979 ns; Loc. = LCCOMB_X18_Y6_N18; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera7~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.065 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera8~COUT 15 COMB LCCOMB_X18_Y6_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 6.065 ns; Loc. = LCCOMB_X18_Y6_N20; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera8~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.151 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera9~COUT 16 COMB LCCOMB_X18_Y6_N22 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 6.151 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera9~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.237 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera10~COUT 17 COMB LCCOMB_X18_Y6_N24 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 6.237 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera10~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 84 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.743 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera11 18 COMB LCCOMB_X18_Y6_N26 1 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 6.743 ns; Loc. = LCCOMB_X18_Y6_N26; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|countera11'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.506 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera11 } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.851 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|power_modified_counter_values\[11\] 19 REG LCFF_X18_Y6_N27 3 " "Info: 19: + IC(0.000 ns) + CELL(0.108 ns) = 6.851 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|a_graycounter_jk6:wrptr_g1p\|power_modified_counter_values\[11\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera11 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } "NODE_NAME" } "" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_jk6.tdf" 100 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.490 ns ( 50.94 % ) " "Info: Total cell delay = 3.490 ns ( 50.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.361 ns ( 49.06 % ) " "Info: Total interconnect delay = 3.361 ns ( 49.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.851 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~79 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~81 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~84 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera11 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.851 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~79 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~81 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~84 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera11 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } { 0.000ns 1.162ns 1.067ns 0.371ns 0.379ns 0.382ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.202ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.374 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.374 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.827ns 0.816ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.374 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.374 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.827ns 0.816ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.851 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~79 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~81 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~84 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera11 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.851 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~79 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~81 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~84 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10~COUT Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera11 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] } { 0.000ns 1.162ns 1.067ns 0.371ns 0.379ns 0.382ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.202ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "BCLK memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[0\] register state_PWM.00000 33.779 ns " "Info: Slack time is 33.779 ns for clock \"BCLK\" between source memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[0\]\" and destination register \"state_PWM.00000\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "72.35 MHz 13.822 ns " "Info: Fmax is 72.35 MHz (period= 13.822 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.791 ns + Largest memory register " "Info: + Largest memory to register requirement is 39.791 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.690 ns + " "Info: + Setup relationship between source and destination is 40.690 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.690 ns " "Info: + Latch edge is 40.690 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 81.380 ns 40.690 ns inverted 50 " "Info: Clock period of Destination clock \"BCLK\" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 81.380 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.679 ns + Largest " "Info: + Largest clock skew is -0.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 3.625 ns + Shortest register " "Info: + Shortest clock path from clock \"BCLK\" to destination register is 3.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns BCLK 1 CLK PIN_127 488 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { BCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.666 ns) 3.625 ns state_PWM.00000 2 REG LCFF_X20_Y6_N11 8 " "Info: 2: + IC(1.984 ns) + CELL(0.666 ns) = 3.625 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 8; REG Node = 'state_PWM.00000'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.650 ns" { BCLK state_PWM.00000 } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 712 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 45.27 % ) " "Info: Total cell delay = 1.641 ns ( 45.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.984 ns ( 54.73 % ) " "Info: Total interconnect delay = 1.984 ns ( 54.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.625 ns" { BCLK state_PWM.00000 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.625 ns" { BCLK BCLK~combout state_PWM.00000 } { 0.000ns 0.000ns 1.984ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 4.304 ns - Longest memory " "Info: - Longest clock path from clock \"BCLK\" to source memory is 4.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns BCLK 1 CLK PIN_127 488 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { BCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(0.815 ns) 4.304 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[0\] 2 MEM M4K_X11_Y12 6 " "Info: 2: + IC(2.514 ns) + CELL(0.815 ns) = 4.304 ns; Loc. = M4K_X11_Y12; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.329 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] } "NODE_NAME" } "" } } { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 41.59 % ) " "Info: Total cell delay = 1.790 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.514 ns ( 58.41 % ) " "Info: Total interconnect delay = 2.514 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.304 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.304 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] } { 0.000ns 0.000ns 2.514ns } { 0.000ns 0.975ns 0.815ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.625 ns" { BCLK state_PWM.00000 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.625 ns" { BCLK BCLK~combout state_PWM.00000 } { 0.000ns 0.000ns 1.984ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.304 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.304 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] } { 0.000ns 0.000ns 2.514ns } { 0.000ns 0.975ns 0.815ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 46 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 712 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.625 ns" { BCLK state_PWM.00000 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.625 ns" { BCLK BCLK~combout state_PWM.00000 } { 0.000ns 0.000ns 1.984ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.304 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.304 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] } { 0.000ns 0.000ns 2.514ns } { 0.000ns 0.975ns 0.815ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.012 ns - Longest memory register " "Info: - Longest memory to register delay is 6.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[0\] 1 MEM M4K_X11_Y12 6 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X11_Y12; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] } "NODE_NAME" } "" } } { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.659 ns) + CELL(0.651 ns) 3.419 ns rtl~361 2 COMB LCCOMB_X21_Y6_N30 3 " "Info: 2: + IC(2.659 ns) + CELL(0.651 ns) = 3.419 ns; Loc. = LCCOMB_X21_Y6_N30; Fanout = 3; COMB Node = 'rtl~361'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.310 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] rtl~361 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.624 ns) 4.437 ns rtl~362 3 COMB LCCOMB_X21_Y6_N2 2 " "Info: 3: + IC(0.394 ns) + CELL(0.624 ns) = 4.437 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 2; COMB Node = 'rtl~362'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.018 ns" { rtl~361 rtl~362 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.206 ns) 5.336 ns Select~5613 4 COMB LCCOMB_X20_Y6_N26 1 " "Info: 4: + IC(0.693 ns) + CELL(0.206 ns) = 5.336 ns; Loc. = LCCOMB_X20_Y6_N26; Fanout = 1; COMB Node = 'Select~5613'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.899 ns" { rtl~362 Select~5613 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.202 ns) 5.904 ns Select~5614 5 COMB LCCOMB_X20_Y6_N10 1 " "Info: 5: + IC(0.366 ns) + CELL(0.202 ns) = 5.904 ns; Loc. = LCCOMB_X20_Y6_N10; Fanout = 1; COMB Node = 'Select~5614'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.568 ns" { Select~5613 Select~5614 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.012 ns state_PWM.00000 6 REG LCFF_X20_Y6_N11 8 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 6.012 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 8; REG Node = 'state_PWM.00000'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { Select~5614 state_PWM.00000 } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 712 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 31.60 % ) " "Info: Total cell delay = 1.900 ns ( 31.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.112 ns ( 68.40 % ) " "Info: Total interconnect delay = 4.112 ns ( 68.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.012 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] rtl~361 rtl~362 Select~5613 Select~5614 state_PWM.00000 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.012 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] rtl~361 rtl~362 Select~5613 Select~5614 state_PWM.00000 } { 0.000ns 2.659ns 0.394ns 0.693ns 0.366ns 0.000ns } { 0.109ns 0.651ns 0.624ns 0.206ns 0.202ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.625 ns" { BCLK state_PWM.00000 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.625 ns" { BCLK BCLK~combout state_PWM.00000 } { 0.000ns 0.000ns 1.984ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.304 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.304 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] } { 0.000ns 0.000ns 2.514ns } { 0.000ns 0.975ns 0.815ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.012 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] rtl~361 rtl~362 Select~5613 Select~5614 state_PWM.00000 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.012 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] rtl~361 rtl~362 Select~5613 Select~5614 state_PWM.00000 } { 0.000ns 2.659ns 0.394ns 0.693ns 0.366ns 0.000ns } { 0.109ns 0.651ns 0.624ns 0.206ns 0.202ns 0.108ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK_24MHZ register clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] register I2SAudioOut:I2SAO\|local_left_sample\[14\] 20.826 ns " "Info: Slack time is 20.826 ns for clock \"CLK_24MHZ\" between source register \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]\" and destination register \"I2SAudioOut:I2SAO\|local_left_sample\[14\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "23.822 ns + Largest register register " "Info: + Largest register to register requirement is 23.822 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.345 ns + " "Info: + Setup relationship between source and destination is 20.345 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.741 ns + Largest " "Info: + Largest clock skew is 3.741 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 11.755 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_24MHZ\" to destination register is 11.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.373 ns) + CELL(0.970 ns) 8.318 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X22_Y3_N11 5 " "Info: 2: + IC(6.373 ns) + CELL(0.970 ns) = 8.318 ns; Loc. = LCFF_X22_Y3_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.343 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.000 ns) 10.242 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G5 79 " "Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 10.242 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.924 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 11.755 ns I2SAudioOut:I2SAO\|local_left_sample\[14\] 4 REG LCFF_X20_Y3_N15 1 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 11.755 ns; Loc. = LCFF_X20_Y3_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_left_sample\[14\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.513 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 22.21 % ) " "Info: Total cell delay = 2.611 ns ( 22.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.144 ns ( 77.79 % ) " "Info: Total interconnect delay = 9.144 ns ( 77.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.755 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.755 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.847ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 8.014 ns - Longest register " "Info: - Longest clock path from clock \"CLK_24MHZ\" to source register is 8.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.373 ns) + CELL(0.666 ns) 8.014 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] 2 REG LCFF_X22_Y3_N23 19 " "Info: 2: + IC(6.373 ns) + CELL(0.666 ns) = 8.014 ns; Loc. = LCFF_X22_Y3_N23; Fanout = 19; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.039 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 20.48 % ) " "Info: Total cell delay = 1.641 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.373 ns ( 79.52 % ) " "Info: Total interconnect delay = 6.373 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "8.014 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.014 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } { 0.000ns 0.000ns 6.373ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.755 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.755 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.847ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "8.014 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.014 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } { 0.000ns 0.000ns 6.373ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.755 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.755 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.847ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "8.014 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.014 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } { 0.000ns 0.000ns 6.373ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.996 ns - Longest register register " "Info: - Longest register to register delay is 2.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] 1 REG LCFF_X22_Y3_N23 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y3_N23; Fanout = 19; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.624 ns) 1.105 ns I2SAudioOut:I2SAO\|local_left_sample\[15\]~0 2 COMB LCCOMB_X22_Y3_N4 32 " "Info: 2: + IC(0.481 ns) + CELL(0.624 ns) = 1.105 ns; Loc. = LCCOMB_X22_Y3_N4; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO\|local_left_sample\[15\]~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.105 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.855 ns) 2.996 ns I2SAudioOut:I2SAO\|local_left_sample\[14\] 3 REG LCFF_X20_Y3_N15 1 " "Info: 3: + IC(1.036 ns) + CELL(0.855 ns) = 2.996 ns; Loc. = LCFF_X20_Y3_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_left_sample\[14\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.891 ns" { I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 49.37 % ) " "Info: Total cell delay = 1.479 ns ( 49.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.517 ns ( 50.63 % ) " "Info: Total interconnect delay = 1.517 ns ( 50.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.996 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.996 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[14] } { 0.000ns 0.481ns 1.036ns } { 0.000ns 0.624ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.755 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.755 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.847ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "8.014 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.014 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } { 0.000ns 0.000ns 6.373ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.996 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.996 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[14] } { 0.000ns 0.481ns 1.036ns } { 0.000ns 0.624ns 0.855ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CBCLK " "Info: No valid register-to-register data paths exist for clock \"CBCLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "FX2_CLK register Rx_register\[10\] memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|ram_block4a10~portb_datain_reg0 668 ps " "Info: Minimum slack time is 668 ps for clock \"FX2_CLK\" between source register \"Rx_register\[10\]\" and destination memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|ram_block4a10~portb_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.384 ns + Shortest register memory " "Info: + Shortest register to memory delay is 3.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_register\[10\] 1 REG LCFF_X7_Y8_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y8_N9; Fanout = 1; REG Node = 'Rx_register\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { Rx_register[10] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.254 ns) + CELL(0.130 ns) 3.384 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|ram_block4a10~portb_datain_reg0 2 MEM M4K_X23_Y3 1 " "Info: 2: + IC(3.254 ns) + CELL(0.130 ns) = 3.384 ns; Loc. = M4K_X23_Y3; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|ram_block4a10~portb_datain_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.384 ns" { Rx_register[10] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 362 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.130 ns ( 3.84 % ) " "Info: Total cell delay = 0.130 ns ( 3.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.254 ns ( 96.16 % ) " "Info: Total interconnect delay = 3.254 ns ( 96.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.384 ns" { Rx_register[10] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.384 ns" { Rx_register[10] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } { 0.000ns 3.254ns } { 0.000ns 0.130ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.716 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 2.716 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.753 ns + Smallest " "Info: + Smallest clock skew is 2.753 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 5.524 ns + Longest memory " "Info: + Longest clock path from clock \"FX2_CLK\" to destination memory is 5.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 65 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.065 ns FX2_SLRD~reg0 3 REG LCFF_X1_Y6_N9 3 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.065 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 3; REG Node = 'FX2_SLRD~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.782 ns" { FX2_CLK~clkctrl FX2_SLRD~reg0 } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.000 ns) 3.892 ns FX2_SLRD~reg0clkctrl 4 COMB CLKCTRL_G1 312 " "Info: 4: + IC(0.827 ns) + CELL(0.000 ns) = 3.892 ns; Loc. = CLKCTRL_G1; Fanout = 312; COMB Node = 'FX2_SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.827 ns" { FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.858 ns) 5.524 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|ram_block4a10~portb_datain_reg0 5 MEM M4K_X23_Y3 1 " "Info: 5: + IC(0.774 ns) + CELL(0.858 ns) = 5.524 ns; Loc. = M4K_X23_Y3; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|ram_block4a10~portb_datain_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.632 ns" { FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 362 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.968 ns ( 53.73 % ) " "Info: Total cell delay = 2.968 ns ( 53.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.556 ns ( 46.27 % ) " "Info: Total interconnect delay = 2.556 ns ( 46.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.524 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.524 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } { 0.000ns 0.000ns 0.143ns 0.812ns 0.827ns 0.774ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.858ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.771 ns - Shortest register " "Info: - Shortest clock path from clock \"FX2_CLK\" to source register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 65 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.771 ns Rx_register\[10\] 3 REG LCFF_X7_Y8_N9 1 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X7_Y8_N9; Fanout = 1; REG Node = 'Rx_register\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.488 ns" { FX2_CLK~clkctrl Rx_register[10] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.18 % ) " "Info: Total cell delay = 1.806 ns ( 65.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 34.82 % ) " "Info: Total interconnect delay = 0.965 ns ( 34.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.771 ns" { FX2_CLK FX2_CLK~clkctrl Rx_register[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.771 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Rx_register[10] } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.524 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.524 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } { 0.000ns 0.000ns 0.143ns 0.812ns 0.827ns 0.774ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.771 ns" { FX2_CLK FX2_CLK~clkctrl Rx_register[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.771 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Rx_register[10] } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 362 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.524 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.524 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } { 0.000ns 0.000ns 0.143ns 0.812ns 0.827ns 0.774ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.771 ns" { FX2_CLK FX2_CLK~clkctrl Rx_register[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.771 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Rx_register[10] } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.384 ns" { Rx_register[10] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.384 ns" { Rx_register[10] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } { 0.000ns 3.254ns } { 0.000ns 0.130ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.524 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.524 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 } { 0.000ns 0.000ns 0.143ns 0.812ns 0.827ns 0.774ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.771 ns" { FX2_CLK FX2_CLK~clkctrl Rx_register[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.771 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Rx_register[10] } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "BCLK register AD_state\[3\] register AD_state\[3\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"BCLK\" between source register \"AD_state\[3\]\" and destination register \"AD_state\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AD_state\[3\] 1 REG LCFF_X15_Y7_N3 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N3; Fanout = 20; REG Node = 'AD_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { AD_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns AD_state\[3\]~1424 2 COMB LCCOMB_X15_Y7_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y7_N2; Fanout = 1; COMB Node = 'AD_state\[3\]~1424'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.393 ns" { AD_state[3] AD_state[3]~1424 } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns AD_state\[3\] 3 REG LCFF_X15_Y7_N3 20 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y7_N3; Fanout = 20; REG Node = 'AD_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { AD_state[3]~1424 AD_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { AD_state[3] AD_state[3]~1424 AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { AD_state[3] AD_state[3]~1424 AD_state[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 81.380 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"BCLK\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 81.380 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 3.738 ns + Longest register " "Info: + Longest clock path from clock \"BCLK\" to destination register is 3.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns BCLK 1 CLK PIN_127 488 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { BCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.666 ns) 3.738 ns AD_state\[3\] 2 REG LCFF_X15_Y7_N3 20 " "Info: 2: + IC(2.097 ns) + CELL(0.666 ns) = 3.738 ns; Loc. = LCFF_X15_Y7_N3; Fanout = 20; REG Node = 'AD_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.763 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 43.90 % ) " "Info: Total cell delay = 1.641 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.097 ns ( 56.10 % ) " "Info: Total interconnect delay = 2.097 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.738 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.738 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 2.097ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 3.738 ns - Shortest register " "Info: - Shortest clock path from clock \"BCLK\" to source register is 3.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns BCLK 1 CLK PIN_127 488 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { BCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.666 ns) 3.738 ns AD_state\[3\] 2 REG LCFF_X15_Y7_N3 20 " "Info: 2: + IC(2.097 ns) + CELL(0.666 ns) = 3.738 ns; Loc. = LCFF_X15_Y7_N3; Fanout = 20; REG Node = 'AD_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.763 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 43.90 % ) " "Info: Total cell delay = 1.641 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.097 ns ( 56.10 % ) " "Info: Total interconnect delay = 2.097 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.738 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.738 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 2.097ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.738 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.738 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 2.097ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.738 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.738 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 2.097ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.738 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.738 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 2.097ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.738 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.738 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 2.097ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { AD_state[3] AD_state[3]~1424 AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { AD_state[3] AD_state[3]~1424 AD_state[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.738 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.738 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 2.097ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.738 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.738 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 2.097ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK_24MHZ register TX_state\[3\] register TX_state\[3\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"CLK_24MHZ\" between source register \"TX_state\[3\]\" and destination register \"TX_state\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TX_state\[3\] 1 REG LCFF_X14_Y10_N31 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y10_N31; Fanout = 8; REG Node = 'TX_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { TX_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns TX_state~115 2 COMB LCCOMB_X14_Y10_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 1; COMB Node = 'TX_state~115'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.393 ns" { TX_state[3] TX_state~115 } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns TX_state\[3\] 3 REG LCFF_X14_Y10_N31 8 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y10_N31; Fanout = 8; REG Node = 'TX_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { TX_state~115 TX_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { TX_state[3] TX_state~115 TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { TX_state[3] TX_state~115 TX_state[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 11.750 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 11.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.373 ns) + CELL(0.970 ns) 8.318 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X22_Y3_N11 5 " "Info: 2: + IC(6.373 ns) + CELL(0.970 ns) = 8.318 ns; Loc. = LCFF_X22_Y3_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.343 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.000 ns) 10.242 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G5 79 " "Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 10.242 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.924 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 11.750 ns TX_state\[3\] 4 REG LCFF_X14_Y10_N31 8 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 11.750 ns; Loc. = LCFF_X14_Y10_N31; Fanout = 8; REG Node = 'TX_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.508 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 22.22 % ) " "Info: Total cell delay = 2.611 ns ( 22.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.139 ns ( 77.78 % ) " "Info: Total interconnect delay = 9.139 ns ( 77.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.750 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.750 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.842ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 11.750 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_24MHZ\" to source register is 11.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.373 ns) + CELL(0.970 ns) 8.318 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X22_Y3_N11 5 " "Info: 2: + IC(6.373 ns) + CELL(0.970 ns) = 8.318 ns; Loc. = LCFF_X22_Y3_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.343 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.000 ns) 10.242 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G5 79 " "Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 10.242 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.924 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 11.750 ns TX_state\[3\] 4 REG LCFF_X14_Y10_N31 8 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 11.750 ns; Loc. = LCFF_X14_Y10_N31; Fanout = 8; REG Node = 'TX_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.508 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 22.22 % ) " "Info: Total cell delay = 2.611 ns ( 22.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.139 ns ( 77.78 % ) " "Info: Total interconnect delay = 9.139 ns ( 77.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.750 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.750 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.842ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.750 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.750 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.842ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.750 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.750 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.842ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.750 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.750 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.842ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.750 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.750 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.842ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { TX_state[3] TX_state~115 TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { TX_state[3] TX_state~115 TX_state[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.750 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.750 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.842ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.750 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.750 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.842ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "AD_state\[1\] LRCLK BCLK 7.635 ns register " "Info: tsu for register \"AD_state\[1\]\" (data pin = \"LRCLK\", clock pin = \"BCLK\") is 7.635 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.332 ns + Longest pin register " "Info: + Longest pin to register delay is 11.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns LRCLK 1 PIN PIN_133 2 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_133; Fanout = 2; PIN Node = 'LRCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { LRCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.249 ns) + CELL(0.206 ns) 7.430 ns Select~5694 2 COMB LCCOMB_X15_Y9_N8 1 " "Info: 2: + IC(6.249 ns) + CELL(0.206 ns) = 7.430 ns; Loc. = LCCOMB_X15_Y9_N8; Fanout = 1; COMB Node = 'Select~5694'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.455 ns" { LRCLK Select~5694 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.206 ns) 8.720 ns Select~5695 3 COMB LCCOMB_X15_Y7_N6 1 " "Info: 3: + IC(1.084 ns) + CELL(0.206 ns) = 8.720 ns; Loc. = LCCOMB_X15_Y7_N6; Fanout = 1; COMB Node = 'Select~5695'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.290 ns" { Select~5694 Select~5695 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.651 ns) 9.770 ns Select~5696 4 COMB LCCOMB_X15_Y7_N18 1 " "Info: 4: + IC(0.399 ns) + CELL(0.651 ns) = 9.770 ns; Loc. = LCCOMB_X15_Y7_N18; Fanout = 1; COMB Node = 'Select~5696'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.050 ns" { Select~5695 Select~5696 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.460 ns) 11.332 ns AD_state\[1\] 5 REG LCFF_X15_Y6_N3 37 " "Info: 5: + IC(1.102 ns) + CELL(0.460 ns) = 11.332 ns; Loc. = LCFF_X15_Y6_N3; Fanout = 37; REG Node = 'AD_state\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.562 ns" { Select~5696 AD_state[1] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.498 ns ( 22.04 % ) " "Info: Total cell delay = 2.498 ns ( 22.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.834 ns ( 77.96 % ) " "Info: Total interconnect delay = 8.834 ns ( 77.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.332 ns" { LRCLK Select~5694 Select~5695 Select~5696 AD_state[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.332 ns" { LRCLK LRCLK~combout Select~5694 Select~5695 Select~5696 AD_state[1] } { 0.000ns 0.000ns 6.249ns 1.084ns 0.399ns 1.102ns } { 0.000ns 0.975ns 0.206ns 0.206ns 0.651ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 3.657 ns - Shortest register " "Info: - Shortest clock path from clock \"BCLK\" to destination register is 3.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns BCLK 1 CLK PIN_127 488 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { BCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.666 ns) 3.657 ns AD_state\[1\] 2 REG LCFF_X15_Y6_N3 37 " "Info: 2: + IC(2.016 ns) + CELL(0.666 ns) = 3.657 ns; Loc. = LCFF_X15_Y6_N3; Fanout = 37; REG Node = 'AD_state\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.682 ns" { BCLK AD_state[1] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 44.87 % ) " "Info: Total cell delay = 1.641 ns ( 44.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.016 ns ( 55.13 % ) " "Info: Total interconnect delay = 2.016 ns ( 55.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.657 ns" { BCLK AD_state[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.657 ns" { BCLK BCLK~combout AD_state[1] } { 0.000ns 0.000ns 2.016ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.332 ns" { LRCLK Select~5694 Select~5695 Select~5696 AD_state[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.332 ns" { LRCLK LRCLK~combout Select~5694 Select~5695 Select~5696 AD_state[1] } { 0.000ns 0.000ns 6.249ns 1.084ns 0.399ns 1.102ns } { 0.000ns 0.975ns 0.206ns 0.206ns 0.651ns 0.460ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.657 ns" { BCLK AD_state[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.657 ns" { BCLK BCLK~combout AD_state[1] } { 0.000ns 0.000ns 2.016ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_24MHZ CDIN I2SAudioOut:I2SAO\|outbit_o 17.232 ns register " "Info: tco from clock \"CLK_24MHZ\" to destination pin \"CDIN\" through register \"I2SAudioOut:I2SAO\|outbit_o\" is 17.232 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 11.755 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to source register is 11.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.373 ns) + CELL(0.970 ns) 8.318 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X22_Y3_N11 5 " "Info: 2: + IC(6.373 ns) + CELL(0.970 ns) = 8.318 ns; Loc. = LCFF_X22_Y3_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.343 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.000 ns) 10.242 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G5 79 " "Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 10.242 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.924 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 11.755 ns I2SAudioOut:I2SAO\|outbit_o 4 REG LCFF_X20_Y3_N17 1 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 11.755 ns; Loc. = LCFF_X20_Y3_N17; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|outbit_o'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.513 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 22.21 % ) " "Info: Total cell delay = 2.611 ns ( 22.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.144 ns ( 77.79 % ) " "Info: Total interconnect delay = 9.144 ns ( 77.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.755 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.755 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } { 0.000ns 0.000ns 6.373ns 1.924ns 0.847ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.173 ns + Longest register pin " "Info: + Longest register to pin delay is 5.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2SAudioOut:I2SAO\|outbit_o 1 REG LCFF_X20_Y3_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y3_N17; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|outbit_o'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { I2SAudioOut:I2SAO|outbit_o } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(3.096 ns) 5.173 ns CDIN 2 PIN PIN_116 0 " "Info: 2: + IC(2.077 ns) + CELL(3.096 ns) = 5.173 ns; Loc. = PIN_116; Fanout = 0; PIN Node = 'CDIN'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.173 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 59.85 % ) " "Info: Total cell delay = 3.096 ns ( 59.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.077 ns ( 40.15 % ) " "Info: Total interconnect delay = 2.077 ns ( 40.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.173 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.173 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } { 0.000ns 2.077ns } { 0.000ns 3.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.755 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.755 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } { 0.000ns 0.000ns 6.373ns 1.924ns 0.847ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.173 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.173 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } { 0.000ns 2.077ns } { 0.000ns 3.096ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FX2_flags\[2\] LED\[4\] 12.079 ns Longest " "Info: Longest tpd from source pin \"FX2_flags\[2\]\" to destination pin \"LED\[4\]\" is 12.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns FX2_flags\[2\] 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FX2_flags\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_flags[2] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.818 ns) + CELL(3.266 ns) 12.079 ns LED\[4\] 2 PIN PIN_72 0 " "Info: 2: + IC(7.818 ns) + CELL(3.266 ns) = 12.079 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'LED\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.084 ns" { FX2_flags[2] LED[4] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.261 ns ( 35.28 % ) " "Info: Total cell delay = 4.261 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.818 ns ( 64.72 % ) " "Info: Total interconnect delay = 7.818 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "12.079 ns" { FX2_flags[2] LED[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "12.079 ns" { FX2_flags[2] FX2_flags[2]~combout LED[4] } { 0.000ns 0.000ns 7.818ns } { 0.000ns 0.995ns 3.266ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Tx_q\[0\] CDOUT CLK_24MHZ 4.360 ns register " "Info: th for register \"Tx_q\[0\]\" (data pin = \"CDOUT\", clock pin = \"CLK_24MHZ\") is 4.360 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 11.724 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 11.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.373 ns) + CELL(0.970 ns) 8.318 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X22_Y3_N11 5 " "Info: 2: + IC(6.373 ns) + CELL(0.970 ns) = 8.318 ns; Loc. = LCFF_X22_Y3_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.343 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.000 ns) 10.242 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G5 79 " "Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 10.242 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.924 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.666 ns) 11.724 ns Tx_q\[0\] 4 REG LCFF_X14_Y7_N31 2 " "Info: 4: + IC(0.816 ns) + CELL(0.666 ns) = 11.724 ns; Loc. = LCFF_X14_Y7_N31; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.482 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 22.27 % ) " "Info: Total cell delay = 2.611 ns ( 22.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.113 ns ( 77.73 % ) " "Info: Total interconnect delay = 9.113 ns ( 77.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.724 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.724 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.816ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.670 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CDOUT 1 PIN PIN_117 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_117; Fanout = 1; PIN Node = 'CDOUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CDOUT } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.225 ns) + CELL(0.460 ns) 7.670 ns Tx_q\[0\] 2 REG LCFF_X14_Y7_N31 2 " "Info: 2: + IC(6.225 ns) + CELL(0.460 ns) = 7.670 ns; Loc. = LCFF_X14_Y7_N31; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.685 ns" { CDOUT Tx_q[0] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 18.84 % ) " "Info: Total cell delay = 1.445 ns ( 18.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.225 ns ( 81.16 % ) " "Info: Total interconnect delay = 6.225 ns ( 81.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.670 ns" { CDOUT Tx_q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.670 ns" { CDOUT CDOUT~combout Tx_q[0] } { 0.000ns 0.000ns 6.225ns } { 0.000ns 0.985ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.724 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.724 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 6.373ns 1.924ns 0.816ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.670 ns" { CDOUT Tx_q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.670 ns" { CDOUT CDOUT~combout Tx_q[0] } { 0.000ns 0.000ns 6.225ns } { 0.000ns 0.985ns 0.460ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 30 22:05:08 2006 " "Info: Processing ended: Sun Jul 30 22:05:08 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
