# AES128-FPGA
128bit AES encryption implementation on a Basys 3 FPGA Board with VHDL  

Without keyscheduling (no Key Expansion and no Round Key Selection), we use a (provided) fixed set of round keys.
