// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "qcom-ipq4019.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/soc/qcom,tcsr.h>

/ {
	compatible = "netgear,ex7500";

	chosen {
		bootargs-append = " root=/dev/ubiblock0_1 rootfstype=squashfs rootwait";
	};

	aliases {
		led-boot = &power_led;
		led-failsafe = &network_led;
		led-running = &power_led;
		led-upgrade = &network_led;
	};

	soc {
		rng@22000 {
			status = "okay";
		};

		mdio@90000 {
			status = "okay";
		};

		ess-psgmii@98000 {
			status = "okay";
		};

		tcsr@1949000 {
			compatible = "qcom,tcsr";
			reg = <0x1949000 0x100>;
			qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
		};

		tcsr@194b000 {
			compatible = "qcom,tcsr";
			reg = <0x194b000 0x100>;
			qcom,usb-hsphy-mode-select = <TCSR_USB_HSPHY_HOST_MODE>;
			status = "okay";
		};

		ess_tcsr@1953000 {
			compatible = "qcom,tcsr";
			reg = <0x1953000 0x1000>;
			qcom,ess-interface-select = <TCSR_ESS_PSGMII>;
		};

		tcsr@1957000 {
			compatible = "qcom,tcsr";
			reg = <0x1957000 0x100>;
			qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
		};

		crypto@8e3a000 {
			status = "okay";
		};

		watchdog@b017000 {
			status = "okay";
		};

		// ess-switch@c000000 {
		// 	status = "okay";

		// 	switch_lan_bmp = <0x10>;
		// 	switch_wan_bmp = <0x20>;
		// };

		// edma@c080000 {
		// 	status = "okay";
		// };

		serial@78af000 {
			pinctrl-0 = <&serial_0_pins>;
			pinctrl-names = "default";
			status = "ok";
		};

		serial@78b0000 {
			pinctrl-0 = <&serial_1_pins>;
			pinctrl-names = "default";
			status = "ok";
		};

		// nand1: qpic-nand@7980000 {
		// 	compatible = "qcom,ipq4019-nand";
		// 	reg = <0x7980000 0x4000>;
		// 	#address-cells = <1>;
		// 	#size-cells = <0>;
		// 	clocks = <&gcc GCC_QPIC_CLK>,
		// 		 <&gcc GCC_QPIC_AHB_CLK>;
		// 	clock-names = "core", "aon";

		// 	dmas = <&qpic_bam 0>,
		// 	       <&qpic_bam 1>,
		// 	       <&qpic_bam 2>;
		// 	dma-names = "tx", "rx", "cmd";
		// 	status = "disabled";

		// 	nand@0 {
		// 		reg = <0>;

		// 		nand-ecc-strength = <4>;
		// 		nand-ecc-step-size = <512>;
		// 		nand-bus-width = <8>;
		// 	};
		// };
	};

	key {
		compatible = "gpio-keys";

		wps {
			label = "wps";
			gpios = <&tlmm 44 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_WPS_BUTTON>;
		};

		reset {
			label = "reset";
			gpios = <&tlmm 18 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	// leds {
	// 	compatible = "gpio-leds";

	// 	// connect_red {
	// 	// 	label = "fritzwlan-3000:red:connect";
	// 	// 	gpios = <&tlmm 30 GPIO_ACTIVE_LOW>;
	// 	// };

	// 	// connect_green {
	// 	// 	label = "fritzwlan-3000:green:connect";
	// 	// 	gpios = <&tlmm 31 GPIO_ACTIVE_LOW>;
	// 	// };

	// 	// connect_blue {
	// 	// 	label = "fritzwlan-3000:blue:connect";
	// 	// 	gpios = <&tlmm 32 GPIO_ACTIVE_LOW>;
	// 	// };

	// 	// power_led: power {
	// 	// 	label = "fritzwlan-3000:green:power";
	// 	// 	gpios = <&tlmm 33 GPIO_ACTIVE_LOW>;
	// 	// };
	// };
};

&tlmm {
	i2c_1_pins: i2c_1_pinmux {
		pinmux {
			function = "blsp_i2c1";
			pins = "gpio34", "gpio35";
		};
		pinconf {
			pins = "gpio34", "gpio35";
			drive-strength = <16>;
			bias-disable;
		};
	};

	mdio_pins: mdio_pinmux {
		mux_1 {
			pins = "gpio6";
			function = "mdio0";
			bias-bus-hold;
		};
		mux_2 {
			pins = "gpio7";
			function = "mdc";
			bias-bus-hold;
		};
	};

	serial_0_pins: serial_pinmux {
		mux {
			pins = "gpio16", "gpio17";
			function = "blsp_uart0";
			bias-disable;
		};
	};

	serial_1_pins: serial1_pinmux {
		mux {
			pins = "gpio8", "gpio9";
			function = "blsp_uart1";
			bias-disable;
		};
	};

	nand_pins: nand_pins {
		pullups {
			pins = "gpio52", "gpio53", "gpio58", "gpio59";
			function = "qpic";
			bias-pull-up;
		};

		pulldowns {
			pins = "gpio54", "gpio55", "gpio56",
				"gpio57", "gpio60", "gpio61",
				"gpio62", "gpio63", "gpio64",
				"gpio65", "gpio66", "gpio67",
				"gpio68", "gpio69";
			function = "qpic";
			bias-pull-down;
		};
	};
};

&blsp1_i2c4 {
	pinctrl-0 = <&i2c_1_pins>;
	pinctrl-names = "default";
	status = "okay";

	led-controller@30 {
		compatible = "ti,lp5562";
		reg = <0x30>;
		clock-mode = /bits/8 <2>;

		/* RGB led */
		chan0 {
			chan-name = "ex7500:red:wifi2g";
			led-cur = /bits/ 8 <0x20>;
			max-cur = /bits/ 8 <0x60>;
		};

		chan1 {
			chan-name = "ex7500:green:wifi2g";
			led-cur = /bits/ 8 <0x20>;
			max-cur = /bits/ 8 <0x60>;
		};

		chan2 {
			chan-name = "ex7500:blue:wifi2g";
			led-cur = /bits/ 8 <0x20>;
			max-cur = /bits/ 8 <0x60>;
		};

		network_led: chan3 {
			chan-name = "ex7500:blue:network";
			led-cur = /bits/ 8 <0x20>;
			max-cur = /bits/ 8 <0x60>;
		};
	};

	led-controller@31 {
		compatible = "ti,lp5562";
		reg = <0x31>;
		clock-mode = /bits/8 <2>;

		/* RGB led */
		chan0 {
			chan-name = "ex7500:red:mesh";
			led-cur = /bits/ 8 <0x20>;
			max-cur = /bits/ 8 <0x60>;
		};

		chan1 {
			chan-name = "ex7500:green:mesh";
			led-cur = /bits/ 8 <0x20>;
			max-cur = /bits/ 8 <0x60>;
		};

		chan2 {
			chan-name = "ex7500:blue:mesh";
			led-cur = /bits/ 8 <0x20>;
			max-cur = /bits/ 8 <0x60>;
		};

		power_led: chan3 {
			chan-name = "ex7500:blue:power";
			led-cur = /bits/ 8 <0x20>;
			max-cur = /bits/ 8 <0x60>;
		};
	};

	led-controller@32 {
		compatible = "ti,lp5562";
		reg = <0x32>;
		clock-mode = /bits/8 <2>;

		/* RGB led */
		chan0 {
			chan-name = "ex7500:red:wifi5g";
			led-cur = /bits/ 8 <0x20>;
			max-cur = /bits/ 8 <0x60>;
		};

		chan1 {
			chan-name = "ex7500:green:wifi5g";
			led-cur = /bits/ 8 <0x20>;
			max-cur = /bits/ 8 <0x60>;
		};

		chan2 {
			chan-name = "ex7500:blue:wifi5g";
			led-cur = /bits/ 8 <0x20>;
			max-cur = /bits/ 8 <0x60>;
		};

		// chan3 {
		// 	chan-name = "ex7500:blue:power32";
		// 	led-cur = /bits/ 8 <0x20>;
		// 	max-cur = /bits/ 8 <0x60>;
		// };
	};
};

&nand {
	pinctrl-0 = <&nand_pins>;
	pinctrl-names = "default";
	status = "okay";

	nand@0 {
		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;


			partition@0 {
				label = "0:SBL1";
				reg = <0x0 0x100000>;
				read-only;
			};

			partition@100000 {
				label = "0:MIBIB";
				reg = <0x100000 0x100000>;
				read-only;
			};

			partition@200000 {
				label = "0:BOOTCONFIG";
				reg = <0x200000 0x100000>;
				read-only;
			};

			partition@300000 {
				label = "0:QSEE";
				reg = <0x300000 0x100000>;
				read-only;
			};

			partition@400000 {
				label = "0:QSEE_ALT";
				reg = <0x400000 0x100000>;
				read-only;
			};

			partition@500000 {
				label = "0:CDT";
				reg = <0x500000 0x80000>;
				read-only;
			};

			partition@580000 {
				label = "0:CDT_ALT";
				reg = <0x580000 0x80000>;
				read-only;
			};

			partition@600000 {
				label = "0:DDRPARAMS";
				reg = <0x600000 0x80000>;
				read-only;
			};

			partition@680000 {
				label = "0:APPSBLENV";
				reg = <0x680000 0x80000>;
				read-only;
			};

			partition@700000 {
				label = "0:APPSBL";
				reg = <0x700000 0x200000>;
				read-only;
			};

			partition@900000 {
				label = "0:APPSBL_ALT";
				reg = <0x900000 0x200000>;
				read-only;
			};

			partition@b00000 {
				label = "0:ART";
				reg = <0xb00000 0x80000>;
				read-only;
			};

			partition@b80000 {
				label = "rootfs";
				reg = <0xb80000 0x2100000>;
			};

			partition@2c80000 {
				label = "rootfs_ALT";
				reg = <0x2c80000 0x2100000>;
			};

			partition@4d80000 {
				label = "nvram";
				reg = <0x4d80000 0x200000>;
				read-only;
			};

			partition@4f80000 {
				label = "board_data";
				reg = <0x4f80000 0x100000>;
				read-only;
			};

			partition@5080000 {
				label = "POT1";
				reg = <0x5080000 0x100000>;
				read-only;
			};

			partition@5180000 {
				label = "POT2";
				reg = <0x5180000 0x100000>;
				read-only;
			};

			partition@5280000 {
				label = "T_Meter1";
				reg = <0x5280000 0x200000>;
				read-only;
			};

			partition@5480000 {
				label = "T_Meter2";
				reg = <0x5480000 0x200000>;
				read-only;
			};

			partition@5680000 {
				label = "ML1";
				reg = <0x5680000 0x100000>;
				read-only;
			};

			partition@5780000 {
				label = "ML2";
				reg = <0x5780000 0x100000>;
				read-only;
			};

			partition@5880000 {
				label = "ML3";
				reg = <0x5880000 0x100000>;
				read-only;
			};

			partition@5980000 {
				label = "ML4";
				reg = <0x5980000 0x100000>;
				read-only;
			};

			partition@5a80000 {
				label = "ML5";
				reg = <0x5a80000 0x100000>;
				read-only;
			};

			partition@5b80000 {
				label = "ML6";
				reg = <0x5b80000 0x100000>;
				read-only;
			};

			partition@5c80000 {
				label = "ML7";
				reg = <0x5c80000 0x100000>;
				read-only;
			};

			partition@5d80000 {
				label = "DebugMsg";
				reg = <0x5d80000 0x100000>;
				read-only;
			};

			partition@5e80000 {
				label = "OpenVPN";
				reg = <0x5e80000 0x600000>;
				read-only;
			};

			partition@6480000 {
				label = "latest_rootfs";
				reg = <0x6480000 0x100000>;
				read-only;
			};

		};
	};
};

&pcie0 {
	status = "okay";

	perst-gpio = <&tlmm 38 GPIO_ACTIVE_LOW>;
	wake-gpio = <&tlmm 40 GPIO_ACTIVE_LOW>;

	bridge@0,0 {
		reg = <0x00000000 0 0 0 0>;
		#address-cells = <3>;
		#size-cells = <2>;
		ranges;

		wifi2: wifi@1,0 {
			/* QCA9988 */
			compatible = "qcom,ath10k";
			status = "okay";
			reg = <0x00010000 0 0 0 0>;
			// ieee80211-freq-limit = <5470000 5875000>;
			/* Uses the reference BDF */
		};
	};
};

&cryptobam {
	status = "okay";
};

&blsp_dma {
	status = "okay";
};

&blsp1_uart1 {
	pinctrl-0 = <&serial_0_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&qpic_bam {
	status = "okay";
};
