# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@sakuya.ecen.okstate.edu.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is t@DESKTOP-B1T13Q8.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:42:44 on Mar 06,2023
# vlog -reportprogress 300 riscv_single_copy.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module comparator
# -- Compiling module regfile
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 18:42:44 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 18:42:44 on Mar 06,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=64, type=RAM at location riscv_single_copy.sv:315
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.comparator(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: t  Hostname: DESKTOP-B1T13Q8  ProcessID: 26124
#           Attempting to use alternate WLF file "./wlftfxxmwx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfxxmwx
# Simulation failed
# ** Note: $stop    : riscv_single_copy.sv(69)
#    Time: 155 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_single_copy.sv line 69
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@sakuya.ecen.okstate.edu.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is t@DESKTOP-B1T13Q8.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is thkidd@CEAT-ENDV350-11.
# Error 31: Unable to unlink file "C:/Users/thkidd/Documents/ECEN_4243/lab02/hdl/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/thkidd/Documents/ECEN_4243/lab02/hdl/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/thkidd/Documents/ECEN_4243/lab02/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:52:43 on Mar 06,2023
# vlog -reportprogress 300 riscv_single_copy.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module comparator
# -- Compiling module regfile
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 18:52:43 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:53:05 on Mar 06,2023, Elapsed time: 0:10:21
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 18:53:05 on Mar 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.comparator(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: t  Hostname: DESKTOP-B1T13Q8  ProcessID: 26124
#           Attempting to use alternate WLF file "./wlftvk8dff".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvk8dff
# Simulation succeeded
# ** Note: $stop    : riscv_single_copy.sv(66)
#    Time: 195 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_single_copy.sv line 66
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@sakuya.ecen.okstate.edu.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is t@DESKTOP-B1T13Q8.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is thkidd@CEAT-ENDV350-11.
# Error 31: Unable to unlink file "C:/Users/thkidd/Documents/ECEN_4243/lab02/hdl/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/thkidd/Documents/ECEN_4243/lab02/hdl/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/thkidd/Documents/ECEN_4243/lab02/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:11:33 on Mar 06,2023
# vlog -reportprogress 300 riscv_single_copy.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module comparator
# -- Compiling module regfile
# -- Compiling module loading
# 
# Top level modules:
# 	testbench
# 	flopenr
# 	loading
# End time: 19:11:33 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:11:35 on Mar 06,2023, Elapsed time: 0:18:30
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 19:11:35 on Mar 06,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.comparator(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: t  Hostname: DESKTOP-B1T13Q8  ProcessID: 26124
#           Attempting to use alternate WLF file "./wlftj47f71".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj47f71
# Simulation failed
# ** Note: $stop    : riscv_single_copy.sv(69)
#    Time: 195 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_single_copy.sv line 69
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@sakuya.ecen.okstate.edu.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is t@DESKTOP-B1T13Q8.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is thkidd@CEAT-ENDV350-11.
# Error 31: Unable to unlink file "C:/Users/thkidd/Documents/ECEN_4243/lab02/hdl/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/thkidd/Documents/ECEN_4243/lab02/hdl/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/thkidd/Documents/ECEN_4243/lab02/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:14:39 on Mar 06,2023
# vlog -reportprogress 300 riscv_single_copy.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module comparator
# -- Compiling module regfile
# -- Compiling module loading
# 
# Top level modules:
# 	testbench
# 	flopenr
# 	loading
# End time: 19:14:39 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:14:40 on Mar 06,2023, Elapsed time: 0:03:05
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 19:14:40 on Mar 06,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.comparator(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: t  Hostname: DESKTOP-B1T13Q8  ProcessID: 26124
#           Attempting to use alternate WLF file "./wlftnxc8tj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnxc8tj
# Simulation failed
# ** Note: $stop    : riscv_single_copy.sv(69)
#    Time: 105 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_single_copy.sv line 69
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@sakuya.ecen.okstate.edu.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is t@DESKTOP-B1T13Q8.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is thkidd@CEAT-ENDV350-11.
# Error 31: Unable to unlink file "C:/Users/thkidd/Documents/ECEN_4243/lab02/hdl/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/thkidd/Documents/ECEN_4243/lab02/hdl/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/thkidd/Documents/ECEN_4243/lab02/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:16:15 on Mar 06,2023
# vlog -reportprogress 300 riscv_single_copy.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module comparator
# -- Compiling module regfile
# -- Compiling module loading
# 
# Top level modules:
# 	testbench
# 	flopenr
# 	loading
# End time: 19:16:15 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:16:17 on Mar 06,2023, Elapsed time: 0:01:37
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 19:16:17 on Mar 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.comparator(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: t  Hostname: DESKTOP-B1T13Q8  ProcessID: 26124
#           Attempting to use alternate WLF file "./wlft0bz603".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0bz603
# Simulation failed
# ** Note: $stop    : riscv_single_copy.sv(69)
#    Time: 195 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_single_copy.sv line 69
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# End time: 19:51:42 on Mar 06,2023, Elapsed time: 0:35:25
# Errors: 1, Warnings: 2
