Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Nov 26 11:36:52 2018
| Host         : Johannes-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file alarme_carro_timing_summary_routed.rpt -pb alarme_carro_timing_summary_routed.pb -rpx alarme_carro_timing_summary_routed.rpx -warn_on_violation
| Design       : alarme_carro
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: estado_anterior_reg[0]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: estado_anterior_reg[0]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: estado_anterior_reg[0]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: estado_anterior_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.971        0.000                      0                   32        0.336        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.971        0.000                      0                   32        0.336        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 2.148ns (71.024%)  route 0.876ns (28.976%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.172    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=3, routed)           0.876     6.505    count_reg[1]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.179 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[0]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    count_reg[4]_i_1_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    count_reg[8]_i_1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    count_reg[12]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    count_reg[16]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    count_reg[20]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    count_reg[24]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.197 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.197    count_reg[28]_i_1_n_6
    SLICE_X58Y67         FDCE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.497    14.868    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  count_reg[29]/C
                         clock pessimism              0.273    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X58Y67         FDCE (Setup_fdce_C_D)        0.062    15.168    count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 2.127ns (70.821%)  route 0.876ns (29.179%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.172    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=3, routed)           0.876     6.505    count_reg[1]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.179 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[0]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    count_reg[4]_i_1_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    count_reg[8]_i_1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    count_reg[12]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    count_reg[16]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    count_reg[20]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    count_reg[24]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.176 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.176    count_reg[28]_i_1_n_4
    SLICE_X58Y67         FDCE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.497    14.868    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  count_reg[31]/C
                         clock pessimism              0.273    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X58Y67         FDCE (Setup_fdce_C_D)        0.062    15.168    count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 2.053ns (70.084%)  route 0.876ns (29.916%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.172    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=3, routed)           0.876     6.505    count_reg[1]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.179 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[0]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    count_reg[4]_i_1_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    count_reg[8]_i_1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    count_reg[12]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    count_reg[16]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    count_reg[20]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    count_reg[24]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.102 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.102    count_reg[28]_i_1_n_5
    SLICE_X58Y67         FDCE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.497    14.868    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  count_reg[30]/C
                         clock pessimism              0.273    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X58Y67         FDCE (Setup_fdce_C_D)        0.062    15.168    count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 2.037ns (69.920%)  route 0.876ns (30.080%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.172    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=3, routed)           0.876     6.505    count_reg[1]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.179 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[0]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    count_reg[4]_i_1_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    count_reg[8]_i_1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    count_reg[12]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    count_reg[16]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    count_reg[20]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    count_reg[24]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.086 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.086    count_reg[28]_i_1_n_7
    SLICE_X58Y67         FDCE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.497    14.868    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  count_reg[28]/C
                         clock pessimism              0.273    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X58Y67         FDCE (Setup_fdce_C_D)        0.062    15.168    count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 2.034ns (69.889%)  route 0.876ns (30.111%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.172    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=3, routed)           0.876     6.505    count_reg[1]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.179 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[0]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    count_reg[4]_i_1_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    count_reg[8]_i_1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    count_reg[12]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    count_reg[16]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    count_reg[20]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.083 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.083    count_reg[24]_i_1_n_6
    SLICE_X58Y66         FDCE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    14.869    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y66         FDCE                                         r  count_reg[25]/C
                         clock pessimism              0.273    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X58Y66         FDCE (Setup_fdce_C_D)        0.062    15.169    count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 2.013ns (69.670%)  route 0.876ns (30.330%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.172    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=3, routed)           0.876     6.505    count_reg[1]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.179 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[0]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    count_reg[4]_i_1_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    count_reg[8]_i_1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    count_reg[12]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    count_reg[16]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    count_reg[20]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.062 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.062    count_reg[24]_i_1_n_4
    SLICE_X58Y66         FDCE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    14.869    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y66         FDCE                                         r  count_reg[27]/C
                         clock pessimism              0.273    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X58Y66         FDCE (Setup_fdce_C_D)        0.062    15.169    count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 1.939ns (68.873%)  route 0.876ns (31.127%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.172    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=3, routed)           0.876     6.505    count_reg[1]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.179 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[0]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    count_reg[4]_i_1_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    count_reg[8]_i_1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    count_reg[12]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    count_reg[16]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    count_reg[20]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.988 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.988    count_reg[24]_i_1_n_5
    SLICE_X58Y66         FDCE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    14.869    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y66         FDCE                                         r  count_reg[26]/C
                         clock pessimism              0.273    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X58Y66         FDCE (Setup_fdce_C_D)        0.062    15.169    count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 1.923ns (68.695%)  route 0.876ns (31.305%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.172    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=3, routed)           0.876     6.505    count_reg[1]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.179 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[0]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    count_reg[4]_i_1_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    count_reg[8]_i_1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    count_reg[12]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    count_reg[16]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    count_reg[20]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.972 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.972    count_reg[24]_i_1_n_7
    SLICE_X58Y66         FDCE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    14.869    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y66         FDCE                                         r  count_reg[24]/C
                         clock pessimism              0.273    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X58Y66         FDCE (Setup_fdce_C_D)        0.062    15.169    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  7.197    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 1.920ns (68.661%)  route 0.876ns (31.339%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.172    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=3, routed)           0.876     6.505    count_reg[1]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.179 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[0]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    count_reg[4]_i_1_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    count_reg[8]_i_1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    count_reg[12]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    count_reg[16]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.969 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.969    count_reg[20]_i_1_n_6
    SLICE_X58Y65         FDCE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.499    14.870    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y65         FDCE                                         r  count_reg[21]/C
                         clock pessimism              0.273    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X58Y65         FDCE (Setup_fdce_C_D)        0.062    15.170    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 1.899ns (68.424%)  route 0.876ns (31.576%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.172    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=3, routed)           0.876     6.505    count_reg[1]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.179 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[0]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    count_reg[4]_i_1_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    count_reg[8]_i_1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    count_reg[12]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    count_reg[16]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.948 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.948    count_reg[20]_i_1_n_4
    SLICE_X58Y65         FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.499    14.870    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y65         FDCE                                         r  count_reg[23]/C
                         clock pessimism              0.273    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X58Y65         FDCE (Setup_fdce_C_D)        0.062    15.170    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                  7.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.501    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.141     1.642 f  count_reg[0]/Q
                         net (fo=3, routed)           0.185     1.827    count_reg[0]
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.872    count[0]_i_3_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.942 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    count_reg[0]_i_1_n_7
    SLICE_X58Y60         FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     2.016    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[0]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X58Y60         FDCE (Hold_fdce_C_D)         0.105     1.606    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.499    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y64         FDCE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  count_reg[17]/Q
                         net (fo=3, routed)           0.191     1.831    count_reg[17]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.941 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.941    count_reg[16]_i_1_n_6
    SLICE_X58Y64         FDCE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     2.013    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y64         FDCE                                         r  count_reg[17]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X58Y64         FDCE (Hold_fdce_C_D)         0.105     1.604    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.256ns (57.877%)  route 0.186ns (42.123%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.501    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y61         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  count_reg[4]/Q
                         net (fo=3, routed)           0.186     1.829    count_reg[4]
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    count_reg[4]_i_1_n_7
    SLICE_X58Y61         FDCE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     2.016    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y61         FDCE                                         r  count_reg[4]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X58Y61         FDCE (Hold_fdce_C_D)         0.105     1.606    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.725%)  route 0.187ns (42.275%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDCE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  count_reg[8]/Q
                         net (fo=2, routed)           0.187     1.829    count_reg[8]
    SLICE_X58Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    count_reg[8]_i_1_n_7
    SLICE_X58Y62         FDCE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     2.014    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDCE                                         r  count_reg[8]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X58Y62         FDCE (Hold_fdce_C_D)         0.105     1.605    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDCE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  count_reg[11]/Q
                         net (fo=3, routed)           0.195     1.836    count_reg[11]
    SLICE_X58Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.944 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    count_reg[8]_i_1_n_4
    SLICE_X58Y62         FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     2.014    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDCE                                         r  count_reg[11]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X58Y62         FDCE (Hold_fdce_C_D)         0.105     1.605    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.499    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y64         FDCE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  count_reg[19]/Q
                         net (fo=2, routed)           0.195     1.835    count_reg[19]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.943 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    count_reg[16]_i_1_n_4
    SLICE_X58Y64         FDCE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     2.013    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y64         FDCE                                         r  count_reg[19]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X58Y64         FDCE (Hold_fdce_C_D)         0.105     1.604    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.501    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  count_reg[3]/Q
                         net (fo=3, routed)           0.195     1.837    count_reg[3]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.945 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    count_reg[0]_i_1_n_4
    SLICE_X58Y60         FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     2.016    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[3]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X58Y60         FDCE (Hold_fdce_C_D)         0.105     1.606    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.498    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y66         FDCE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  count_reg[24]/Q
                         net (fo=2, routed)           0.189     1.828    count_reg[24]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.943 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    count_reg[24]_i_1_n_7
    SLICE_X58Y66         FDCE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     2.011    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y66         FDCE                                         r  count_reg[24]/C
                         clock pessimism             -0.512     1.498    
    SLICE_X58Y66         FDCE (Hold_fdce_C_D)         0.105     1.603    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.249ns (53.846%)  route 0.213ns (46.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.498    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y66         FDCE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  count_reg[27]/Q
                         net (fo=2, routed)           0.213     1.853    count_reg[27]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.961 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.961    count_reg[24]_i_1_n_4
    SLICE_X58Y66         FDCE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     2.011    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y66         FDCE                                         r  count_reg[27]/C
                         clock pessimism             -0.512     1.498    
    SLICE_X58Y66         FDCE (Hold_fdce_C_D)         0.105     1.603    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.242%)  route 0.185ns (38.758%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.501    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.141     1.642 f  count_reg[0]/Q
                         net (fo=3, routed)           0.185     1.827    count_reg[0]
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.872    count[0]_i_3_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.978 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.978    count_reg[0]_i_1_n_6
    SLICE_X58Y60         FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     2.016    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  count_reg[1]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X58Y60         FDCE (Hold_fdce_C_D)         0.105     1.606    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.372    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y60    count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y62    count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y62    count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63    count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63    count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63    count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63    count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y64    count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y64    count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y60    count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63    count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63    count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63    count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63    count_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64    count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64    count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64    count_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64    count_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y60    count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65    count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65    count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65    count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65    count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    count_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    count_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    count_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    count_reg[29]/C



