TimeQuest Timing Analyzer report for dds_stm32
Wed Mar 25 19:17:53 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'NOE'
 12. Slow Model Setup: 'NWE'
 13. Slow Model Setup: 'inst17|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'inst17|altpll_component|pll|clk[1]'
 15. Slow Model Hold: 'inst17|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'inst17|altpll_component|pll|clk[1]'
 17. Slow Model Hold: 'NWE'
 18. Slow Model Hold: 'NOE'
 19. Slow Model Minimum Pulse Width: 'NWE'
 20. Slow Model Minimum Pulse Width: 'NOE'
 21. Slow Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[1]'
 22. Slow Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[0]'
 23. Slow Model Minimum Pulse Width: 'clk0'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Output Enable Times
 31. Minimum Output Enable Times
 32. Output Disable Times
 33. Minimum Output Disable Times
 34. Fast Model Setup Summary
 35. Fast Model Hold Summary
 36. Fast Model Recovery Summary
 37. Fast Model Removal Summary
 38. Fast Model Minimum Pulse Width Summary
 39. Fast Model Setup: 'NWE'
 40. Fast Model Setup: 'NOE'
 41. Fast Model Setup: 'inst17|altpll_component|pll|clk[1]'
 42. Fast Model Setup: 'inst17|altpll_component|pll|clk[0]'
 43. Fast Model Hold: 'inst17|altpll_component|pll|clk[0]'
 44. Fast Model Hold: 'inst17|altpll_component|pll|clk[1]'
 45. Fast Model Hold: 'NOE'
 46. Fast Model Hold: 'NWE'
 47. Fast Model Minimum Pulse Width: 'NWE'
 48. Fast Model Minimum Pulse Width: 'NOE'
 49. Fast Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[1]'
 50. Fast Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[0]'
 51. Fast Model Minimum Pulse Width: 'clk0'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Output Enable Times
 59. Minimum Output Enable Times
 60. Output Disable Times
 61. Minimum Output Disable Times
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Progagation Delay
 68. Minimum Progagation Delay
 69. Setup Transfers
 70. Hold Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; dds_stm32                                                          ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C5T144C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                     ;
+------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+----------------------------------------+
; Clock Name                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                               ; Targets                                ;
+------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+----------------------------------------+
; clk0                               ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                      ; { clk0 }                               ;
; inst17|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 8           ;       ;        ;           ;            ; false    ; clk0   ; inst17|altpll_component|pll|inclk[0] ; { inst17|altpll_component|pll|clk[0] } ;
; inst17|altpll_component|pll|clk[1] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 8           ;       ;        ;           ;            ; false    ; clk0   ; inst17|altpll_component|pll|inclk[0] ; { inst17|altpll_component|pll|clk[1] } ;
; NOE                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                      ; { NOE }                                ;
; NWE                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                      ; { NWE }                                ;
+------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                  ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
; 246.49 MHz ; 246.49 MHz      ; inst17|altpll_component|pll|clk[0] ;                                                       ;
; 252.08 MHz ; 163.03 MHz      ; NOE                                ; limit due to high minimum pulse width violation (tch) ;
; 252.08 MHz ; 163.03 MHz      ; inst17|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
; 307.13 MHz ; 163.03 MHz      ; NWE                                ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NOE                                ; -2.967 ; -23.736       ;
; NWE                                ; -2.256 ; -36.096       ;
; inst17|altpll_component|pll|clk[0] ; 20.943 ; 0.000         ;
; inst17|altpll_component|pll|clk[1] ; 21.033 ; 0.000         ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; inst17|altpll_component|pll|clk[0] ; 0.499 ; 0.000         ;
; inst17|altpll_component|pll|clk[1] ; 1.396 ; 0.000         ;
; NWE                                ; 2.943 ; 0.000         ;
; NOE                                ; 3.654 ; 0.000         ;
+------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NWE                                ; -2.567 ; -258.641      ;
; NOE                                ; -2.567 ; -84.085       ;
; inst17|altpll_component|pll|clk[1] ; 9.433  ; 0.000         ;
; inst17|altpll_component|pll|clk[0] ; 11.258 ; 0.000         ;
; clk0                               ; 20.000 ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NOE'                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.020     ; 3.901      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NWE'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst17|altpll_component|pll|clk[0]'                                                                                                                          ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 20.943 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 4.102      ;
; 20.993 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 4.052      ;
; 21.029 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 4.016      ;
; 21.029 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 4.016      ;
; 21.079 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.966      ;
; 21.115 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.930      ;
; 21.115 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.930      ;
; 21.159 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.886      ;
; 21.165 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.880      ;
; 21.201 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.844      ;
; 21.201 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.844      ;
; 21.245 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.800      ;
; 21.251 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.794      ;
; 21.287 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.758      ;
; 21.301 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.744      ;
; 21.331 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.714      ;
; 21.387 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.658      ;
; 21.391 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.654      ;
; 21.417 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.628      ;
; 21.441 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.604      ;
; 21.441 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.604      ;
; 21.473 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.572      ;
; 21.473 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.572      ;
; 21.477 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.568      ;
; 21.477 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.568      ;
; 21.527 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.518      ;
; 21.527 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.518      ;
; 21.559 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.486      ;
; 21.559 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.486      ;
; 21.563 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.482      ;
; 21.563 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.482      ;
; 21.607 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.438      ;
; 21.613 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.432      ;
; 21.613 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.432      ;
; 21.613 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.432      ;
; 21.644 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.401      ;
; 21.645 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.400      ;
; 21.649 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.396      ;
; 21.649 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.396      ;
; 21.693 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.352      ;
; 21.699 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.346      ;
; 21.699 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.346      ;
; 21.699 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.346      ;
; 21.730 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.315      ;
; 21.731 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.314      ;
; 21.735 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.310      ;
; 21.735 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.310      ;
; 21.749 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.296      ;
; 21.779 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.266      ;
; 21.780 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.265      ;
; 21.785 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.260      ;
; 21.785 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.260      ;
; 21.816 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.229      ;
; 21.821 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.224      ;
; 21.821 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.224      ;
; 21.835 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.210      ;
; 21.865 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.180      ;
; 21.866 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.179      ;
; 21.866 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.179      ;
; 21.871 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.174      ;
; 21.871 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.174      ;
; 21.889 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.156      ;
; 21.902 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.143      ;
; 21.907 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.138      ;
; 21.907 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.138      ;
; 21.921 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.124      ;
; 21.921 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.124      ;
; 21.932 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.113      ;
; 21.951 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.094      ;
; 21.952 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.093      ;
; 21.952 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.093      ;
; 21.957 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.088      ;
; 21.975 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.070      ;
; 21.993 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.052      ;
; 21.993 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.052      ;
; 22.007 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.038      ;
; 22.007 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.038      ;
; 22.018 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.027      ;
; 22.037 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.008      ;
; 22.038 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.007      ;
; 22.038 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.007      ;
; 22.043 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 3.002      ;
; 22.061 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.984      ;
; 22.061 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.984      ;
; 22.079 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.966      ;
; 22.092 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.953      ;
; 22.093 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.952      ;
; 22.093 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.952      ;
; 22.104 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.941      ;
; 22.123 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.922      ;
; 22.124 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.921      ;
; 22.133 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.907      ;
; 22.147 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.898      ;
; 22.147 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.898      ;
; 22.163 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.877      ;
; 22.178 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.867      ;
; 22.179 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.866      ;
; 22.179 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.866      ;
; 22.190 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.855      ;
; 22.209 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 2.836      ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 21.033 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 3.901      ;
; 22.465 ; phase_acc:inst10|acc[27]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.100      ; 2.589      ;
; 23.280 ; phase_acc:inst10|acc[31]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.100      ; 1.774      ;
; 23.280 ; phase_acc:inst10|acc[28]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.100      ; 1.774      ;
; 23.282 ; phase_acc:inst10|acc[30]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.100      ; 1.772      ;
; 23.283 ; phase_acc:inst10|acc[26]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.100      ; 1.771      ;
; 23.284 ; phase_acc:inst10|acc[29]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.100      ; 1.770      ;
; 23.286 ; phase_acc:inst10|acc[25]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.100      ; 1.768      ;
; 23.291 ; phase_acc:inst10|acc[24]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.100      ; 1.763      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst17|altpll_component|pll|clk[0]'                                                                                                                          ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.499 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[8]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; phase_acc:inst10|acc[31] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 1.143 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.449      ;
; 1.158 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.464      ;
; 1.164 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.165 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[9]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.471      ;
; 1.167 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.168 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.169 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.176 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.213 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.216 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[9]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.522      ;
; 1.217 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.220 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; phase_acc:inst10|acc[30] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.226 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.637 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.643 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.643 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.643 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.646 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.952      ;
; 1.647 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.648 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.655 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.693 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.693 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.697 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.697 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.697 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.698 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.004      ;
; 1.700 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.006      ;
; 1.701 ; phase_acc:inst10|acc[30] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.007      ;
; 1.706 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.012      ;
; 1.723 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.029      ;
; 1.729 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.035      ;
; 1.729 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.035      ;
; 1.729 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.035      ;
; 1.732 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.038      ;
; 1.733 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.039      ;
; 1.734 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.040      ;
; 1.741 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.048      ;
; 1.752 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.063      ;
; 1.753 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.059      ;
; 1.766 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.072      ;
; 1.779 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.085      ;
; 1.783 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.783 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.783 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.784 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.090      ;
; 1.786 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.092      ;
; 1.792 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.098      ;
; 1.809 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.115      ;
; 1.815 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.121      ;
; 1.815 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.121      ;
; 1.818 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.124      ;
; 1.818 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.129      ;
; 1.819 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.125      ;
; 1.828 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.134      ;
; 1.838 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.149      ;
; 1.839 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.145      ;
; 1.852 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.158      ;
; 1.869 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 1.869 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 1.869 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 1.870 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.176      ;
; 1.872 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.178      ;
; 1.883 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.189      ;
; 1.895 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.201      ;
; 1.896 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.202      ;
; 1.901 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.207      ;
; 1.901 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.207      ;
; 1.904 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.215      ;
; 1.904 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.210      ;
; 1.904 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.215      ;
; 1.905 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.211      ;
; 1.919 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.225      ;
; 1.924 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.235      ;
; 1.925 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.231      ;
; 1.938 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.244      ;
; 1.955 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.261      ;
; 1.955 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.261      ;
; 1.955 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.261      ;
; 1.969 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.275      ;
; 1.969 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.275      ;
; 1.981 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.287      ;
; 1.982 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.288      ;
; 1.982 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.288      ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.396 ; phase_acc:inst10|acc[24]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.100      ; 1.763      ;
; 1.401 ; phase_acc:inst10|acc[25]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.100      ; 1.768      ;
; 1.403 ; phase_acc:inst10|acc[29]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.100      ; 1.770      ;
; 1.404 ; phase_acc:inst10|acc[26]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.100      ; 1.771      ;
; 1.405 ; phase_acc:inst10|acc[30]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.100      ; 1.772      ;
; 1.407 ; phase_acc:inst10|acc[31]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.100      ; 1.774      ;
; 1.407 ; phase_acc:inst10|acc[28]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.100      ; 1.774      ;
; 2.222 ; phase_acc:inst10|acc[27]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.100      ; 2.589      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.901      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NWE'                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NOE'                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.020     ; 3.901      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NWE'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NOE'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; NOE   ; Rise       ; NOE                                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NOE   ; Rise       ; NOE|combout                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NOE   ; Rise       ; NOE|combout                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NOE   ; Rise       ; NOE~clkctrl|inclk[0]                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NOE   ; Rise       ; NOE~clkctrl|inclk[0]                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NOE   ; Rise       ; NOE~clkctrl|outclk                                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NOE   ; Rise       ; NOE~clkctrl|outclk                                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NOE   ; Rise       ; inst11|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NOE   ; Rise       ; inst11|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 9.433  ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 9.433  ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|inclk[0]                                                                                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|inclk[0]                                                                                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|outclk                                                                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|outclk                                                                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst9|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst9|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[0]'                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[10]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[10]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[11]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[11]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[12]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[12]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[13]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[13]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[14]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[14]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[15]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[15]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[16]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[16]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[17]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[17]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[18]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[18]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[19]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[19]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[20]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[20]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[21]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[21]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[22]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[22]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[23]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[23]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[24]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[24]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[25]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[25]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[26]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[26]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[27]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[27]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[28]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[28]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[29]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[29]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[30]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[30]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[31]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[31]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[8]                        ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[8]                        ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[9]                        ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[9]                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[10]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[10]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[11]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[11]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[12]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[12]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[13]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[13]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[14]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[14]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[15]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[15]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[16]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[16]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[17]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[17]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[18]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[18]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[19]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[19]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[20]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[20]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[21]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[21]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[22]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[22]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[23]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[23]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[24]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[24]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[25]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[25]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[26]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[26]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[27]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[27]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[28]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[28]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[29]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[29]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[30]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[30]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[31]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[31]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[9]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[9]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk0'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|inclk[0] ;
; 37.059 ; 40.000       ; 2.941          ; Port Rate        ; clk0  ; Rise       ; clk0                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; AD_IN[*]   ; NOE        ; 7.847 ; 7.847 ; Rise       ; NOE             ;
;  AD_IN[0]  ; NOE        ; 6.594 ; 6.594 ; Rise       ; NOE             ;
;  AD_IN[1]  ; NOE        ; 7.519 ; 7.519 ; Rise       ; NOE             ;
;  AD_IN[2]  ; NOE        ; 7.285 ; 7.285 ; Rise       ; NOE             ;
;  AD_IN[3]  ; NOE        ; 7.241 ; 7.241 ; Rise       ; NOE             ;
;  AD_IN[4]  ; NOE        ; 7.373 ; 7.373 ; Rise       ; NOE             ;
;  AD_IN[5]  ; NOE        ; 7.847 ; 7.847 ; Rise       ; NOE             ;
;  AD_IN[6]  ; NOE        ; 7.435 ; 7.435 ; Rise       ; NOE             ;
;  AD_IN[7]  ; NOE        ; 7.038 ; 7.038 ; Rise       ; NOE             ;
; NADV       ; NOE        ; 1.979 ; 1.979 ; Rise       ; NOE             ;
; A16        ; NWE        ; 7.600 ; 7.600 ; Rise       ; NWE             ;
; A17        ; NWE        ; 7.400 ; 7.400 ; Rise       ; NWE             ;
; A18        ; NWE        ; 7.338 ; 7.338 ; Rise       ; NWE             ;
; AD_IN[*]   ; NWE        ; 7.855 ; 7.855 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; 6.574 ; 6.574 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; 7.855 ; 7.855 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; 7.257 ; 7.257 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; 7.584 ; 7.584 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; 7.757 ; 7.757 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; 7.810 ; 7.810 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; 7.395 ; 7.395 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; 7.415 ; 7.415 ; Rise       ; NWE             ;
;  AD_IN[15] ; NWE        ; 6.883 ; 6.883 ; Rise       ; NWE             ;
; NADV       ; NWE        ; 2.322 ; 2.322 ; Rise       ; NWE             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; AD_IN[*]   ; NOE        ; -6.281 ; -6.281 ; Rise       ; NOE             ;
;  AD_IN[0]  ; NOE        ; -6.281 ; -6.281 ; Rise       ; NOE             ;
;  AD_IN[1]  ; NOE        ; -7.206 ; -7.206 ; Rise       ; NOE             ;
;  AD_IN[2]  ; NOE        ; -6.972 ; -6.972 ; Rise       ; NOE             ;
;  AD_IN[3]  ; NOE        ; -6.928 ; -6.928 ; Rise       ; NOE             ;
;  AD_IN[4]  ; NOE        ; -7.060 ; -7.060 ; Rise       ; NOE             ;
;  AD_IN[5]  ; NOE        ; -7.534 ; -7.534 ; Rise       ; NOE             ;
;  AD_IN[6]  ; NOE        ; -7.122 ; -7.122 ; Rise       ; NOE             ;
;  AD_IN[7]  ; NOE        ; -6.725 ; -6.725 ; Rise       ; NOE             ;
; NADV       ; NOE        ; -1.248 ; -1.248 ; Rise       ; NOE             ;
; A16        ; NWE        ; -7.245 ; -7.245 ; Rise       ; NWE             ;
; A17        ; NWE        ; -7.045 ; -7.045 ; Rise       ; NWE             ;
; A18        ; NWE        ; -6.983 ; -6.983 ; Rise       ; NWE             ;
; AD_IN[*]   ; NWE        ; -4.343 ; -4.343 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; -4.401 ; -4.401 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; -4.884 ; -4.884 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; -4.363 ; -4.363 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; -4.343 ; -4.343 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; -4.948 ; -4.948 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; -5.003 ; -5.003 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; -4.951 ; -4.951 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; -4.978 ; -4.978 ; Rise       ; NWE             ;
;  AD_IN[15] ; NWE        ; -6.528 ; -6.528 ; Rise       ; NWE             ;
; NADV       ; NWE        ; -1.197 ; -1.197 ; Rise       ; NWE             ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------+-------+-------+------------+------------------------------------+
; AD_IN[*]   ; NOE        ; 9.459 ; 9.459 ; Rise       ; NOE                                ;
;  AD_IN[0]  ; NOE        ; 9.459 ; 9.459 ; Rise       ; NOE                                ;
;  AD_IN[1]  ; NOE        ; 9.039 ; 9.039 ; Rise       ; NOE                                ;
;  AD_IN[2]  ; NOE        ; 9.193 ; 9.193 ; Rise       ; NOE                                ;
;  AD_IN[3]  ; NOE        ; 9.194 ; 9.194 ; Rise       ; NOE                                ;
;  AD_IN[4]  ; NOE        ; 9.444 ; 9.444 ; Rise       ; NOE                                ;
;  AD_IN[5]  ; NOE        ; 9.115 ; 9.115 ; Rise       ; NOE                                ;
;  AD_IN[6]  ; NOE        ; 8.316 ; 8.316 ; Rise       ; NOE                                ;
;  AD_IN[7]  ; NOE        ; 9.109 ; 9.109 ; Rise       ; NOE                                ;
;  AD_IN[8]  ; NOE        ; 6.805 ; 6.805 ; Rise       ; NOE                                ;
;  AD_IN[9]  ; NOE        ; 6.805 ; 6.805 ; Rise       ; NOE                                ;
;  AD_IN[10] ; NOE        ; 6.802 ; 6.802 ; Rise       ; NOE                                ;
;  AD_IN[11] ; NOE        ; 6.792 ; 6.792 ; Rise       ; NOE                                ;
;  AD_IN[12] ; NOE        ; 6.792 ; 6.792 ; Rise       ; NOE                                ;
;  AD_IN[13] ; NOE        ; 6.782 ; 6.782 ; Rise       ; NOE                                ;
;  AD_IN[14] ; NOE        ; 6.773 ; 6.773 ; Rise       ; NOE                                ;
;  AD_IN[15] ; NOE        ; 6.753 ; 6.753 ; Rise       ; NOE                                ;
; AD_IN[*]   ; NOE        ; 6.805 ; 6.805 ; Fall       ; NOE                                ;
;  AD_IN[8]  ; NOE        ; 6.805 ; 6.805 ; Fall       ; NOE                                ;
;  AD_IN[9]  ; NOE        ; 6.805 ; 6.805 ; Fall       ; NOE                                ;
;  AD_IN[10] ; NOE        ; 6.802 ; 6.802 ; Fall       ; NOE                                ;
;  AD_IN[11] ; NOE        ; 6.792 ; 6.792 ; Fall       ; NOE                                ;
;  AD_IN[12] ; NOE        ; 6.792 ; 6.792 ; Fall       ; NOE                                ;
;  AD_IN[13] ; NOE        ; 6.782 ; 6.782 ; Fall       ; NOE                                ;
;  AD_IN[14] ; NOE        ; 6.773 ; 6.773 ; Fall       ; NOE                                ;
;  AD_IN[15] ; NOE        ; 6.753 ; 6.753 ; Fall       ; NOE                                ;
; pin_name2  ; NWE        ; 5.920 ; 5.920 ; Rise       ; NWE                                ;
; pin_name2  ; NWE        ; 5.920 ; 5.920 ; Fall       ; NWE                                ;
; DACD[*]    ; clk0       ; 5.403 ; 5.403 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]   ; clk0       ; 4.708 ; 4.708 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]   ; clk0       ; 5.079 ; 5.079 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]   ; clk0       ; 5.384 ; 5.384 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]   ; clk0       ; 5.084 ; 5.084 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]   ; clk0       ; 5.403 ; 5.403 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]   ; clk0       ; 5.388 ; 5.388 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]   ; clk0       ; 5.380 ; 5.380 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]   ; clk0       ; 5.305 ; 5.305 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK      ; clk0       ;       ; 3.005 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK      ; clk0       ; 3.005 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+------------+------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+------------+------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------+-------+-------+------------+------------------------------------+
; AD_IN[*]   ; NOE        ; 6.753 ; 6.753 ; Rise       ; NOE                                ;
;  AD_IN[0]  ; NOE        ; 9.459 ; 9.459 ; Rise       ; NOE                                ;
;  AD_IN[1]  ; NOE        ; 9.039 ; 9.039 ; Rise       ; NOE                                ;
;  AD_IN[2]  ; NOE        ; 9.193 ; 9.193 ; Rise       ; NOE                                ;
;  AD_IN[3]  ; NOE        ; 9.194 ; 9.194 ; Rise       ; NOE                                ;
;  AD_IN[4]  ; NOE        ; 9.444 ; 9.444 ; Rise       ; NOE                                ;
;  AD_IN[5]  ; NOE        ; 9.115 ; 9.115 ; Rise       ; NOE                                ;
;  AD_IN[6]  ; NOE        ; 8.316 ; 8.316 ; Rise       ; NOE                                ;
;  AD_IN[7]  ; NOE        ; 9.109 ; 9.109 ; Rise       ; NOE                                ;
;  AD_IN[8]  ; NOE        ; 6.805 ; 6.805 ; Rise       ; NOE                                ;
;  AD_IN[9]  ; NOE        ; 6.805 ; 6.805 ; Rise       ; NOE                                ;
;  AD_IN[10] ; NOE        ; 6.802 ; 6.802 ; Rise       ; NOE                                ;
;  AD_IN[11] ; NOE        ; 6.792 ; 6.792 ; Rise       ; NOE                                ;
;  AD_IN[12] ; NOE        ; 6.792 ; 6.792 ; Rise       ; NOE                                ;
;  AD_IN[13] ; NOE        ; 6.782 ; 6.782 ; Rise       ; NOE                                ;
;  AD_IN[14] ; NOE        ; 6.773 ; 6.773 ; Rise       ; NOE                                ;
;  AD_IN[15] ; NOE        ; 6.753 ; 6.753 ; Rise       ; NOE                                ;
; AD_IN[*]   ; NOE        ; 6.753 ; 6.753 ; Fall       ; NOE                                ;
;  AD_IN[8]  ; NOE        ; 6.805 ; 6.805 ; Fall       ; NOE                                ;
;  AD_IN[9]  ; NOE        ; 6.805 ; 6.805 ; Fall       ; NOE                                ;
;  AD_IN[10] ; NOE        ; 6.802 ; 6.802 ; Fall       ; NOE                                ;
;  AD_IN[11] ; NOE        ; 6.792 ; 6.792 ; Fall       ; NOE                                ;
;  AD_IN[12] ; NOE        ; 6.792 ; 6.792 ; Fall       ; NOE                                ;
;  AD_IN[13] ; NOE        ; 6.782 ; 6.782 ; Fall       ; NOE                                ;
;  AD_IN[14] ; NOE        ; 6.773 ; 6.773 ; Fall       ; NOE                                ;
;  AD_IN[15] ; NOE        ; 6.753 ; 6.753 ; Fall       ; NOE                                ;
; pin_name2  ; NWE        ; 5.920 ; 5.920 ; Rise       ; NWE                                ;
; pin_name2  ; NWE        ; 5.920 ; 5.920 ; Fall       ; NWE                                ;
; DACD[*]    ; clk0       ; 4.708 ; 4.708 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]   ; clk0       ; 4.708 ; 4.708 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]   ; clk0       ; 5.079 ; 5.079 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]   ; clk0       ; 5.384 ; 5.384 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]   ; clk0       ; 5.084 ; 5.084 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]   ; clk0       ; 5.403 ; 5.403 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]   ; clk0       ; 5.388 ; 5.388 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]   ; clk0       ; 5.380 ; 5.380 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]   ; clk0       ; 5.305 ; 5.305 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK      ; clk0       ;       ; 3.005 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK      ; clk0       ; 3.005 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+------------+------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; A16        ; pin_name1   ; 14.205 ;        ;        ; 14.205 ;
; A17        ; pin_name1   ;        ; 14.005 ; 14.005 ;        ;
; A18        ; pin_name1   ; 13.943 ;        ;        ; 13.943 ;
; AD_IN[15]  ; pin_name1   ;        ; 13.488 ; 13.488 ;        ;
; NADV       ; pin_name1   ; 8.923  ;        ;        ; 8.923  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; A16        ; pin_name1   ; 14.205 ;        ;        ; 14.205 ;
; A17        ; pin_name1   ;        ; 14.005 ; 14.005 ;        ;
; A18        ; pin_name1   ; 13.943 ;        ;        ; 13.943 ;
; AD_IN[15]  ; pin_name1   ;        ; 13.488 ; 13.488 ;        ;
; NADV       ; pin_name1   ; 8.923  ;        ;        ; 8.923  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; AD_IN[*]  ; NOE        ; 6.728 ;      ; Rise       ; NOE             ;
;  AD_IN[0] ; NOE        ; 7.057 ;      ; Rise       ; NOE             ;
;  AD_IN[1] ; NOE        ; 7.032 ;      ; Rise       ; NOE             ;
;  AD_IN[2] ; NOE        ; 7.022 ;      ; Rise       ; NOE             ;
;  AD_IN[3] ; NOE        ; 7.022 ;      ; Rise       ; NOE             ;
;  AD_IN[4] ; NOE        ; 6.728 ;      ; Rise       ; NOE             ;
;  AD_IN[5] ; NOE        ; 6.738 ;      ; Rise       ; NOE             ;
;  AD_IN[6] ; NOE        ; 6.738 ;      ; Rise       ; NOE             ;
;  AD_IN[7] ; NOE        ; 6.738 ;      ; Rise       ; NOE             ;
; AD_IN[*]  ; NOE        ; 6.728 ;      ; Fall       ; NOE             ;
;  AD_IN[0] ; NOE        ; 7.057 ;      ; Fall       ; NOE             ;
;  AD_IN[1] ; NOE        ; 7.032 ;      ; Fall       ; NOE             ;
;  AD_IN[2] ; NOE        ; 7.022 ;      ; Fall       ; NOE             ;
;  AD_IN[3] ; NOE        ; 7.022 ;      ; Fall       ; NOE             ;
;  AD_IN[4] ; NOE        ; 6.728 ;      ; Fall       ; NOE             ;
;  AD_IN[5] ; NOE        ; 6.738 ;      ; Fall       ; NOE             ;
;  AD_IN[6] ; NOE        ; 6.738 ;      ; Fall       ; NOE             ;
;  AD_IN[7] ; NOE        ; 6.738 ;      ; Fall       ; NOE             ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; AD_IN[*]  ; NOE        ; 6.728 ;      ; Rise       ; NOE             ;
;  AD_IN[0] ; NOE        ; 7.057 ;      ; Rise       ; NOE             ;
;  AD_IN[1] ; NOE        ; 7.032 ;      ; Rise       ; NOE             ;
;  AD_IN[2] ; NOE        ; 7.022 ;      ; Rise       ; NOE             ;
;  AD_IN[3] ; NOE        ; 7.022 ;      ; Rise       ; NOE             ;
;  AD_IN[4] ; NOE        ; 6.728 ;      ; Rise       ; NOE             ;
;  AD_IN[5] ; NOE        ; 6.738 ;      ; Rise       ; NOE             ;
;  AD_IN[6] ; NOE        ; 6.738 ;      ; Rise       ; NOE             ;
;  AD_IN[7] ; NOE        ; 6.738 ;      ; Rise       ; NOE             ;
; AD_IN[*]  ; NOE        ; 6.728 ;      ; Fall       ; NOE             ;
;  AD_IN[0] ; NOE        ; 7.057 ;      ; Fall       ; NOE             ;
;  AD_IN[1] ; NOE        ; 7.032 ;      ; Fall       ; NOE             ;
;  AD_IN[2] ; NOE        ; 7.022 ;      ; Fall       ; NOE             ;
;  AD_IN[3] ; NOE        ; 7.022 ;      ; Fall       ; NOE             ;
;  AD_IN[4] ; NOE        ; 6.728 ;      ; Fall       ; NOE             ;
;  AD_IN[5] ; NOE        ; 6.738 ;      ; Fall       ; NOE             ;
;  AD_IN[6] ; NOE        ; 6.738 ;      ; Fall       ; NOE             ;
;  AD_IN[7] ; NOE        ; 6.738 ;      ; Fall       ; NOE             ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; AD_IN[*]  ; NOE        ; 6.728     ;           ; Rise       ; NOE             ;
;  AD_IN[0] ; NOE        ; 7.057     ;           ; Rise       ; NOE             ;
;  AD_IN[1] ; NOE        ; 7.032     ;           ; Rise       ; NOE             ;
;  AD_IN[2] ; NOE        ; 7.022     ;           ; Rise       ; NOE             ;
;  AD_IN[3] ; NOE        ; 7.022     ;           ; Rise       ; NOE             ;
;  AD_IN[4] ; NOE        ; 6.728     ;           ; Rise       ; NOE             ;
;  AD_IN[5] ; NOE        ; 6.738     ;           ; Rise       ; NOE             ;
;  AD_IN[6] ; NOE        ; 6.738     ;           ; Rise       ; NOE             ;
;  AD_IN[7] ; NOE        ; 6.738     ;           ; Rise       ; NOE             ;
; AD_IN[*]  ; NOE        ; 6.728     ;           ; Fall       ; NOE             ;
;  AD_IN[0] ; NOE        ; 7.057     ;           ; Fall       ; NOE             ;
;  AD_IN[1] ; NOE        ; 7.032     ;           ; Fall       ; NOE             ;
;  AD_IN[2] ; NOE        ; 7.022     ;           ; Fall       ; NOE             ;
;  AD_IN[3] ; NOE        ; 7.022     ;           ; Fall       ; NOE             ;
;  AD_IN[4] ; NOE        ; 6.728     ;           ; Fall       ; NOE             ;
;  AD_IN[5] ; NOE        ; 6.738     ;           ; Fall       ; NOE             ;
;  AD_IN[6] ; NOE        ; 6.738     ;           ; Fall       ; NOE             ;
;  AD_IN[7] ; NOE        ; 6.738     ;           ; Fall       ; NOE             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; AD_IN[*]  ; NOE        ; 6.728     ;           ; Rise       ; NOE             ;
;  AD_IN[0] ; NOE        ; 7.057     ;           ; Rise       ; NOE             ;
;  AD_IN[1] ; NOE        ; 7.032     ;           ; Rise       ; NOE             ;
;  AD_IN[2] ; NOE        ; 7.022     ;           ; Rise       ; NOE             ;
;  AD_IN[3] ; NOE        ; 7.022     ;           ; Rise       ; NOE             ;
;  AD_IN[4] ; NOE        ; 6.728     ;           ; Rise       ; NOE             ;
;  AD_IN[5] ; NOE        ; 6.738     ;           ; Rise       ; NOE             ;
;  AD_IN[6] ; NOE        ; 6.738     ;           ; Rise       ; NOE             ;
;  AD_IN[7] ; NOE        ; 6.738     ;           ; Rise       ; NOE             ;
; AD_IN[*]  ; NOE        ; 6.728     ;           ; Fall       ; NOE             ;
;  AD_IN[0] ; NOE        ; 7.057     ;           ; Fall       ; NOE             ;
;  AD_IN[1] ; NOE        ; 7.032     ;           ; Fall       ; NOE             ;
;  AD_IN[2] ; NOE        ; 7.022     ;           ; Fall       ; NOE             ;
;  AD_IN[3] ; NOE        ; 7.022     ;           ; Fall       ; NOE             ;
;  AD_IN[4] ; NOE        ; 6.728     ;           ; Fall       ; NOE             ;
;  AD_IN[5] ; NOE        ; 6.738     ;           ; Fall       ; NOE             ;
;  AD_IN[6] ; NOE        ; 6.738     ;           ; Fall       ; NOE             ;
;  AD_IN[7] ; NOE        ; 6.738     ;           ; Fall       ; NOE             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------+
; Fast Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NWE                                ; -1.457 ; -23.312       ;
; NOE                                ; -0.979 ; -7.832        ;
; inst17|altpll_component|pll|clk[1] ; 23.021 ; 0.000         ;
; inst17|altpll_component|pll|clk[0] ; 23.472 ; 0.000         ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; inst17|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; inst17|altpll_component|pll|clk[1] ; 0.404 ; 0.000         ;
; NOE                                ; 1.840 ; 0.000         ;
; NWE                                ; 2.318 ; 0.000         ;
+------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NWE                                ; -1.880 ; -189.380      ;
; NOE                                ; -1.627 ; -53.444       ;
; inst17|altpll_component|pll|clk[1] ; 10.373 ; 0.000         ;
; inst17|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
; clk0                               ; 20.000 ; 0.000         ;
+------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NWE'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0  ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NOE'                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 1.000        ; -0.018     ; 1.960      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 23.021 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.018     ; 1.960      ;
; 24.188 ; phase_acc:inst10|acc[27]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 0.874      ;
; 24.452 ; phase_acc:inst10|acc[31]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 0.610      ;
; 24.453 ; phase_acc:inst10|acc[30]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 0.609      ;
; 24.453 ; phase_acc:inst10|acc[28]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 0.609      ;
; 24.453 ; phase_acc:inst10|acc[26]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 0.609      ;
; 24.455 ; phase_acc:inst10|acc[29]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 0.607      ;
; 24.456 ; phase_acc:inst10|acc[25]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 0.606      ;
; 24.457 ; phase_acc:inst10|acc[24]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 0.605      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst17|altpll_component|pll|clk[0]'                                                                                                                          ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 23.472 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.564      ;
; 23.484 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.552      ;
; 23.507 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.529      ;
; 23.507 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.529      ;
; 23.519 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.517      ;
; 23.542 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.494      ;
; 23.542 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.494      ;
; 23.554 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.482      ;
; 23.559 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.477      ;
; 23.577 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.459      ;
; 23.577 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.459      ;
; 23.589 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.447      ;
; 23.594 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.442      ;
; 23.612 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.424      ;
; 23.629 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.407      ;
; 23.634 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.402      ;
; 23.664 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.372      ;
; 23.669 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.367      ;
; 23.671 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.365      ;
; 23.683 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.353      ;
; 23.684 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.352      ;
; 23.704 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.332      ;
; 23.704 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.332      ;
; 23.706 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.330      ;
; 23.706 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.330      ;
; 23.718 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.318      ;
; 23.719 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.317      ;
; 23.739 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.297      ;
; 23.739 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.297      ;
; 23.741 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.295      ;
; 23.741 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.295      ;
; 23.753 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.283      ;
; 23.754 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.282      ;
; 23.754 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.282      ;
; 23.758 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.278      ;
; 23.773 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.263      ;
; 23.774 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.262      ;
; 23.776 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.260      ;
; 23.776 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.260      ;
; 23.788 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.248      ;
; 23.789 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.247      ;
; 23.789 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.247      ;
; 23.793 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.243      ;
; 23.808 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.228      ;
; 23.809 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.227      ;
; 23.811 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.225      ;
; 23.811 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.225      ;
; 23.821 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.215      ;
; 23.823 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.213      ;
; 23.824 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.212      ;
; 23.828 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.208      ;
; 23.833 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.203      ;
; 23.843 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.193      ;
; 23.846 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.190      ;
; 23.846 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.190      ;
; 23.856 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.180      ;
; 23.856 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.180      ;
; 23.858 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.178      ;
; 23.859 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.177      ;
; 23.863 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.173      ;
; 23.868 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.168      ;
; 23.878 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.158      ;
; 23.881 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.155      ;
; 23.881 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.155      ;
; 23.883 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.153      ;
; 23.891 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.145      ;
; 23.891 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.145      ;
; 23.893 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.143      ;
; 23.896 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.140      ;
; 23.898 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.138      ;
; 23.903 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.133      ;
; 23.903 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.133      ;
; 23.916 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.120      ;
; 23.916 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.120      ;
; 23.918 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.118      ;
; 23.926 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.110      ;
; 23.926 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.110      ;
; 23.928 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.108      ;
; 23.931 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.105      ;
; 23.933 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.103      ;
; 23.938 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.098      ;
; 23.938 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.098      ;
; 23.951 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.085      ;
; 23.953 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.083      ;
; 23.953 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.083      ;
; 23.961 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.075      ;
; 23.966 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.070      ;
; 23.968 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.068      ;
; 23.972 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.064      ;
; 23.973 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.063      ;
; 23.973 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.063      ;
; 23.980 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.052      ;
; 23.988 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.048      ;
; 23.988 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.048      ;
; 23.999 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.033      ;
; 24.001 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.035      ;
; 24.003 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.033      ;
; 24.007 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.029      ;
; 24.008 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.028      ;
; 24.008 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.028      ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst17|altpll_component|pll|clk[0]'                                                                                                                          ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.215 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[8]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; phase_acc:inst10|acc[31] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.353 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.356 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[9]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[9]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst10|acc[30] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.491 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.494 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.507 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; phase_acc:inst10|acc[30] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.512 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.526 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.529 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.530 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.530 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.540 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.696      ;
; 0.542 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.554 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.561 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.564 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.565 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.717      ;
; 0.566 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.569 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.575 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.731      ;
; 0.579 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.732      ;
; 0.580 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.736      ;
; 0.584 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.736      ;
; 0.589 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.596 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.748      ;
; 0.599 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.599 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.600 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.606 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.758      ;
; 0.610 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.766      ;
; 0.614 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.615 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.771      ;
; 0.615 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.771      ;
; 0.619 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.771      ;
; 0.624 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.624 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.631 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.634 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.635 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.636 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.636 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.404 ; phase_acc:inst10|acc[24]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.605      ;
; 0.405 ; phase_acc:inst10|acc[25]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.606      ;
; 0.406 ; phase_acc:inst10|acc[29]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.607      ;
; 0.408 ; phase_acc:inst10|acc[30]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.609      ;
; 0.408 ; phase_acc:inst10|acc[28]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.609      ;
; 0.408 ; phase_acc:inst10|acc[26]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.609      ;
; 0.409 ; phase_acc:inst10|acc[31]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.610      ;
; 0.673 ; phase_acc:inst10|acc[27]                                                                                                                  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.874      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.960      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NOE'                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] ; NOE          ; NOE         ; 0.000        ; -0.018     ; 1.960      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NWE'                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0  ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0 ; NWE          ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NWE'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a4~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a5~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a6~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a7~portb_memory_reg0   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NOE'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; NOE   ; Rise       ; RAM2PORT:inst11|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; NOE   ; Rise       ; NOE                                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NOE   ; Rise       ; NOE|combout                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NOE   ; Rise       ; NOE|combout                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NOE   ; Rise       ; NOE~clkctrl|inclk[0]                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NOE   ; Rise       ; NOE~clkctrl|inclk[0]                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NOE   ; Rise       ; NOE~clkctrl|outclk                                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NOE   ; Rise       ; NOE~clkctrl|outclk                                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NOE   ; Rise       ; inst11|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NOE   ; Rise       ; inst11|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|inclk[0]                                                                                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|inclk[0]                                                                                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|outclk                                                                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst17|altpll_component|_clk1~clkctrl|outclk                                                                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst9|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; inst9|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[0]'                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[10]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[10]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[11]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[11]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[12]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[12]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[13]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[13]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[14]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[14]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[15]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[15]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[16]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[16]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[17]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[17]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[18]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[18]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[19]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[19]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[20]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[20]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[21]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[21]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[22]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[22]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[23]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[23]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[24]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[24]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[25]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[25]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[26]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[26]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[27]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[27]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[28]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[28]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[29]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[29]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[30]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[30]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[31]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[31]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[8]                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[8]                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[9]                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[9]                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[10]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[10]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[11]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[11]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[12]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[12]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[13]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[13]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[14]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[14]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[15]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[15]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[16]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[16]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[17]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[17]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[18]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[18]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[19]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[19]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[20]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[20]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[21]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[21]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[22]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[22]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[23]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[23]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[24]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[24]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[25]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[25]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[26]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[26]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[27]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[27]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[28]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[28]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[29]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[29]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[30]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[30]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[31]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[31]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[9]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[9]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk0'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|inclk[0] ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk0  ; Rise       ; clk0                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; AD_IN[*]   ; NOE        ; 3.111 ; 3.111 ; Rise       ; NOE             ;
;  AD_IN[0]  ; NOE        ; 2.743 ; 2.743 ; Rise       ; NOE             ;
;  AD_IN[1]  ; NOE        ; 3.048 ; 3.048 ; Rise       ; NOE             ;
;  AD_IN[2]  ; NOE        ; 2.935 ; 2.935 ; Rise       ; NOE             ;
;  AD_IN[3]  ; NOE        ; 2.909 ; 2.909 ; Rise       ; NOE             ;
;  AD_IN[4]  ; NOE        ; 2.955 ; 2.955 ; Rise       ; NOE             ;
;  AD_IN[5]  ; NOE        ; 3.111 ; 3.111 ; Rise       ; NOE             ;
;  AD_IN[6]  ; NOE        ; 2.991 ; 2.991 ; Rise       ; NOE             ;
;  AD_IN[7]  ; NOE        ; 2.886 ; 2.886 ; Rise       ; NOE             ;
; NADV       ; NOE        ; 0.246 ; 0.246 ; Rise       ; NOE             ;
; A16        ; NWE        ; 2.993 ; 2.993 ; Rise       ; NWE             ;
; A17        ; NWE        ; 2.926 ; 2.926 ; Rise       ; NWE             ;
; A18        ; NWE        ; 2.906 ; 2.906 ; Rise       ; NWE             ;
; AD_IN[*]   ; NWE        ; 3.166 ; 3.166 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; 2.748 ; 2.748 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; 3.166 ; 3.166 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; 2.943 ; 2.943 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; 3.029 ; 3.029 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; 3.104 ; 3.104 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; 3.112 ; 3.112 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; 2.988 ; 2.988 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; 3.025 ; 3.025 ; Rise       ; NWE             ;
;  AD_IN[15] ; NWE        ; 2.792 ; 2.792 ; Rise       ; NWE             ;
; NADV       ; NWE        ; 0.373 ; 0.373 ; Rise       ; NWE             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; AD_IN[*]   ; NOE        ; -2.604 ; -2.604 ; Rise       ; NOE             ;
;  AD_IN[0]  ; NOE        ; -2.604 ; -2.604 ; Rise       ; NOE             ;
;  AD_IN[1]  ; NOE        ; -2.909 ; -2.909 ; Rise       ; NOE             ;
;  AD_IN[2]  ; NOE        ; -2.796 ; -2.796 ; Rise       ; NOE             ;
;  AD_IN[3]  ; NOE        ; -2.770 ; -2.770 ; Rise       ; NOE             ;
;  AD_IN[4]  ; NOE        ; -2.816 ; -2.816 ; Rise       ; NOE             ;
;  AD_IN[5]  ; NOE        ; -2.972 ; -2.972 ; Rise       ; NOE             ;
;  AD_IN[6]  ; NOE        ; -2.852 ; -2.852 ; Rise       ; NOE             ;
;  AD_IN[7]  ; NOE        ; -2.747 ; -2.747 ; Rise       ; NOE             ;
; NADV       ; NOE        ; 0.027  ; 0.027  ; Rise       ; NOE             ;
; A16        ; NWE        ; -2.832 ; -2.832 ; Rise       ; NWE             ;
; A17        ; NWE        ; -2.765 ; -2.765 ; Rise       ; NWE             ;
; A18        ; NWE        ; -2.745 ; -2.745 ; Rise       ; NWE             ;
; AD_IN[*]   ; NWE        ; -1.978 ; -1.978 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; -2.023 ; -2.023 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; -2.172 ; -2.172 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; -1.995 ; -1.995 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; -1.978 ; -1.978 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; -2.182 ; -2.182 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; -2.200 ; -2.200 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; -2.184 ; -2.184 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; -2.192 ; -2.192 ; Rise       ; NWE             ;
;  AD_IN[15] ; NWE        ; -2.631 ; -2.631 ; Rise       ; NWE             ;
; NADV       ; NWE        ; 0.034  ; 0.034  ; Rise       ; NWE             ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------+-------+-------+------------+------------------------------------+
; AD_IN[*]   ; NOE        ; 4.129 ; 4.129 ; Rise       ; NOE                                ;
;  AD_IN[0]  ; NOE        ; 4.096 ; 4.096 ; Rise       ; NOE                                ;
;  AD_IN[1]  ; NOE        ; 3.958 ; 3.958 ; Rise       ; NOE                                ;
;  AD_IN[2]  ; NOE        ; 4.062 ; 4.062 ; Rise       ; NOE                                ;
;  AD_IN[3]  ; NOE        ; 4.064 ; 4.064 ; Rise       ; NOE                                ;
;  AD_IN[4]  ; NOE        ; 4.129 ; 4.129 ; Rise       ; NOE                                ;
;  AD_IN[5]  ; NOE        ; 4.045 ; 4.045 ; Rise       ; NOE                                ;
;  AD_IN[6]  ; NOE        ; 3.859 ; 3.859 ; Rise       ; NOE                                ;
;  AD_IN[7]  ; NOE        ; 4.040 ; 4.040 ; Rise       ; NOE                                ;
;  AD_IN[8]  ; NOE        ; 2.980 ; 2.980 ; Rise       ; NOE                                ;
;  AD_IN[9]  ; NOE        ; 2.980 ; 2.980 ; Rise       ; NOE                                ;
;  AD_IN[10] ; NOE        ; 2.978 ; 2.978 ; Rise       ; NOE                                ;
;  AD_IN[11] ; NOE        ; 2.968 ; 2.968 ; Rise       ; NOE                                ;
;  AD_IN[12] ; NOE        ; 2.968 ; 2.968 ; Rise       ; NOE                                ;
;  AD_IN[13] ; NOE        ; 2.961 ; 2.961 ; Rise       ; NOE                                ;
;  AD_IN[14] ; NOE        ; 2.956 ; 2.956 ; Rise       ; NOE                                ;
;  AD_IN[15] ; NOE        ; 2.936 ; 2.936 ; Rise       ; NOE                                ;
; AD_IN[*]   ; NOE        ; 2.980 ; 2.980 ; Fall       ; NOE                                ;
;  AD_IN[8]  ; NOE        ; 2.980 ; 2.980 ; Fall       ; NOE                                ;
;  AD_IN[9]  ; NOE        ; 2.980 ; 2.980 ; Fall       ; NOE                                ;
;  AD_IN[10] ; NOE        ; 2.978 ; 2.978 ; Fall       ; NOE                                ;
;  AD_IN[11] ; NOE        ; 2.968 ; 2.968 ; Fall       ; NOE                                ;
;  AD_IN[12] ; NOE        ; 2.968 ; 2.968 ; Fall       ; NOE                                ;
;  AD_IN[13] ; NOE        ; 2.961 ; 2.961 ; Fall       ; NOE                                ;
;  AD_IN[14] ; NOE        ; 2.956 ; 2.956 ; Fall       ; NOE                                ;
;  AD_IN[15] ; NOE        ; 2.936 ; 2.936 ; Fall       ; NOE                                ;
; pin_name2  ; NWE        ; 2.622 ; 2.622 ; Rise       ; NWE                                ;
; pin_name2  ; NWE        ; 2.622 ; 2.622 ; Fall       ; NWE                                ;
; DACD[*]    ; clk0       ; 2.177 ; 2.177 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]   ; clk0       ; 1.964 ; 1.964 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]   ; clk0       ; 2.074 ; 2.074 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]   ; clk0       ; 2.159 ; 2.159 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]   ; clk0       ; 2.085 ; 2.085 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]   ; clk0       ; 2.177 ; 2.177 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]   ; clk0       ; 2.166 ; 2.166 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]   ; clk0       ; 2.114 ; 2.114 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]   ; clk0       ; 2.075 ; 2.075 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK      ; clk0       ;       ; 1.152 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK      ; clk0       ; 1.152 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+------------+------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+------------+------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------+-------+-------+------------+------------------------------------+
; AD_IN[*]   ; NOE        ; 2.936 ; 2.936 ; Rise       ; NOE                                ;
;  AD_IN[0]  ; NOE        ; 4.096 ; 4.096 ; Rise       ; NOE                                ;
;  AD_IN[1]  ; NOE        ; 3.958 ; 3.958 ; Rise       ; NOE                                ;
;  AD_IN[2]  ; NOE        ; 4.062 ; 4.062 ; Rise       ; NOE                                ;
;  AD_IN[3]  ; NOE        ; 4.064 ; 4.064 ; Rise       ; NOE                                ;
;  AD_IN[4]  ; NOE        ; 4.129 ; 4.129 ; Rise       ; NOE                                ;
;  AD_IN[5]  ; NOE        ; 4.045 ; 4.045 ; Rise       ; NOE                                ;
;  AD_IN[6]  ; NOE        ; 3.859 ; 3.859 ; Rise       ; NOE                                ;
;  AD_IN[7]  ; NOE        ; 4.040 ; 4.040 ; Rise       ; NOE                                ;
;  AD_IN[8]  ; NOE        ; 2.980 ; 2.980 ; Rise       ; NOE                                ;
;  AD_IN[9]  ; NOE        ; 2.980 ; 2.980 ; Rise       ; NOE                                ;
;  AD_IN[10] ; NOE        ; 2.978 ; 2.978 ; Rise       ; NOE                                ;
;  AD_IN[11] ; NOE        ; 2.968 ; 2.968 ; Rise       ; NOE                                ;
;  AD_IN[12] ; NOE        ; 2.968 ; 2.968 ; Rise       ; NOE                                ;
;  AD_IN[13] ; NOE        ; 2.961 ; 2.961 ; Rise       ; NOE                                ;
;  AD_IN[14] ; NOE        ; 2.956 ; 2.956 ; Rise       ; NOE                                ;
;  AD_IN[15] ; NOE        ; 2.936 ; 2.936 ; Rise       ; NOE                                ;
; AD_IN[*]   ; NOE        ; 2.936 ; 2.936 ; Fall       ; NOE                                ;
;  AD_IN[8]  ; NOE        ; 2.980 ; 2.980 ; Fall       ; NOE                                ;
;  AD_IN[9]  ; NOE        ; 2.980 ; 2.980 ; Fall       ; NOE                                ;
;  AD_IN[10] ; NOE        ; 2.978 ; 2.978 ; Fall       ; NOE                                ;
;  AD_IN[11] ; NOE        ; 2.968 ; 2.968 ; Fall       ; NOE                                ;
;  AD_IN[12] ; NOE        ; 2.968 ; 2.968 ; Fall       ; NOE                                ;
;  AD_IN[13] ; NOE        ; 2.961 ; 2.961 ; Fall       ; NOE                                ;
;  AD_IN[14] ; NOE        ; 2.956 ; 2.956 ; Fall       ; NOE                                ;
;  AD_IN[15] ; NOE        ; 2.936 ; 2.936 ; Fall       ; NOE                                ;
; pin_name2  ; NWE        ; 2.622 ; 2.622 ; Rise       ; NWE                                ;
; pin_name2  ; NWE        ; 2.622 ; 2.622 ; Fall       ; NWE                                ;
; DACD[*]    ; clk0       ; 1.964 ; 1.964 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]   ; clk0       ; 1.964 ; 1.964 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]   ; clk0       ; 2.074 ; 2.074 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]   ; clk0       ; 2.159 ; 2.159 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]   ; clk0       ; 2.085 ; 2.085 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]   ; clk0       ; 2.177 ; 2.177 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]   ; clk0       ; 2.166 ; 2.166 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]   ; clk0       ; 2.114 ; 2.114 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]   ; clk0       ; 2.075 ; 2.075 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK      ; clk0       ;       ; 1.152 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK      ; clk0       ; 1.152 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+------------+------------+-------+-------+------------+------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; A16        ; pin_name1   ; 6.250 ;       ;       ; 6.250 ;
; A17        ; pin_name1   ;       ; 6.183 ; 6.183 ;       ;
; A18        ; pin_name1   ; 6.163 ;       ;       ; 6.163 ;
; AD_IN[15]  ; pin_name1   ;       ; 6.049 ; 6.049 ;       ;
; NADV       ; pin_name1   ; 3.610 ;       ;       ; 3.610 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; A16        ; pin_name1   ; 6.250 ;       ;       ; 6.250 ;
; A17        ; pin_name1   ;       ; 6.183 ; 6.183 ;       ;
; A18        ; pin_name1   ; 6.163 ;       ;       ; 6.163 ;
; AD_IN[15]  ; pin_name1   ;       ; 6.049 ; 6.049 ;       ;
; NADV       ; pin_name1   ; 3.610 ;       ;       ; 3.610 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; AD_IN[*]  ; NOE        ; 2.941 ;      ; Rise       ; NOE             ;
;  AD_IN[0] ; NOE        ; 2.992 ;      ; Rise       ; NOE             ;
;  AD_IN[1] ; NOE        ; 2.970 ;      ; Rise       ; NOE             ;
;  AD_IN[2] ; NOE        ; 2.960 ;      ; Rise       ; NOE             ;
;  AD_IN[3] ; NOE        ; 2.960 ;      ; Rise       ; NOE             ;
;  AD_IN[4] ; NOE        ; 2.941 ;      ; Rise       ; NOE             ;
;  AD_IN[5] ; NOE        ; 2.951 ;      ; Rise       ; NOE             ;
;  AD_IN[6] ; NOE        ; 2.951 ;      ; Rise       ; NOE             ;
;  AD_IN[7] ; NOE        ; 2.950 ;      ; Rise       ; NOE             ;
; AD_IN[*]  ; NOE        ; 2.941 ;      ; Fall       ; NOE             ;
;  AD_IN[0] ; NOE        ; 2.992 ;      ; Fall       ; NOE             ;
;  AD_IN[1] ; NOE        ; 2.970 ;      ; Fall       ; NOE             ;
;  AD_IN[2] ; NOE        ; 2.960 ;      ; Fall       ; NOE             ;
;  AD_IN[3] ; NOE        ; 2.960 ;      ; Fall       ; NOE             ;
;  AD_IN[4] ; NOE        ; 2.941 ;      ; Fall       ; NOE             ;
;  AD_IN[5] ; NOE        ; 2.951 ;      ; Fall       ; NOE             ;
;  AD_IN[6] ; NOE        ; 2.951 ;      ; Fall       ; NOE             ;
;  AD_IN[7] ; NOE        ; 2.950 ;      ; Fall       ; NOE             ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; AD_IN[*]  ; NOE        ; 2.941 ;      ; Rise       ; NOE             ;
;  AD_IN[0] ; NOE        ; 2.992 ;      ; Rise       ; NOE             ;
;  AD_IN[1] ; NOE        ; 2.970 ;      ; Rise       ; NOE             ;
;  AD_IN[2] ; NOE        ; 2.960 ;      ; Rise       ; NOE             ;
;  AD_IN[3] ; NOE        ; 2.960 ;      ; Rise       ; NOE             ;
;  AD_IN[4] ; NOE        ; 2.941 ;      ; Rise       ; NOE             ;
;  AD_IN[5] ; NOE        ; 2.951 ;      ; Rise       ; NOE             ;
;  AD_IN[6] ; NOE        ; 2.951 ;      ; Rise       ; NOE             ;
;  AD_IN[7] ; NOE        ; 2.950 ;      ; Rise       ; NOE             ;
; AD_IN[*]  ; NOE        ; 2.941 ;      ; Fall       ; NOE             ;
;  AD_IN[0] ; NOE        ; 2.992 ;      ; Fall       ; NOE             ;
;  AD_IN[1] ; NOE        ; 2.970 ;      ; Fall       ; NOE             ;
;  AD_IN[2] ; NOE        ; 2.960 ;      ; Fall       ; NOE             ;
;  AD_IN[3] ; NOE        ; 2.960 ;      ; Fall       ; NOE             ;
;  AD_IN[4] ; NOE        ; 2.941 ;      ; Fall       ; NOE             ;
;  AD_IN[5] ; NOE        ; 2.951 ;      ; Fall       ; NOE             ;
;  AD_IN[6] ; NOE        ; 2.951 ;      ; Fall       ; NOE             ;
;  AD_IN[7] ; NOE        ; 2.950 ;      ; Fall       ; NOE             ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; AD_IN[*]  ; NOE        ; 2.941     ;           ; Rise       ; NOE             ;
;  AD_IN[0] ; NOE        ; 2.992     ;           ; Rise       ; NOE             ;
;  AD_IN[1] ; NOE        ; 2.970     ;           ; Rise       ; NOE             ;
;  AD_IN[2] ; NOE        ; 2.960     ;           ; Rise       ; NOE             ;
;  AD_IN[3] ; NOE        ; 2.960     ;           ; Rise       ; NOE             ;
;  AD_IN[4] ; NOE        ; 2.941     ;           ; Rise       ; NOE             ;
;  AD_IN[5] ; NOE        ; 2.951     ;           ; Rise       ; NOE             ;
;  AD_IN[6] ; NOE        ; 2.951     ;           ; Rise       ; NOE             ;
;  AD_IN[7] ; NOE        ; 2.950     ;           ; Rise       ; NOE             ;
; AD_IN[*]  ; NOE        ; 2.941     ;           ; Fall       ; NOE             ;
;  AD_IN[0] ; NOE        ; 2.992     ;           ; Fall       ; NOE             ;
;  AD_IN[1] ; NOE        ; 2.970     ;           ; Fall       ; NOE             ;
;  AD_IN[2] ; NOE        ; 2.960     ;           ; Fall       ; NOE             ;
;  AD_IN[3] ; NOE        ; 2.960     ;           ; Fall       ; NOE             ;
;  AD_IN[4] ; NOE        ; 2.941     ;           ; Fall       ; NOE             ;
;  AD_IN[5] ; NOE        ; 2.951     ;           ; Fall       ; NOE             ;
;  AD_IN[6] ; NOE        ; 2.951     ;           ; Fall       ; NOE             ;
;  AD_IN[7] ; NOE        ; 2.950     ;           ; Fall       ; NOE             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; AD_IN[*]  ; NOE        ; 2.941     ;           ; Rise       ; NOE             ;
;  AD_IN[0] ; NOE        ; 2.992     ;           ; Rise       ; NOE             ;
;  AD_IN[1] ; NOE        ; 2.970     ;           ; Rise       ; NOE             ;
;  AD_IN[2] ; NOE        ; 2.960     ;           ; Rise       ; NOE             ;
;  AD_IN[3] ; NOE        ; 2.960     ;           ; Rise       ; NOE             ;
;  AD_IN[4] ; NOE        ; 2.941     ;           ; Rise       ; NOE             ;
;  AD_IN[5] ; NOE        ; 2.951     ;           ; Rise       ; NOE             ;
;  AD_IN[6] ; NOE        ; 2.951     ;           ; Rise       ; NOE             ;
;  AD_IN[7] ; NOE        ; 2.950     ;           ; Rise       ; NOE             ;
; AD_IN[*]  ; NOE        ; 2.941     ;           ; Fall       ; NOE             ;
;  AD_IN[0] ; NOE        ; 2.992     ;           ; Fall       ; NOE             ;
;  AD_IN[1] ; NOE        ; 2.970     ;           ; Fall       ; NOE             ;
;  AD_IN[2] ; NOE        ; 2.960     ;           ; Fall       ; NOE             ;
;  AD_IN[3] ; NOE        ; 2.960     ;           ; Fall       ; NOE             ;
;  AD_IN[4] ; NOE        ; 2.941     ;           ; Fall       ; NOE             ;
;  AD_IN[5] ; NOE        ; 2.951     ;           ; Fall       ; NOE             ;
;  AD_IN[6] ; NOE        ; 2.951     ;           ; Fall       ; NOE             ;
;  AD_IN[7] ; NOE        ; 2.950     ;           ; Fall       ; NOE             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+-------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                               ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                    ; -2.967  ; 0.215 ; N/A      ; N/A     ; -2.567              ;
;  NOE                                ; -2.967  ; 1.840 ; N/A      ; N/A     ; -2.567              ;
;  NWE                                ; -2.256  ; 2.318 ; N/A      ; N/A     ; -2.567              ;
;  clk0                               ; N/A     ; N/A   ; N/A      ; N/A     ; 20.000              ;
;  inst17|altpll_component|pll|clk[0] ; 20.943  ; 0.215 ; N/A      ; N/A     ; 11.258              ;
;  inst17|altpll_component|pll|clk[1] ; 21.033  ; 0.404 ; N/A      ; N/A     ; 9.433               ;
; Design-wide TNS                     ; -59.832 ; 0.0   ; 0.0      ; 0.0     ; -342.726            ;
;  NOE                                ; -23.736 ; 0.000 ; N/A      ; N/A     ; -84.085             ;
;  NWE                                ; -36.096 ; 0.000 ; N/A      ; N/A     ; -258.641            ;
;  clk0                               ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst17|altpll_component|pll|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst17|altpll_component|pll|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; AD_IN[*]   ; NOE        ; 7.847 ; 7.847 ; Rise       ; NOE             ;
;  AD_IN[0]  ; NOE        ; 6.594 ; 6.594 ; Rise       ; NOE             ;
;  AD_IN[1]  ; NOE        ; 7.519 ; 7.519 ; Rise       ; NOE             ;
;  AD_IN[2]  ; NOE        ; 7.285 ; 7.285 ; Rise       ; NOE             ;
;  AD_IN[3]  ; NOE        ; 7.241 ; 7.241 ; Rise       ; NOE             ;
;  AD_IN[4]  ; NOE        ; 7.373 ; 7.373 ; Rise       ; NOE             ;
;  AD_IN[5]  ; NOE        ; 7.847 ; 7.847 ; Rise       ; NOE             ;
;  AD_IN[6]  ; NOE        ; 7.435 ; 7.435 ; Rise       ; NOE             ;
;  AD_IN[7]  ; NOE        ; 7.038 ; 7.038 ; Rise       ; NOE             ;
; NADV       ; NOE        ; 1.979 ; 1.979 ; Rise       ; NOE             ;
; A16        ; NWE        ; 7.600 ; 7.600 ; Rise       ; NWE             ;
; A17        ; NWE        ; 7.400 ; 7.400 ; Rise       ; NWE             ;
; A18        ; NWE        ; 7.338 ; 7.338 ; Rise       ; NWE             ;
; AD_IN[*]   ; NWE        ; 7.855 ; 7.855 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; 6.574 ; 6.574 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; 7.855 ; 7.855 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; 7.257 ; 7.257 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; 7.584 ; 7.584 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; 7.757 ; 7.757 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; 7.810 ; 7.810 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; 7.395 ; 7.395 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; 7.415 ; 7.415 ; Rise       ; NWE             ;
;  AD_IN[15] ; NWE        ; 6.883 ; 6.883 ; Rise       ; NWE             ;
; NADV       ; NWE        ; 2.322 ; 2.322 ; Rise       ; NWE             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; AD_IN[*]   ; NOE        ; -2.604 ; -2.604 ; Rise       ; NOE             ;
;  AD_IN[0]  ; NOE        ; -2.604 ; -2.604 ; Rise       ; NOE             ;
;  AD_IN[1]  ; NOE        ; -2.909 ; -2.909 ; Rise       ; NOE             ;
;  AD_IN[2]  ; NOE        ; -2.796 ; -2.796 ; Rise       ; NOE             ;
;  AD_IN[3]  ; NOE        ; -2.770 ; -2.770 ; Rise       ; NOE             ;
;  AD_IN[4]  ; NOE        ; -2.816 ; -2.816 ; Rise       ; NOE             ;
;  AD_IN[5]  ; NOE        ; -2.972 ; -2.972 ; Rise       ; NOE             ;
;  AD_IN[6]  ; NOE        ; -2.852 ; -2.852 ; Rise       ; NOE             ;
;  AD_IN[7]  ; NOE        ; -2.747 ; -2.747 ; Rise       ; NOE             ;
; NADV       ; NOE        ; 0.027  ; 0.027  ; Rise       ; NOE             ;
; A16        ; NWE        ; -2.832 ; -2.832 ; Rise       ; NWE             ;
; A17        ; NWE        ; -2.765 ; -2.765 ; Rise       ; NWE             ;
; A18        ; NWE        ; -2.745 ; -2.745 ; Rise       ; NWE             ;
; AD_IN[*]   ; NWE        ; -1.978 ; -1.978 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; -2.023 ; -2.023 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; -2.172 ; -2.172 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; -1.995 ; -1.995 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; -1.978 ; -1.978 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; -2.182 ; -2.182 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; -2.200 ; -2.200 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; -2.184 ; -2.184 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; -2.192 ; -2.192 ; Rise       ; NWE             ;
;  AD_IN[15] ; NWE        ; -2.631 ; -2.631 ; Rise       ; NWE             ;
; NADV       ; NWE        ; 0.034  ; 0.034  ; Rise       ; NWE             ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------+-------+-------+------------+------------------------------------+
; AD_IN[*]   ; NOE        ; 9.459 ; 9.459 ; Rise       ; NOE                                ;
;  AD_IN[0]  ; NOE        ; 9.459 ; 9.459 ; Rise       ; NOE                                ;
;  AD_IN[1]  ; NOE        ; 9.039 ; 9.039 ; Rise       ; NOE                                ;
;  AD_IN[2]  ; NOE        ; 9.193 ; 9.193 ; Rise       ; NOE                                ;
;  AD_IN[3]  ; NOE        ; 9.194 ; 9.194 ; Rise       ; NOE                                ;
;  AD_IN[4]  ; NOE        ; 9.444 ; 9.444 ; Rise       ; NOE                                ;
;  AD_IN[5]  ; NOE        ; 9.115 ; 9.115 ; Rise       ; NOE                                ;
;  AD_IN[6]  ; NOE        ; 8.316 ; 8.316 ; Rise       ; NOE                                ;
;  AD_IN[7]  ; NOE        ; 9.109 ; 9.109 ; Rise       ; NOE                                ;
;  AD_IN[8]  ; NOE        ; 6.805 ; 6.805 ; Rise       ; NOE                                ;
;  AD_IN[9]  ; NOE        ; 6.805 ; 6.805 ; Rise       ; NOE                                ;
;  AD_IN[10] ; NOE        ; 6.802 ; 6.802 ; Rise       ; NOE                                ;
;  AD_IN[11] ; NOE        ; 6.792 ; 6.792 ; Rise       ; NOE                                ;
;  AD_IN[12] ; NOE        ; 6.792 ; 6.792 ; Rise       ; NOE                                ;
;  AD_IN[13] ; NOE        ; 6.782 ; 6.782 ; Rise       ; NOE                                ;
;  AD_IN[14] ; NOE        ; 6.773 ; 6.773 ; Rise       ; NOE                                ;
;  AD_IN[15] ; NOE        ; 6.753 ; 6.753 ; Rise       ; NOE                                ;
; AD_IN[*]   ; NOE        ; 6.805 ; 6.805 ; Fall       ; NOE                                ;
;  AD_IN[8]  ; NOE        ; 6.805 ; 6.805 ; Fall       ; NOE                                ;
;  AD_IN[9]  ; NOE        ; 6.805 ; 6.805 ; Fall       ; NOE                                ;
;  AD_IN[10] ; NOE        ; 6.802 ; 6.802 ; Fall       ; NOE                                ;
;  AD_IN[11] ; NOE        ; 6.792 ; 6.792 ; Fall       ; NOE                                ;
;  AD_IN[12] ; NOE        ; 6.792 ; 6.792 ; Fall       ; NOE                                ;
;  AD_IN[13] ; NOE        ; 6.782 ; 6.782 ; Fall       ; NOE                                ;
;  AD_IN[14] ; NOE        ; 6.773 ; 6.773 ; Fall       ; NOE                                ;
;  AD_IN[15] ; NOE        ; 6.753 ; 6.753 ; Fall       ; NOE                                ;
; pin_name2  ; NWE        ; 5.920 ; 5.920 ; Rise       ; NWE                                ;
; pin_name2  ; NWE        ; 5.920 ; 5.920 ; Fall       ; NWE                                ;
; DACD[*]    ; clk0       ; 5.403 ; 5.403 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]   ; clk0       ; 4.708 ; 4.708 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]   ; clk0       ; 5.079 ; 5.079 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]   ; clk0       ; 5.384 ; 5.384 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]   ; clk0       ; 5.084 ; 5.084 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]   ; clk0       ; 5.403 ; 5.403 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]   ; clk0       ; 5.388 ; 5.388 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]   ; clk0       ; 5.380 ; 5.380 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]   ; clk0       ; 5.305 ; 5.305 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK      ; clk0       ;       ; 3.005 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK      ; clk0       ; 3.005 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+------------+------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+------------+------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------+-------+-------+------------+------------------------------------+
; AD_IN[*]   ; NOE        ; 2.936 ; 2.936 ; Rise       ; NOE                                ;
;  AD_IN[0]  ; NOE        ; 4.096 ; 4.096 ; Rise       ; NOE                                ;
;  AD_IN[1]  ; NOE        ; 3.958 ; 3.958 ; Rise       ; NOE                                ;
;  AD_IN[2]  ; NOE        ; 4.062 ; 4.062 ; Rise       ; NOE                                ;
;  AD_IN[3]  ; NOE        ; 4.064 ; 4.064 ; Rise       ; NOE                                ;
;  AD_IN[4]  ; NOE        ; 4.129 ; 4.129 ; Rise       ; NOE                                ;
;  AD_IN[5]  ; NOE        ; 4.045 ; 4.045 ; Rise       ; NOE                                ;
;  AD_IN[6]  ; NOE        ; 3.859 ; 3.859 ; Rise       ; NOE                                ;
;  AD_IN[7]  ; NOE        ; 4.040 ; 4.040 ; Rise       ; NOE                                ;
;  AD_IN[8]  ; NOE        ; 2.980 ; 2.980 ; Rise       ; NOE                                ;
;  AD_IN[9]  ; NOE        ; 2.980 ; 2.980 ; Rise       ; NOE                                ;
;  AD_IN[10] ; NOE        ; 2.978 ; 2.978 ; Rise       ; NOE                                ;
;  AD_IN[11] ; NOE        ; 2.968 ; 2.968 ; Rise       ; NOE                                ;
;  AD_IN[12] ; NOE        ; 2.968 ; 2.968 ; Rise       ; NOE                                ;
;  AD_IN[13] ; NOE        ; 2.961 ; 2.961 ; Rise       ; NOE                                ;
;  AD_IN[14] ; NOE        ; 2.956 ; 2.956 ; Rise       ; NOE                                ;
;  AD_IN[15] ; NOE        ; 2.936 ; 2.936 ; Rise       ; NOE                                ;
; AD_IN[*]   ; NOE        ; 2.936 ; 2.936 ; Fall       ; NOE                                ;
;  AD_IN[8]  ; NOE        ; 2.980 ; 2.980 ; Fall       ; NOE                                ;
;  AD_IN[9]  ; NOE        ; 2.980 ; 2.980 ; Fall       ; NOE                                ;
;  AD_IN[10] ; NOE        ; 2.978 ; 2.978 ; Fall       ; NOE                                ;
;  AD_IN[11] ; NOE        ; 2.968 ; 2.968 ; Fall       ; NOE                                ;
;  AD_IN[12] ; NOE        ; 2.968 ; 2.968 ; Fall       ; NOE                                ;
;  AD_IN[13] ; NOE        ; 2.961 ; 2.961 ; Fall       ; NOE                                ;
;  AD_IN[14] ; NOE        ; 2.956 ; 2.956 ; Fall       ; NOE                                ;
;  AD_IN[15] ; NOE        ; 2.936 ; 2.936 ; Fall       ; NOE                                ;
; pin_name2  ; NWE        ; 2.622 ; 2.622 ; Rise       ; NWE                                ;
; pin_name2  ; NWE        ; 2.622 ; 2.622 ; Fall       ; NWE                                ;
; DACD[*]    ; clk0       ; 1.964 ; 1.964 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]   ; clk0       ; 1.964 ; 1.964 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]   ; clk0       ; 2.074 ; 2.074 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]   ; clk0       ; 2.159 ; 2.159 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]   ; clk0       ; 2.085 ; 2.085 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]   ; clk0       ; 2.177 ; 2.177 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]   ; clk0       ; 2.166 ; 2.166 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]   ; clk0       ; 2.114 ; 2.114 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]   ; clk0       ; 2.075 ; 2.075 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK      ; clk0       ;       ; 1.152 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK      ; clk0       ; 1.152 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+------------+------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; A16        ; pin_name1   ; 14.205 ;        ;        ; 14.205 ;
; A17        ; pin_name1   ;        ; 14.005 ; 14.005 ;        ;
; A18        ; pin_name1   ; 13.943 ;        ;        ; 13.943 ;
; AD_IN[15]  ; pin_name1   ;        ; 13.488 ; 13.488 ;        ;
; NADV       ; pin_name1   ; 8.923  ;        ;        ; 8.923  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; A16        ; pin_name1   ; 6.250 ;       ;       ; 6.250 ;
; A17        ; pin_name1   ;       ; 6.183 ; 6.183 ;       ;
; A18        ; pin_name1   ; 6.163 ;       ;       ; 6.163 ;
; AD_IN[15]  ; pin_name1   ;       ; 6.049 ; 6.049 ;       ;
; NADV       ; pin_name1   ; 3.610 ;       ;       ; 3.610 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 300      ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 64       ; 0        ; 0        ; 0        ;
; NOE                                ; NOE                                ; 64       ; 0        ; 0        ; 0        ;
; NWE                                ; NWE                                ; 16       ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 300      ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 64       ; 0        ; 0        ; 0        ;
; NOE                                ; NOE                                ; 64       ; 0        ; 0        ; 0        ;
; NWE                                ; NWE                                ; 16       ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 96    ; 96   ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 39    ; 39   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File ../DDS/Ram_dds.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../DDS/Ram_dds.qip
Warning (125092): Tcl Script File ../DDS/latchtest.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../DDS/latchtest.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Mar 25 19:17:49 2015
Info: Command: quartus_sta dds_stm32 -c dds_stm32
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dds_stm32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk0 clk0
    Info (332110): create_generated_clock -source {inst17|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {inst17|altpll_component|pll|clk[0]} {inst17|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst17|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {inst17|altpll_component|pll|clk[1]} {inst17|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name NWE NWE
    Info (332105): create_clock -period 1.000 -name NOE NOE
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.967
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.967       -23.736 NOE 
    Info (332119):    -2.256       -36.096 NWE 
    Info (332119):    20.943         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):    21.033         0.000 inst17|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):     1.396         0.000 inst17|altpll_component|pll|clk[1] 
    Info (332119):     2.943         0.000 NWE 
    Info (332119):     3.654         0.000 NOE 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567      -258.641 NWE 
    Info (332119):    -2.567       -84.085 NOE 
    Info (332119):     9.433         0.000 inst17|altpll_component|pll|clk[1] 
    Info (332119):    11.258         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):    20.000         0.000 clk0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -23.312 NWE 
    Info (332119):    -0.979        -7.832 NOE 
    Info (332119):    23.021         0.000 inst17|altpll_component|pll|clk[1] 
    Info (332119):    23.472         0.000 inst17|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):     0.404         0.000 inst17|altpll_component|pll|clk[1] 
    Info (332119):     1.840         0.000 NOE 
    Info (332119):     2.318         0.000 NWE 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -189.380 NWE 
    Info (332119):    -1.627       -53.444 NOE 
    Info (332119):    10.373         0.000 inst17|altpll_component|pll|clk[1] 
    Info (332119):    11.500         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):    20.000         0.000 clk0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 435 megabytes
    Info: Processing ended: Wed Mar 25 19:17:53 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


