{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 21:04:23 2021 " "Info: Processing started: Thu May 13 21:04:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst3~latch " "Warning: Node \"inst3~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8~latch " "Warning: Node \"inst8~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst9~latch " "Warning: Node \"inst9~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10~latch " "Warning: Node \"inst10~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst11~latch " "Warning: Node \"inst11~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst12~latch " "Warning: Node \"inst12~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst13~latch " "Warning: Node \"inst13~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst14~latch " "Warning: Node \"inst14~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 -24 144 304 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR0 " "Info: Assuming node \"PR0\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 -32 136 160 "PR0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR1 " "Info: Assuming node \"PR1\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 96 200 368 112 "PR1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR2 " "Info: Assuming node \"PR2\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 32 440 608 48 "PR2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR3 " "Info: Assuming node \"PR3\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -40 656 824 -24 "PR3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR4 " "Info: Assuming node \"PR4\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -104 896 1064 -88 "PR4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR5 " "Info: Assuming node \"PR5\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -160 1128 1296 -144 "PR5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR6 " "Info: Assuming node \"PR6\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -240 1344 1512 -224 "PR6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst13~latch " "Info: Detected ripple clock \"inst13~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst12~latch " "Info: Detected ripple clock \"inst12~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst11~latch " "Info: Detected ripple clock \"inst11~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst10~latch " "Info: Detected ripple clock \"inst10~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst9~latch " "Info: Detected ripple clock \"inst9~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst8~latch " "Info: Detected ripple clock \"inst8~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3~latch " "Info: Detected ripple clock \"inst3~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13~head_lut " "Info: Detected gated clock \"inst13~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst13~_emulated " "Info: Detected ripple clock \"inst13~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12~head_lut " "Info: Detected gated clock \"inst12~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst12~_emulated " "Info: Detected ripple clock \"inst12~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11~head_lut " "Info: Detected gated clock \"inst11~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst11~_emulated " "Info: Detected ripple clock \"inst11~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst10~head_lut " "Info: Detected gated clock \"inst10~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst10~_emulated " "Info: Detected ripple clock \"inst10~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst9~head_lut " "Info: Detected gated clock \"inst9~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst9~_emulated " "Info: Detected ripple clock \"inst9~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst8~head_lut " "Info: Detected gated clock \"inst8~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst8~_emulated " "Info: Detected ripple clock \"inst8~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst3~head_lut " "Info: Detected gated clock \"inst3~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3~_emulated " "Info: Detected ripple clock \"inst3~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register inst10~_emulated register inst10~_emulated 243.61 MHz 4.105 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 243.61 MHz between source register \"inst10~_emulated\" and destination register \"inst10~_emulated\" (period= 4.105 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.866 ns + Longest register register " "Info: + Longest register to register delay is 3.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10~_emulated 1 REG LCFF_X23_Y11_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.322 ns) 1.983 ns inst10~head_lut 2 COMB LCCOMB_X22_Y1_N10 3 " "Info: 2: + IC(1.661 ns) + CELL(0.322 ns) = 1.983 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.178 ns) 3.770 ns inst10~data_lut 3 COMB LCCOMB_X23_Y11_N8 1 " "Info: 3: + IC(1.609 ns) + CELL(0.178 ns) = 3.770 ns; Loc. = LCCOMB_X23_Y11_N8; Fanout = 1; COMB Node = 'inst10~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { inst10~head_lut inst10~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.866 ns inst10~_emulated 4 REG LCFF_X23_Y11_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.866 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 15.42 % ) " "Info: Total cell delay = 0.596 ns ( 15.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.270 ns ( 84.58 % ) " "Info: Total interconnect delay = 3.270 ns ( 84.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.866 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.866 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.661ns 1.609ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 11.953 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 11.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 -24 144 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.879 ns) 3.813 ns inst3~_emulated 2 REG LCFF_X22_Y1_N9 1 " "Info: 2: + IC(1.858 ns) + CELL(0.879 ns) = 3.813 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.322 ns) 4.497 ns inst3~head_lut 3 COMB LCCOMB_X22_Y1_N26 3 " "Info: 3: + IC(0.362 ns) + CELL(0.322 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 5.665 ns inst8~_emulated 4 REG LCFF_X22_Y1_N29 1 " "Info: 4: + IC(0.289 ns) + CELL(0.879 ns) = 5.665 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.178 ns) 6.211 ns inst8~head_lut 5 COMB LCCOMB_X22_Y1_N6 3 " "Info: 5: + IC(0.368 ns) + CELL(0.178 ns) = 6.211 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.879 ns) 8.301 ns inst9~_emulated 6 REG LCFF_X21_Y8_N17 1 " "Info: 6: + IC(1.211 ns) + CELL(0.879 ns) = 8.301 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.178 ns) 9.769 ns inst9~head_lut 7 COMB LCCOMB_X22_Y1_N24 3 " "Info: 7: + IC(1.290 ns) + CELL(0.178 ns) = 9.769 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.602 ns) 11.953 ns inst10~_emulated 8 REG LCFF_X23_Y11_N9 1 " "Info: 8: + IC(1.582 ns) + CELL(0.602 ns) = 11.953 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.993 ns ( 41.77 % ) " "Info: Total cell delay = 4.993 ns ( 41.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.960 ns ( 58.23 % ) " "Info: Total interconnect delay = 6.960 ns ( 58.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.953 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.953 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.858ns 0.362ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.953 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 11.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 -24 144 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.879 ns) 3.813 ns inst3~_emulated 2 REG LCFF_X22_Y1_N9 1 " "Info: 2: + IC(1.858 ns) + CELL(0.879 ns) = 3.813 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.322 ns) 4.497 ns inst3~head_lut 3 COMB LCCOMB_X22_Y1_N26 3 " "Info: 3: + IC(0.362 ns) + CELL(0.322 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 5.665 ns inst8~_emulated 4 REG LCFF_X22_Y1_N29 1 " "Info: 4: + IC(0.289 ns) + CELL(0.879 ns) = 5.665 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.178 ns) 6.211 ns inst8~head_lut 5 COMB LCCOMB_X22_Y1_N6 3 " "Info: 5: + IC(0.368 ns) + CELL(0.178 ns) = 6.211 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.879 ns) 8.301 ns inst9~_emulated 6 REG LCFF_X21_Y8_N17 1 " "Info: 6: + IC(1.211 ns) + CELL(0.879 ns) = 8.301 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.178 ns) 9.769 ns inst9~head_lut 7 COMB LCCOMB_X22_Y1_N24 3 " "Info: 7: + IC(1.290 ns) + CELL(0.178 ns) = 9.769 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.602 ns) 11.953 ns inst10~_emulated 8 REG LCFF_X23_Y11_N9 1 " "Info: 8: + IC(1.582 ns) + CELL(0.602 ns) = 11.953 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.993 ns ( 41.77 % ) " "Info: Total cell delay = 4.993 ns ( 41.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.960 ns ( 58.23 % ) " "Info: Total interconnect delay = 6.960 ns ( 58.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.953 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.953 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.858ns 0.362ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.953 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.953 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.858ns 0.362ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.953 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.858ns 0.362ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.866 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.866 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.661ns 1.609ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.953 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.953 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.858ns 0.362ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.953 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.858ns 0.362ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR0 register inst10~_emulated register inst10~_emulated 243.61 MHz 4.105 ns Internal " "Info: Clock \"PR0\" has Internal fmax of 243.61 MHz between source register \"inst10~_emulated\" and destination register \"inst10~_emulated\" (period= 4.105 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.866 ns + Longest register register " "Info: + Longest register to register delay is 3.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10~_emulated 1 REG LCFF_X23_Y11_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.322 ns) 1.983 ns inst10~head_lut 2 COMB LCCOMB_X22_Y1_N10 3 " "Info: 2: + IC(1.661 ns) + CELL(0.322 ns) = 1.983 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.178 ns) 3.770 ns inst10~data_lut 3 COMB LCCOMB_X23_Y11_N8 1 " "Info: 3: + IC(1.609 ns) + CELL(0.178 ns) = 3.770 ns; Loc. = LCCOMB_X23_Y11_N8; Fanout = 1; COMB Node = 'inst10~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { inst10~head_lut inst10~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.866 ns inst10~_emulated 4 REG LCFF_X23_Y11_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.866 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 15.42 % ) " "Info: Total cell delay = 0.596 ns ( 15.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.270 ns ( 84.58 % ) " "Info: Total interconnect delay = 3.270 ns ( 84.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.866 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.866 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.661ns 1.609ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR0 destination 9.944 ns + Shortest register " "Info: + Shortest clock path from clock \"PR0\" to destination register is 9.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR0 1 CLK PIN_77 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'PR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR0 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 -32 136 160 "PR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.178 ns) 2.488 ns inst3~head_lut 2 COMB LCCOMB_X22_Y1_N26 3 " "Info: 2: + IC(1.407 ns) + CELL(0.178 ns) = 2.488 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { PR0 inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 3.656 ns inst8~_emulated 3 REG LCFF_X22_Y1_N29 1 " "Info: 3: + IC(0.289 ns) + CELL(0.879 ns) = 3.656 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.178 ns) 4.202 ns inst8~head_lut 4 COMB LCCOMB_X22_Y1_N6 3 " "Info: 4: + IC(0.368 ns) + CELL(0.178 ns) = 4.202 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.879 ns) 6.292 ns inst9~_emulated 5 REG LCFF_X21_Y8_N17 1 " "Info: 5: + IC(1.211 ns) + CELL(0.879 ns) = 6.292 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.178 ns) 7.760 ns inst9~head_lut 6 COMB LCCOMB_X22_Y1_N24 3 " "Info: 6: + IC(1.290 ns) + CELL(0.178 ns) = 7.760 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.602 ns) 9.944 ns inst10~_emulated 7 REG LCFF_X23_Y11_N9 1 " "Info: 7: + IC(1.582 ns) + CELL(0.602 ns) = 9.944 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.797 ns ( 38.18 % ) " "Info: Total cell delay = 3.797 ns ( 38.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.147 ns ( 61.82 % ) " "Info: Total interconnect delay = 6.147 ns ( 61.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.944 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.944 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.407ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR0 source 9.944 ns - Longest register " "Info: - Longest clock path from clock \"PR0\" to source register is 9.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR0 1 CLK PIN_77 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'PR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR0 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 -32 136 160 "PR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.178 ns) 2.488 ns inst3~head_lut 2 COMB LCCOMB_X22_Y1_N26 3 " "Info: 2: + IC(1.407 ns) + CELL(0.178 ns) = 2.488 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { PR0 inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 3.656 ns inst8~_emulated 3 REG LCFF_X22_Y1_N29 1 " "Info: 3: + IC(0.289 ns) + CELL(0.879 ns) = 3.656 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.178 ns) 4.202 ns inst8~head_lut 4 COMB LCCOMB_X22_Y1_N6 3 " "Info: 4: + IC(0.368 ns) + CELL(0.178 ns) = 4.202 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.879 ns) 6.292 ns inst9~_emulated 5 REG LCFF_X21_Y8_N17 1 " "Info: 5: + IC(1.211 ns) + CELL(0.879 ns) = 6.292 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.178 ns) 7.760 ns inst9~head_lut 6 COMB LCCOMB_X22_Y1_N24 3 " "Info: 6: + IC(1.290 ns) + CELL(0.178 ns) = 7.760 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.602 ns) 9.944 ns inst10~_emulated 7 REG LCFF_X23_Y11_N9 1 " "Info: 7: + IC(1.582 ns) + CELL(0.602 ns) = 9.944 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.797 ns ( 38.18 % ) " "Info: Total cell delay = 3.797 ns ( 38.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.147 ns ( 61.82 % ) " "Info: Total interconnect delay = 6.147 ns ( 61.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.944 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.944 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.407ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.944 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.944 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.407ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.944 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.407ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.866 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.866 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.661ns 1.609ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.944 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.944 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.407ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.944 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.407ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns } { 0.000ns 0.903ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register inst14~_emulated register inst14~_emulated 46.87 MHz 21.337 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 46.87 MHz between source register \"inst14~_emulated\" and destination register \"inst14~_emulated\" (period= 21.337 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.106 ns + Longest register register " "Info: + Longest register to register delay is 1.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X28_Y8_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.178 ns) 0.537 ns inst14~head_lut 2 COMB LCCOMB_X28_Y8_N0 2 " "Info: 2: + IC(0.359 ns) + CELL(0.178 ns) = 0.537 ns; Loc. = LCCOMB_X28_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 1.010 ns inst14~data_lut 3 COMB LCCOMB_X28_Y8_N22 1 " "Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 1.010 ns; Loc. = LCCOMB_X28_Y8_N22; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.106 ns inst14~_emulated 4 REG LCFF_X28_Y8_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.106 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 40.87 % ) " "Info: Total cell delay = 0.452 ns ( 40.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.654 ns ( 59.13 % ) " "Info: Total interconnect delay = 0.654 ns ( 59.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.106 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.359ns 0.295ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-19.992 ns - Smallest " "Info: - Smallest clock skew is -19.992 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 4.690 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 4.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns CLR 1 CLK PIN_206 24 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.557 ns) + CELL(0.322 ns) 3.812 ns inst13~head_lut 2 COMB LCCOMB_X28_Y8_N28 3 " "Info: 2: + IC(2.557 ns) + CELL(0.322 ns) = 3.812 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { CLR inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 4.690 ns inst14~_emulated 3 REG LCFF_X28_Y8_N23 1 " "Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 4.690 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 39.59 % ) " "Info: Total cell delay = 1.857 ns ( 39.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.833 ns ( 60.41 % ) " "Info: Total interconnect delay = 2.833 ns ( 60.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.557ns 0.276ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 24.682 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 24.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns CLR 1 CLK PIN_206 24 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.450 ns) + CELL(0.544 ns) 3.927 ns inst3~head_lut 2 COMB LCCOMB_X22_Y1_N26 3 " "Info: 2: + IC(2.450 ns) + CELL(0.544 ns) = 3.927 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { CLR inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 5.095 ns inst8~_emulated 3 REG LCFF_X22_Y1_N29 1 " "Info: 3: + IC(0.289 ns) + CELL(0.879 ns) = 5.095 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.178 ns) 5.641 ns inst8~head_lut 4 COMB LCCOMB_X22_Y1_N6 3 " "Info: 4: + IC(0.368 ns) + CELL(0.178 ns) = 5.641 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.879 ns) 7.731 ns inst9~_emulated 5 REG LCFF_X21_Y8_N17 1 " "Info: 5: + IC(1.211 ns) + CELL(0.879 ns) = 7.731 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.178 ns) 9.199 ns inst9~head_lut 6 COMB LCCOMB_X22_Y1_N24 3 " "Info: 6: + IC(1.290 ns) + CELL(0.178 ns) = 9.199 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.879 ns) 11.660 ns inst10~_emulated 7 REG LCFF_X23_Y11_N9 1 " "Info: 7: + IC(1.582 ns) + CELL(0.879 ns) = 11.660 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.322 ns) 13.643 ns inst10~head_lut 8 COMB LCCOMB_X22_Y1_N10 3 " "Info: 8: + IC(1.661 ns) + CELL(0.322 ns) = 13.643 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.879 ns) 16.107 ns inst11~_emulated 9 REG LCFF_X23_Y11_N27 1 " "Info: 9: + IC(1.585 ns) + CELL(0.879 ns) = 16.107 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.178 ns) 17.931 ns inst11~head_lut 10 COMB LCCOMB_X22_Y1_N4 3 " "Info: 10: + IC(1.646 ns) + CELL(0.178 ns) = 17.931 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.879 ns) 20.839 ns inst12~_emulated 11 REG LCFF_X28_Y10_N9 1 " "Info: 11: + IC(2.029 ns) + CELL(0.879 ns) = 20.839 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.322 ns) 22.110 ns inst12~head_lut 12 COMB LCCOMB_X28_Y8_N8 3 " "Info: 12: + IC(0.949 ns) + CELL(0.322 ns) = 22.110 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.879 ns) 23.267 ns inst13~_emulated 13 REG LCFF_X28_Y8_N3 1 " "Info: 13: + IC(0.278 ns) + CELL(0.879 ns) = 23.267 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.178 ns) 23.804 ns inst13~head_lut 14 COMB LCCOMB_X28_Y8_N28 3 " "Info: 14: + IC(0.359 ns) + CELL(0.178 ns) = 23.804 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 24.682 ns inst14~_emulated 15 REG LCFF_X28_Y8_N23 1 " "Info: 15: + IC(0.276 ns) + CELL(0.602 ns) = 24.682 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.709 ns ( 35.28 % ) " "Info: Total cell delay = 8.709 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.973 ns ( 64.72 % ) " "Info: Total interconnect delay = 15.973 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.682 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "24.682 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.450ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns 1.661ns 1.585ns 1.646ns 2.029ns 0.949ns 0.278ns 0.359ns 0.276ns } { 0.000ns 0.933ns 0.544ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.557ns 0.276ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.682 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "24.682 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.450ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns 1.661ns 1.585ns 1.646ns 2.029ns 0.949ns 0.278ns 0.359ns 0.276ns } { 0.000ns 0.933ns 0.544ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.106 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.359ns 0.295ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.557ns 0.276ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.682 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "24.682 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.450ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns 1.661ns 1.585ns 1.646ns 2.029ns 0.949ns 0.278ns 0.359ns 0.276ns } { 0.000ns 0.933ns 0.544ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR1 register inst10~_emulated register inst10~_emulated 243.61 MHz 4.105 ns Internal " "Info: Clock \"PR1\" has Internal fmax of 243.61 MHz between source register \"inst10~_emulated\" and destination register \"inst10~_emulated\" (period= 4.105 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.866 ns + Longest register register " "Info: + Longest register to register delay is 3.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10~_emulated 1 REG LCFF_X23_Y11_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.322 ns) 1.983 ns inst10~head_lut 2 COMB LCCOMB_X22_Y1_N10 3 " "Info: 2: + IC(1.661 ns) + CELL(0.322 ns) = 1.983 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.178 ns) 3.770 ns inst10~data_lut 3 COMB LCCOMB_X23_Y11_N8 1 " "Info: 3: + IC(1.609 ns) + CELL(0.178 ns) = 3.770 ns; Loc. = LCCOMB_X23_Y11_N8; Fanout = 1; COMB Node = 'inst10~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { inst10~head_lut inst10~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.866 ns inst10~_emulated 4 REG LCFF_X23_Y11_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.866 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 15.42 % ) " "Info: Total cell delay = 0.596 ns ( 15.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.270 ns ( 84.58 % ) " "Info: Total interconnect delay = 3.270 ns ( 84.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.866 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.866 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.661ns 1.609ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR1 destination 8.077 ns + Shortest register " "Info: + Shortest clock path from clock \"PR1\" to destination register is 8.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns PR1 1 CLK PIN_80 3 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 3; CLK Node = 'PR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR1 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 96 200 368 112 "PR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.322 ns) 2.335 ns inst8~head_lut 2 COMB LCCOMB_X22_Y1_N6 3 " "Info: 2: + IC(1.100 ns) + CELL(0.322 ns) = 2.335 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { PR1 inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.879 ns) 4.425 ns inst9~_emulated 3 REG LCFF_X21_Y8_N17 1 " "Info: 3: + IC(1.211 ns) + CELL(0.879 ns) = 4.425 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.178 ns) 5.893 ns inst9~head_lut 4 COMB LCCOMB_X22_Y1_N24 3 " "Info: 4: + IC(1.290 ns) + CELL(0.178 ns) = 5.893 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.602 ns) 8.077 ns inst10~_emulated 5 REG LCFF_X23_Y11_N9 1 " "Info: 5: + IC(1.582 ns) + CELL(0.602 ns) = 8.077 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.894 ns ( 35.83 % ) " "Info: Total cell delay = 2.894 ns ( 35.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.183 ns ( 64.17 % ) " "Info: Total interconnect delay = 5.183 ns ( 64.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.077 ns" { PR1 inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.077 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.100ns 1.211ns 1.290ns 1.582ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR1 source 8.077 ns - Longest register " "Info: - Longest clock path from clock \"PR1\" to source register is 8.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns PR1 1 CLK PIN_80 3 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 3; CLK Node = 'PR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR1 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 96 200 368 112 "PR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.322 ns) 2.335 ns inst8~head_lut 2 COMB LCCOMB_X22_Y1_N6 3 " "Info: 2: + IC(1.100 ns) + CELL(0.322 ns) = 2.335 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { PR1 inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.879 ns) 4.425 ns inst9~_emulated 3 REG LCFF_X21_Y8_N17 1 " "Info: 3: + IC(1.211 ns) + CELL(0.879 ns) = 4.425 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.178 ns) 5.893 ns inst9~head_lut 4 COMB LCCOMB_X22_Y1_N24 3 " "Info: 4: + IC(1.290 ns) + CELL(0.178 ns) = 5.893 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.602 ns) 8.077 ns inst10~_emulated 5 REG LCFF_X23_Y11_N9 1 " "Info: 5: + IC(1.582 ns) + CELL(0.602 ns) = 8.077 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.894 ns ( 35.83 % ) " "Info: Total cell delay = 2.894 ns ( 35.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.183 ns ( 64.17 % ) " "Info: Total interconnect delay = 5.183 ns ( 64.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.077 ns" { PR1 inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.077 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.100ns 1.211ns 1.290ns 1.582ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.077 ns" { PR1 inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.077 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.100ns 1.211ns 1.290ns 1.582ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.077 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.100ns 1.211ns 1.290ns 1.582ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.866 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.866 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.661ns 1.609ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.077 ns" { PR1 inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.077 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.100ns 1.211ns 1.290ns 1.582ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.077 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.100ns 1.211ns 1.290ns 1.582ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR2 register inst10~_emulated register inst10~_emulated 243.61 MHz 4.105 ns Internal " "Info: Clock \"PR2\" has Internal fmax of 243.61 MHz between source register \"inst10~_emulated\" and destination register \"inst10~_emulated\" (period= 4.105 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.866 ns + Longest register register " "Info: + Longest register to register delay is 3.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10~_emulated 1 REG LCFF_X23_Y11_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.322 ns) 1.983 ns inst10~head_lut 2 COMB LCCOMB_X22_Y1_N10 3 " "Info: 2: + IC(1.661 ns) + CELL(0.322 ns) = 1.983 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.178 ns) 3.770 ns inst10~data_lut 3 COMB LCCOMB_X23_Y11_N8 1 " "Info: 3: + IC(1.609 ns) + CELL(0.178 ns) = 3.770 ns; Loc. = LCCOMB_X23_Y11_N8; Fanout = 1; COMB Node = 'inst10~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { inst10~head_lut inst10~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.866 ns inst10~_emulated 4 REG LCFF_X23_Y11_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.866 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 15.42 % ) " "Info: Total cell delay = 0.596 ns ( 15.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.270 ns ( 84.58 % ) " "Info: Total interconnect delay = 3.270 ns ( 84.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.866 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.866 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.661ns 1.609ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR2 destination 4.783 ns + Shortest register " "Info: + Shortest clock path from clock \"PR2\" to destination register is 4.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR2 1 CLK PIN_81 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_81; Fanout = 3; CLK Node = 'PR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR2 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 32 440 608 48 "PR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.542 ns) 2.599 ns inst9~head_lut 2 COMB LCCOMB_X22_Y1_N24 3 " "Info: 2: + IC(1.154 ns) + CELL(0.542 ns) = 2.599 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { PR2 inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.602 ns) 4.783 ns inst10~_emulated 3 REG LCFF_X23_Y11_N9 1 " "Info: 3: + IC(1.582 ns) + CELL(0.602 ns) = 4.783 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 42.80 % ) " "Info: Total cell delay = 2.047 ns ( 42.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.736 ns ( 57.20 % ) " "Info: Total interconnect delay = 2.736 ns ( 57.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { PR2 inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.154ns 1.582ns } { 0.000ns 0.903ns 0.542ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR2 source 4.783 ns - Longest register " "Info: - Longest clock path from clock \"PR2\" to source register is 4.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR2 1 CLK PIN_81 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_81; Fanout = 3; CLK Node = 'PR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR2 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 32 440 608 48 "PR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.542 ns) 2.599 ns inst9~head_lut 2 COMB LCCOMB_X22_Y1_N24 3 " "Info: 2: + IC(1.154 ns) + CELL(0.542 ns) = 2.599 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { PR2 inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.602 ns) 4.783 ns inst10~_emulated 3 REG LCFF_X23_Y11_N9 1 " "Info: 3: + IC(1.582 ns) + CELL(0.602 ns) = 4.783 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 42.80 % ) " "Info: Total cell delay = 2.047 ns ( 42.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.736 ns ( 57.20 % ) " "Info: Total interconnect delay = 2.736 ns ( 57.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { PR2 inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.154ns 1.582ns } { 0.000ns 0.903ns 0.542ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { PR2 inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.154ns 1.582ns } { 0.000ns 0.903ns 0.542ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.154ns 1.582ns } { 0.000ns 0.903ns 0.542ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.866 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.866 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.661ns 1.609ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { PR2 inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.154ns 1.582ns } { 0.000ns 0.903ns 0.542ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.154ns 1.582ns } { 0.000ns 0.903ns 0.542ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR3 register inst11~_emulated register inst11~_emulated 252.97 MHz 3.953 ns Internal " "Info: Clock \"PR3\" has Internal fmax of 252.97 MHz between source register \"inst11~_emulated\" and destination register \"inst11~_emulated\" (period= 3.953 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.714 ns + Longest register register " "Info: + Longest register to register delay is 3.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11~_emulated 1 REG LCFF_X23_Y11_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.178 ns) 1.824 ns inst11~head_lut 2 COMB LCCOMB_X22_Y1_N4 3 " "Info: 2: + IC(1.646 ns) + CELL(0.178 ns) = 1.824 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.178 ns) 3.618 ns inst11~data_lut 3 COMB LCCOMB_X23_Y11_N26 1 " "Info: 3: + IC(1.616 ns) + CELL(0.178 ns) = 3.618 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 1; COMB Node = 'inst11~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { inst11~head_lut inst11~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.714 ns inst11~_emulated 4 REG LCFF_X23_Y11_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.714 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 12.17 % ) " "Info: Total cell delay = 0.452 ns ( 12.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.262 ns ( 87.83 % ) " "Info: Total interconnect delay = 3.262 ns ( 87.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.714 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.714 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 1.646ns 1.616ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR3 destination 4.400 ns + Shortest register " "Info: + Shortest clock path from clock \"PR3\" to destination register is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR3 1 CLK PIN_82 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'PR3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR3 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -40 656 824 -24 "PR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.178 ns) 2.213 ns inst10~head_lut 2 COMB LCCOMB_X22_Y1_N10 3 " "Info: 2: + IC(1.132 ns) + CELL(0.178 ns) = 2.213 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { PR3 inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.602 ns) 4.400 ns inst11~_emulated 3 REG LCFF_X23_Y11_N27 1 " "Info: 3: + IC(1.585 ns) + CELL(0.602 ns) = 4.400 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.683 ns ( 38.25 % ) " "Info: Total cell delay = 1.683 ns ( 38.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.717 ns ( 61.75 % ) " "Info: Total interconnect delay = 2.717 ns ( 61.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { PR3 inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.132ns 1.585ns } { 0.000ns 0.903ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR3 source 4.400 ns - Longest register " "Info: - Longest clock path from clock \"PR3\" to source register is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR3 1 CLK PIN_82 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'PR3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR3 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -40 656 824 -24 "PR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.178 ns) 2.213 ns inst10~head_lut 2 COMB LCCOMB_X22_Y1_N10 3 " "Info: 2: + IC(1.132 ns) + CELL(0.178 ns) = 2.213 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { PR3 inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.602 ns) 4.400 ns inst11~_emulated 3 REG LCFF_X23_Y11_N27 1 " "Info: 3: + IC(1.585 ns) + CELL(0.602 ns) = 4.400 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.683 ns ( 38.25 % ) " "Info: Total cell delay = 1.683 ns ( 38.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.717 ns ( 61.75 % ) " "Info: Total interconnect delay = 2.717 ns ( 61.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { PR3 inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.132ns 1.585ns } { 0.000ns 0.903ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { PR3 inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.132ns 1.585ns } { 0.000ns 0.903ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.132ns 1.585ns } { 0.000ns 0.903ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.714 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.714 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 1.646ns 1.616ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { PR3 inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.132ns 1.585ns } { 0.000ns 0.903ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.132ns 1.585ns } { 0.000ns 0.903ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR4 register inst12~_emulated register inst12~_emulated 375.23 MHz 2.665 ns Internal " "Info: Clock \"PR4\" has Internal fmax of 375.23 MHz between source register \"inst12~_emulated\" and destination register \"inst12~_emulated\" (period= 2.665 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.426 ns + Longest register register " "Info: + Longest register to register delay is 2.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12~_emulated 1 REG LCFF_X28_Y10_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.322 ns) 1.271 ns inst12~head_lut 2 COMB LCCOMB_X28_Y8_N8 3 " "Info: 2: + IC(0.949 ns) + CELL(0.322 ns) = 1.271 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.178 ns) 2.330 ns inst12~data_lut 3 COMB LCCOMB_X28_Y10_N8 1 " "Info: 3: + IC(0.881 ns) + CELL(0.178 ns) = 2.330 ns; Loc. = LCCOMB_X28_Y10_N8; Fanout = 1; COMB Node = 'inst12~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { inst12~head_lut inst12~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.426 ns inst12~_emulated 4 REG LCFF_X28_Y10_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.426 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 24.57 % ) " "Info: Total cell delay = 0.596 ns ( 24.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.830 ns ( 75.43 % ) " "Info: Total interconnect delay = 1.830 ns ( 75.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.426 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.426 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 0.949ns 0.881ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR4 destination 5.261 ns + Shortest register " "Info: + Shortest clock path from clock \"PR4\" to destination register is 5.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns PR4 1 CLK PIN_84 3 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_84; Fanout = 3; CLK Node = 'PR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR4 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -104 896 1064 -88 "PR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.322 ns) 2.630 ns inst11~head_lut 2 COMB LCCOMB_X22_Y1_N4 3 " "Info: 2: + IC(1.415 ns) + CELL(0.322 ns) = 2.630 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { PR4 inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.602 ns) 5.261 ns inst12~_emulated 3 REG LCFF_X28_Y10_N9 1 " "Info: 3: + IC(2.029 ns) + CELL(0.602 ns) = 5.261 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 34.54 % ) " "Info: Total cell delay = 1.817 ns ( 34.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.444 ns ( 65.46 % ) " "Info: Total interconnect delay = 3.444 ns ( 65.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.261 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.261 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.415ns 2.029ns } { 0.000ns 0.893ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR4 source 5.261 ns - Longest register " "Info: - Longest clock path from clock \"PR4\" to source register is 5.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns PR4 1 CLK PIN_84 3 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_84; Fanout = 3; CLK Node = 'PR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR4 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -104 896 1064 -88 "PR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.322 ns) 2.630 ns inst11~head_lut 2 COMB LCCOMB_X22_Y1_N4 3 " "Info: 2: + IC(1.415 ns) + CELL(0.322 ns) = 2.630 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { PR4 inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.602 ns) 5.261 ns inst12~_emulated 3 REG LCFF_X28_Y10_N9 1 " "Info: 3: + IC(2.029 ns) + CELL(0.602 ns) = 5.261 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 34.54 % ) " "Info: Total cell delay = 1.817 ns ( 34.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.444 ns ( 65.46 % ) " "Info: Total interconnect delay = 3.444 ns ( 65.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.261 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.261 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.415ns 2.029ns } { 0.000ns 0.893ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.261 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.261 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.415ns 2.029ns } { 0.000ns 0.893ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.261 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.415ns 2.029ns } { 0.000ns 0.893ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.426 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.426 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 0.949ns 0.881ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.261 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.261 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.415ns 2.029ns } { 0.000ns 0.893ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.261 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.415ns 2.029ns } { 0.000ns 0.893ns 0.322ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PR5 register register inst13~_emulated inst13~_emulated 405.02 MHz Internal " "Info: Clock \"PR5\" Internal fmax is restricted to 405.02 MHz between source register \"inst13~_emulated\" and destination register \"inst13~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.114 ns + Longest register register " "Info: + Longest register to register delay is 1.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst13~_emulated 1 REG LCFF_X28_Y8_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.178 ns) 0.537 ns inst13~head_lut 2 COMB LCCOMB_X28_Y8_N28 3 " "Info: 2: + IC(0.359 ns) + CELL(0.178 ns) = 0.537 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 1.018 ns inst13~data_lut 3 COMB LCCOMB_X28_Y8_N2 1 " "Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 1.018 ns; Loc. = LCCOMB_X28_Y8_N2; Fanout = 1; COMB Node = 'inst13~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { inst13~head_lut inst13~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.114 ns inst13~_emulated 4 REG LCFF_X28_Y8_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.114 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 40.57 % ) " "Info: Total cell delay = 0.452 ns ( 40.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.662 ns ( 59.43 % ) " "Info: Total interconnect delay = 0.662 ns ( 59.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { inst13~_emulated inst13~head_lut inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.114 ns" { inst13~_emulated {} inst13~head_lut {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.359ns 0.303ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR5 destination 3.517 ns + Shortest register " "Info: + Shortest clock path from clock \"PR5\" to destination register is 3.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns PR5 1 CLK PIN_86 3 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_86; Fanout = 3; CLK Node = 'PR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR5 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -160 1128 1296 -144 "PR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.178 ns) 2.637 ns inst12~head_lut 2 COMB LCCOMB_X28_Y8_N8 3 " "Info: 2: + IC(1.566 ns) + CELL(0.178 ns) = 2.637 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { PR5 inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.602 ns) 3.517 ns inst13~_emulated 3 REG LCFF_X28_Y8_N3 1 " "Info: 3: + IC(0.278 ns) + CELL(0.602 ns) = 3.517 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.673 ns ( 47.57 % ) " "Info: Total cell delay = 1.673 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.844 ns ( 52.43 % ) " "Info: Total interconnect delay = 1.844 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.517 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.517 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.566ns 0.278ns } { 0.000ns 0.893ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR5 source 3.517 ns - Longest register " "Info: - Longest clock path from clock \"PR5\" to source register is 3.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns PR5 1 CLK PIN_86 3 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_86; Fanout = 3; CLK Node = 'PR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR5 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -160 1128 1296 -144 "PR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.178 ns) 2.637 ns inst12~head_lut 2 COMB LCCOMB_X28_Y8_N8 3 " "Info: 2: + IC(1.566 ns) + CELL(0.178 ns) = 2.637 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { PR5 inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.602 ns) 3.517 ns inst13~_emulated 3 REG LCFF_X28_Y8_N3 1 " "Info: 3: + IC(0.278 ns) + CELL(0.602 ns) = 3.517 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.673 ns ( 47.57 % ) " "Info: Total cell delay = 1.673 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.844 ns ( 52.43 % ) " "Info: Total interconnect delay = 1.844 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.517 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.517 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.566ns 0.278ns } { 0.000ns 0.893ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.517 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.517 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.566ns 0.278ns } { 0.000ns 0.893ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.517 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.566ns 0.278ns } { 0.000ns 0.893ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { inst13~_emulated inst13~head_lut inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.114 ns" { inst13~_emulated {} inst13~head_lut {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.359ns 0.303ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.517 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.517 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.566ns 0.278ns } { 0.000ns 0.893ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.517 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.566ns 0.278ns } { 0.000ns 0.893ns 0.178ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst13~_emulated {} } {  } {  } "" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PR6 register register inst14~_emulated inst14~_emulated 405.02 MHz Internal " "Info: Clock \"PR6\" Internal fmax is restricted to 405.02 MHz between source register \"inst14~_emulated\" and destination register \"inst14~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.106 ns + Longest register register " "Info: + Longest register to register delay is 1.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X28_Y8_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.178 ns) 0.537 ns inst14~head_lut 2 COMB LCCOMB_X28_Y8_N0 2 " "Info: 2: + IC(0.359 ns) + CELL(0.178 ns) = 0.537 ns; Loc. = LCCOMB_X28_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 1.010 ns inst14~data_lut 3 COMB LCCOMB_X28_Y8_N22 1 " "Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 1.010 ns; Loc. = LCCOMB_X28_Y8_N22; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.106 ns inst14~_emulated 4 REG LCFF_X28_Y8_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.106 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 40.87 % ) " "Info: Total cell delay = 0.452 ns ( 40.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.654 ns ( 59.13 % ) " "Info: Total interconnect delay = 0.654 ns ( 59.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.106 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.359ns 0.295ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR6 destination 3.881 ns + Shortest register " "Info: + Shortest clock path from clock \"PR6\" to destination register is 3.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR6 1 CLK PIN_87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'PR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -240 1344 1512 -224 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.521 ns) 3.003 ns inst13~head_lut 2 COMB LCCOMB_X28_Y8_N28 3 " "Info: 2: + IC(1.579 ns) + CELL(0.521 ns) = 3.003 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 3.881 ns inst14~_emulated 3 REG LCFF_X28_Y8_N23 1 " "Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 3.881 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.026 ns ( 52.20 % ) " "Info: Total cell delay = 2.026 ns ( 52.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.855 ns ( 47.80 % ) " "Info: Total interconnect delay = 1.855 ns ( 47.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.881 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.881 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.579ns 0.276ns } { 0.000ns 0.903ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR6 source 3.881 ns - Longest register " "Info: - Longest clock path from clock \"PR6\" to source register is 3.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR6 1 CLK PIN_87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'PR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -240 1344 1512 -224 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.521 ns) 3.003 ns inst13~head_lut 2 COMB LCCOMB_X28_Y8_N28 3 " "Info: 2: + IC(1.579 ns) + CELL(0.521 ns) = 3.003 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 3.881 ns inst14~_emulated 3 REG LCFF_X28_Y8_N23 1 " "Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 3.881 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.026 ns ( 52.20 % ) " "Info: Total cell delay = 2.026 ns ( 52.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.855 ns ( 47.80 % ) " "Info: Total interconnect delay = 1.855 ns ( 47.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.881 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.881 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.579ns 0.276ns } { 0.000ns 0.903ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.881 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.881 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.579ns 0.276ns } { 0.000ns 0.903ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.881 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.579ns 0.276ns } { 0.000ns 0.903ns 0.521ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.106 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.359ns 0.295ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.881 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.881 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.579ns 0.276ns } { 0.000ns 0.903ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.881 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.579ns 0.276ns } { 0.000ns 0.903ns 0.521ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst14~_emulated {} } {  } {  } "" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst14~_emulated inst14~_emulated CLR 18.895 ns " "Info: Found hold time violation between source  pin or register \"inst14~_emulated\" and destination pin or register \"inst14~_emulated\" for clock \"CLR\" (Hold time is 18.895 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "19.992 ns + Largest " "Info: + Largest clock skew is 19.992 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 24.682 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 24.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns CLR 1 CLK PIN_206 24 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.450 ns) + CELL(0.544 ns) 3.927 ns inst3~head_lut 2 COMB LCCOMB_X22_Y1_N26 3 " "Info: 2: + IC(2.450 ns) + CELL(0.544 ns) = 3.927 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { CLR inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 5.095 ns inst8~_emulated 3 REG LCFF_X22_Y1_N29 1 " "Info: 3: + IC(0.289 ns) + CELL(0.879 ns) = 5.095 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.178 ns) 5.641 ns inst8~head_lut 4 COMB LCCOMB_X22_Y1_N6 3 " "Info: 4: + IC(0.368 ns) + CELL(0.178 ns) = 5.641 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.879 ns) 7.731 ns inst9~_emulated 5 REG LCFF_X21_Y8_N17 1 " "Info: 5: + IC(1.211 ns) + CELL(0.879 ns) = 7.731 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.178 ns) 9.199 ns inst9~head_lut 6 COMB LCCOMB_X22_Y1_N24 3 " "Info: 6: + IC(1.290 ns) + CELL(0.178 ns) = 9.199 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.879 ns) 11.660 ns inst10~_emulated 7 REG LCFF_X23_Y11_N9 1 " "Info: 7: + IC(1.582 ns) + CELL(0.879 ns) = 11.660 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.322 ns) 13.643 ns inst10~head_lut 8 COMB LCCOMB_X22_Y1_N10 3 " "Info: 8: + IC(1.661 ns) + CELL(0.322 ns) = 13.643 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.879 ns) 16.107 ns inst11~_emulated 9 REG LCFF_X23_Y11_N27 1 " "Info: 9: + IC(1.585 ns) + CELL(0.879 ns) = 16.107 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.178 ns) 17.931 ns inst11~head_lut 10 COMB LCCOMB_X22_Y1_N4 3 " "Info: 10: + IC(1.646 ns) + CELL(0.178 ns) = 17.931 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.879 ns) 20.839 ns inst12~_emulated 11 REG LCFF_X28_Y10_N9 1 " "Info: 11: + IC(2.029 ns) + CELL(0.879 ns) = 20.839 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.322 ns) 22.110 ns inst12~head_lut 12 COMB LCCOMB_X28_Y8_N8 3 " "Info: 12: + IC(0.949 ns) + CELL(0.322 ns) = 22.110 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.879 ns) 23.267 ns inst13~_emulated 13 REG LCFF_X28_Y8_N3 1 " "Info: 13: + IC(0.278 ns) + CELL(0.879 ns) = 23.267 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.178 ns) 23.804 ns inst13~head_lut 14 COMB LCCOMB_X28_Y8_N28 3 " "Info: 14: + IC(0.359 ns) + CELL(0.178 ns) = 23.804 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 24.682 ns inst14~_emulated 15 REG LCFF_X28_Y8_N23 1 " "Info: 15: + IC(0.276 ns) + CELL(0.602 ns) = 24.682 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.709 ns ( 35.28 % ) " "Info: Total cell delay = 8.709 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.973 ns ( 64.72 % ) " "Info: Total interconnect delay = 15.973 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.682 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "24.682 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.450ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns 1.661ns 1.585ns 1.646ns 2.029ns 0.949ns 0.278ns 0.359ns 0.276ns } { 0.000ns 0.933ns 0.544ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 4.690 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 4.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns CLR 1 CLK PIN_206 24 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.557 ns) + CELL(0.322 ns) 3.812 ns inst13~head_lut 2 COMB LCCOMB_X28_Y8_N28 3 " "Info: 2: + IC(2.557 ns) + CELL(0.322 ns) = 3.812 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { CLR inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 4.690 ns inst14~_emulated 3 REG LCFF_X28_Y8_N23 1 " "Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 4.690 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 39.59 % ) " "Info: Total cell delay = 1.857 ns ( 39.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.833 ns ( 60.41 % ) " "Info: Total interconnect delay = 2.833 ns ( 60.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.557ns 0.276ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.682 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "24.682 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.450ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns 1.661ns 1.585ns 1.646ns 2.029ns 0.949ns 0.278ns 0.359ns 0.276ns } { 0.000ns 0.933ns 0.544ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.557ns 0.276ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.106 ns - Shortest register register " "Info: - Shortest register to register delay is 1.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X28_Y8_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.178 ns) 0.537 ns inst14~head_lut 2 COMB LCCOMB_X28_Y8_N0 2 " "Info: 2: + IC(0.359 ns) + CELL(0.178 ns) = 0.537 ns; Loc. = LCCOMB_X28_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 1.010 ns inst14~data_lut 3 COMB LCCOMB_X28_Y8_N22 1 " "Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 1.010 ns; Loc. = LCCOMB_X28_Y8_N22; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.106 ns inst14~_emulated 4 REG LCFF_X28_Y8_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.106 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 40.87 % ) " "Info: Total cell delay = 0.452 ns ( 40.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.654 ns ( 59.13 % ) " "Info: Total interconnect delay = 0.654 ns ( 59.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.106 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.359ns 0.295ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.682 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "24.682 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.450ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns 1.661ns 1.585ns 1.646ns 2.029ns 0.949ns 0.278ns 0.359ns 0.276ns } { 0.000ns 0.933ns 0.544ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.557ns 0.276ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.106 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.359ns 0.295ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst14~_emulated CLR PR6 5.157 ns register " "Info: tsu for register \"inst14~_emulated\" (data pin = \"CLR\", clock pin = \"PR6\") is 5.157 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.076 ns + Longest pin register " "Info: + Longest pin to register delay is 9.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns CLR 1 CLK PIN_206 24 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.252 ns) + CELL(0.322 ns) 8.507 ns inst14~head_lut 2 COMB LCCOMB_X28_Y8_N0 2 " "Info: 2: + IC(7.252 ns) + CELL(0.322 ns) = 8.507 ns; Loc. = LCCOMB_X28_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.574 ns" { CLR inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 8.980 ns inst14~data_lut 3 COMB LCCOMB_X28_Y8_N22 1 " "Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 8.980 ns; Loc. = LCCOMB_X28_Y8_N22; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.076 ns inst14~_emulated 4 REG LCFF_X28_Y8_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 9.076 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 16.85 % ) " "Info: Total cell delay = 1.529 ns ( 16.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.547 ns ( 83.15 % ) " "Info: Total interconnect delay = 7.547 ns ( 83.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { CLR inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { CLR {} CLR~combout {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 7.252ns 0.295ns 0.000ns } { 0.000ns 0.933ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR6 destination 3.881 ns - Shortest register " "Info: - Shortest clock path from clock \"PR6\" to destination register is 3.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR6 1 CLK PIN_87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'PR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -240 1344 1512 -224 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.521 ns) 3.003 ns inst13~head_lut 2 COMB LCCOMB_X28_Y8_N28 3 " "Info: 2: + IC(1.579 ns) + CELL(0.521 ns) = 3.003 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 3.881 ns inst14~_emulated 3 REG LCFF_X28_Y8_N23 1 " "Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 3.881 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.026 ns ( 52.20 % ) " "Info: Total cell delay = 2.026 ns ( 52.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.855 ns ( 47.80 % ) " "Info: Total interconnect delay = 1.855 ns ( 47.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.881 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.881 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.579ns 0.276ns } { 0.000ns 0.903ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { CLR inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { CLR {} CLR~combout {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 7.252ns 0.295ns 0.000ns } { 0.000ns 0.933ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.881 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.881 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.579ns 0.276ns } { 0.000ns 0.903ns 0.521ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK q7 inst14~_emulated 30.725 ns register " "Info: tco from clock \"CLK\" to destination pin \"q7\" through register \"inst14~_emulated\" is 30.725 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 25.252 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 25.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 -24 144 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.879 ns) 3.813 ns inst3~_emulated 2 REG LCFF_X22_Y1_N9 1 " "Info: 2: + IC(1.858 ns) + CELL(0.879 ns) = 3.813 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.322 ns) 4.497 ns inst3~head_lut 3 COMB LCCOMB_X22_Y1_N26 3 " "Info: 3: + IC(0.362 ns) + CELL(0.322 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 5.665 ns inst8~_emulated 4 REG LCFF_X22_Y1_N29 1 " "Info: 4: + IC(0.289 ns) + CELL(0.879 ns) = 5.665 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.178 ns) 6.211 ns inst8~head_lut 5 COMB LCCOMB_X22_Y1_N6 3 " "Info: 5: + IC(0.368 ns) + CELL(0.178 ns) = 6.211 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.879 ns) 8.301 ns inst9~_emulated 6 REG LCFF_X21_Y8_N17 1 " "Info: 6: + IC(1.211 ns) + CELL(0.879 ns) = 8.301 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.178 ns) 9.769 ns inst9~head_lut 7 COMB LCCOMB_X22_Y1_N24 3 " "Info: 7: + IC(1.290 ns) + CELL(0.178 ns) = 9.769 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.879 ns) 12.230 ns inst10~_emulated 8 REG LCFF_X23_Y11_N9 1 " "Info: 8: + IC(1.582 ns) + CELL(0.879 ns) = 12.230 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.322 ns) 14.213 ns inst10~head_lut 9 COMB LCCOMB_X22_Y1_N10 3 " "Info: 9: + IC(1.661 ns) + CELL(0.322 ns) = 14.213 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.879 ns) 16.677 ns inst11~_emulated 10 REG LCFF_X23_Y11_N27 1 " "Info: 10: + IC(1.585 ns) + CELL(0.879 ns) = 16.677 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.178 ns) 18.501 ns inst11~head_lut 11 COMB LCCOMB_X22_Y1_N4 3 " "Info: 11: + IC(1.646 ns) + CELL(0.178 ns) = 18.501 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.879 ns) 21.409 ns inst12~_emulated 12 REG LCFF_X28_Y10_N9 1 " "Info: 12: + IC(2.029 ns) + CELL(0.879 ns) = 21.409 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.322 ns) 22.680 ns inst12~head_lut 13 COMB LCCOMB_X28_Y8_N8 3 " "Info: 13: + IC(0.949 ns) + CELL(0.322 ns) = 22.680 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.879 ns) 23.837 ns inst13~_emulated 14 REG LCFF_X28_Y8_N3 1 " "Info: 14: + IC(0.278 ns) + CELL(0.879 ns) = 23.837 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.178 ns) 24.374 ns inst13~head_lut 15 COMB LCCOMB_X28_Y8_N28 3 " "Info: 15: + IC(0.359 ns) + CELL(0.178 ns) = 24.374 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 25.252 ns inst14~_emulated 16 REG LCFF_X28_Y8_N23 1 " "Info: 16: + IC(0.276 ns) + CELL(0.602 ns) = 25.252 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.509 ns ( 37.66 % ) " "Info: Total cell delay = 9.509 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.743 ns ( 62.34 % ) " "Info: Total interconnect delay = 15.743 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "25.252 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "25.252 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.858ns 0.362ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns 1.661ns 1.585ns 1.646ns 2.029ns 0.949ns 0.278ns 0.359ns 0.276ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.196 ns + Longest register pin " "Info: + Longest register to pin delay is 5.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X28_Y8_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.178 ns) 0.537 ns inst14~head_lut 2 COMB LCCOMB_X28_Y8_N0 2 " "Info: 2: + IC(0.359 ns) + CELL(0.178 ns) = 0.537 ns; Loc. = LCCOMB_X28_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(2.900 ns) 5.196 ns q7 3 PIN PIN_150 0 " "Info: 3: + IC(1.759 ns) + CELL(2.900 ns) = 5.196 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'q7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { inst14~head_lut q7 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 128 2152 2328 144 "q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.078 ns ( 59.24 % ) " "Info: Total cell delay = 3.078 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 40.76 % ) " "Info: Total interconnect delay = 2.118 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.196 ns" { inst14~_emulated inst14~head_lut q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.196 ns" { inst14~_emulated {} inst14~head_lut {} q7 {} } { 0.000ns 0.359ns 1.759ns } { 0.000ns 0.178ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "25.252 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "25.252 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.858ns 0.362ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns 1.661ns 1.585ns 1.646ns 2.029ns 0.949ns 0.278ns 0.359ns 0.276ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.196 ns" { inst14~_emulated inst14~head_lut q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.196 ns" { inst14~_emulated {} inst14~head_lut {} q7 {} } { 0.000ns 0.359ns 1.759ns } { 0.000ns 0.178ns 2.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR q7 13.166 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"q7\" is 13.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns CLR 1 CLK PIN_206 24 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 -32 136 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.252 ns) + CELL(0.322 ns) 8.507 ns inst14~head_lut 2 COMB LCCOMB_X28_Y8_N0 2 " "Info: 2: + IC(7.252 ns) + CELL(0.322 ns) = 8.507 ns; Loc. = LCCOMB_X28_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.574 ns" { CLR inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(2.900 ns) 13.166 ns q7 3 PIN PIN_150 0 " "Info: 3: + IC(1.759 ns) + CELL(2.900 ns) = 13.166 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'q7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { inst14~head_lut q7 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 128 2152 2328 144 "q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.155 ns ( 31.56 % ) " "Info: Total cell delay = 4.155 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.011 ns ( 68.44 % ) " "Info: Total interconnect delay = 9.011 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.166 ns" { CLR inst14~head_lut q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.166 ns" { CLR {} CLR~combout {} inst14~head_lut {} q7 {} } { 0.000ns 0.000ns 7.252ns 1.759ns } { 0.000ns 0.933ns 0.322ns 2.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst13~_emulated PR6 CLK 20.266 ns register " "Info: th for register \"inst13~_emulated\" (data pin = \"PR6\", clock pin = \"CLK\") is 20.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 23.560 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 23.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 -24 144 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.879 ns) 3.813 ns inst3~_emulated 2 REG LCFF_X22_Y1_N9 1 " "Info: 2: + IC(1.858 ns) + CELL(0.879 ns) = 3.813 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.322 ns) 4.497 ns inst3~head_lut 3 COMB LCCOMB_X22_Y1_N26 3 " "Info: 3: + IC(0.362 ns) + CELL(0.322 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 5.665 ns inst8~_emulated 4 REG LCFF_X22_Y1_N29 1 " "Info: 4: + IC(0.289 ns) + CELL(0.879 ns) = 5.665 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.178 ns) 6.211 ns inst8~head_lut 5 COMB LCCOMB_X22_Y1_N6 3 " "Info: 5: + IC(0.368 ns) + CELL(0.178 ns) = 6.211 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.879 ns) 8.301 ns inst9~_emulated 6 REG LCFF_X21_Y8_N17 1 " "Info: 6: + IC(1.211 ns) + CELL(0.879 ns) = 8.301 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.178 ns) 9.769 ns inst9~head_lut 7 COMB LCCOMB_X22_Y1_N24 3 " "Info: 7: + IC(1.290 ns) + CELL(0.178 ns) = 9.769 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.879 ns) 12.230 ns inst10~_emulated 8 REG LCFF_X23_Y11_N9 1 " "Info: 8: + IC(1.582 ns) + CELL(0.879 ns) = 12.230 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.322 ns) 14.213 ns inst10~head_lut 9 COMB LCCOMB_X22_Y1_N10 3 " "Info: 9: + IC(1.661 ns) + CELL(0.322 ns) = 14.213 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.879 ns) 16.677 ns inst11~_emulated 10 REG LCFF_X23_Y11_N27 1 " "Info: 10: + IC(1.585 ns) + CELL(0.879 ns) = 16.677 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.178 ns) 18.501 ns inst11~head_lut 11 COMB LCCOMB_X22_Y1_N4 3 " "Info: 11: + IC(1.646 ns) + CELL(0.178 ns) = 18.501 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.879 ns) 21.409 ns inst12~_emulated 12 REG LCFF_X28_Y10_N9 1 " "Info: 12: + IC(2.029 ns) + CELL(0.879 ns) = 21.409 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.322 ns) 22.680 ns inst12~head_lut 13 COMB LCCOMB_X28_Y8_N8 3 " "Info: 13: + IC(0.949 ns) + CELL(0.322 ns) = 22.680 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.602 ns) 23.560 ns inst13~_emulated 14 REG LCFF_X28_Y8_N3 1 " "Info: 14: + IC(0.278 ns) + CELL(0.602 ns) = 23.560 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.452 ns ( 35.87 % ) " "Info: Total cell delay = 8.452 ns ( 35.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.108 ns ( 64.13 % ) " "Info: Total interconnect delay = 15.108 ns ( 64.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.560 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "23.560 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.858ns 0.362ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns 1.661ns 1.585ns 1.646ns 2.029ns 0.949ns 0.278ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.580 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns PR6 1 CLK PIN_87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'PR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -240 1344 1512 -224 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.521 ns) 3.003 ns inst13~head_lut 2 COMB LCCOMB_X28_Y8_N28 3 " "Info: 2: + IC(1.579 ns) + CELL(0.521 ns) = 3.003 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.484 ns inst13~data_lut 3 COMB LCCOMB_X28_Y8_N2 1 " "Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.484 ns; Loc. = LCCOMB_X28_Y8_N2; Fanout = 1; COMB Node = 'inst13~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { inst13~head_lut inst13~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.580 ns inst13~_emulated 4 REG LCFF_X28_Y8_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.580 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.698 ns ( 47.43 % ) " "Info: Total cell delay = 1.698 ns ( 47.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.882 ns ( 52.57 % ) " "Info: Total interconnect delay = 1.882 ns ( 52.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { PR6 inst13~head_lut inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.580 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.579ns 0.303ns 0.000ns } { 0.000ns 0.903ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.560 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "23.560 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.858ns 0.362ns 0.289ns 0.368ns 1.211ns 1.290ns 1.582ns 1.661ns 1.585ns 1.646ns 2.029ns 0.949ns 0.278ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { PR6 inst13~head_lut inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.580 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.579ns 0.303ns 0.000ns } { 0.000ns 0.903ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 21:04:24 2021 " "Info: Processing ended: Thu May 13 21:04:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
