set_global_assignment -library txbist72b_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../common/vi_include/vi_defines_pkg.sv]
set_global_assignment -library txbist72b_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) txbist72b_wrap.sv]
set_global_assignment -library txbist72b_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../common/vi_lib/vi_x4_decoder_8b10b.sv]
set_global_assignment -library txbist72b_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../doc/txbist_regs.v]
set_global_assignment -library txbist72b_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../common/vi_ip/altera_synth_cookbook/communication/decoder_8b10b.v]
set_global_assignment -library txbist72b_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) txbist72b_gen.sv]
#set_global_assignment -library txbist72b_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../altera_ip/scfifo/alt_fifo_sync_72_72.v]
#set_global_assignment -library txbist72b_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../altera_ip/altsyncram/s5_ram1w1r1c_16kx72b_ch0.v]
#set_global_assignment -library txbist72b_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../altera_ip/altsyncram/s5_ram1w1r1c_16kx72b_ch1.v]
set_global_assignment -library txbist72b_wrap -name XCI_PATH [file join $::quartus(qip_path) ../../xilinx_ip/scfifo/scfifo.srcs/sources_1/ip/alt_fifo_sync_72_72/alt_fifo_sync_72_72.xci]
set_global_assignment -library txbist72b_wrap -name XCI_PATH [file join $::quartus(qip_path) ../../xilinx_ip/altsyncram2blk_mem/altsyncram2blk_mem.srcs/sources_1/ip/s5_ram1w1r1c_16kx72b_ch0/s5_ram1w1r1c_16kx72b_ch0.xci]
set_global_assignment -library txbist72b_wrap -name XCI_PATH [file join $::quartus(qip_path) ../../xilinx_ip/altsyncram2blk_mem/altsyncram2blk_mem.srcs/sources_1/ip/s5_ram1w1r1c_16kx72b_ch1/s5_ram1w1r1c_16kx72b_ch1.xci]

set_global_assignment -library txbist72b_wrap -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../xilinx_ip/scfifo/scfifo.srcs/sources_1/ip/alt_fifo_sync_72_72/sim/alt_fifo_sync_72_72.v]
set_global_assignment -library txbist72b_wrap -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../xilinx_ip/altsyncram2blk_mem/altsyncram2blk_mem.srcs/sources_1/ip/s5_ram1w1r1c_16kx72b_ch0/sim/s5_ram1w1r1c_16kx72b_ch0.v]
set_global_assignment -library txbist72b_wrap -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../xilinx_ip/altsyncram2blk_mem/altsyncram2blk_mem.srcs/sources_1/ip/s5_ram1w1r1c_16kx72b_ch1/sim/s5_ram1w1r1c_16kx72b_ch1.v]
