============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 07 2021  10:08:32 pm
  Module:                 coin_casher
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin              Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock clk)             launch                                  0 R 
wait_for_user
  counter_reg[17]/CLK                             0             0 R 
  counter_reg[17]/Q     DFFRNQ_X1       4  4.8   10   +18      18 R 
  inc_add_373_40_2/A[17] 
    g1922/A2                                           +0      18   
    g1922/ZN            NAND2_X1        2  1.7    6    +6      24 F 
    g1921/I                                            +0      24   
    g1921/ZN            INV_X1          2  1.8    4    +4      28 R 
    g1910/A1                                           +0      28   
    g1910/ZN            NAND3_X1        3  2.6   11    +7      34 F 
    g1909/I                                            +0      34   
    g1909/ZN            INV_X1          3  2.6    6    +6      40 R 
    g1905/A1                                           +0      40   
    g1905/ZN            NAND4_X1        4  3.5   18   +10      51 F 
    g1904/I                                            +0      51   
    g1904/ZN            INV_X1          2  1.7    7    +6      57 R 
    g1882/A1                                           +0      57   
    g1882/ZN            NAND4_X1        1  1.5   10    +6      64 F 
    g1855/A1                                           +0      64   
    g1855/ZN            XNOR2_X1        1  0.9    3   +10      74 R 
  inc_add_373_40_2/Z[27] 
  g10658/B1                                            +0      74   
  g10658/ZN             AOI22_X1        1  0.8   11    +4      78 F 
  g10657/I                                             +0      78   
  g10657/ZN             INV_X1          1  0.6    4    +4      82 R 
  counter_reg[27]/D     DFFRNQ_X1                      +0      82   
  counter_reg[27]/CLK   setup                     0    +8      90 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                               100 R 
--------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :      10ps 
Start-point  : wait_for_user/counter_reg[17]/CLK
End-point    : wait_for_user/counter_reg[27]/D
