
V1_test_ADC2Channels.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08004258  08004258  00014258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004360  08004360  00014360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004368  08004368  00014368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800436c  0800436c  0001436c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000068  20000000  08004370  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000198  20000068  080043d8  00020068  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000200  080043d8  00020200  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 10 .debug_info   00014dbe  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002885  00000000  00000000  00034e56  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000abb2  00000000  00000000  000376db  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000d18  00000000  00000000  00042290  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000012e0  00000000  00000000  00042fa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00007560  00000000  00000000  00044288  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005b56  00000000  00000000  0004b7e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005133e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002e00  00000000  00000000  000513bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000084  00000000  00000000  000541bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000117  00000000  00000000  00054240  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004240 	.word	0x08004240

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004240 	.word	0x08004240

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000580:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000582:	4b0a      	ldr	r3, [pc, #40]	; (80005ac <HAL_InitTick+0x2c>)
{
 8000584:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000586:	6818      	ldr	r0, [r3, #0]
 8000588:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800058c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000590:	f000 fe8a 	bl	80012a8 <HAL_SYSTICK_Config>
 8000594:	4604      	mov	r4, r0
 8000596:	b938      	cbnz	r0, 80005a8 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000598:	4602      	mov	r2, r0
 800059a:	4629      	mov	r1, r5
 800059c:	f04f 30ff 	mov.w	r0, #4294967295
 80005a0:	f000 fe42 	bl	8001228 <HAL_NVIC_SetPriority>
 80005a4:	4620      	mov	r0, r4
 80005a6:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 80005a8:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80005aa:	bd38      	pop	{r3, r4, r5, pc}
 80005ac:	20000000 	.word	0x20000000

080005b0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b0:	4a09      	ldr	r2, [pc, #36]	; (80005d8 <HAL_Init+0x28>)
 80005b2:	6813      	ldr	r3, [r2, #0]
 80005b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 80005b8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ba:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005bc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005be:	f000 fe21 	bl	8001204 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005c2:	2000      	movs	r0, #0
 80005c4:	f7ff ffdc 	bl	8000580 <HAL_InitTick>
 80005c8:	4604      	mov	r4, r0
 80005ca:	b918      	cbnz	r0, 80005d4 <HAL_Init+0x24>
    HAL_MspInit();
 80005cc:	f002 fd54 	bl	8003078 <HAL_MspInit>
}
 80005d0:	4620      	mov	r0, r4
 80005d2:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80005d4:	2401      	movs	r4, #1
 80005d6:	e7fb      	b.n	80005d0 <HAL_Init+0x20>
 80005d8:	40022000 	.word	0x40022000

080005dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005dc:	4a02      	ldr	r2, [pc, #8]	; (80005e8 <HAL_IncTick+0xc>)
 80005de:	6813      	ldr	r3, [r2, #0]
 80005e0:	3301      	adds	r3, #1
 80005e2:	6013      	str	r3, [r2, #0]
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	20000090 	.word	0x20000090

080005ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005ec:	4b01      	ldr	r3, [pc, #4]	; (80005f4 <HAL_GetTick+0x8>)
 80005ee:	6818      	ldr	r0, [r3, #0]
}
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	20000090 	.word	0x20000090

080005f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005f8:	b538      	push	{r3, r4, r5, lr}
 80005fa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005fc:	f7ff fff6 	bl	80005ec <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000600:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000602:	4605      	mov	r5, r0
  {
    wait++;
 8000604:	bf18      	it	ne
 8000606:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000608:	f7ff fff0 	bl	80005ec <HAL_GetTick>
 800060c:	1b40      	subs	r0, r0, r5
 800060e:	4284      	cmp	r4, r0
 8000610:	d8fa      	bhi.n	8000608 <HAL_Delay+0x10>
  {
  }
}
 8000612:	bd38      	pop	{r3, r4, r5, pc}

08000614 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000614:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000616:	0dcc      	lsrs	r4, r1, #23
 8000618:	f004 0404 	and.w	r4, r4, #4
 800061c:	3014      	adds	r0, #20
  
  MODIFY_REG(*preg,
 800061e:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8000622:	2307      	movs	r3, #7
 8000624:	fa03 f501 	lsl.w	r5, r3, r1
 8000628:	5823      	ldr	r3, [r4, r0]
 800062a:	fa02 f101 	lsl.w	r1, r2, r1
 800062e:	ea23 0305 	bic.w	r3, r3, r5
 8000632:	4319      	orrs	r1, r3
 8000634:	5021      	str	r1, [r4, r0]
 8000636:	bd30      	pop	{r4, r5, pc}

08000638 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000638:	6880      	ldr	r0, [r0, #8]
}
 800063a:	f000 0001 	and.w	r0, r0, #1
 800063e:	4770      	bx	lr

08000640 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000640:	6880      	ldr	r0, [r0, #8]
}
 8000642:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000646:	4770      	bx	lr

08000648 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000648:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0;
 800064a:	2300      	movs	r3, #0
 800064c:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800064e:	4604      	mov	r4, r0
 8000650:	2800      	cmp	r0, #0
 8000652:	f000 8085 	beq.w	8000760 <HAL_ADC_Init+0x118>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000656:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8000658:	b925      	cbnz	r5, 8000664 <HAL_ADC_Init+0x1c>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800065a:	f002 fd25 	bl	80030a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800065e:	65a5      	str	r5, [r4, #88]	; 0x58
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000660:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }
  
  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if(LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000664:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000666:	6883      	ldr	r3, [r0, #8]
 8000668:	009b      	lsls	r3, r3, #2
 800066a:	d47b      	bmi.n	8000764 <HAL_ADC_Init+0x11c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800066c:	6883      	ldr	r3, [r0, #8]
 800066e:	00dd      	lsls	r5, r3, #3
 8000670:	d57f      	bpl.n	8000772 <HAL_ADC_Init+0x12a>
 8000672:	6883      	ldr	r3, [r0, #8]
 8000674:	00d9      	lsls	r1, r3, #3
 8000676:	f140 808a 	bpl.w	800078e <HAL_ADC_Init+0x146>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800067a:	2100      	movs	r1, #0
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800067c:	f7ff ffe0 	bl	8000640 <LL_ADC_REG_IsConversionOngoing>
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000680:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000682:	f013 0f10 	tst.w	r3, #16
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000686:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000688:	d167      	bne.n	800075a <HAL_ADC_Init+0x112>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800068a:	2800      	cmp	r0, #0
 800068c:	d165      	bne.n	800075a <HAL_ADC_Init+0x112>
    ADC_STATE_CLR_SET(hadc->State,
 800068e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000692:	f043 0302 	orr.w	r3, r3, #2
 8000696:	6563      	str	r3, [r4, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000698:	6820      	ldr	r0, [r4, #0]
 800069a:	f7ff ffcd 	bl	8000638 <LL_ADC_IsEnabled>
 800069e:	b998      	cbnz	r0, 80006c8 <HAL_ADC_Init+0x80>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80006a0:	4852      	ldr	r0, [pc, #328]	; (80007ec <HAL_ADC_Init+0x1a4>)
 80006a2:	f7ff ffc9 	bl	8000638 <LL_ADC_IsEnabled>
 80006a6:	4603      	mov	r3, r0
 80006a8:	4851      	ldr	r0, [pc, #324]	; (80007f0 <HAL_ADC_Init+0x1a8>)
 80006aa:	f7ff ffc5 	bl	8000638 <LL_ADC_IsEnabled>
 80006ae:	4303      	orrs	r3, r0
 80006b0:	4850      	ldr	r0, [pc, #320]	; (80007f4 <HAL_ADC_Init+0x1ac>)
 80006b2:	f7ff ffc1 	bl	8000638 <LL_ADC_IsEnabled>
 80006b6:	4303      	orrs	r3, r0
 80006b8:	d106      	bne.n	80006c8 <HAL_ADC_Init+0x80>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80006ba:	4a4f      	ldr	r2, [pc, #316]	; (80007f8 <HAL_ADC_Init+0x1b0>)
 80006bc:	6860      	ldr	r0, [r4, #4]
 80006be:	6893      	ldr	r3, [r2, #8]
 80006c0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80006c4:	4303      	orrs	r3, r0
 80006c6:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80006c8:	68e0      	ldr	r0, [r4, #12]
 80006ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode)  );
 80006cc:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 80006d0:	4303      	orrs	r3, r0
 80006d2:	68a0      	ldr	r0, [r4, #8]
 80006d4:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006d6:	7e60      	ldrb	r0, [r4, #25]
    
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80006d8:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 80006da:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80006e2:	bf02      	ittt	eq
 80006e4:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 80006e6:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80006ea:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80006ee:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80006f0:	b122      	cbz	r2, 80006fc <HAL_ADC_Init+0xb4>
    {
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80006f2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80006f4:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80006f8:	4302      	orrs	r2, r0
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80006fa:	4313      	orrs	r3, r2
                 );
    }
    
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR); 
 80006fc:	6820      	ldr	r0, [r4, #0]
 80006fe:	4a3f      	ldr	r2, [pc, #252]	; (80007fc <HAL_ADC_Init+0x1b4>)
 8000700:	68c5      	ldr	r5, [r0, #12]
 8000702:	402a      	ands	r2, r5
 8000704:	4313      	orrs	r3, r2
 8000706:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000708:	f7ff ff9a 	bl	8000640 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800070c:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800070e:	689a      	ldr	r2, [r3, #8]
 8000710:	0712      	lsls	r2, r2, #28
 8000712:	d546      	bpl.n	80007a2 <HAL_ADC_Init+0x15a>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000714:	6922      	ldr	r2, [r4, #16]
 8000716:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000718:	bf05      	ittet	eq
 800071a:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 800071c:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800071e:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000720:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8000724:	bf06      	itte	eq
 8000726:	f020 000f 	biceq.w	r0, r0, #15
 800072a:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800072c:	f022 020f 	bicne.w	r2, r2, #15
 8000730:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000732:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000734:	f023 0303 	bic.w	r3, r3, #3
 8000738:	f043 0301 	orr.w	r3, r3, #1
 800073c:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 800073e:	4608      	mov	r0, r1
 8000740:	b003      	add	sp, #12
 8000742:	bd30      	pop	{r4, r5, pc}
      wait_loop_index--;
 8000744:	9b01      	ldr	r3, [sp, #4]
 8000746:	3b01      	subs	r3, #1
 8000748:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 800074a:	9b01      	ldr	r3, [sp, #4]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d1f9      	bne.n	8000744 <HAL_ADC_Init+0xfc>
 8000750:	e78f      	b.n	8000672 <HAL_ADC_Init+0x2a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000752:	691a      	ldr	r2, [r3, #16]
 8000754:	f022 0201 	bic.w	r2, r2, #1
 8000758:	e045      	b.n	80007e6 <HAL_ADC_Init+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800075a:	f043 0310 	orr.w	r3, r3, #16
 800075e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000760:	2101      	movs	r1, #1
 8000762:	e7ec      	b.n	800073e <HAL_ADC_Init+0xf6>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000764:	6883      	ldr	r3, [r0, #8]
 8000766:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800076a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800076e:	6083      	str	r3, [r0, #8]
 8000770:	e77c      	b.n	800066c <HAL_ADC_Init+0x24>
  MODIFY_REG(ADCx->CR,
 8000772:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000774:	4a22      	ldr	r2, [pc, #136]	; (8000800 <HAL_ADC_Init+0x1b8>)
 8000776:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800077a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800077e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000782:	6083      	str	r3, [r0, #8]
 8000784:	4b1f      	ldr	r3, [pc, #124]	; (8000804 <HAL_ADC_Init+0x1bc>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	fbb3 f3f2 	udiv	r3, r3, r2
 800078c:	e7dc      	b.n	8000748 <HAL_ADC_Init+0x100>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800078e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000790:	f043 0310 	orr.w	r3, r3, #16
 8000794:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000796:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 800079e:	2101      	movs	r1, #1
 80007a0:	e76c      	b.n	800067c <HAL_ADC_Init+0x34>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 80007a2:	2800      	cmp	r0, #0
 80007a4:	d1b6      	bne.n	8000714 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007a6:	68d8      	ldr	r0, [r3, #12]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007a8:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80007ac:	7e25      	ldrb	r5, [r4, #24]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007ae:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007b0:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = ( ADC_CFGR_DFSDM(hadc)                                            |
 80007b4:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007b8:	f020 0002 	bic.w	r0, r0, #2
 80007bc:	4302      	orrs	r2, r0
 80007be:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80007c0:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80007c4:	2a01      	cmp	r2, #1
 80007c6:	d1c4      	bne.n	8000752 <HAL_ADC_Init+0x10a>
        MODIFY_REG(hadc->Instance->CFGR2,
 80007c8:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80007ca:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80007cc:	6918      	ldr	r0, [r3, #16]
 80007ce:	432a      	orrs	r2, r5
 80007d0:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80007d2:	f042 0201 	orr.w	r2, r2, #1
 80007d6:	432a      	orrs	r2, r5
 80007d8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80007da:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 80007de:	432a      	orrs	r2, r5
 80007e0:	f020 0004 	bic.w	r0, r0, #4
 80007e4:	4302      	orrs	r2, r0
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80007e6:	611a      	str	r2, [r3, #16]
 80007e8:	e794      	b.n	8000714 <HAL_ADC_Init+0xcc>
 80007ea:	bf00      	nop
 80007ec:	50040000 	.word	0x50040000
 80007f0:	50040100 	.word	0x50040100
 80007f4:	50040200 	.word	0x50040200
 80007f8:	50040300 	.word	0x50040300
 80007fc:	fff0c007 	.word	0xfff0c007
 8000800:	00030d40 	.word	0x00030d40
 8000804:	20000000 	.word	0x20000000

08000808 <HAL_ADC_ConvCpltCallback>:
 8000808:	4770      	bx	lr

0800080a <HAL_ADC_ConvHalfCpltCallback>:
 800080a:	4770      	bx	lr

0800080c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800080c:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800080e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8000810:	f7ff fffb 	bl	800080a <HAL_ADC_ConvHalfCpltCallback>
 8000814:	bd08      	pop	{r3, pc}

08000816 <HAL_ADC_LevelOutOfWindowCallback>:
 8000816:	4770      	bx	lr

08000818 <HAL_ADC_ErrorCallback>:
{
 8000818:	4770      	bx	lr
	...

0800081c <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 800081c:	6803      	ldr	r3, [r0, #0]
{
 800081e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 8000822:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8000824:	685e      	ldr	r6, [r3, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000826:	4b8b      	ldr	r3, [pc, #556]	; (8000a54 <HAL_ADC_IRQHandler+0x238>)
 8000828:	689f      	ldr	r7, [r3, #8]
  if(((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800082a:	f015 0f02 	tst.w	r5, #2
{
 800082e:	4604      	mov	r4, r0
 8000830:	f007 071f 	and.w	r7, r7, #31
 8000834:	4698      	mov	r8, r3
  if(((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8000836:	d00e      	beq.n	8000856 <HAL_ADC_IRQHandler+0x3a>
 8000838:	07b0      	lsls	r0, r6, #30
 800083a:	d50c      	bpl.n	8000856 <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800083c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800083e:	06d9      	lsls	r1, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8000840:	bf5e      	ittt	pl
 8000842:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8000844:	f443 6300 	orrpl.w	r3, r3, #2048	; 0x800
 8000848:	6563      	strpl	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800084a:	4620      	mov	r0, r4
 800084c:	f000 fc60 	bl	8001110 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP );
 8000850:	6823      	ldr	r3, [r4, #0]
 8000852:	2202      	movs	r2, #2
 8000854:	601a      	str	r2, [r3, #0]
  if((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000856:	076a      	lsls	r2, r5, #29
 8000858:	d501      	bpl.n	800085e <HAL_ADC_IRQHandler+0x42>
 800085a:	0773      	lsls	r3, r6, #29
 800085c:	d403      	bmi.n	8000866 <HAL_ADC_IRQHandler+0x4a>
 800085e:	0728      	lsls	r0, r5, #28
 8000860:	d539      	bpl.n	80008d6 <HAL_ADC_IRQHandler+0xba>
     (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))  )
 8000862:	0731      	lsls	r1, r6, #28
 8000864:	d537      	bpl.n	80008d6 <HAL_ADC_IRQHandler+0xba>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000866:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if(LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8000868:	6820      	ldr	r0, [r4, #0]
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800086a:	06da      	lsls	r2, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800086c:	bf5e      	ittt	pl
 800086e:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8000870:	f443 7300 	orrpl.w	r3, r3, #512	; 0x200
 8000874:	6563      	strpl	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000876:	68c3      	ldr	r3, [r0, #12]
 8000878:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 800087c:	d125      	bne.n	80008ca <HAL_ADC_IRQHandler+0xae>
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800087e:	4b76      	ldr	r3, [pc, #472]	; (8000a58 <HAL_ADC_IRQHandler+0x23c>)
 8000880:	4298      	cmp	r0, r3
 8000882:	d108      	bne.n	8000896 <HAL_ADC_IRQHandler+0x7a>
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000884:	2f09      	cmp	r7, #9
 8000886:	bf9d      	ittte	ls
 8000888:	f240 2321 	movwls	r3, #545	; 0x221
 800088c:	40fb      	lsrls	r3, r7
 800088e:	43db      	mvnls	r3, r3
 8000890:	2301      	movhi	r3, #1
 8000892:	07da      	lsls	r2, r3, #31
 8000894:	d455      	bmi.n	8000942 <HAL_ADC_IRQHandler+0x126>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8000896:	68c3      	ldr	r3, [r0, #12]
      if (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8000898:	049b      	lsls	r3, r3, #18
 800089a:	d416      	bmi.n	80008ca <HAL_ADC_IRQHandler+0xae>
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800089c:	6803      	ldr	r3, [r0, #0]
 800089e:	0719      	lsls	r1, r3, #28
 80008a0:	d513      	bpl.n	80008ca <HAL_ADC_IRQHandler+0xae>
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80008a2:	f7ff fecd 	bl	8000640 <LL_ADC_REG_IsConversionOngoing>
 80008a6:	2800      	cmp	r0, #0
 80008a8:	d14e      	bne.n	8000948 <HAL_ADC_IRQHandler+0x12c>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80008aa:	6822      	ldr	r2, [r4, #0]
 80008ac:	6853      	ldr	r3, [r2, #4]
 80008ae:	f023 030c 	bic.w	r3, r3, #12
 80008b2:	6053      	str	r3, [r2, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80008b4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80008ba:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80008bc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008be:	04da      	lsls	r2, r3, #19
 80008c0:	d403      	bmi.n	80008ca <HAL_ADC_IRQHandler+0xae>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80008c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008c4:	f043 0301 	orr.w	r3, r3, #1
 80008c8:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80008ca:	4620      	mov	r0, r4
 80008cc:	f7ff ff9c 	bl	8000808 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80008d0:	6823      	ldr	r3, [r4, #0]
 80008d2:	220c      	movs	r2, #12
 80008d4:	601a      	str	r2, [r3, #0]
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80008d6:	06ab      	lsls	r3, r5, #26
 80008d8:	d501      	bpl.n	80008de <HAL_ADC_IRQHandler+0xc2>
 80008da:	06b0      	lsls	r0, r6, #26
 80008dc:	d403      	bmi.n	80008e6 <HAL_ADC_IRQHandler+0xca>
 80008de:	0669      	lsls	r1, r5, #25
 80008e0:	d558      	bpl.n	8000994 <HAL_ADC_IRQHandler+0x178>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))  )      
 80008e2:	0672      	lsls	r2, r6, #25
 80008e4:	d556      	bpl.n	8000994 <HAL_ADC_IRQHandler+0x178>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80008e6:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80008e8:	4a5b      	ldr	r2, [pc, #364]	; (8000a58 <HAL_ADC_IRQHandler+0x23c>)
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80008ea:	06db      	lsls	r3, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80008ec:	bf5e      	ittt	pl
 80008ee:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 80008f0:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 80008f4:	6563      	strpl	r3, [r4, #84]	; 0x54
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80008f6:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80008f8:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80008fa:	68d9      	ldr	r1, [r3, #12]
    if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80008fc:	4293      	cmp	r3, r2
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80008fe:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000902:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
 8000906:	d103      	bne.n	8000910 <HAL_ADC_IRQHandler+0xf4>
         || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000908:	b117      	cbz	r7, 8000910 <HAL_ADC_IRQHandler+0xf4>
         || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800090a:	1fba      	subs	r2, r7, #6
 800090c:	2a01      	cmp	r2, #1
 800090e:	d824      	bhi.n	800095a <HAL_ADC_IRQHandler+0x13e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8000910:	68da      	ldr	r2, [r3, #12]
    if((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8000912:	b128      	cbz	r0, 8000920 <HAL_ADC_IRQHandler+0x104>
 8000914:	0190      	lsls	r0, r2, #6
 8000916:	d437      	bmi.n	8000988 <HAL_ADC_IRQHandler+0x16c>
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8000918:	2900      	cmp	r1, #0
 800091a:	d135      	bne.n	8000988 <HAL_ADC_IRQHandler+0x16c>
        ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 800091c:	0491      	lsls	r1, r2, #18
 800091e:	d433      	bmi.n	8000988 <HAL_ADC_IRQHandler+0x16c>
      if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8000920:	6819      	ldr	r1, [r3, #0]
 8000922:	0648      	lsls	r0, r1, #25
 8000924:	d530      	bpl.n	8000988 <HAL_ADC_IRQHandler+0x16c>
        if(READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8000926:	0291      	lsls	r1, r2, #10
 8000928:	d42e      	bmi.n	8000988 <HAL_ADC_IRQHandler+0x16c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800092a:	689a      	ldr	r2, [r3, #8]
 800092c:	0712      	lsls	r2, r2, #28
 800092e:	d51c      	bpl.n	800096a <HAL_ADC_IRQHandler+0x14e>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000930:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000932:	f043 0310 	orr.w	r3, r3, #16
 8000936:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000938:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800093a:	f043 0301 	orr.w	r3, r3, #1
 800093e:	65a3      	str	r3, [r4, #88]	; 0x58
 8000940:	e022      	b.n	8000988 <HAL_ADC_IRQHandler+0x16c>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8000942:	4b46      	ldr	r3, [pc, #280]	; (8000a5c <HAL_ADC_IRQHandler+0x240>)
 8000944:	68db      	ldr	r3, [r3, #12]
 8000946:	e7a7      	b.n	8000898 <HAL_ADC_IRQHandler+0x7c>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000948:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800094a:	f043 0310 	orr.w	r3, r3, #16
 800094e:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000950:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000952:	f043 0301 	orr.w	r3, r3, #1
 8000956:	65a3      	str	r3, [r4, #88]	; 0x58
 8000958:	e7b7      	b.n	80008ca <HAL_ADC_IRQHandler+0xae>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800095a:	4a40      	ldr	r2, [pc, #256]	; (8000a5c <HAL_ADC_IRQHandler+0x240>)
 800095c:	68d2      	ldr	r2, [r2, #12]
 800095e:	e7d8      	b.n	8000912 <HAL_ADC_IRQHandler+0xf6>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8000960:	6823      	ldr	r3, [r4, #0]
 8000962:	68db      	ldr	r3, [r3, #12]
 8000964:	f013 0f01 	tst.w	r3, #1
 8000968:	e04c      	b.n	8000a04 <HAL_ADC_IRQHandler+0x1e8>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800096a:	685a      	ldr	r2, [r3, #4]
 800096c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8000970:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8000972:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000974:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000978:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800097a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800097c:	05db      	lsls	r3, r3, #23
 800097e:	d403      	bmi.n	8000988 <HAL_ADC_IRQHandler+0x16c>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000980:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000982:	f043 0301 	orr.w	r3, r3, #1
 8000986:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000988:	4620      	mov	r0, r4
 800098a:	f000 fbbd 	bl	8001108 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800098e:	6823      	ldr	r3, [r4, #0]
 8000990:	2260      	movs	r2, #96	; 0x60
 8000992:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))      
 8000994:	0628      	lsls	r0, r5, #24
 8000996:	d50b      	bpl.n	80009b0 <HAL_ADC_IRQHandler+0x194>
 8000998:	0631      	lsls	r1, r6, #24
 800099a:	d509      	bpl.n	80009b0 <HAL_ADC_IRQHandler+0x194>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800099c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800099e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009a2:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80009a4:	4620      	mov	r0, r4
 80009a6:	f7ff ff36 	bl	8000816 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80009aa:	6823      	ldr	r3, [r4, #0]
 80009ac:	2280      	movs	r2, #128	; 0x80
 80009ae:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))      
 80009b0:	05ea      	lsls	r2, r5, #23
 80009b2:	d50c      	bpl.n	80009ce <HAL_ADC_IRQHandler+0x1b2>
 80009b4:	05f3      	lsls	r3, r6, #23
 80009b6:	d50a      	bpl.n	80009ce <HAL_ADC_IRQHandler+0x1b2>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80009b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80009ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009be:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80009c0:	4620      	mov	r0, r4
 80009c2:	f000 fba3 	bl	800110c <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80009c6:	6823      	ldr	r3, [r4, #0]
 80009c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009cc:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))      
 80009ce:	05a8      	lsls	r0, r5, #22
 80009d0:	d50c      	bpl.n	80009ec <HAL_ADC_IRQHandler+0x1d0>
 80009d2:	05b1      	lsls	r1, r6, #22
 80009d4:	d50a      	bpl.n	80009ec <HAL_ADC_IRQHandler+0x1d0>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80009d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80009d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009dc:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80009de:	4620      	mov	r0, r4
 80009e0:	f000 fb95 	bl	800110e <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80009e4:	6823      	ldr	r3, [r4, #0]
 80009e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009ea:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR)) 
 80009ec:	06ea      	lsls	r2, r5, #27
 80009ee:	d50d      	bpl.n	8000a0c <HAL_ADC_IRQHandler+0x1f0>
 80009f0:	06f3      	lsls	r3, r6, #27
 80009f2:	d50b      	bpl.n	8000a0c <HAL_ADC_IRQHandler+0x1f0>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80009f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80009f6:	b1f3      	cbz	r3, 8000a36 <HAL_ADC_IRQHandler+0x21a>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80009f8:	2f00      	cmp	r7, #0
 80009fa:	d0b1      	beq.n	8000960 <HAL_ADC_IRQHandler+0x144>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80009fc:	f8d8 3008 	ldr.w	r3, [r8, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8000a00:	f413 4f60 	tst.w	r3, #57344	; 0xe000
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8000a04:	d117      	bne.n	8000a36 <HAL_ADC_IRQHandler+0x21a>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000a06:	6823      	ldr	r3, [r4, #0]
 8000a08:	2210      	movs	r2, #16
 8000a0a:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF)) 
 8000a0c:	0568      	lsls	r0, r5, #21
 8000a0e:	d51e      	bpl.n	8000a4e <HAL_ADC_IRQHandler+0x232>
 8000a10:	0571      	lsls	r1, r6, #21
 8000a12:	d51c      	bpl.n	8000a4e <HAL_ADC_IRQHandler+0x232>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8000a14:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000a16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a1a:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8000a1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000a1e:	f043 0308 	orr.w	r3, r3, #8
 8000a22:	65a3      	str	r3, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8000a24:	6823      	ldr	r3, [r4, #0]
 8000a26:	f44f 6280 	mov.w	r2, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8000a2a:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8000a2c:	601a      	str	r2, [r3, #0]
}
 8000a2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8000a32:	f000 bb6a 	b.w	800110a <HAL_ADCEx_InjectedQueueOverflowCallback>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8000a36:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000a38:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a3c:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000a3e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000a40:	f043 0302 	orr.w	r3, r3, #2
 8000a44:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 8000a46:	4620      	mov	r0, r4
 8000a48:	f7ff fee6 	bl	8000818 <HAL_ADC_ErrorCallback>
 8000a4c:	e7db      	b.n	8000a06 <HAL_ADC_IRQHandler+0x1ea>
 8000a4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a52:	bf00      	nop
 8000a54:	50040300 	.word	0x50040300
 8000a58:	50040100 	.word	0x50040100
 8000a5c:	50040000 	.word	0x50040000

08000a60 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000a60:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8000a62:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000a64:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8000a68:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000a6a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  if((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8000a6c:	d121      	bne.n	8000ab2 <ADC_DMAConvCplt+0x52>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000a6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000a72:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	6811      	ldr	r1, [r2, #0]
 8000a78:	0708      	lsls	r0, r1, #28
 8000a7a:	d507      	bpl.n	8000a8c <ADC_DMAConvCplt+0x2c>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000a7c:	68d1      	ldr	r1, [r2, #12]
 8000a7e:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 8000a82:	d112      	bne.n	8000aaa <ADC_DMAConvCplt+0x4a>
        if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8000a84:	68d2      	ldr	r2, [r2, #12]
 8000a86:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8000a8a:	e002      	b.n	8000a92 <ADC_DMAConvCplt+0x32>
      if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8000a8c:	68d2      	ldr	r2, [r2, #12]
 8000a8e:	f012 0f02 	tst.w	r2, #2
 8000a92:	d10a      	bne.n	8000aaa <ADC_DMAConvCplt+0x4a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000a94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000a96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000a9a:	655a      	str	r2, [r3, #84]	; 0x54
        if((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000a9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000a9e:	04d1      	lsls	r1, r2, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000aa0:	bf5e      	ittt	pl
 8000aa2:	6d5a      	ldrpl	r2, [r3, #84]	; 0x54
 8000aa4:	f042 0201 	orrpl.w	r2, r2, #1
 8000aa8:	655a      	strpl	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff feac 	bl	8000808 <HAL_ADC_ConvCpltCallback>
 8000ab0:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8000ab2:	06d2      	lsls	r2, r2, #27
 8000ab4:	d503      	bpl.n	8000abe <ADC_DMAConvCplt+0x5e>
      HAL_ADC_ErrorCallback(hadc);
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f7ff feae 	bl	8000818 <HAL_ADC_ErrorCallback>
 8000abc:	bd10      	pop	{r4, pc}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8000abe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8000ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ac6:	4718      	bx	r3

08000ac8 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000ac8:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8000aca:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000acc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000ace:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ad2:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000ad4:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000ad6:	f043 0304 	orr.w	r3, r3, #4
 8000ada:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8000adc:	f7ff fe9c 	bl	8000818 <HAL_ADC_ErrorCallback>
 8000ae0:	bd08      	pop	{r3, pc}
	...

08000ae4 <HAL_ADC_ConfigChannel>:
{
 8000ae4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000aea:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000aee:	2b01      	cmp	r3, #1
{
 8000af0:	4605      	mov	r5, r0
 8000af2:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8000af4:	f000 8187 	beq.w	8000e06 <HAL_ADC_ConfigChannel+0x322>
 8000af8:	2301      	movs	r3, #1
 8000afa:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000afe:	6800      	ldr	r0, [r0, #0]
 8000b00:	f7ff fd9e 	bl	8000640 <LL_ADC_REG_IsConversionOngoing>
 8000b04:	2800      	cmp	r0, #0
 8000b06:	f040 8178 	bne.w	8000dfa <HAL_ADC_ConfigChannel+0x316>
    if (sConfig->Rank <= 5U)
 8000b0a:	684b      	ldr	r3, [r1, #4]
 8000b0c:	2b05      	cmp	r3, #5
 8000b0e:	d808      	bhi.n	8000b22 <HAL_ADC_ConfigChannel+0x3e>
      switch (sConfig->Rank)
 8000b10:	3b02      	subs	r3, #2
 8000b12:	2b03      	cmp	r3, #3
 8000b14:	d865      	bhi.n	8000be2 <HAL_ADC_ConfigChannel+0xfe>
 8000b16:	e8df f003 	tbb	[pc, r3]
 8000b1a:	5d02      	.short	0x5d02
 8000b1c:	615f      	.short	0x615f
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8000b1e:	230c      	movs	r3, #12
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8000b20:	6063      	str	r3, [r4, #4]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8000b22:	6861      	ldr	r1, [r4, #4]
 8000b24:	6828      	ldr	r0, [r5, #0]
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000b26:	098e      	lsrs	r6, r1, #6
 8000b28:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8000b2c:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 8000b30:	f001 011f 	and.w	r1, r1, #31
 8000b34:	231f      	movs	r3, #31
 8000b36:	fa03 f201 	lsl.w	r2, r3, r1
 8000b3a:	59f3      	ldr	r3, [r6, r7]
 8000b3c:	ea23 0302 	bic.w	r3, r3, r2
 8000b40:	6822      	ldr	r2, [r4, #0]
 8000b42:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000b46:	408a      	lsls	r2, r1
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	51f3      	str	r3, [r6, r7]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000b4c:	f7ff fd78 	bl	8000640 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000b50:	682b      	ldr	r3, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000b52:	689a      	ldr	r2, [r3, #8]
 8000b54:	0711      	lsls	r1, r2, #28
 8000b56:	f140 8158 	bpl.w	8000e0a <HAL_ADC_ConfigChannel+0x326>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000b5a:	6828      	ldr	r0, [r5, #0]
 8000b5c:	f7ff fd6c 	bl	8000638 <LL_ADC_IsEnabled>
 8000b60:	2800      	cmp	r0, #0
 8000b62:	f040 80d7 	bne.w	8000d14 <HAL_ADC_ConfigChannel+0x230>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8000b66:	68e6      	ldr	r6, [r4, #12]
 8000b68:	6828      	ldr	r0, [r5, #0]
 8000b6a:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8000b6c:	4ac3      	ldr	r2, [pc, #780]	; (8000e7c <HAL_ADC_ConfigChannel+0x398>)
 8000b6e:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 8000b72:	f006 0e18 	and.w	lr, r6, #24
 8000b76:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8000b7a:	fa22 f20e 	lsr.w	r2, r2, lr
 8000b7e:	401a      	ands	r2, r3
 8000b80:	ea21 0107 	bic.w	r1, r1, r7
 8000b84:	430a      	orrs	r2, r1
 8000b86:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8000b8a:	4abd      	ldr	r2, [pc, #756]	; (8000e80 <HAL_ADC_ConfigChannel+0x39c>)
 8000b8c:	4296      	cmp	r6, r2
 8000b8e:	f040 80c1 	bne.w	8000d14 <HAL_ADC_ConfigChannel+0x230>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000b92:	2f00      	cmp	r7, #0
 8000b94:	f040 8093 	bne.w	8000cbe <HAL_ADC_ConfigChannel+0x1da>
 8000b98:	0e9e      	lsrs	r6, r3, #26
 8000b9a:	3601      	adds	r6, #1
 8000b9c:	f006 021f 	and.w	r2, r6, #31
 8000ba0:	2a09      	cmp	r2, #9
 8000ba2:	f04f 0101 	mov.w	r1, #1
 8000ba6:	ea4f 6686 	mov.w	r6, r6, lsl #26
 8000baa:	f240 80a2 	bls.w	8000cf2 <HAL_ADC_ConfigChannel+0x20e>
 8000bae:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000bb2:	4091      	lsls	r1, r2
 8000bb4:	ea41 0206 	orr.w	r2, r1, r6
 8000bb8:	2f00      	cmp	r7, #0
 8000bba:	f040 80cb 	bne.w	8000d54 <HAL_ADC_ConfigChannel+0x270>
 8000bbe:	0e9b      	lsrs	r3, r3, #26
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	f003 031f 	and.w	r3, r3, #31
 8000bc6:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8000bca:	391e      	subs	r1, #30
 8000bcc:	0509      	lsls	r1, r1, #20
 8000bce:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8000bd2:	e09b      	b.n	8000d0c <HAL_ADC_ConfigChannel+0x228>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8000bd4:	2312      	movs	r3, #18
 8000bd6:	e7a3      	b.n	8000b20 <HAL_ADC_ConfigChannel+0x3c>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8000bd8:	2318      	movs	r3, #24
 8000bda:	e7a1      	b.n	8000b20 <HAL_ADC_ConfigChannel+0x3c>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8000bdc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000be0:	e79e      	b.n	8000b20 <HAL_ADC_ConfigChannel+0x3c>
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8000be2:	2306      	movs	r3, #6
 8000be4:	e79c      	b.n	8000b20 <HAL_ADC_ConfigChannel+0x3c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000be6:	f8de 1060 	ldr.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000bea:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8000bee:	f3c1 6784 	ubfx	r7, r1, #26, #5
 8000bf2:	f10e 0664 	add.w	r6, lr, #100	; 0x64
 8000bf6:	2800      	cmp	r0, #0
 8000bf8:	d13a      	bne.n	8000c70 <HAL_ADC_ConfigChannel+0x18c>
 8000bfa:	f3c3 6084 	ubfx	r0, r3, #26, #5
 8000bfe:	4287      	cmp	r7, r0
 8000c00:	f040 8128 	bne.w	8000e54 <HAL_ADC_ConfigChannel+0x370>
  MODIFY_REG(*preg,
 8000c04:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000c08:	f8ce 1060 	str.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c0c:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c0e:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 8000c12:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8000c16:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000c1a:	bb9f      	cbnz	r7, 8000c84 <HAL_ADC_ConfigChannel+0x1a0>
 8000c1c:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000c20:	4283      	cmp	r3, r0
 8000c22:	f040 811c 	bne.w	8000e5e <HAL_ADC_ConfigChannel+0x37a>
  MODIFY_REG(*preg,
 8000c26:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000c2a:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c2c:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c2e:	6891      	ldr	r1, [r2, #8]
 8000c30:	f3c3 0712 	ubfx	r7, r3, #0, #19
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000c34:	f102 0608 	add.w	r6, r2, #8
 8000c38:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000c3c:	bb77      	cbnz	r7, 8000c9c <HAL_ADC_ConfigChannel+0x1b8>
 8000c3e:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000c42:	4283      	cmp	r3, r0
 8000c44:	f040 8112 	bne.w	8000e6c <HAL_ADC_ConfigChannel+0x388>
  MODIFY_REG(*preg,
 8000c48:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000c4c:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c4e:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000c50:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c54:	68d2      	ldr	r2, [r2, #12]
 8000c56:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8000c5a:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000c5e:	bb4e      	cbnz	r6, 8000cb4 <HAL_ADC_ConfigChannel+0x1d0>
 8000c60:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000c64:	428b      	cmp	r3, r1
  MODIFY_REG(*preg,
 8000c66:	bf04      	itt	eq
 8000c68:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000c6c:	6002      	streq	r2, [r0, #0]
 8000c6e:	e774      	b.n	8000b5a <HAL_ADC_ConfigChannel+0x76>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c70:	fa93 f0a3 	rbit	r0, r3
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c74:	fab0 f080 	clz	r0, r0
 8000c78:	4287      	cmp	r7, r0
 8000c7a:	d0c3      	beq.n	8000c04 <HAL_ADC_ConfigChannel+0x120>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c7c:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c80:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000c84:	fa93 f3a3 	rbit	r3, r3
 8000c88:	fab3 f383 	clz	r3, r3
 8000c8c:	4283      	cmp	r3, r0
 8000c8e:	d0ca      	beq.n	8000c26 <HAL_ADC_ConfigChannel+0x142>
 8000c90:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c92:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000c94:	f102 0608 	add.w	r6, r2, #8
 8000c98:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000c9c:	fa93 f3a3 	rbit	r3, r3
 8000ca0:	fab3 f383 	clz	r3, r3
 8000ca4:	4283      	cmp	r3, r0
 8000ca6:	d0cf      	beq.n	8000c48 <HAL_ADC_ConfigChannel+0x164>
 8000ca8:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000cac:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000cae:	6823      	ldr	r3, [r4, #0]
 8000cb0:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000cb4:	fa93 f3a3 	rbit	r3, r3
 8000cb8:	fab3 f383 	clz	r3, r3
 8000cbc:	e7d2      	b.n	8000c64 <HAL_ADC_ConfigChannel+0x180>
 8000cbe:	fa93 f2a3 	rbit	r2, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	3201      	adds	r2, #1
 8000cc8:	f002 021f 	and.w	r2, r2, #31
 8000ccc:	2a09      	cmp	r2, #9
 8000cce:	d830      	bhi.n	8000d32 <HAL_ADC_ConfigChannel+0x24e>
 8000cd0:	fa93 f6a3 	rbit	r6, r3
 8000cd4:	fab6 f686 	clz	r6, r6
 8000cd8:	3601      	adds	r6, #1
 8000cda:	06b6      	lsls	r6, r6, #26
 8000cdc:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000ce0:	fa93 f1a3 	rbit	r1, r3
 8000ce4:	fab1 f181 	clz	r1, r1
 8000ce8:	3101      	adds	r1, #1
 8000cea:	f001 021f 	and.w	r2, r1, #31
 8000cee:	2101      	movs	r1, #1
 8000cf0:	e001      	b.n	8000cf6 <HAL_ADC_ConfigChannel+0x212>
 8000cf2:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000cf6:	4091      	lsls	r1, r2
 8000cf8:	ea41 0206 	orr.w	r2, r1, r6
 8000cfc:	b9a7      	cbnz	r7, 8000d28 <HAL_ADC_ConfigChannel+0x244>
 8000cfe:	0e99      	lsrs	r1, r3, #26
 8000d00:	3101      	adds	r1, #1
 8000d02:	f001 011f 	and.w	r1, r1, #31
 8000d06:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000d0a:	0509      	lsls	r1, r1, #20
 8000d0c:	4311      	orrs	r1, r2
 8000d0e:	68a2      	ldr	r2, [r4, #8]
 8000d10:	f7ff fc80 	bl	8000614 <LL_ADC_SetChannelSamplingTime>
    if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000d14:	6822      	ldr	r2, [r4, #0]
 8000d16:	4b5b      	ldr	r3, [pc, #364]	; (8000e84 <HAL_ADC_ConfigChannel+0x3a0>)
 8000d18:	421a      	tst	r2, r3
 8000d1a:	d120      	bne.n	8000d5e <HAL_ADC_ConfigChannel+0x27a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d1c:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000d1e:	2300      	movs	r3, #0
 8000d20:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
}
 8000d24:	b003      	add	sp, #12
 8000d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d28:	fa93 f1a3 	rbit	r1, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000d2c:	fab1 f181 	clz	r1, r1
 8000d30:	e7e6      	b.n	8000d00 <HAL_ADC_ConfigChannel+0x21c>
 8000d32:	fa93 f2a3 	rbit	r2, r3
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	3201      	adds	r2, #1
 8000d3c:	0692      	lsls	r2, r2, #26
 8000d3e:	f002 46f8 	and.w	r6, r2, #2080374784	; 0x7c000000
 8000d42:	fa93 f1a3 	rbit	r1, r3
 8000d46:	fab1 f181 	clz	r1, r1
 8000d4a:	3101      	adds	r1, #1
 8000d4c:	f001 021f 	and.w	r2, r1, #31
 8000d50:	2101      	movs	r1, #1
 8000d52:	e72e      	b.n	8000bb2 <HAL_ADC_ConfigChannel+0xce>
 8000d54:	fa93 f3a3 	rbit	r3, r3
 8000d58:	fab3 f383 	clz	r3, r3
 8000d5c:	e730      	b.n	8000bc0 <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000d5e:	494a      	ldr	r1, [pc, #296]	; (8000e88 <HAL_ADC_ConfigChannel+0x3a4>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000d60:	4b4a      	ldr	r3, [pc, #296]	; (8000e8c <HAL_ADC_ConfigChannel+0x3a8>)
 8000d62:	6888      	ldr	r0, [r1, #8]
 8000d64:	429a      	cmp	r2, r3
 8000d66:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	d11e      	bne.n	8000dac <HAL_ADC_ConfigChannel+0x2c8>
 8000d6e:	0202      	lsls	r2, r0, #8
 8000d70:	d4d4      	bmi.n	8000d1c <HAL_ADC_ConfigChannel+0x238>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) 
 8000d72:	682b      	ldr	r3, [r5, #0]
 8000d74:	4a46      	ldr	r2, [pc, #280]	; (8000e90 <HAL_ADC_ConfigChannel+0x3ac>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d003      	beq.n	8000d82 <HAL_ADC_ConfigChannel+0x29e>
 8000d7a:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d1cc      	bne.n	8000d1c <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000d82:	68a3      	ldr	r3, [r4, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000d84:	4a43      	ldr	r2, [pc, #268]	; (8000e94 <HAL_ADC_ConfigChannel+0x3b0>)
 8000d86:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000d8a:	4333      	orrs	r3, r6
 8000d8c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000d90:	60a3      	str	r3, [r4, #8]
 8000d92:	4b41      	ldr	r3, [pc, #260]	; (8000e98 <HAL_ADC_ConfigChannel+0x3b4>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	fbb3 f2f2 	udiv	r2, r3, r2
 8000d9a:	230c      	movs	r3, #12
 8000d9c:	4353      	muls	r3, r2
            wait_loop_index--;
 8000d9e:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0UL)
 8000da0:	9b01      	ldr	r3, [sp, #4]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d0ba      	beq.n	8000d1c <HAL_ADC_ConfigChannel+0x238>
            wait_loop_index--;
 8000da6:	9b01      	ldr	r3, [sp, #4]
 8000da8:	3b01      	subs	r3, #1
 8000daa:	e7f8      	b.n	8000d9e <HAL_ADC_ConfigChannel+0x2ba>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8000dac:	4b3b      	ldr	r3, [pc, #236]	; (8000e9c <HAL_ADC_ConfigChannel+0x3b8>)
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d111      	bne.n	8000dd6 <HAL_ADC_ConfigChannel+0x2f2>
 8000db2:	01c3      	lsls	r3, r0, #7
 8000db4:	d4b2      	bmi.n	8000d1c <HAL_ADC_ConfigChannel+0x238>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8000db6:	682b      	ldr	r3, [r5, #0]
 8000db8:	4a35      	ldr	r2, [pc, #212]	; (8000e90 <HAL_ADC_ConfigChannel+0x3ac>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d003      	beq.n	8000dc6 <HAL_ADC_ConfigChannel+0x2e2>
 8000dbe:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d1aa      	bne.n	8000d1c <HAL_ADC_ConfigChannel+0x238>
 8000dc6:	68a3      	ldr	r3, [r4, #8]
 8000dc8:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000dcc:	4333      	orrs	r3, r6
 8000dce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000dd2:	60a3      	str	r3, [r4, #8]
 8000dd4:	e7a2      	b.n	8000d1c <HAL_ADC_ConfigChannel+0x238>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000dd6:	4b32      	ldr	r3, [pc, #200]	; (8000ea0 <HAL_ADC_ConfigChannel+0x3bc>)
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d19f      	bne.n	8000d1c <HAL_ADC_ConfigChannel+0x238>
 8000ddc:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8000de0:	d19c      	bne.n	8000d1c <HAL_ADC_ConfigChannel+0x238>
        if (ADC_VREFINT_INSTANCE(hadc))
 8000de2:	682a      	ldr	r2, [r5, #0]
 8000de4:	4b2a      	ldr	r3, [pc, #168]	; (8000e90 <HAL_ADC_ConfigChannel+0x3ac>)
 8000de6:	429a      	cmp	r2, r3
 8000de8:	d198      	bne.n	8000d1c <HAL_ADC_ConfigChannel+0x238>
 8000dea:	688b      	ldr	r3, [r1, #8]
 8000dec:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000df0:	4333      	orrs	r3, r6
 8000df2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000df6:	608b      	str	r3, [r1, #8]
 8000df8:	e791      	b.n	8000d1e <HAL_ADC_ConfigChannel+0x23a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000dfa:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8000dfc:	f042 0220 	orr.w	r2, r2, #32
 8000e00:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000e02:	4618      	mov	r0, r3
 8000e04:	e78b      	b.n	8000d1e <HAL_ADC_ConfigChannel+0x23a>
  __HAL_LOCK(hadc);
 8000e06:	2002      	movs	r0, #2
 8000e08:	e78c      	b.n	8000d24 <HAL_ADC_ConfigChannel+0x240>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000e0a:	2800      	cmp	r0, #0
 8000e0c:	f47f aea5 	bne.w	8000b5a <HAL_ADC_ConfigChannel+0x76>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8000e10:	68a2      	ldr	r2, [r4, #8]
 8000e12:	6821      	ldr	r1, [r4, #0]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff fbfd 	bl	8000614 <LL_ADC_SetChannelSamplingTime>
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000e1a:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000e1c:	f8d5 e000 	ldr.w	lr, [r5]
 8000e20:	6823      	ldr	r3, [r4, #0]
 8000e22:	f8de 100c 	ldr.w	r1, [lr, #12]
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000e26:	2e04      	cmp	r6, #4
 8000e28:	f10e 0260 	add.w	r2, lr, #96	; 0x60
 8000e2c:	f43f aedb 	beq.w	8000be6 <HAL_ADC_ConfigChannel+0x102>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000e30:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8000e34:	0048      	lsls	r0, r1, #1
 8000e36:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 8000e38:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
 8000e3c:	4081      	lsls	r1, r0
 8000e3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e42:	4319      	orrs	r1, r3
 8000e44:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 8000e48:	4b16      	ldr	r3, [pc, #88]	; (8000ea4 <HAL_ADC_ConfigChannel+0x3c0>)
 8000e4a:	4003      	ands	r3, r0
 8000e4c:	4319      	orrs	r1, r3
 8000e4e:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
 8000e52:	e682      	b.n	8000b5a <HAL_ADC_ConfigChannel+0x76>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000e54:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000e58:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000e5c:	e6de      	b.n	8000c1c <HAL_ADC_ConfigChannel+0x138>
 8000e5e:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000e60:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e62:	f102 0608 	add.w	r6, r2, #8
 8000e66:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000e6a:	e6e8      	b.n	8000c3e <HAL_ADC_ConfigChannel+0x15a>
 8000e6c:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000e70:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000e72:	6823      	ldr	r3, [r4, #0]
 8000e74:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000e78:	e6f2      	b.n	8000c60 <HAL_ADC_ConfigChannel+0x17c>
 8000e7a:	bf00      	nop
 8000e7c:	0007ffff 	.word	0x0007ffff
 8000e80:	407f0000 	.word	0x407f0000
 8000e84:	80080000 	.word	0x80080000
 8000e88:	50040300 	.word	0x50040300
 8000e8c:	c7520000 	.word	0xc7520000
 8000e90:	50040000 	.word	0x50040000
 8000e94:	00030d40 	.word	0x00030d40
 8000e98:	20000000 	.word	0x20000000
 8000e9c:	cb840000 	.word	0xcb840000
 8000ea0:	80000001 	.word	0x80000001
 8000ea4:	03fff000 	.word	0x03fff000

08000ea8 <ADC_Enable>:
{
 8000ea8:	b570      	push	{r4, r5, r6, lr}
 8000eaa:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000eac:	6800      	ldr	r0, [r0, #0]
 8000eae:	f7ff fbc3 	bl	8000638 <LL_ADC_IsEnabled>
 8000eb2:	b108      	cbz	r0, 8000eb8 <ADC_Enable+0x10>
  return HAL_OK;
 8000eb4:	2000      	movs	r0, #0
 8000eb6:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8000eb8:	6822      	ldr	r2, [r4, #0]
 8000eba:	4b15      	ldr	r3, [pc, #84]	; (8000f10 <ADC_Enable+0x68>)
 8000ebc:	6891      	ldr	r1, [r2, #8]
 8000ebe:	4219      	tst	r1, r3
 8000ec0:	d009      	beq.n	8000ed6 <ADC_Enable+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ec2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000ec4:	f043 0310 	orr.w	r3, r3, #16
 8000ec8:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000eca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8000ed6:	6893      	ldr	r3, [r2, #8]
 8000ed8:	4d0e      	ldr	r5, [pc, #56]	; (8000f14 <ADC_Enable+0x6c>)
 8000eda:	402b      	ands	r3, r5
 8000edc:	f043 0301 	orr.w	r3, r3, #1
 8000ee0:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8000ee2:	f7ff fb83 	bl	80005ec <HAL_GetTick>
 8000ee6:	4606      	mov	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000ee8:	6820      	ldr	r0, [r4, #0]
 8000eea:	6803      	ldr	r3, [r0, #0]
 8000eec:	07db      	lsls	r3, r3, #31
 8000eee:	d4e1      	bmi.n	8000eb4 <ADC_Enable+0xc>
      if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000ef0:	f7ff fba2 	bl	8000638 <LL_ADC_IsEnabled>
 8000ef4:	b928      	cbnz	r0, 8000f02 <ADC_Enable+0x5a>
        LL_ADC_Enable(hadc->Instance);
 8000ef6:	6822      	ldr	r2, [r4, #0]
 8000ef8:	6893      	ldr	r3, [r2, #8]
 8000efa:	402b      	ands	r3, r5
 8000efc:	f043 0301 	orr.w	r3, r3, #1
 8000f00:	6093      	str	r3, [r2, #8]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000f02:	f7ff fb73 	bl	80005ec <HAL_GetTick>
 8000f06:	1b80      	subs	r0, r0, r6
 8000f08:	2802      	cmp	r0, #2
 8000f0a:	d9ed      	bls.n	8000ee8 <ADC_Enable+0x40>
 8000f0c:	e7d9      	b.n	8000ec2 <ADC_Enable+0x1a>
 8000f0e:	bf00      	nop
 8000f10:	8000003f 	.word	0x8000003f
 8000f14:	7fffffc0 	.word	0x7fffffc0

08000f18 <HAL_ADC_Start>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000f18:	4b35      	ldr	r3, [pc, #212]	; (8000ff0 <HAL_ADC_Start+0xd8>)
{
 8000f1a:	b570      	push	{r4, r5, r6, lr}
 8000f1c:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000f1e:	6800      	ldr	r0, [r0, #0]
 8000f20:	689e      	ldr	r6, [r3, #8]
 8000f22:	f7ff fb8d 	bl	8000640 <LL_ADC_REG_IsConversionOngoing>
 8000f26:	4605      	mov	r5, r0
 8000f28:	2800      	cmp	r0, #0
 8000f2a:	d15a      	bne.n	8000fe2 <HAL_ADC_Start+0xca>
    __HAL_LOCK(hadc);
 8000f2c:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d056      	beq.n	8000fe2 <HAL_ADC_Start+0xca>
 8000f34:	2301      	movs	r3, #1
 8000f36:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8000f3a:	4620      	mov	r0, r4
 8000f3c:	f7ff ffb4 	bl	8000ea8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000f40:	2800      	cmp	r0, #0
 8000f42:	d14b      	bne.n	8000fdc <HAL_ADC_Start+0xc4>
      ADC_STATE_CLR_SET(hadc->State,
 8000f44:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000f46:	4a2b      	ldr	r2, [pc, #172]	; (8000ff4 <HAL_ADC_Start+0xdc>)
      ADC_STATE_CLR_SET(hadc->State,
 8000f48:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000f4c:	f023 0301 	bic.w	r3, r3, #1
 8000f50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f54:	6563      	str	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000f56:	6823      	ldr	r3, [r4, #0]
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	f006 061f 	and.w	r6, r6, #31
 8000f5e:	d042      	beq.n	8000fe6 <HAL_ADC_Start+0xce>
 8000f60:	461d      	mov	r5, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f62:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000f64:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000f68:	6562      	str	r2, [r4, #84]	; 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f6a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000f6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f70:	bf1c      	itt	ne
 8000f72:	6da2      	ldrne	r2, [r4, #88]	; 0x58
 8000f74:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc); 
 8000f78:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000f7a:	221c      	movs	r2, #28
 8000f7c:	601a      	str	r2, [r3, #0]
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000f7e:	42ab      	cmp	r3, r5
      __HAL_UNLOCK(hadc);
 8000f80:	f04f 0200 	mov.w	r2, #0
 8000f84:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000f88:	d008      	beq.n	8000f9c <HAL_ADC_Start+0x84>
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000f8a:	2e09      	cmp	r6, #9
 8000f8c:	bf9d      	ittte	ls
 8000f8e:	f240 2221 	movwls	r2, #545	; 0x221
 8000f92:	40f2      	lsrls	r2, r6
 8000f94:	43d2      	mvnls	r2, r2
 8000f96:	2201      	movhi	r2, #1
 8000f98:	07d1      	lsls	r1, r2, #31
 8000f9a:	d411      	bmi.n	8000fc0 <HAL_ADC_Start+0xa8>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000f9c:	68da      	ldr	r2, [r3, #12]
 8000f9e:	0192      	lsls	r2, r2, #6
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000fa0:	bf41      	itttt	mi
 8000fa2:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8000fa4:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000fa8:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000fac:	6562      	strmi	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8000fae:	689a      	ldr	r2, [r3, #8]
 8000fb0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000fb4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8000fb8:	f042 0204 	orr.w	r2, r2, #4
 8000fbc:	609a      	str	r2, [r3, #8]
 8000fbe:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000fc0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000fc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000fc6:	6563      	str	r3, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000fc8:	68eb      	ldr	r3, [r5, #12]
 8000fca:	019b      	lsls	r3, r3, #6
 8000fcc:	d50f      	bpl.n	8000fee <HAL_ADC_Start+0xd6>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000fce:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000fd0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000fd4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fd8:	6563      	str	r3, [r4, #84]	; 0x54
 8000fda:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 8000fdc:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8000fe0:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8000fe2:	2002      	movs	r0, #2
 8000fe4:	bd70      	pop	{r4, r5, r6, pc}
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000fe6:	4d04      	ldr	r5, [pc, #16]	; (8000ff8 <HAL_ADC_Start+0xe0>)
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000fe8:	2e00      	cmp	r6, #0
 8000fea:	d0ba      	beq.n	8000f62 <HAL_ADC_Start+0x4a>
 8000fec:	e7bd      	b.n	8000f6a <HAL_ADC_Start+0x52>
}
 8000fee:	bd70      	pop	{r4, r5, r6, pc}
 8000ff0:	50040300 	.word	0x50040300
 8000ff4:	50040100 	.word	0x50040100
 8000ff8:	50040000 	.word	0x50040000

08000ffc <HAL_ADC_Start_DMA>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000ffc:	4b39      	ldr	r3, [pc, #228]	; (80010e4 <HAL_ADC_Start_DMA+0xe8>)
{
 8000ffe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001002:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001004:	6800      	ldr	r0, [r0, #0]
 8001006:	689b      	ldr	r3, [r3, #8]
{
 8001008:	460e      	mov	r6, r1
 800100a:	4617      	mov	r7, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800100c:	f7ff fb18 	bl	8000640 <LL_ADC_REG_IsConversionOngoing>
 8001010:	2800      	cmp	r0, #0
 8001012:	d15f      	bne.n	80010d4 <HAL_ADC_Start_DMA+0xd8>
    __HAL_LOCK(hadc);
 8001014:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 8001018:	2a01      	cmp	r2, #1
 800101a:	d05b      	beq.n	80010d4 <HAL_ADC_Start_DMA+0xd8>
 800101c:	f003 081f 	and.w	r8, r3, #31
    if (    (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001020:	f1b8 0f09 	cmp.w	r8, #9
    __HAL_LOCK(hadc);
 8001024:	f04f 0301 	mov.w	r3, #1
 8001028:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    if (    (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800102c:	bf9e      	ittt	ls
 800102e:	f240 2321 	movwls	r3, #545	; 0x221
 8001032:	fa23 f308 	lsrls.w	r3, r3, r8
 8001036:	43db      	mvnls	r3, r3
 8001038:	f013 0501 	ands.w	r5, r3, #1
 800103c:	d144      	bne.n	80010c8 <HAL_ADC_Start_DMA+0xcc>
      tmp_hal_status = ADC_Enable(hadc);
 800103e:	4620      	mov	r0, r4
 8001040:	f7ff ff32 	bl	8000ea8 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8001044:	2800      	cmp	r0, #0
 8001046:	d13b      	bne.n	80010c0 <HAL_ADC_Start_DMA+0xc4>
        ADC_STATE_CLR_SET(hadc->State,
 8001048:	6d63      	ldr	r3, [r4, #84]	; 0x54
        if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800104a:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 800104c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001050:	f023 0301 	bic.w	r3, r3, #1
 8001054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001058:	6563      	str	r3, [r4, #84]	; 0x54
        if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800105a:	4b23      	ldr	r3, [pc, #140]	; (80010e8 <HAL_ADC_Start_DMA+0xec>)
 800105c:	4299      	cmp	r1, r3
 800105e:	d03c      	beq.n	80010da <HAL_ADC_Start_DMA+0xde>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001060:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001062:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001066:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001068:	6d63      	ldr	r3, [r4, #84]	; 0x54
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800106a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800106c:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001070:	bf1c      	itt	ne
 8001072:	6da3      	ldrne	r3, [r4, #88]	; 0x58
 8001074:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc); 
 8001078:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800107a:	4b1c      	ldr	r3, [pc, #112]	; (80010ec <HAL_ADC_Start_DMA+0xf0>)
 800107c:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800107e:	4b1c      	ldr	r3, [pc, #112]	; (80010f0 <HAL_ADC_Start_DMA+0xf4>)
 8001080:	6303      	str	r3, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001082:	4b1c      	ldr	r3, [pc, #112]	; (80010f4 <HAL_ADC_Start_DMA+0xf8>)
 8001084:	6343      	str	r3, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001086:	231c      	movs	r3, #28
 8001088:	600b      	str	r3, [r1, #0]
        __HAL_UNLOCK(hadc);
 800108a:	2300      	movs	r3, #0
 800108c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001090:	684b      	ldr	r3, [r1, #4]
 8001092:	f043 0310 	orr.w	r3, r3, #16
 8001096:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001098:	68cb      	ldr	r3, [r1, #12]
 800109a:	f043 0301 	orr.w	r3, r3, #1
 800109e:	60cb      	str	r3, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80010a0:	4632      	mov	r2, r6
 80010a2:	463b      	mov	r3, r7
 80010a4:	3140      	adds	r1, #64	; 0x40
 80010a6:	f000 f977 	bl	8001398 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 80010aa:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80010ac:	6893      	ldr	r3, [r2, #8]
 80010ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80010b2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010b6:	f043 0304 	orr.w	r3, r3, #4
 80010ba:	6093      	str	r3, [r2, #8]
 80010bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 80010c0:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 80010c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_UNLOCK(hadc);
 80010c8:	2300      	movs	r3, #0
 80010ca:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
      tmp_hal_status = HAL_ERROR;
 80010ce:	2001      	movs	r0, #1
 80010d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmp_hal_status = HAL_BUSY;
 80010d4:	2002      	movs	r0, #2
 80010d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
             || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80010da:	f1b8 0f00 	cmp.w	r8, #0
 80010de:	d0bf      	beq.n	8001060 <HAL_ADC_Start_DMA+0x64>
 80010e0:	e7c2      	b.n	8001068 <HAL_ADC_Start_DMA+0x6c>
 80010e2:	bf00      	nop
 80010e4:	50040300 	.word	0x50040300
 80010e8:	50040100 	.word	0x50040100
 80010ec:	08000a61 	.word	0x08000a61
 80010f0:	0800080d 	.word	0x0800080d
 80010f4:	08000ac9 	.word	0x08000ac9

080010f8 <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010f8:	6880      	ldr	r0, [r0, #8]
}
 80010fa:	f000 0001 	and.w	r0, r0, #1
 80010fe:	4770      	bx	lr

08001100 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001100:	6880      	ldr	r0, [r0, #8]
}
 8001102:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8001106:	4770      	bx	lr

08001108 <HAL_ADCEx_InjectedConvCpltCallback>:
 8001108:	4770      	bx	lr

0800110a <HAL_ADCEx_InjectedQueueOverflowCallback>:
 800110a:	4770      	bx	lr

0800110c <HAL_ADCEx_LevelOutOfWindow2Callback>:
 800110c:	4770      	bx	lr

0800110e <HAL_ADCEx_LevelOutOfWindow3Callback>:
 800110e:	4770      	bx	lr

08001110 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef* hadc)
{
 8001110:	4770      	bx	lr
	...

08001114 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001114:	b530      	push	{r4, r5, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001116:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800111a:	2b01      	cmp	r3, #1
{
 800111c:	b09b      	sub	sp, #108	; 0x6c
 800111e:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8001120:	d066      	beq.n	80011f0 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 8001122:	2301      	movs	r3, #1
 8001124:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001128:	4b32      	ldr	r3, [pc, #200]	; (80011f4 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 800112a:	6800      	ldr	r0, [r0, #0]
 800112c:	4298      	cmp	r0, r3
 800112e:	bf0c      	ite	eq
 8001130:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 8001134:	2300      	movne	r3, #0
 8001136:	9301      	str	r3, [sp, #4]
  
  if (tmphadcSlave.Instance == NULL)
 8001138:	9801      	ldr	r0, [sp, #4]
 800113a:	b940      	cbnz	r0, 800114e <HAL_ADCEx_MultiModeConfigChannel+0x3a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800113c:	6d53      	ldr	r3, [r2, #84]	; 0x54
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800113e:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001142:	f043 0320 	orr.w	r3, r3, #32
 8001146:	6553      	str	r3, [r2, #84]	; 0x54
    
    return HAL_ERROR;
 8001148:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
} 
 800114a:	b01b      	add	sp, #108	; 0x6c
 800114c:	bd30      	pop	{r4, r5, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800114e:	f7ff ffd7 	bl	8001100 <LL_ADC_REG_IsConversionOngoing>
 8001152:	4603      	mov	r3, r0
  if ( (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) 
 8001154:	6810      	ldr	r0, [r2, #0]
 8001156:	f7ff ffd3 	bl	8001100 <LL_ADC_REG_IsConversionOngoing>
 800115a:	2800      	cmp	r0, #0
 800115c:	d142      	bne.n	80011e4 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    && (tmphadcSlave_conversion_on_going == 0UL) )
 800115e:	2b00      	cmp	r3, #0
 8001160:	d140      	bne.n	80011e4 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001162:	680b      	ldr	r3, [r1, #0]
 8001164:	4c24      	ldr	r4, [pc, #144]	; (80011f8 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 8001166:	b333      	cbz	r3, 80011b6 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, 
 8001168:	68a3      	ldr	r3, [r4, #8]
 800116a:	6848      	ldr	r0, [r1, #4]
 800116c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001170:	4303      	orrs	r3, r0
 8001172:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 8001176:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 800117a:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800117c:	481d      	ldr	r0, [pc, #116]	; (80011f4 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 800117e:	f7ff ffbb 	bl	80010f8 <LL_ADC_IsEnabled>
 8001182:	4603      	mov	r3, r0
 8001184:	481d      	ldr	r0, [pc, #116]	; (80011fc <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8001186:	f7ff ffb7 	bl	80010f8 <LL_ADC_IsEnabled>
 800118a:	4303      	orrs	r3, r0
 800118c:	481c      	ldr	r0, [pc, #112]	; (8001200 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 800118e:	f7ff ffb3 	bl	80010f8 <LL_ADC_IsEnabled>
 8001192:	4318      	orrs	r0, r3
 8001194:	d004      	beq.n	80011a0 <HAL_ADCEx_MultiModeConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001196:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8001198:	2300      	movs	r3, #0
 800119a:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 800119e:	e7d4      	b.n	800114a <HAL_ADCEx_MultiModeConfigChannel+0x36>
          MODIFY_REG(tmpADC_Common->CCR,
 80011a0:	680b      	ldr	r3, [r1, #0]
 80011a2:	68a5      	ldr	r5, [r4, #8]
 80011a4:	6889      	ldr	r1, [r1, #8]
 80011a6:	430b      	orrs	r3, r1
 80011a8:	f425 6171 	bic.w	r1, r5, #3856	; 0xf10
 80011ac:	f021 010f 	bic.w	r1, r1, #15
 80011b0:	430b      	orrs	r3, r1
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80011b2:	60a3      	str	r3, [r4, #8]
 80011b4:	e7f0      	b.n	8001198 <HAL_ADCEx_MultiModeConfigChannel+0x84>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80011b6:	68a3      	ldr	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80011b8:	480e      	ldr	r0, [pc, #56]	; (80011f4 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80011ba:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80011be:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80011c0:	f7ff ff9a 	bl	80010f8 <LL_ADC_IsEnabled>
 80011c4:	4603      	mov	r3, r0
 80011c6:	480d      	ldr	r0, [pc, #52]	; (80011fc <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 80011c8:	f7ff ff96 	bl	80010f8 <LL_ADC_IsEnabled>
 80011cc:	4303      	orrs	r3, r0
 80011ce:	480c      	ldr	r0, [pc, #48]	; (8001200 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 80011d0:	f7ff ff92 	bl	80010f8 <LL_ADC_IsEnabled>
 80011d4:	4318      	orrs	r0, r3
 80011d6:	d1de      	bne.n	8001196 <HAL_ADCEx_MultiModeConfigChannel+0x82>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80011d8:	68a3      	ldr	r3, [r4, #8]
 80011da:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80011de:	f023 030f 	bic.w	r3, r3, #15
 80011e2:	e7e6      	b.n	80011b2 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011e4:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80011e6:	f043 0320 	orr.w	r3, r3, #32
 80011ea:	6553      	str	r3, [r2, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80011ec:	2001      	movs	r0, #1
 80011ee:	e7d3      	b.n	8001198 <HAL_ADCEx_MultiModeConfigChannel+0x84>
  __HAL_LOCK(hadc);
 80011f0:	2002      	movs	r0, #2
 80011f2:	e7aa      	b.n	800114a <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80011f4:	50040000 	.word	0x50040000
 80011f8:	50040300 	.word	0x50040300
 80011fc:	50040100 	.word	0x50040100
 8001200:	50040200 	.word	0x50040200

08001204 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001204:	4a07      	ldr	r2, [pc, #28]	; (8001224 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001206:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001208:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800120c:	041b      	lsls	r3, r3, #16
 800120e:	0c1b      	lsrs	r3, r3, #16
 8001210:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001214:	0200      	lsls	r0, r0, #8
 8001216:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800121a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800121e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001220:	60d3      	str	r3, [r2, #12]
 8001222:	4770      	bx	lr
 8001224:	e000ed00 	.word	0xe000ed00

08001228 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001228:	4b17      	ldr	r3, [pc, #92]	; (8001288 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800122a:	b530      	push	{r4, r5, lr}
 800122c:	68dc      	ldr	r4, [r3, #12]
 800122e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001232:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001236:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001238:	2b04      	cmp	r3, #4
 800123a:	bf28      	it	cs
 800123c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800123e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001240:	f04f 0501 	mov.w	r5, #1
 8001244:	fa05 f303 	lsl.w	r3, r5, r3
 8001248:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800124c:	bf8c      	ite	hi
 800124e:	3c03      	subhi	r4, #3
 8001250:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001252:	4019      	ands	r1, r3
 8001254:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001256:	fa05 f404 	lsl.w	r4, r5, r4
 800125a:	3c01      	subs	r4, #1
 800125c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800125e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001260:	ea42 0201 	orr.w	r2, r2, r1
 8001264:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001268:	bfaf      	iteee	ge
 800126a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800126e:	f000 000f 	andlt.w	r0, r0, #15
 8001272:	4b06      	ldrlt	r3, [pc, #24]	; (800128c <HAL_NVIC_SetPriority+0x64>)
 8001274:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001276:	bfa5      	ittet	ge
 8001278:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 800127c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800127e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001280:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001284:	bd30      	pop	{r4, r5, pc}
 8001286:	bf00      	nop
 8001288:	e000ed00 	.word	0xe000ed00
 800128c:	e000ed14 	.word	0xe000ed14

08001290 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001290:	0942      	lsrs	r2, r0, #5
 8001292:	2301      	movs	r3, #1
 8001294:	f000 001f 	and.w	r0, r0, #31
 8001298:	fa03 f000 	lsl.w	r0, r3, r0
 800129c:	4b01      	ldr	r3, [pc, #4]	; (80012a4 <HAL_NVIC_EnableIRQ+0x14>)
 800129e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80012a2:	4770      	bx	lr
 80012a4:	e000e100 	.word	0xe000e100

080012a8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012a8:	3801      	subs	r0, #1
 80012aa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80012ae:	d20a      	bcs.n	80012c6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012b0:	4b06      	ldr	r3, [pc, #24]	; (80012cc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b2:	4a07      	ldr	r2, [pc, #28]	; (80012d0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012b4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b6:	21f0      	movs	r1, #240	; 0xf0
 80012b8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012bc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012be:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012c0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80012c6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	e000e010 	.word	0xe000e010
 80012d0:	e000ed00 	.word	0xe000ed00

080012d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012d4:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80012d6:	2800      	cmp	r0, #0
 80012d8:	d04e      	beq.n	8001378 <HAL_DMA_Init+0xa4>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80012da:	6801      	ldr	r1, [r0, #0]
 80012dc:	4b27      	ldr	r3, [pc, #156]	; (800137c <HAL_DMA_Init+0xa8>)
 80012de:	4299      	cmp	r1, r3
 80012e0:	f04f 0414 	mov.w	r4, #20
 80012e4:	d840      	bhi.n	8001368 <HAL_DMA_Init+0x94>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80012e6:	4a26      	ldr	r2, [pc, #152]	; (8001380 <HAL_DMA_Init+0xac>)
 80012e8:	440a      	add	r2, r1
 80012ea:	fbb2 f2f4 	udiv	r2, r2, r4
 80012ee:	0092      	lsls	r2, r2, #2
 80012f0:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80012f2:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
 80012f6:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80012f8:	2302      	movs	r3, #2
 80012fa:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80012fe:	6884      	ldr	r4, [r0, #8]
 8001300:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001302:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 8001304:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 8001306:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001308:	432b      	orrs	r3, r5
 800130a:	6945      	ldr	r5, [r0, #20]
 800130c:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800130e:	6985      	ldr	r5, [r0, #24]
 8001310:	432b      	orrs	r3, r5
 8001312:	69c5      	ldr	r5, [r0, #28]
 8001314:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8001316:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001318:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 800131c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8001320:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 8001322:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001324:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 8001328:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800132a:	d014      	beq.n	8001356 <HAL_DMA_Init+0x82>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800132c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800132e:	4b15      	ldr	r3, [pc, #84]	; (8001384 <HAL_DMA_Init+0xb0>)
 8001330:	429a      	cmp	r2, r3
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001332:	bf0c      	ite	eq
 8001334:	4914      	ldreq	r1, [pc, #80]	; (8001388 <HAL_DMA_Init+0xb4>)
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001336:	4915      	ldrne	r1, [pc, #84]	; (800138c <HAL_DMA_Init+0xb8>)
 8001338:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800133a:	680a      	ldr	r2, [r1, #0]
 800133c:	f003 031c 	and.w	r3, r3, #28
 8001340:	240f      	movs	r4, #15
 8001342:	409c      	lsls	r4, r3
 8001344:	ea22 0204 	bic.w	r2, r2, r4
 8001348:	600a      	str	r2, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800134a:	6842      	ldr	r2, [r0, #4]
 800134c:	680c      	ldr	r4, [r1, #0]
 800134e:	fa02 f303 	lsl.w	r3, r2, r3
 8001352:	4323      	orrs	r3, r4
 8001354:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001356:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001358:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800135a:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800135c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8001360:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 8001364:	4618      	mov	r0, r3
 8001366:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001368:	4b09      	ldr	r3, [pc, #36]	; (8001390 <HAL_DMA_Init+0xbc>)
 800136a:	440b      	add	r3, r1
 800136c:	fbb3 f3f4 	udiv	r3, r3, r4
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <HAL_DMA_Init+0xc0>)
 8001376:	e7be      	b.n	80012f6 <HAL_DMA_Init+0x22>
    return HAL_ERROR;
 8001378:	2001      	movs	r0, #1
}
 800137a:	bd30      	pop	{r4, r5, pc}
 800137c:	40020407 	.word	0x40020407
 8001380:	bffdfff8 	.word	0xbffdfff8
 8001384:	40020000 	.word	0x40020000
 8001388:	400200a8 	.word	0x400200a8
 800138c:	400204a8 	.word	0x400204a8
 8001390:	bffdfbf8 	.word	0xbffdfbf8
 8001394:	40020400 	.word	0x40020400

08001398 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001398:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800139a:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 800139e:	2c01      	cmp	r4, #1
 80013a0:	d038      	beq.n	8001414 <HAL_DMA_Start_IT+0x7c>

  if(HAL_DMA_STATE_READY == hdma->State)
 80013a2:	f890 5025 	ldrb.w	r5, [r0, #37]	; 0x25
  __HAL_LOCK(hdma);
 80013a6:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80013a8:	b2ed      	uxtb	r5, r5
 80013aa:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 80013ac:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
 80013b0:	f04f 0600 	mov.w	r6, #0
 80013b4:	f04f 0402 	mov.w	r4, #2
  if(HAL_DMA_STATE_READY == hdma->State)
 80013b8:	d12a      	bne.n	8001410 <HAL_DMA_Start_IT+0x78>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80013ba:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80013be:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013c0:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80013c2:	6826      	ldr	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80013c4:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 80013c6:	f026 0601 	bic.w	r6, r6, #1
 80013ca:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80013cc:	6c46      	ldr	r6, [r0, #68]	; 0x44
 80013ce:	f006 061c 	and.w	r6, r6, #28
 80013d2:	40b5      	lsls	r5, r6
 80013d4:	607d      	str	r5, [r7, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80013d6:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80013d8:	6883      	ldr	r3, [r0, #8]
 80013da:	6805      	ldr	r5, [r0, #0]
 80013dc:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80013de:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80013e0:	bf0b      	itete	eq
 80013e2:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80013e4:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80013e6:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80013e8:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80013ea:	b14b      	cbz	r3, 8001400 <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013ec:	6823      	ldr	r3, [r4, #0]
 80013ee:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80013f2:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80013f4:	682b      	ldr	r3, [r5, #0]
 80013f6:	f043 0301 	orr.w	r3, r3, #1
 80013fa:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80013fc:	2000      	movs	r0, #0
 80013fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001400:	6823      	ldr	r3, [r4, #0]
 8001402:	f023 0304 	bic.w	r3, r3, #4
 8001406:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001408:	6823      	ldr	r3, [r4, #0]
 800140a:	f043 030a 	orr.w	r3, r3, #10
 800140e:	e7f0      	b.n	80013f2 <HAL_DMA_Start_IT+0x5a>
    __HAL_UNLOCK(hdma);
 8001410:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 8001414:	2002      	movs	r0, #2
}
 8001416:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001418 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001418:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800141a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 800141c:	6803      	ldr	r3, [r0, #0]
{
 800141e:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001420:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001424:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001426:	681d      	ldr	r5, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001428:	2404      	movs	r4, #4
 800142a:	4094      	lsls	r4, r2
 800142c:	4226      	tst	r6, r4
 800142e:	d00e      	beq.n	800144e <HAL_DMA_IRQHandler+0x36>
 8001430:	f015 0f04 	tst.w	r5, #4
 8001434:	d00b      	beq.n	800144e <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800143a:	bf5e      	ittt	pl
 800143c:	681a      	ldrpl	r2, [r3, #0]
 800143e:	f022 0204 	bicpl.w	r2, r2, #4
 8001442:	601a      	strpl	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8001444:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8001446:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8001448:	b373      	cbz	r3, 80014a8 <HAL_DMA_IRQHandler+0x90>
}
 800144a:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800144c:	4718      	bx	r3
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 800144e:	2402      	movs	r4, #2
 8001450:	4094      	lsls	r4, r2
 8001452:	4226      	tst	r6, r4
 8001454:	d012      	beq.n	800147c <HAL_DMA_IRQHandler+0x64>
 8001456:	f015 0f02 	tst.w	r5, #2
 800145a:	d00f      	beq.n	800147c <HAL_DMA_IRQHandler+0x64>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	0695      	lsls	r5, r2, #26
 8001460:	d406      	bmi.n	8001470 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	f022 020a 	bic.w	r2, r2, #10
 8001468:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800146a:	2301      	movs	r3, #1
 800146c:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001470:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001472:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8001474:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8001478:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800147a:	e7e5      	b.n	8001448 <HAL_DMA_IRQHandler+0x30>
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 800147c:	2408      	movs	r4, #8
 800147e:	4094      	lsls	r4, r2
 8001480:	4234      	tst	r4, r6
 8001482:	d011      	beq.n	80014a8 <HAL_DMA_IRQHandler+0x90>
 8001484:	072c      	lsls	r4, r5, #28
 8001486:	d50f      	bpl.n	80014a8 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001488:	681c      	ldr	r4, [r3, #0]
 800148a:	f024 040e 	bic.w	r4, r4, #14
 800148e:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001490:	2301      	movs	r3, #1
 8001492:	fa03 f202 	lsl.w	r2, r3, r2
 8001496:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001498:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800149a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800149e:	2300      	movs	r3, #0
 80014a0:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 80014a4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80014a6:	e7cf      	b.n	8001448 <HAL_DMA_IRQHandler+0x30>
}
 80014a8:	bc70      	pop	{r4, r5, r6}
 80014aa:	4770      	bx	lr

080014ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014b0:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014b2:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014b4:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001660 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80014b8:	4c67      	ldr	r4, [pc, #412]	; (8001658 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014ba:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 80014bc:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014be:	9a01      	ldr	r2, [sp, #4]
 80014c0:	40da      	lsrs	r2, r3
 80014c2:	d102      	bne.n	80014ca <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 80014c4:	b005      	add	sp, #20
 80014c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014ca:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 80014cc:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014ce:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 80014d0:	ea12 0e06 	ands.w	lr, r2, r6
 80014d4:	f000 80b1 	beq.w	800163a <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014d8:	684a      	ldr	r2, [r1, #4]
 80014da:	f022 0710 	bic.w	r7, r2, #16
 80014de:	2f02      	cmp	r7, #2
 80014e0:	d116      	bne.n	8001510 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 80014e2:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80014e6:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014ea:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80014ee:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014f2:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80014f6:	f04f 0c0f 	mov.w	ip, #15
 80014fa:	fa0c fc0a 	lsl.w	ip, ip, sl
 80014fe:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001502:	690d      	ldr	r5, [r1, #16]
 8001504:	fa05 f50a 	lsl.w	r5, r5, sl
 8001508:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 800150c:	f8c9 5020 	str.w	r5, [r9, #32]
 8001510:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001514:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001516:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800151a:	fa05 f50c 	lsl.w	r5, r5, ip
 800151e:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001520:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001524:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001528:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800152c:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800152e:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001532:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001534:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001538:	d811      	bhi.n	800155e <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 800153a:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800153c:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001540:	68cf      	ldr	r7, [r1, #12]
 8001542:	fa07 f70c 	lsl.w	r7, r7, ip
 8001546:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 800154a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800154c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800154e:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001552:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001556:	409f      	lsls	r7, r3
 8001558:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 800155c:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800155e:	f1ba 0f03 	cmp.w	sl, #3
 8001562:	d107      	bne.n	8001574 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001564:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001566:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800156a:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 800156e:	409f      	lsls	r7, r3
 8001570:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8001572:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8001574:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001576:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001578:	688e      	ldr	r6, [r1, #8]
 800157a:	fa06 f60c 	lsl.w	r6, r6, ip
 800157e:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001580:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001582:	00d5      	lsls	r5, r2, #3
 8001584:	d559      	bpl.n	800163a <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001586:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800158a:	f045 0501 	orr.w	r5, r5, #1
 800158e:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 8001592:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001596:	f023 0603 	bic.w	r6, r3, #3
 800159a:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800159e:	f005 0501 	and.w	r5, r5, #1
 80015a2:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 80015a6:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015a8:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ac:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 80015ae:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015b0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80015b4:	270f      	movs	r7, #15
 80015b6:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015ba:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015be:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015c2:	d03c      	beq.n	800163e <HAL_GPIO_Init+0x192>
 80015c4:	4d25      	ldr	r5, [pc, #148]	; (800165c <HAL_GPIO_Init+0x1b0>)
 80015c6:	42a8      	cmp	r0, r5
 80015c8:	d03b      	beq.n	8001642 <HAL_GPIO_Init+0x196>
 80015ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015ce:	42a8      	cmp	r0, r5
 80015d0:	d039      	beq.n	8001646 <HAL_GPIO_Init+0x19a>
 80015d2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015d6:	42a8      	cmp	r0, r5
 80015d8:	d037      	beq.n	800164a <HAL_GPIO_Init+0x19e>
 80015da:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015de:	42a8      	cmp	r0, r5
 80015e0:	d035      	beq.n	800164e <HAL_GPIO_Init+0x1a2>
 80015e2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015e6:	42a8      	cmp	r0, r5
 80015e8:	d033      	beq.n	8001652 <HAL_GPIO_Init+0x1a6>
 80015ea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015ee:	42a8      	cmp	r0, r5
 80015f0:	bf14      	ite	ne
 80015f2:	2507      	movne	r5, #7
 80015f4:	2506      	moveq	r5, #6
 80015f6:	fa05 f50c 	lsl.w	r5, r5, ip
 80015fa:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015fc:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 80015fe:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001600:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001604:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 8001606:	bf54      	ite	pl
 8001608:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800160a:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 800160e:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8001610:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001612:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8001614:	bf54      	ite	pl
 8001616:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001618:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 800161c:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 800161e:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001620:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 8001622:	bf54      	ite	pl
 8001624:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001626:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 800162a:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 800162c:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800162e:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8001630:	bf54      	ite	pl
 8001632:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001634:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8001638:	60e5      	str	r5, [r4, #12]
    position++;
 800163a:	3301      	adds	r3, #1
 800163c:	e73f      	b.n	80014be <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800163e:	2500      	movs	r5, #0
 8001640:	e7d9      	b.n	80015f6 <HAL_GPIO_Init+0x14a>
 8001642:	2501      	movs	r5, #1
 8001644:	e7d7      	b.n	80015f6 <HAL_GPIO_Init+0x14a>
 8001646:	2502      	movs	r5, #2
 8001648:	e7d5      	b.n	80015f6 <HAL_GPIO_Init+0x14a>
 800164a:	2503      	movs	r5, #3
 800164c:	e7d3      	b.n	80015f6 <HAL_GPIO_Init+0x14a>
 800164e:	2504      	movs	r5, #4
 8001650:	e7d1      	b.n	80015f6 <HAL_GPIO_Init+0x14a>
 8001652:	2505      	movs	r5, #5
 8001654:	e7cf      	b.n	80015f6 <HAL_GPIO_Init+0x14a>
 8001656:	bf00      	nop
 8001658:	40010400 	.word	0x40010400
 800165c:	48000400 	.word	0x48000400
 8001660:	40021000 	.word	0x40021000

08001664 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001664:	4b02      	ldr	r3, [pc, #8]	; (8001670 <HAL_PWREx_GetVoltageRange+0xc>)
 8001666:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001668:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	40007000 	.word	0x40007000

08001674 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001674:	4b17      	ldr	r3, [pc, #92]	; (80016d4 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001676:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001678:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800167c:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001680:	d11c      	bne.n	80016bc <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001682:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001686:	d015      	beq.n	80016b4 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 800168e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001692:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001694:	4a10      	ldr	r2, [pc, #64]	; (80016d8 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8001696:	6811      	ldr	r1, [r2, #0]
 8001698:	2232      	movs	r2, #50	; 0x32
 800169a:	434a      	muls	r2, r1
 800169c:	490f      	ldr	r1, [pc, #60]	; (80016dc <HAL_PWREx_ControlVoltageScaling+0x68>)
 800169e:	fbb2 f2f1 	udiv	r2, r2, r1
 80016a2:	4619      	mov	r1, r3
 80016a4:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016a6:	6958      	ldr	r0, [r3, #20]
 80016a8:	0540      	lsls	r0, r0, #21
 80016aa:	d500      	bpl.n	80016ae <HAL_PWREx_ControlVoltageScaling+0x3a>
 80016ac:	b922      	cbnz	r2, 80016b8 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016ae:	694b      	ldr	r3, [r1, #20]
 80016b0:	055b      	lsls	r3, r3, #21
 80016b2:	d40d      	bmi.n	80016d0 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80016b4:	2000      	movs	r0, #0
 80016b6:	4770      	bx	lr
        wait_loop_index--;
 80016b8:	3a01      	subs	r2, #1
 80016ba:	e7f4      	b.n	80016a6 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80016bc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80016c0:	bf1f      	itttt	ne
 80016c2:	681a      	ldrne	r2, [r3, #0]
 80016c4:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 80016c8:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 80016cc:	601a      	strne	r2, [r3, #0]
 80016ce:	e7f1      	b.n	80016b4 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 80016d0:	2003      	movs	r0, #3
}
 80016d2:	4770      	bx	lr
 80016d4:	40007000 	.word	0x40007000
 80016d8:	20000000 	.word	0x20000000
 80016dc:	000f4240 	.word	0x000f4240

080016e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80016e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80016e2:	4d1e      	ldr	r5, [pc, #120]	; (800175c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80016e4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80016e6:	00da      	lsls	r2, r3, #3
{
 80016e8:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80016ea:	d518      	bpl.n	800171e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80016ec:	f7ff ffba 	bl	8001664 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80016f0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80016f4:	d123      	bne.n	800173e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80016f6:	2c80      	cmp	r4, #128	; 0x80
 80016f8:	d929      	bls.n	800174e <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80016fa:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80016fc:	bf8c      	ite	hi
 80016fe:	2002      	movhi	r0, #2
 8001700:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001702:	4a17      	ldr	r2, [pc, #92]	; (8001760 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8001704:	6813      	ldr	r3, [r2, #0]
 8001706:	f023 0307 	bic.w	r3, r3, #7
 800170a:	4303      	orrs	r3, r0
 800170c:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800170e:	6813      	ldr	r3, [r2, #0]
 8001710:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8001714:	1a18      	subs	r0, r3, r0
 8001716:	bf18      	it	ne
 8001718:	2001      	movne	r0, #1
 800171a:	b003      	add	sp, #12
 800171c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800171e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001724:	65ab      	str	r3, [r5, #88]	; 0x58
 8001726:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001728:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800172c:	9301      	str	r3, [sp, #4]
 800172e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001730:	f7ff ff98 	bl	8001664 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001734:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001736:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800173a:	65ab      	str	r3, [r5, #88]	; 0x58
 800173c:	e7d8      	b.n	80016f0 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 800173e:	2c80      	cmp	r4, #128	; 0x80
 8001740:	d807      	bhi.n	8001752 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8001742:	d008      	beq.n	8001756 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8001744:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8001748:	4258      	negs	r0, r3
 800174a:	4158      	adcs	r0, r3
 800174c:	e7d9      	b.n	8001702 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800174e:	2000      	movs	r0, #0
 8001750:	e7d7      	b.n	8001702 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001752:	2003      	movs	r0, #3
 8001754:	e7d5      	b.n	8001702 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001756:	2002      	movs	r0, #2
 8001758:	e7d3      	b.n	8001702 <RCC_SetFlashLatencyFromMSIRange+0x22>
 800175a:	bf00      	nop
 800175c:	40021000 	.word	0x40021000
 8001760:	40022000 	.word	0x40022000

08001764 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001764:	4b25      	ldr	r3, [pc, #148]	; (80017fc <HAL_RCC_GetSysClockFreq+0x98>)
 8001766:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001768:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800176a:	f012 020c 	ands.w	r2, r2, #12
 800176e:	d005      	beq.n	800177c <HAL_RCC_GetSysClockFreq+0x18>
 8001770:	2a0c      	cmp	r2, #12
 8001772:	d115      	bne.n	80017a0 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001774:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001778:	2901      	cmp	r1, #1
 800177a:	d118      	bne.n	80017ae <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800177c:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 800177e:	4820      	ldr	r0, [pc, #128]	; (8001800 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001780:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001782:	bf55      	itete	pl
 8001784:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001788:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800178a:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800178e:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8001792:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001796:	b382      	cbz	r2, 80017fa <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001798:	2a0c      	cmp	r2, #12
 800179a:	d009      	beq.n	80017b0 <HAL_RCC_GetSysClockFreq+0x4c>
 800179c:	2000      	movs	r0, #0
  return sysclockfreq;
 800179e:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80017a0:	2a04      	cmp	r2, #4
 80017a2:	d029      	beq.n	80017f8 <HAL_RCC_GetSysClockFreq+0x94>
 80017a4:	2a08      	cmp	r2, #8
 80017a6:	4817      	ldr	r0, [pc, #92]	; (8001804 <HAL_RCC_GetSysClockFreq+0xa0>)
 80017a8:	bf18      	it	ne
 80017aa:	2000      	movne	r0, #0
 80017ac:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80017ae:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80017b0:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80017b2:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80017b4:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80017b8:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 80017bc:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80017be:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 80017c2:	d005      	beq.n	80017d0 <HAL_RCC_GetSysClockFreq+0x6c>
 80017c4:	2903      	cmp	r1, #3
 80017c6:	d012      	beq.n	80017ee <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80017c8:	68d9      	ldr	r1, [r3, #12]
 80017ca:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80017ce:	e003      	b.n	80017d8 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80017d0:	68d9      	ldr	r1, [r3, #12]
 80017d2:	480d      	ldr	r0, [pc, #52]	; (8001808 <HAL_RCC_GetSysClockFreq+0xa4>)
 80017d4:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80017d8:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80017da:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80017de:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80017e2:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80017e4:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80017e6:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80017e8:	fbb0 f0f3 	udiv	r0, r0, r3
 80017ec:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80017ee:	68d9      	ldr	r1, [r3, #12]
 80017f0:	4804      	ldr	r0, [pc, #16]	; (8001804 <HAL_RCC_GetSysClockFreq+0xa0>)
 80017f2:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80017f6:	e7ef      	b.n	80017d8 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 80017f8:	4803      	ldr	r0, [pc, #12]	; (8001808 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 80017fa:	4770      	bx	lr
 80017fc:	40021000 	.word	0x40021000
 8001800:	08004298 	.word	0x08004298
 8001804:	007a1200 	.word	0x007a1200
 8001808:	00f42400 	.word	0x00f42400

0800180c <HAL_RCC_OscConfig>:
{
 800180c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8001810:	4605      	mov	r5, r0
 8001812:	b918      	cbnz	r0, 800181c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8001814:	2001      	movs	r0, #1
}
 8001816:	b003      	add	sp, #12
 8001818:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800181c:	4ca5      	ldr	r4, [pc, #660]	; (8001ab4 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800181e:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001820:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001822:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001824:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001826:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800182a:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800182e:	d53c      	bpl.n	80018aa <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001830:	b11e      	cbz	r6, 800183a <HAL_RCC_OscConfig+0x2e>
 8001832:	2e0c      	cmp	r6, #12
 8001834:	d163      	bne.n	80018fe <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001836:	2f01      	cmp	r7, #1
 8001838:	d161      	bne.n	80018fe <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800183a:	6823      	ldr	r3, [r4, #0]
 800183c:	0798      	lsls	r0, r3, #30
 800183e:	d502      	bpl.n	8001846 <HAL_RCC_OscConfig+0x3a>
 8001840:	69ab      	ldr	r3, [r5, #24]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d0e6      	beq.n	8001814 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001846:	6823      	ldr	r3, [r4, #0]
 8001848:	6a28      	ldr	r0, [r5, #32]
 800184a:	0719      	lsls	r1, r3, #28
 800184c:	bf56      	itet	pl
 800184e:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8001852:	6823      	ldrmi	r3, [r4, #0]
 8001854:	091b      	lsrpl	r3, r3, #4
 8001856:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800185a:	4283      	cmp	r3, r0
 800185c:	d23a      	bcs.n	80018d4 <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800185e:	f7ff ff3f 	bl	80016e0 <RCC_SetFlashLatencyFromMSIRange>
 8001862:	2800      	cmp	r0, #0
 8001864:	d1d6      	bne.n	8001814 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001866:	6823      	ldr	r3, [r4, #0]
 8001868:	f043 0308 	orr.w	r3, r3, #8
 800186c:	6023      	str	r3, [r4, #0]
 800186e:	6823      	ldr	r3, [r4, #0]
 8001870:	6a2a      	ldr	r2, [r5, #32]
 8001872:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001876:	4313      	orrs	r3, r2
 8001878:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800187a:	6863      	ldr	r3, [r4, #4]
 800187c:	69ea      	ldr	r2, [r5, #28]
 800187e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001882:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001886:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001888:	f7ff ff6c 	bl	8001764 <HAL_RCC_GetSysClockFreq>
 800188c:	68a3      	ldr	r3, [r4, #8]
 800188e:	4a8a      	ldr	r2, [pc, #552]	; (8001ab8 <HAL_RCC_OscConfig+0x2ac>)
 8001890:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001894:	5cd3      	ldrb	r3, [r2, r3]
 8001896:	f003 031f 	and.w	r3, r3, #31
 800189a:	40d8      	lsrs	r0, r3
 800189c:	4b87      	ldr	r3, [pc, #540]	; (8001abc <HAL_RCC_OscConfig+0x2b0>)
 800189e:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80018a0:	2000      	movs	r0, #0
 80018a2:	f7fe fe6d 	bl	8000580 <HAL_InitTick>
        if(status != HAL_OK)
 80018a6:	2800      	cmp	r0, #0
 80018a8:	d1b5      	bne.n	8001816 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018aa:	682b      	ldr	r3, [r5, #0]
 80018ac:	07d8      	lsls	r0, r3, #31
 80018ae:	d45d      	bmi.n	800196c <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018b0:	682b      	ldr	r3, [r5, #0]
 80018b2:	0799      	lsls	r1, r3, #30
 80018b4:	f100 809c 	bmi.w	80019f0 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018b8:	682b      	ldr	r3, [r5, #0]
 80018ba:	0718      	lsls	r0, r3, #28
 80018bc:	f100 80d0 	bmi.w	8001a60 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018c0:	682b      	ldr	r3, [r5, #0]
 80018c2:	0759      	lsls	r1, r3, #29
 80018c4:	f100 80fc 	bmi.w	8001ac0 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80018c8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	f040 8165 	bne.w	8001b9a <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 80018d0:	2000      	movs	r0, #0
 80018d2:	e7a0      	b.n	8001816 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018d4:	6823      	ldr	r3, [r4, #0]
 80018d6:	f043 0308 	orr.w	r3, r3, #8
 80018da:	6023      	str	r3, [r4, #0]
 80018dc:	6823      	ldr	r3, [r4, #0]
 80018de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80018e2:	4303      	orrs	r3, r0
 80018e4:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018e6:	6863      	ldr	r3, [r4, #4]
 80018e8:	69ea      	ldr	r2, [r5, #28]
 80018ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80018ee:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80018f2:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018f4:	f7ff fef4 	bl	80016e0 <RCC_SetFlashLatencyFromMSIRange>
 80018f8:	2800      	cmp	r0, #0
 80018fa:	d0c5      	beq.n	8001888 <HAL_RCC_OscConfig+0x7c>
 80018fc:	e78a      	b.n	8001814 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80018fe:	69ab      	ldr	r3, [r5, #24]
 8001900:	b31b      	cbz	r3, 800194a <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8001902:	6823      	ldr	r3, [r4, #0]
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800190a:	f7fe fe6f 	bl	80005ec <HAL_GetTick>
 800190e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001910:	6823      	ldr	r3, [r4, #0]
 8001912:	079a      	lsls	r2, r3, #30
 8001914:	d511      	bpl.n	800193a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001916:	6823      	ldr	r3, [r4, #0]
 8001918:	f043 0308 	orr.w	r3, r3, #8
 800191c:	6023      	str	r3, [r4, #0]
 800191e:	6823      	ldr	r3, [r4, #0]
 8001920:	6a2a      	ldr	r2, [r5, #32]
 8001922:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001926:	4313      	orrs	r3, r2
 8001928:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800192a:	6863      	ldr	r3, [r4, #4]
 800192c:	69ea      	ldr	r2, [r5, #28]
 800192e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001932:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001936:	6063      	str	r3, [r4, #4]
 8001938:	e7b7      	b.n	80018aa <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800193a:	f7fe fe57 	bl	80005ec <HAL_GetTick>
 800193e:	eba0 0008 	sub.w	r0, r0, r8
 8001942:	2802      	cmp	r0, #2
 8001944:	d9e4      	bls.n	8001910 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8001946:	2003      	movs	r0, #3
 8001948:	e765      	b.n	8001816 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 800194a:	6823      	ldr	r3, [r4, #0]
 800194c:	f023 0301 	bic.w	r3, r3, #1
 8001950:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001952:	f7fe fe4b 	bl	80005ec <HAL_GetTick>
 8001956:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001958:	6823      	ldr	r3, [r4, #0]
 800195a:	079b      	lsls	r3, r3, #30
 800195c:	d5a5      	bpl.n	80018aa <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800195e:	f7fe fe45 	bl	80005ec <HAL_GetTick>
 8001962:	eba0 0008 	sub.w	r0, r0, r8
 8001966:	2802      	cmp	r0, #2
 8001968:	d9f6      	bls.n	8001958 <HAL_RCC_OscConfig+0x14c>
 800196a:	e7ec      	b.n	8001946 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800196c:	2e08      	cmp	r6, #8
 800196e:	d003      	beq.n	8001978 <HAL_RCC_OscConfig+0x16c>
 8001970:	2e0c      	cmp	r6, #12
 8001972:	d108      	bne.n	8001986 <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8001974:	2f03      	cmp	r7, #3
 8001976:	d106      	bne.n	8001986 <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001978:	6823      	ldr	r3, [r4, #0]
 800197a:	039a      	lsls	r2, r3, #14
 800197c:	d598      	bpl.n	80018b0 <HAL_RCC_OscConfig+0xa4>
 800197e:	686b      	ldr	r3, [r5, #4]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d195      	bne.n	80018b0 <HAL_RCC_OscConfig+0xa4>
 8001984:	e746      	b.n	8001814 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001986:	686b      	ldr	r3, [r5, #4]
 8001988:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800198c:	d110      	bne.n	80019b0 <HAL_RCC_OscConfig+0x1a4>
 800198e:	6823      	ldr	r3, [r4, #0]
 8001990:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001994:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001996:	f7fe fe29 	bl	80005ec <HAL_GetTick>
 800199a:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800199c:	6823      	ldr	r3, [r4, #0]
 800199e:	039b      	lsls	r3, r3, #14
 80019a0:	d486      	bmi.n	80018b0 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019a2:	f7fe fe23 	bl	80005ec <HAL_GetTick>
 80019a6:	eba0 0008 	sub.w	r0, r0, r8
 80019aa:	2864      	cmp	r0, #100	; 0x64
 80019ac:	d9f6      	bls.n	800199c <HAL_RCC_OscConfig+0x190>
 80019ae:	e7ca      	b.n	8001946 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019b4:	d104      	bne.n	80019c0 <HAL_RCC_OscConfig+0x1b4>
 80019b6:	6823      	ldr	r3, [r4, #0]
 80019b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019bc:	6023      	str	r3, [r4, #0]
 80019be:	e7e6      	b.n	800198e <HAL_RCC_OscConfig+0x182>
 80019c0:	6822      	ldr	r2, [r4, #0]
 80019c2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80019c6:	6022      	str	r2, [r4, #0]
 80019c8:	6822      	ldr	r2, [r4, #0]
 80019ca:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80019ce:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1e0      	bne.n	8001996 <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 80019d4:	f7fe fe0a 	bl	80005ec <HAL_GetTick>
 80019d8:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80019da:	6823      	ldr	r3, [r4, #0]
 80019dc:	0398      	lsls	r0, r3, #14
 80019de:	f57f af67 	bpl.w	80018b0 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019e2:	f7fe fe03 	bl	80005ec <HAL_GetTick>
 80019e6:	eba0 0008 	sub.w	r0, r0, r8
 80019ea:	2864      	cmp	r0, #100	; 0x64
 80019ec:	d9f5      	bls.n	80019da <HAL_RCC_OscConfig+0x1ce>
 80019ee:	e7aa      	b.n	8001946 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80019f0:	2e04      	cmp	r6, #4
 80019f2:	d003      	beq.n	80019fc <HAL_RCC_OscConfig+0x1f0>
 80019f4:	2e0c      	cmp	r6, #12
 80019f6:	d110      	bne.n	8001a1a <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 80019f8:	2f02      	cmp	r7, #2
 80019fa:	d10e      	bne.n	8001a1a <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019fc:	6823      	ldr	r3, [r4, #0]
 80019fe:	0559      	lsls	r1, r3, #21
 8001a00:	d503      	bpl.n	8001a0a <HAL_RCC_OscConfig+0x1fe>
 8001a02:	68eb      	ldr	r3, [r5, #12]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	f43f af05 	beq.w	8001814 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a0a:	6863      	ldr	r3, [r4, #4]
 8001a0c:	692a      	ldr	r2, [r5, #16]
 8001a0e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001a12:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001a16:	6063      	str	r3, [r4, #4]
 8001a18:	e74e      	b.n	80018b8 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a1a:	68eb      	ldr	r3, [r5, #12]
 8001a1c:	b17b      	cbz	r3, 8001a3e <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8001a1e:	6823      	ldr	r3, [r4, #0]
 8001a20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a24:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001a26:	f7fe fde1 	bl	80005ec <HAL_GetTick>
 8001a2a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a2c:	6823      	ldr	r3, [r4, #0]
 8001a2e:	055a      	lsls	r2, r3, #21
 8001a30:	d4eb      	bmi.n	8001a0a <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a32:	f7fe fddb 	bl	80005ec <HAL_GetTick>
 8001a36:	1bc0      	subs	r0, r0, r7
 8001a38:	2802      	cmp	r0, #2
 8001a3a:	d9f7      	bls.n	8001a2c <HAL_RCC_OscConfig+0x220>
 8001a3c:	e783      	b.n	8001946 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 8001a3e:	6823      	ldr	r3, [r4, #0]
 8001a40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a44:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001a46:	f7fe fdd1 	bl	80005ec <HAL_GetTick>
 8001a4a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a4c:	6823      	ldr	r3, [r4, #0]
 8001a4e:	055b      	lsls	r3, r3, #21
 8001a50:	f57f af32 	bpl.w	80018b8 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a54:	f7fe fdca 	bl	80005ec <HAL_GetTick>
 8001a58:	1bc0      	subs	r0, r0, r7
 8001a5a:	2802      	cmp	r0, #2
 8001a5c:	d9f6      	bls.n	8001a4c <HAL_RCC_OscConfig+0x240>
 8001a5e:	e772      	b.n	8001946 <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a60:	696b      	ldr	r3, [r5, #20]
 8001a62:	b19b      	cbz	r3, 8001a8c <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8001a64:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001a70:	f7fe fdbc 	bl	80005ec <HAL_GetTick>
 8001a74:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a76:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001a7a:	079a      	lsls	r2, r3, #30
 8001a7c:	f53f af20 	bmi.w	80018c0 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a80:	f7fe fdb4 	bl	80005ec <HAL_GetTick>
 8001a84:	1bc0      	subs	r0, r0, r7
 8001a86:	2802      	cmp	r0, #2
 8001a88:	d9f5      	bls.n	8001a76 <HAL_RCC_OscConfig+0x26a>
 8001a8a:	e75c      	b.n	8001946 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 8001a8c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001a90:	f023 0301 	bic.w	r3, r3, #1
 8001a94:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001a98:	f7fe fda8 	bl	80005ec <HAL_GetTick>
 8001a9c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a9e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001aa2:	079b      	lsls	r3, r3, #30
 8001aa4:	f57f af0c 	bpl.w	80018c0 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa8:	f7fe fda0 	bl	80005ec <HAL_GetTick>
 8001aac:	1bc0      	subs	r0, r0, r7
 8001aae:	2802      	cmp	r0, #2
 8001ab0:	d9f5      	bls.n	8001a9e <HAL_RCC_OscConfig+0x292>
 8001ab2:	e748      	b.n	8001946 <HAL_RCC_OscConfig+0x13a>
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	0800427d 	.word	0x0800427d
 8001abc:	20000000 	.word	0x20000000
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001ac0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001ac2:	00d8      	lsls	r0, r3, #3
 8001ac4:	d429      	bmi.n	8001b1a <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ac6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001acc:	65a3      	str	r3, [r4, #88]	; 0x58
 8001ace:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad4:	9301      	str	r3, [sp, #4]
 8001ad6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001ad8:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001adc:	4f5d      	ldr	r7, [pc, #372]	; (8001c54 <HAL_RCC_OscConfig+0x448>)
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	05d9      	lsls	r1, r3, #23
 8001ae2:	d51d      	bpl.n	8001b20 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ae4:	68ab      	ldr	r3, [r5, #8]
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d12b      	bne.n	8001b42 <HAL_RCC_OscConfig+0x336>
 8001aea:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001aee:	f043 0301 	orr.w	r3, r3, #1
 8001af2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8001af6:	f7fe fd79 	bl	80005ec <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001afa:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001afe:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b00:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001b04:	079b      	lsls	r3, r3, #30
 8001b06:	d542      	bpl.n	8001b8e <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8001b08:	f1b8 0f00 	cmp.w	r8, #0
 8001b0c:	f43f aedc 	beq.w	80018c8 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001b12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b16:	65a3      	str	r3, [r4, #88]	; 0x58
 8001b18:	e6d6      	b.n	80018c8 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 8001b1a:	f04f 0800 	mov.w	r8, #0
 8001b1e:	e7dd      	b.n	8001adc <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b26:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001b28:	f7fe fd60 	bl	80005ec <HAL_GetTick>
 8001b2c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	05da      	lsls	r2, r3, #23
 8001b32:	d4d7      	bmi.n	8001ae4 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b34:	f7fe fd5a 	bl	80005ec <HAL_GetTick>
 8001b38:	eba0 0009 	sub.w	r0, r0, r9
 8001b3c:	2802      	cmp	r0, #2
 8001b3e:	d9f6      	bls.n	8001b2e <HAL_RCC_OscConfig+0x322>
 8001b40:	e701      	b.n	8001946 <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b42:	2b05      	cmp	r3, #5
 8001b44:	d106      	bne.n	8001b54 <HAL_RCC_OscConfig+0x348>
 8001b46:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001b4a:	f043 0304 	orr.w	r3, r3, #4
 8001b4e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8001b52:	e7ca      	b.n	8001aea <HAL_RCC_OscConfig+0x2de>
 8001b54:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001b58:	f022 0201 	bic.w	r2, r2, #1
 8001b5c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8001b60:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001b64:	f022 0204 	bic.w	r2, r2, #4
 8001b68:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1c2      	bne.n	8001af6 <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 8001b70:	f7fe fd3c 	bl	80005ec <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b74:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001b78:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b7a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001b7e:	0798      	lsls	r0, r3, #30
 8001b80:	d5c2      	bpl.n	8001b08 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b82:	f7fe fd33 	bl	80005ec <HAL_GetTick>
 8001b86:	1bc0      	subs	r0, r0, r7
 8001b88:	4548      	cmp	r0, r9
 8001b8a:	d9f6      	bls.n	8001b7a <HAL_RCC_OscConfig+0x36e>
 8001b8c:	e6db      	b.n	8001946 <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b8e:	f7fe fd2d 	bl	80005ec <HAL_GetTick>
 8001b92:	1bc0      	subs	r0, r0, r7
 8001b94:	4548      	cmp	r0, r9
 8001b96:	d9b3      	bls.n	8001b00 <HAL_RCC_OscConfig+0x2f4>
 8001b98:	e6d5      	b.n	8001946 <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b9a:	2e0c      	cmp	r6, #12
 8001b9c:	f43f ae3a 	beq.w	8001814 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ba0:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8001ba2:	6823      	ldr	r3, [r4, #0]
 8001ba4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ba8:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001baa:	d137      	bne.n	8001c1c <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 8001bac:	f7fe fd1e 	bl	80005ec <HAL_GetTick>
 8001bb0:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bb2:	6823      	ldr	r3, [r4, #0]
 8001bb4:	0199      	lsls	r1, r3, #6
 8001bb6:	d42b      	bmi.n	8001c10 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bb8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001bba:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001bbc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001bc0:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001bc2:	3a01      	subs	r2, #1
 8001bc4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001bc8:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001bca:	0912      	lsrs	r2, r2, #4
 8001bcc:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001bd0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001bd2:	0852      	lsrs	r2, r2, #1
 8001bd4:	3a01      	subs	r2, #1
 8001bd6:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8001bda:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001bdc:	0852      	lsrs	r2, r2, #1
 8001bde:	3a01      	subs	r2, #1
 8001be0:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001be4:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001be6:	6823      	ldr	r3, [r4, #0]
 8001be8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bec:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001bee:	68e3      	ldr	r3, [r4, #12]
 8001bf0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bf4:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001bf6:	f7fe fcf9 	bl	80005ec <HAL_GetTick>
 8001bfa:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bfc:	6823      	ldr	r3, [r4, #0]
 8001bfe:	019a      	lsls	r2, r3, #6
 8001c00:	f53f ae66 	bmi.w	80018d0 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c04:	f7fe fcf2 	bl	80005ec <HAL_GetTick>
 8001c08:	1b40      	subs	r0, r0, r5
 8001c0a:	2802      	cmp	r0, #2
 8001c0c:	d9f6      	bls.n	8001bfc <HAL_RCC_OscConfig+0x3f0>
 8001c0e:	e69a      	b.n	8001946 <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c10:	f7fe fcec 	bl	80005ec <HAL_GetTick>
 8001c14:	1b80      	subs	r0, r0, r6
 8001c16:	2802      	cmp	r0, #2
 8001c18:	d9cb      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x3a6>
 8001c1a:	e694      	b.n	8001946 <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001c1c:	6823      	ldr	r3, [r4, #0]
 8001c1e:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001c22:	bf02      	ittt	eq
 8001c24:	68e3      	ldreq	r3, [r4, #12]
 8001c26:	f023 0303 	biceq.w	r3, r3, #3
 8001c2a:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001c2c:	68e3      	ldr	r3, [r4, #12]
 8001c2e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001c32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c36:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001c38:	f7fe fcd8 	bl	80005ec <HAL_GetTick>
 8001c3c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c3e:	6823      	ldr	r3, [r4, #0]
 8001c40:	019b      	lsls	r3, r3, #6
 8001c42:	f57f ae45 	bpl.w	80018d0 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c46:	f7fe fcd1 	bl	80005ec <HAL_GetTick>
 8001c4a:	1b40      	subs	r0, r0, r5
 8001c4c:	2802      	cmp	r0, #2
 8001c4e:	d9f6      	bls.n	8001c3e <HAL_RCC_OscConfig+0x432>
 8001c50:	e679      	b.n	8001946 <HAL_RCC_OscConfig+0x13a>
 8001c52:	bf00      	nop
 8001c54:	40007000 	.word	0x40007000

08001c58 <HAL_RCC_ClockConfig>:
{
 8001c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c5c:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8001c5e:	4604      	mov	r4, r0
 8001c60:	b910      	cbnz	r0, 8001c68 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001c62:	2001      	movs	r0, #1
 8001c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c68:	4a40      	ldr	r2, [pc, #256]	; (8001d6c <HAL_RCC_ClockConfig+0x114>)
 8001c6a:	6813      	ldr	r3, [r2, #0]
 8001c6c:	f003 0307 	and.w	r3, r3, #7
 8001c70:	428b      	cmp	r3, r1
 8001c72:	d329      	bcc.n	8001cc8 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c74:	6823      	ldr	r3, [r4, #0]
 8001c76:	07d9      	lsls	r1, r3, #31
 8001c78:	d431      	bmi.n	8001cde <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c7a:	6821      	ldr	r1, [r4, #0]
 8001c7c:	078a      	lsls	r2, r1, #30
 8001c7e:	d45b      	bmi.n	8001d38 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c80:	4a3a      	ldr	r2, [pc, #232]	; (8001d6c <HAL_RCC_ClockConfig+0x114>)
 8001c82:	6813      	ldr	r3, [r2, #0]
 8001c84:	f003 0307 	and.w	r3, r3, #7
 8001c88:	429e      	cmp	r6, r3
 8001c8a:	d35d      	bcc.n	8001d48 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c8c:	f011 0f04 	tst.w	r1, #4
 8001c90:	4d37      	ldr	r5, [pc, #220]	; (8001d70 <HAL_RCC_ClockConfig+0x118>)
 8001c92:	d164      	bne.n	8001d5e <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c94:	070b      	lsls	r3, r1, #28
 8001c96:	d506      	bpl.n	8001ca6 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c98:	68ab      	ldr	r3, [r5, #8]
 8001c9a:	6922      	ldr	r2, [r4, #16]
 8001c9c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001ca0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001ca4:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ca6:	f7ff fd5d 	bl	8001764 <HAL_RCC_GetSysClockFreq>
 8001caa:	68ab      	ldr	r3, [r5, #8]
 8001cac:	4a31      	ldr	r2, [pc, #196]	; (8001d74 <HAL_RCC_ClockConfig+0x11c>)
 8001cae:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8001cb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001cb6:	5cd3      	ldrb	r3, [r2, r3]
 8001cb8:	f003 031f 	and.w	r3, r3, #31
 8001cbc:	40d8      	lsrs	r0, r3
 8001cbe:	4b2e      	ldr	r3, [pc, #184]	; (8001d78 <HAL_RCC_ClockConfig+0x120>)
 8001cc0:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	f7fe bc5c 	b.w	8000580 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cc8:	6813      	ldr	r3, [r2, #0]
 8001cca:	f023 0307 	bic.w	r3, r3, #7
 8001cce:	430b      	orrs	r3, r1
 8001cd0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cd2:	6813      	ldr	r3, [r2, #0]
 8001cd4:	f003 0307 	and.w	r3, r3, #7
 8001cd8:	4299      	cmp	r1, r3
 8001cda:	d1c2      	bne.n	8001c62 <HAL_RCC_ClockConfig+0xa>
 8001cdc:	e7ca      	b.n	8001c74 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cde:	6862      	ldr	r2, [r4, #4]
 8001ce0:	4d23      	ldr	r5, [pc, #140]	; (8001d70 <HAL_RCC_ClockConfig+0x118>)
 8001ce2:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ce4:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ce6:	d11b      	bne.n	8001d20 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ce8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cec:	d0b9      	beq.n	8001c62 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001cee:	68ab      	ldr	r3, [r5, #8]
 8001cf0:	f023 0303 	bic.w	r3, r3, #3
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8001cf8:	f7fe fc78 	bl	80005ec <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cfc:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001d00:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d02:	68ab      	ldr	r3, [r5, #8]
 8001d04:	6862      	ldr	r2, [r4, #4]
 8001d06:	f003 030c 	and.w	r3, r3, #12
 8001d0a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001d0e:	d0b4      	beq.n	8001c7a <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d10:	f7fe fc6c 	bl	80005ec <HAL_GetTick>
 8001d14:	1bc0      	subs	r0, r0, r7
 8001d16:	4540      	cmp	r0, r8
 8001d18:	d9f3      	bls.n	8001d02 <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 8001d1a:	2003      	movs	r0, #3
}
 8001d1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d20:	2a02      	cmp	r2, #2
 8001d22:	d102      	bne.n	8001d2a <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d24:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001d28:	e7e0      	b.n	8001cec <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d2a:	b912      	cbnz	r2, 8001d32 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d2c:	f013 0f02 	tst.w	r3, #2
 8001d30:	e7dc      	b.n	8001cec <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d32:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001d36:	e7d9      	b.n	8001cec <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d38:	4a0d      	ldr	r2, [pc, #52]	; (8001d70 <HAL_RCC_ClockConfig+0x118>)
 8001d3a:	68a0      	ldr	r0, [r4, #8]
 8001d3c:	6893      	ldr	r3, [r2, #8]
 8001d3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001d42:	4303      	orrs	r3, r0
 8001d44:	6093      	str	r3, [r2, #8]
 8001d46:	e79b      	b.n	8001c80 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d48:	6813      	ldr	r3, [r2, #0]
 8001d4a:	f023 0307 	bic.w	r3, r3, #7
 8001d4e:	4333      	orrs	r3, r6
 8001d50:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d52:	6813      	ldr	r3, [r2, #0]
 8001d54:	f003 0307 	and.w	r3, r3, #7
 8001d58:	429e      	cmp	r6, r3
 8001d5a:	d182      	bne.n	8001c62 <HAL_RCC_ClockConfig+0xa>
 8001d5c:	e796      	b.n	8001c8c <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d5e:	68ab      	ldr	r3, [r5, #8]
 8001d60:	68e2      	ldr	r2, [r4, #12]
 8001d62:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001d66:	4313      	orrs	r3, r2
 8001d68:	60ab      	str	r3, [r5, #8]
 8001d6a:	e793      	b.n	8001c94 <HAL_RCC_ClockConfig+0x3c>
 8001d6c:	40022000 	.word	0x40022000
 8001d70:	40021000 	.word	0x40021000
 8001d74:	0800427d 	.word	0x0800427d
 8001d78:	20000000 	.word	0x20000000

08001d7c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001d7c:	4b05      	ldr	r3, [pc, #20]	; (8001d94 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001d7e:	4a06      	ldr	r2, [pc, #24]	; (8001d98 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001d86:	5cd3      	ldrb	r3, [r2, r3]
 8001d88:	4a04      	ldr	r2, [pc, #16]	; (8001d9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d8a:	6810      	ldr	r0, [r2, #0]
 8001d8c:	f003 031f 	and.w	r3, r3, #31
}
 8001d90:	40d8      	lsrs	r0, r3
 8001d92:	4770      	bx	lr
 8001d94:	40021000 	.word	0x40021000
 8001d98:	0800428d 	.word	0x0800428d
 8001d9c:	20000000 	.word	0x20000000

08001da0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001da0:	4b05      	ldr	r3, [pc, #20]	; (8001db8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001da2:	4a06      	ldr	r2, [pc, #24]	; (8001dbc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001daa:	5cd3      	ldrb	r3, [r2, r3]
 8001dac:	4a04      	ldr	r2, [pc, #16]	; (8001dc0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001dae:	6810      	ldr	r0, [r2, #0]
 8001db0:	f003 031f 	and.w	r3, r3, #31
}
 8001db4:	40d8      	lsrs	r0, r3
 8001db6:	4770      	bx	lr
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	0800428d 	.word	0x0800428d
 8001dc0:	20000000 	.word	0x20000000

08001dc4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001dc6:	4b45      	ldr	r3, [pc, #276]	; (8001edc <RCCEx_PLLSAI1_Config+0x118>)
 8001dc8:	68da      	ldr	r2, [r3, #12]
 8001dca:	f012 0f03 	tst.w	r2, #3
{
 8001dce:	4605      	mov	r5, r0
 8001dd0:	460e      	mov	r6, r1
 8001dd2:	461c      	mov	r4, r3
 8001dd4:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001dd6:	d02a      	beq.n	8001e2e <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001dd8:	68da      	ldr	r2, [r3, #12]
 8001dda:	f002 0203 	and.w	r2, r2, #3
 8001dde:	4282      	cmp	r2, r0
 8001de0:	d13c      	bne.n	8001e5c <RCCEx_PLLSAI1_Config+0x98>
       ||
 8001de2:	2a00      	cmp	r2, #0
 8001de4:	d03a      	beq.n	8001e5c <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001de6:	68db      	ldr	r3, [r3, #12]
       ||
 8001de8:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001dea:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001dee:	3301      	adds	r3, #1
       ||
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d133      	bne.n	8001e5c <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001df4:	6823      	ldr	r3, [r4, #0]
 8001df6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001dfa:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001dfc:	f7fe fbf6 	bl	80005ec <HAL_GetTick>
 8001e00:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001e02:	6823      	ldr	r3, [r4, #0]
 8001e04:	011a      	lsls	r2, r3, #4
 8001e06:	d432      	bmi.n	8001e6e <RCCEx_PLLSAI1_Config+0xaa>
 8001e08:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001e0a:	2e00      	cmp	r6, #0
 8001e0c:	d036      	beq.n	8001e7c <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001e0e:	2e01      	cmp	r6, #1
 8001e10:	d150      	bne.n	8001eb4 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001e12:	6922      	ldr	r2, [r4, #16]
 8001e14:	6928      	ldr	r0, [r5, #16]
 8001e16:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001e1a:	0840      	lsrs	r0, r0, #1
 8001e1c:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001e20:	3801      	subs	r0, #1
 8001e22:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8001e26:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8001e2a:	6122      	str	r2, [r4, #16]
 8001e2c:	e032      	b.n	8001e94 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8001e2e:	2802      	cmp	r0, #2
 8001e30:	d010      	beq.n	8001e54 <RCCEx_PLLSAI1_Config+0x90>
 8001e32:	2803      	cmp	r0, #3
 8001e34:	d014      	beq.n	8001e60 <RCCEx_PLLSAI1_Config+0x9c>
 8001e36:	2801      	cmp	r0, #1
 8001e38:	d110      	bne.n	8001e5c <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	079f      	lsls	r7, r3, #30
 8001e3e:	d538      	bpl.n	8001eb2 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001e40:	68e3      	ldr	r3, [r4, #12]
 8001e42:	686a      	ldr	r2, [r5, #4]
 8001e44:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001e48:	3a01      	subs	r2, #1
 8001e4a:	4318      	orrs	r0, r3
 8001e4c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001e50:	60e0      	str	r0, [r4, #12]
 8001e52:	e7cf      	b.n	8001df4 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001e5a:	d1f1      	bne.n	8001e40 <RCCEx_PLLSAI1_Config+0x7c>
 8001e5c:	2001      	movs	r0, #1
 8001e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	0391      	lsls	r1, r2, #14
 8001e64:	d4ec      	bmi.n	8001e40 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001e6c:	e7f5      	b.n	8001e5a <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001e6e:	f7fe fbbd 	bl	80005ec <HAL_GetTick>
 8001e72:	1bc0      	subs	r0, r0, r7
 8001e74:	2802      	cmp	r0, #2
 8001e76:	d9c4      	bls.n	8001e02 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8001e78:	2003      	movs	r0, #3
 8001e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001e7c:	6921      	ldr	r1, [r4, #16]
 8001e7e:	68eb      	ldr	r3, [r5, #12]
 8001e80:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 8001e84:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8001e88:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8001e8c:	091b      	lsrs	r3, r3, #4
 8001e8e:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 8001e92:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8001e94:	6823      	ldr	r3, [r4, #0]
 8001e96:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001e9a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e9c:	f7fe fba6 	bl	80005ec <HAL_GetTick>
 8001ea0:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001ea2:	6823      	ldr	r3, [r4, #0]
 8001ea4:	011b      	lsls	r3, r3, #4
 8001ea6:	d513      	bpl.n	8001ed0 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001ea8:	6923      	ldr	r3, [r4, #16]
 8001eaa:	69aa      	ldr	r2, [r5, #24]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	6123      	str	r3, [r4, #16]
 8001eb0:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8001eb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001eb4:	6923      	ldr	r3, [r4, #16]
 8001eb6:	6968      	ldr	r0, [r5, #20]
 8001eb8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001ebc:	0840      	lsrs	r0, r0, #1
 8001ebe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001ec2:	3801      	subs	r0, #1
 8001ec4:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8001ec8:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8001ecc:	6123      	str	r3, [r4, #16]
 8001ece:	e7e1      	b.n	8001e94 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001ed0:	f7fe fb8c 	bl	80005ec <HAL_GetTick>
 8001ed4:	1b80      	subs	r0, r0, r6
 8001ed6:	2802      	cmp	r0, #2
 8001ed8:	d9e3      	bls.n	8001ea2 <RCCEx_PLLSAI1_Config+0xde>
 8001eda:	e7cd      	b.n	8001e78 <RCCEx_PLLSAI1_Config+0xb4>
 8001edc:	40021000 	.word	0x40021000

08001ee0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8001ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001ee2:	4b3d      	ldr	r3, [pc, #244]	; (8001fd8 <RCCEx_PLLSAI2_Config+0xf8>)
 8001ee4:	68da      	ldr	r2, [r3, #12]
 8001ee6:	f012 0f03 	tst.w	r2, #3
{
 8001eea:	4605      	mov	r5, r0
 8001eec:	460e      	mov	r6, r1
 8001eee:	461c      	mov	r4, r3
 8001ef0:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001ef2:	d028      	beq.n	8001f46 <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8001ef4:	68da      	ldr	r2, [r3, #12]
 8001ef6:	f002 0203 	and.w	r2, r2, #3
 8001efa:	4282      	cmp	r2, r0
 8001efc:	d13a      	bne.n	8001f74 <RCCEx_PLLSAI2_Config+0x94>
       ||
 8001efe:	2a00      	cmp	r2, #0
 8001f00:	d038      	beq.n	8001f74 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8001f02:	68db      	ldr	r3, [r3, #12]
       ||
 8001f04:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8001f06:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001f0a:	3301      	adds	r3, #1
       ||
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d131      	bne.n	8001f74 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8001f10:	6823      	ldr	r3, [r4, #0]
 8001f12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f16:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f18:	f7fe fb68 	bl	80005ec <HAL_GetTick>
 8001f1c:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8001f1e:	6823      	ldr	r3, [r4, #0]
 8001f20:	009a      	lsls	r2, r3, #2
 8001f22:	d430      	bmi.n	8001f86 <RCCEx_PLLSAI2_Config+0xa6>
 8001f24:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001f26:	2e00      	cmp	r6, #0
 8001f28:	d034      	beq.n	8001f94 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8001f2a:	6963      	ldr	r3, [r4, #20]
 8001f2c:	6929      	ldr	r1, [r5, #16]
 8001f2e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001f32:	0849      	lsrs	r1, r1, #1
 8001f34:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001f38:	3901      	subs	r1, #1
 8001f3a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001f3e:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8001f42:	6163      	str	r3, [r4, #20]
 8001f44:	e032      	b.n	8001fac <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8001f46:	2802      	cmp	r0, #2
 8001f48:	d010      	beq.n	8001f6c <RCCEx_PLLSAI2_Config+0x8c>
 8001f4a:	2803      	cmp	r0, #3
 8001f4c:	d014      	beq.n	8001f78 <RCCEx_PLLSAI2_Config+0x98>
 8001f4e:	2801      	cmp	r0, #1
 8001f50:	d110      	bne.n	8001f74 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	079f      	lsls	r7, r3, #30
 8001f56:	d538      	bpl.n	8001fca <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001f58:	68e3      	ldr	r3, [r4, #12]
 8001f5a:	686a      	ldr	r2, [r5, #4]
 8001f5c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001f60:	3a01      	subs	r2, #1
 8001f62:	4318      	orrs	r0, r3
 8001f64:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001f68:	60e0      	str	r0, [r4, #12]
 8001f6a:	e7d1      	b.n	8001f10 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001f72:	d1f1      	bne.n	8001f58 <RCCEx_PLLSAI2_Config+0x78>
 8001f74:	2001      	movs	r0, #1
 8001f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	0391      	lsls	r1, r2, #14
 8001f7c:	d4ec      	bmi.n	8001f58 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001f84:	e7f5      	b.n	8001f72 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001f86:	f7fe fb31 	bl	80005ec <HAL_GetTick>
 8001f8a:	1bc0      	subs	r0, r0, r7
 8001f8c:	2802      	cmp	r0, #2
 8001f8e:	d9c6      	bls.n	8001f1e <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8001f90:	2003      	movs	r0, #3
 8001f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8001f94:	6962      	ldr	r2, [r4, #20]
 8001f96:	68eb      	ldr	r3, [r5, #12]
 8001f98:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8001f9c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001fa0:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001fa4:	091b      	lsrs	r3, r3, #4
 8001fa6:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8001faa:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8001fac:	6823      	ldr	r3, [r4, #0]
 8001fae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fb2:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fb4:	f7fe fb1a 	bl	80005ec <HAL_GetTick>
 8001fb8:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8001fba:	6823      	ldr	r3, [r4, #0]
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	d505      	bpl.n	8001fcc <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8001fc0:	6963      	ldr	r3, [r4, #20]
 8001fc2:	696a      	ldr	r2, [r5, #20]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	6163      	str	r3, [r4, #20]
 8001fc8:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8001fca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001fcc:	f7fe fb0e 	bl	80005ec <HAL_GetTick>
 8001fd0:	1b80      	subs	r0, r0, r6
 8001fd2:	2802      	cmp	r0, #2
 8001fd4:	d9f1      	bls.n	8001fba <RCCEx_PLLSAI2_Config+0xda>
 8001fd6:	e7db      	b.n	8001f90 <RCCEx_PLLSAI2_Config+0xb0>
 8001fd8:	40021000 	.word	0x40021000

08001fdc <HAL_RCCEx_PeriphCLKConfig>:
{
 8001fdc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001fe0:	6806      	ldr	r6, [r0, #0]
 8001fe2:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8001fe6:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001fe8:	d024      	beq.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001fea:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8001fec:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8001ff0:	d02c      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x70>
 8001ff2:	d802      	bhi.n	8001ffa <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001ff4:	b1c1      	cbz	r1, 8002028 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8001ff6:	2601      	movs	r6, #1
 8001ff8:	e01c      	b.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001ffa:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8001ffe:	d00d      	beq.n	800201c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002000:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8002004:	d1f7      	bne.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002006:	4a4d      	ldr	r2, [pc, #308]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002008:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800200a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800200e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002012:	430b      	orrs	r3, r1
 8002014:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002018:	2600      	movs	r6, #0
 800201a:	e00b      	b.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800201c:	4a47      	ldr	r2, [pc, #284]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800201e:	68d3      	ldr	r3, [r2, #12]
 8002020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002024:	60d3      	str	r3, [r2, #12]
      break;
 8002026:	e7ee      	b.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002028:	3004      	adds	r0, #4
 800202a:	f7ff fecb 	bl	8001dc4 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800202e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002030:	2800      	cmp	r0, #0
 8002032:	d0e8      	beq.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002034:	6823      	ldr	r3, [r4, #0]
 8002036:	04d8      	lsls	r0, r3, #19
 8002038:	d506      	bpl.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 800203a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800203c:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8002040:	d074      	beq.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x150>
 8002042:	d808      	bhi.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002044:	b1a9      	cbz	r1, 8002072 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8002046:	2601      	movs	r6, #1
 8002048:	4635      	mov	r5, r6
 800204a:	e021      	b.n	8002090 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800204c:	2100      	movs	r1, #0
 800204e:	3020      	adds	r0, #32
 8002050:	f7ff ff46 	bl	8001ee0 <RCCEx_PLLSAI2_Config>
 8002054:	e7eb      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002056:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800205a:	d004      	beq.n	8002066 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 800205c:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8002060:	d1f1      	bne.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002062:	4635      	mov	r5, r6
 8002064:	e009      	b.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002066:	4a35      	ldr	r2, [pc, #212]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002068:	68d3      	ldr	r3, [r2, #12]
 800206a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800206e:	60d3      	str	r3, [r2, #12]
 8002070:	e7f7      	b.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002072:	1d20      	adds	r0, r4, #4
 8002074:	f7ff fea6 	bl	8001dc4 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002078:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800207a:	2d00      	cmp	r5, #0
 800207c:	d15c      	bne.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800207e:	4a2f      	ldr	r2, [pc, #188]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002080:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002082:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002086:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800208a:	430b      	orrs	r3, r1
 800208c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002090:	6823      	ldr	r3, [r4, #0]
 8002092:	0399      	lsls	r1, r3, #14
 8002094:	f140 814f 	bpl.w	8002336 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002098:	4f28      	ldr	r7, [pc, #160]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800209a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800209c:	00da      	lsls	r2, r3, #3
 800209e:	f140 8176 	bpl.w	800238e <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 80020a2:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020a6:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8002140 <HAL_RCCEx_PeriphCLKConfig+0x164>
 80020aa:	f8d9 3000 	ldr.w	r3, [r9]
 80020ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020b2:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 80020b6:	f7fe fa99 	bl	80005ec <HAL_GetTick>
 80020ba:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80020bc:	f8d9 3000 	ldr.w	r3, [r9]
 80020c0:	05db      	lsls	r3, r3, #23
 80020c2:	d53f      	bpl.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 80020c4:	2d00      	cmp	r5, #0
 80020c6:	d144      	bne.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020cc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80020d0:	d015      	beq.n	80020fe <HAL_RCCEx_PeriphCLKConfig+0x122>
 80020d2:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d011      	beq.n	80020fe <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 80020de:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80020e2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80020e6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020ea:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020f2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80020f6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80020fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020fe:	07d8      	lsls	r0, r3, #31
 8002100:	d509      	bpl.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8002102:	f7fe fa73 	bl	80005ec <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002106:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800210a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800210c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002110:	0799      	lsls	r1, r3, #30
 8002112:	f140 8109 	bpl.w	8002328 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002116:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800211a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800211e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002122:	4313      	orrs	r3, r2
 8002124:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002128:	4635      	mov	r5, r6
 800212a:	e012      	b.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800212c:	2100      	movs	r1, #0
 800212e:	f104 0020 	add.w	r0, r4, #32
 8002132:	f7ff fed5 	bl	8001ee0 <RCCEx_PLLSAI2_Config>
 8002136:	e79f      	b.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8002138:	462e      	mov	r6, r5
 800213a:	e7a9      	b.n	8002090 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 800213c:	40021000 	.word	0x40021000
 8002140:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002144:	f7fe fa52 	bl	80005ec <HAL_GetTick>
 8002148:	eba0 000a 	sub.w	r0, r0, sl
 800214c:	2802      	cmp	r0, #2
 800214e:	d9b5      	bls.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8002150:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8002152:	f1b8 0f00 	cmp.w	r8, #0
 8002156:	d003      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002158:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800215a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800215e:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002160:	6823      	ldr	r3, [r4, #0]
 8002162:	07da      	lsls	r2, r3, #31
 8002164:	d508      	bpl.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002166:	4990      	ldr	r1, [pc, #576]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002168:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800216a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800216e:	f022 0203 	bic.w	r2, r2, #3
 8002172:	4302      	orrs	r2, r0
 8002174:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002178:	079f      	lsls	r7, r3, #30
 800217a:	d508      	bpl.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800217c:	498a      	ldr	r1, [pc, #552]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800217e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002180:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002184:	f022 020c 	bic.w	r2, r2, #12
 8002188:	4302      	orrs	r2, r0
 800218a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800218e:	075e      	lsls	r6, r3, #29
 8002190:	d508      	bpl.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002192:	4985      	ldr	r1, [pc, #532]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002194:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002196:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800219a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800219e:	4302      	orrs	r2, r0
 80021a0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021a4:	0718      	lsls	r0, r3, #28
 80021a6:	d508      	bpl.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021a8:	497f      	ldr	r1, [pc, #508]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80021aa:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80021ac:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80021b0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80021b4:	4302      	orrs	r2, r0
 80021b6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80021ba:	06d9      	lsls	r1, r3, #27
 80021bc:	d508      	bpl.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80021be:	497a      	ldr	r1, [pc, #488]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80021c0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80021c2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80021c6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80021ca:	4302      	orrs	r2, r0
 80021cc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021d0:	069a      	lsls	r2, r3, #26
 80021d2:	d508      	bpl.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80021d4:	4974      	ldr	r1, [pc, #464]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80021d6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80021d8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80021dc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80021e0:	4302      	orrs	r2, r0
 80021e2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80021e6:	059f      	lsls	r7, r3, #22
 80021e8:	d508      	bpl.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80021ea:	496f      	ldr	r1, [pc, #444]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80021ec:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80021ee:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80021f2:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80021f6:	4302      	orrs	r2, r0
 80021f8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80021fc:	055e      	lsls	r6, r3, #21
 80021fe:	d508      	bpl.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002200:	4969      	ldr	r1, [pc, #420]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002202:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002204:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002208:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800220c:	4302      	orrs	r2, r0
 800220e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002212:	0658      	lsls	r0, r3, #25
 8002214:	d508      	bpl.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002216:	4964      	ldr	r1, [pc, #400]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002218:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800221a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800221e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002222:	4302      	orrs	r2, r0
 8002224:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002228:	0619      	lsls	r1, r3, #24
 800222a:	d508      	bpl.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800222c:	495e      	ldr	r1, [pc, #376]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800222e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002230:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002234:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002238:	4302      	orrs	r2, r0
 800223a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800223e:	05da      	lsls	r2, r3, #23
 8002240:	d508      	bpl.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002242:	4959      	ldr	r1, [pc, #356]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002244:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002246:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800224a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800224e:	4302      	orrs	r2, r0
 8002250:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002254:	049b      	lsls	r3, r3, #18
 8002256:	d50f      	bpl.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002258:	4a53      	ldr	r2, [pc, #332]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800225a:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800225c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002260:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002264:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002266:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800226a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800226e:	d164      	bne.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002270:	68d3      	ldr	r3, [r2, #12]
 8002272:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002276:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002278:	6823      	ldr	r3, [r4, #0]
 800227a:	031f      	lsls	r7, r3, #12
 800227c:	d50f      	bpl.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800227e:	4a4a      	ldr	r2, [pc, #296]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002280:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8002282:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002286:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800228a:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800228c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002290:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002294:	d15c      	bne.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002296:	68d3      	ldr	r3, [r2, #12]
 8002298:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800229c:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800229e:	6823      	ldr	r3, [r4, #0]
 80022a0:	035e      	lsls	r6, r3, #13
 80022a2:	d50f      	bpl.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022a4:	4a40      	ldr	r2, [pc, #256]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80022a6:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80022a8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80022ac:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80022b0:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022b2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022b6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022ba:	d154      	bne.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022bc:	68d3      	ldr	r3, [r2, #12]
 80022be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022c2:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80022c4:	6823      	ldr	r3, [r4, #0]
 80022c6:	0458      	lsls	r0, r3, #17
 80022c8:	d512      	bpl.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022ca:	4937      	ldr	r1, [pc, #220]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80022cc:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80022ce:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80022d2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80022d6:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80022d8:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80022e0:	d14c      	bne.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80022e2:	2102      	movs	r1, #2
 80022e4:	1d20      	adds	r0, r4, #4
 80022e6:	f7ff fd6d 	bl	8001dc4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80022ea:	2800      	cmp	r0, #0
 80022ec:	bf18      	it	ne
 80022ee:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80022f0:	6822      	ldr	r2, [r4, #0]
 80022f2:	0411      	lsls	r1, r2, #16
 80022f4:	d508      	bpl.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80022f6:	492c      	ldr	r1, [pc, #176]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80022f8:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80022fa:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80022fe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002302:	4303      	orrs	r3, r0
 8002304:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002308:	03d3      	lsls	r3, r2, #15
 800230a:	d509      	bpl.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800230c:	4a26      	ldr	r2, [pc, #152]	; (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800230e:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002312:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002316:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800231a:	430b      	orrs	r3, r1
 800231c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002320:	4628      	mov	r0, r5
 8002322:	b002      	add	sp, #8
 8002324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002328:	f7fe f960 	bl	80005ec <HAL_GetTick>
 800232c:	1b40      	subs	r0, r0, r5
 800232e:	4548      	cmp	r0, r9
 8002330:	f67f aeec 	bls.w	800210c <HAL_RCCEx_PeriphCLKConfig+0x130>
 8002334:	e70c      	b.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8002336:	4635      	mov	r5, r6
 8002338:	e712      	b.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800233a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800233e:	d19b      	bne.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002340:	2101      	movs	r1, #1
 8002342:	1d20      	adds	r0, r4, #4
 8002344:	f7ff fd3e 	bl	8001dc4 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8002348:	2800      	cmp	r0, #0
 800234a:	bf18      	it	ne
 800234c:	4605      	movne	r5, r0
 800234e:	e793      	b.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002350:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002354:	d1a3      	bne.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002356:	2101      	movs	r1, #1
 8002358:	1d20      	adds	r0, r4, #4
 800235a:	f7ff fd33 	bl	8001dc4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800235e:	2800      	cmp	r0, #0
 8002360:	bf18      	it	ne
 8002362:	4605      	movne	r5, r0
 8002364:	e79b      	b.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002366:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800236a:	d1ab      	bne.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800236c:	2101      	movs	r1, #1
 800236e:	1d20      	adds	r0, r4, #4
 8002370:	f7ff fd28 	bl	8001dc4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002374:	2800      	cmp	r0, #0
 8002376:	bf18      	it	ne
 8002378:	4605      	movne	r5, r0
 800237a:	e7a3      	b.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800237c:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8002380:	d1b6      	bne.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002382:	2102      	movs	r1, #2
 8002384:	f104 0020 	add.w	r0, r4, #32
 8002388:	f7ff fdaa 	bl	8001ee0 <RCCEx_PLLSAI2_Config>
 800238c:	e7ad      	b.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 800238e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002390:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002394:	65bb      	str	r3, [r7, #88]	; 0x58
 8002396:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002398:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800239c:	9301      	str	r3, [sp, #4]
 800239e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80023a0:	f04f 0801 	mov.w	r8, #1
 80023a4:	e67f      	b.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0xca>
 80023a6:	bf00      	nop
 80023a8:	40021000 	.word	0x40021000

080023ac <HAL_TIM_PeriodElapsedCallback>:
 80023ac:	4770      	bx	lr

080023ae <HAL_TIM_OC_DelayElapsedCallback>:
 80023ae:	4770      	bx	lr

080023b0 <HAL_TIM_IC_CaptureCallback>:
 80023b0:	4770      	bx	lr

080023b2 <HAL_TIM_PWM_PulseFinishedCallback>:
 80023b2:	4770      	bx	lr

080023b4 <HAL_TIM_TriggerCallback>:
 80023b4:	4770      	bx	lr

080023b6 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023b6:	6803      	ldr	r3, [r0, #0]
 80023b8:	691a      	ldr	r2, [r3, #16]
 80023ba:	0791      	lsls	r1, r2, #30
{
 80023bc:	b510      	push	{r4, lr}
 80023be:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023c0:	d50f      	bpl.n	80023e2 <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80023c2:	68da      	ldr	r2, [r3, #12]
 80023c4:	0792      	lsls	r2, r2, #30
 80023c6:	d50c      	bpl.n	80023e2 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80023c8:	f06f 0202 	mvn.w	r2, #2
 80023cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023ce:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023d0:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023d2:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023d4:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023d6:	f000 8085 	beq.w	80024e4 <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023da:	f7ff ffe9 	bl	80023b0 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023de:	2300      	movs	r3, #0
 80023e0:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80023e2:	6823      	ldr	r3, [r4, #0]
 80023e4:	691a      	ldr	r2, [r3, #16]
 80023e6:	0752      	lsls	r2, r2, #29
 80023e8:	d510      	bpl.n	800240c <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80023ea:	68da      	ldr	r2, [r3, #12]
 80023ec:	0750      	lsls	r0, r2, #29
 80023ee:	d50d      	bpl.n	800240c <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80023f0:	f06f 0204 	mvn.w	r2, #4
 80023f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023f6:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023f8:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023fa:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023fe:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002400:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002402:	d075      	beq.n	80024f0 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002404:	f7ff ffd4 	bl	80023b0 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002408:	2300      	movs	r3, #0
 800240a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800240c:	6823      	ldr	r3, [r4, #0]
 800240e:	691a      	ldr	r2, [r3, #16]
 8002410:	0711      	lsls	r1, r2, #28
 8002412:	d50f      	bpl.n	8002434 <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002414:	68da      	ldr	r2, [r3, #12]
 8002416:	0712      	lsls	r2, r2, #28
 8002418:	d50c      	bpl.n	8002434 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800241a:	f06f 0208 	mvn.w	r2, #8
 800241e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002420:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002422:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002424:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002426:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002428:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800242a:	d067      	beq.n	80024fc <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800242c:	f7ff ffc0 	bl	80023b0 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002430:	2300      	movs	r3, #0
 8002432:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002434:	6823      	ldr	r3, [r4, #0]
 8002436:	691a      	ldr	r2, [r3, #16]
 8002438:	06d0      	lsls	r0, r2, #27
 800243a:	d510      	bpl.n	800245e <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800243c:	68da      	ldr	r2, [r3, #12]
 800243e:	06d1      	lsls	r1, r2, #27
 8002440:	d50d      	bpl.n	800245e <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002442:	f06f 0210 	mvn.w	r2, #16
 8002446:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002448:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800244a:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800244c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002450:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002452:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002454:	d058      	beq.n	8002508 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8002456:	f7ff ffab 	bl	80023b0 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800245a:	2300      	movs	r3, #0
 800245c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800245e:	6823      	ldr	r3, [r4, #0]
 8002460:	691a      	ldr	r2, [r3, #16]
 8002462:	07d2      	lsls	r2, r2, #31
 8002464:	d508      	bpl.n	8002478 <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002466:	68da      	ldr	r2, [r3, #12]
 8002468:	07d0      	lsls	r0, r2, #31
 800246a:	d505      	bpl.n	8002478 <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800246c:	f06f 0201 	mvn.w	r2, #1
 8002470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002472:	4620      	mov	r0, r4
 8002474:	f7ff ff9a 	bl	80023ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002478:	6823      	ldr	r3, [r4, #0]
 800247a:	691a      	ldr	r2, [r3, #16]
 800247c:	0611      	lsls	r1, r2, #24
 800247e:	d508      	bpl.n	8002492 <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002480:	68da      	ldr	r2, [r3, #12]
 8002482:	0612      	lsls	r2, r2, #24
 8002484:	d505      	bpl.n	8002492 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002486:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800248a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800248c:	4620      	mov	r0, r4
 800248e:	f000 f99c 	bl	80027ca <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002492:	6823      	ldr	r3, [r4, #0]
 8002494:	691a      	ldr	r2, [r3, #16]
 8002496:	05d0      	lsls	r0, r2, #23
 8002498:	d508      	bpl.n	80024ac <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800249a:	68da      	ldr	r2, [r3, #12]
 800249c:	0611      	lsls	r1, r2, #24
 800249e:	d505      	bpl.n	80024ac <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80024a0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80024a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80024a6:	4620      	mov	r0, r4
 80024a8:	f000 f990 	bl	80027cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80024ac:	6823      	ldr	r3, [r4, #0]
 80024ae:	691a      	ldr	r2, [r3, #16]
 80024b0:	0652      	lsls	r2, r2, #25
 80024b2:	d508      	bpl.n	80024c6 <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	0650      	lsls	r0, r2, #25
 80024b8:	d505      	bpl.n	80024c6 <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024c0:	4620      	mov	r0, r4
 80024c2:	f7ff ff77 	bl	80023b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024c6:	6823      	ldr	r3, [r4, #0]
 80024c8:	691a      	ldr	r2, [r3, #16]
 80024ca:	0691      	lsls	r1, r2, #26
 80024cc:	d522      	bpl.n	8002514 <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80024ce:	68da      	ldr	r2, [r3, #12]
 80024d0:	0692      	lsls	r2, r2, #26
 80024d2:	d51f      	bpl.n	8002514 <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024d4:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutationCallback(htim);
 80024d8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024da:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80024e0:	f000 b972 	b.w	80027c8 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024e4:	f7ff ff63 	bl	80023ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024e8:	4620      	mov	r0, r4
 80024ea:	f7ff ff62 	bl	80023b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80024ee:	e776      	b.n	80023de <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024f0:	f7ff ff5d 	bl	80023ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f4:	4620      	mov	r0, r4
 80024f6:	f7ff ff5c 	bl	80023b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80024fa:	e785      	b.n	8002408 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024fc:	f7ff ff57 	bl	80023ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002500:	4620      	mov	r0, r4
 8002502:	f7ff ff56 	bl	80023b2 <HAL_TIM_PWM_PulseFinishedCallback>
 8002506:	e793      	b.n	8002430 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002508:	f7ff ff51 	bl	80023ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800250c:	4620      	mov	r0, r4
 800250e:	f7ff ff50 	bl	80023b2 <HAL_TIM_PWM_PulseFinishedCallback>
 8002512:	e7a2      	b.n	800245a <HAL_TIM_IRQHandler+0xa4>
 8002514:	bd10      	pop	{r4, pc}
	...

08002518 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002518:	4a30      	ldr	r2, [pc, #192]	; (80025dc <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800251a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800251c:	4290      	cmp	r0, r2
 800251e:	d012      	beq.n	8002546 <TIM_Base_SetConfig+0x2e>
 8002520:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002524:	d00f      	beq.n	8002546 <TIM_Base_SetConfig+0x2e>
 8002526:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800252a:	4290      	cmp	r0, r2
 800252c:	d00b      	beq.n	8002546 <TIM_Base_SetConfig+0x2e>
 800252e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002532:	4290      	cmp	r0, r2
 8002534:	d007      	beq.n	8002546 <TIM_Base_SetConfig+0x2e>
 8002536:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800253a:	4290      	cmp	r0, r2
 800253c:	d003      	beq.n	8002546 <TIM_Base_SetConfig+0x2e>
 800253e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8002542:	4290      	cmp	r0, r2
 8002544:	d119      	bne.n	800257a <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002546:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002548:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800254c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800254e:	4a23      	ldr	r2, [pc, #140]	; (80025dc <TIM_Base_SetConfig+0xc4>)
 8002550:	4290      	cmp	r0, r2
 8002552:	d01d      	beq.n	8002590 <TIM_Base_SetConfig+0x78>
 8002554:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002558:	d01a      	beq.n	8002590 <TIM_Base_SetConfig+0x78>
 800255a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800255e:	4290      	cmp	r0, r2
 8002560:	d016      	beq.n	8002590 <TIM_Base_SetConfig+0x78>
 8002562:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002566:	4290      	cmp	r0, r2
 8002568:	d012      	beq.n	8002590 <TIM_Base_SetConfig+0x78>
 800256a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800256e:	4290      	cmp	r0, r2
 8002570:	d00e      	beq.n	8002590 <TIM_Base_SetConfig+0x78>
 8002572:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8002576:	4290      	cmp	r0, r2
 8002578:	d00a      	beq.n	8002590 <TIM_Base_SetConfig+0x78>
 800257a:	4a19      	ldr	r2, [pc, #100]	; (80025e0 <TIM_Base_SetConfig+0xc8>)
 800257c:	4290      	cmp	r0, r2
 800257e:	d007      	beq.n	8002590 <TIM_Base_SetConfig+0x78>
 8002580:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002584:	4290      	cmp	r0, r2
 8002586:	d003      	beq.n	8002590 <TIM_Base_SetConfig+0x78>
 8002588:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800258c:	4290      	cmp	r0, r2
 800258e:	d103      	bne.n	8002598 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002590:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002592:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002596:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002598:	694a      	ldr	r2, [r1, #20]
 800259a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800259e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80025a0:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025a2:	688b      	ldr	r3, [r1, #8]
 80025a4:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025a6:	680b      	ldr	r3, [r1, #0]
 80025a8:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025aa:	4b0c      	ldr	r3, [pc, #48]	; (80025dc <TIM_Base_SetConfig+0xc4>)
 80025ac:	4298      	cmp	r0, r3
 80025ae:	d00f      	beq.n	80025d0 <TIM_Base_SetConfig+0xb8>
 80025b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80025b4:	4298      	cmp	r0, r3
 80025b6:	d00b      	beq.n	80025d0 <TIM_Base_SetConfig+0xb8>
 80025b8:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80025bc:	4298      	cmp	r0, r3
 80025be:	d007      	beq.n	80025d0 <TIM_Base_SetConfig+0xb8>
 80025c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025c4:	4298      	cmp	r0, r3
 80025c6:	d003      	beq.n	80025d0 <TIM_Base_SetConfig+0xb8>
 80025c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025cc:	4298      	cmp	r0, r3
 80025ce:	d101      	bne.n	80025d4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025d0:	690b      	ldr	r3, [r1, #16]
 80025d2:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025d4:	2301      	movs	r3, #1
 80025d6:	6143      	str	r3, [r0, #20]
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	40012c00 	.word	0x40012c00
 80025e0:	40014000 	.word	0x40014000

080025e4 <HAL_TIM_Base_Init>:
{
 80025e4:	b510      	push	{r4, lr}
  if (htim == NULL)
 80025e6:	4604      	mov	r4, r0
 80025e8:	b1a0      	cbz	r0, 8002614 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80025ea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80025ee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80025f2:	b91b      	cbnz	r3, 80025fc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80025f4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80025f8:	f000 fdaa 	bl	8003150 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80025fc:	2302      	movs	r3, #2
 80025fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002602:	6820      	ldr	r0, [r4, #0]
 8002604:	1d21      	adds	r1, r4, #4
 8002606:	f7ff ff87 	bl	8002518 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800260a:	2301      	movs	r3, #1
 800260c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002610:	2000      	movs	r0, #0
 8002612:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002614:	2001      	movs	r0, #1
}
 8002616:	bd10      	pop	{r4, pc}

08002618 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002618:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800261a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800261c:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800261e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002622:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002626:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002628:	6083      	str	r3, [r0, #8]
 800262a:	bd10      	pop	{r4, pc}

0800262c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800262c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002630:	2b01      	cmp	r3, #1
{
 8002632:	b570      	push	{r4, r5, r6, lr}
 8002634:	4604      	mov	r4, r0
 8002636:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800263a:	d017      	beq.n	800266c <HAL_TIM_ConfigClockSource+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 800263c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002640:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8002642:	2301      	movs	r3, #1
 8002644:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002648:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800264a:	4b48      	ldr	r3, [pc, #288]	; (800276c <HAL_TIM_ConfigClockSource+0x140>)
 800264c:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 800264e:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8002650:	680b      	ldr	r3, [r1, #0]
 8002652:	2b40      	cmp	r3, #64	; 0x40
 8002654:	d072      	beq.n	800273c <HAL_TIM_ConfigClockSource+0x110>
 8002656:	d815      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x58>
 8002658:	2b10      	cmp	r3, #16
 800265a:	d00c      	beq.n	8002676 <HAL_TIM_ConfigClockSource+0x4a>
 800265c:	d807      	bhi.n	800266e <HAL_TIM_ConfigClockSource+0x42>
 800265e:	b153      	cbz	r3, 8002676 <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_READY;
 8002660:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002662:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002664:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002668:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800266c:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800266e:	2b20      	cmp	r3, #32
 8002670:	d001      	beq.n	8002676 <HAL_TIM_ConfigClockSource+0x4a>
 8002672:	2b30      	cmp	r3, #48	; 0x30
 8002674:	d1f4      	bne.n	8002660 <HAL_TIM_ConfigClockSource+0x34>
  tmpsmcr = TIMx->SMCR;
 8002676:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002678:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 800267c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002680:	4313      	orrs	r3, r2
 8002682:	e033      	b.n	80026ec <HAL_TIM_ConfigClockSource+0xc0>
  switch (sClockSourceConfig->ClockSource)
 8002684:	2b70      	cmp	r3, #112	; 0x70
 8002686:	d033      	beq.n	80026f0 <HAL_TIM_ConfigClockSource+0xc4>
 8002688:	d81b      	bhi.n	80026c2 <HAL_TIM_ConfigClockSource+0x96>
 800268a:	2b50      	cmp	r3, #80	; 0x50
 800268c:	d03f      	beq.n	800270e <HAL_TIM_ConfigClockSource+0xe2>
 800268e:	2b60      	cmp	r3, #96	; 0x60
 8002690:	d1e6      	bne.n	8002660 <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002692:	684d      	ldr	r5, [r1, #4]
 8002694:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002696:	6a01      	ldr	r1, [r0, #32]
 8002698:	f021 0110 	bic.w	r1, r1, #16
 800269c:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800269e:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80026a0:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026a2:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80026aa:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026ae:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80026b2:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80026b4:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80026b6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80026b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026bc:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 80026c0:	e014      	b.n	80026ec <HAL_TIM_ConfigClockSource+0xc0>
  switch (sClockSourceConfig->ClockSource)
 80026c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026c6:	d00c      	beq.n	80026e2 <HAL_TIM_ConfigClockSource+0xb6>
 80026c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026cc:	d1c8      	bne.n	8002660 <HAL_TIM_ConfigClockSource+0x34>
      TIM_ETR_SetConfig(htim->Instance,
 80026ce:	68cb      	ldr	r3, [r1, #12]
 80026d0:	684a      	ldr	r2, [r1, #4]
 80026d2:	6889      	ldr	r1, [r1, #8]
 80026d4:	f7ff ffa0 	bl	8002618 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026d8:	6822      	ldr	r2, [r4, #0]
 80026da:	6893      	ldr	r3, [r2, #8]
 80026dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026e0:	e013      	b.n	800270a <HAL_TIM_ConfigClockSource+0xde>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80026e2:	6883      	ldr	r3, [r0, #8]
 80026e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026e8:	f023 0307 	bic.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80026ec:	6083      	str	r3, [r0, #8]
 80026ee:	e7b7      	b.n	8002660 <HAL_TIM_ConfigClockSource+0x34>
      TIM_ETR_SetConfig(htim->Instance,
 80026f0:	68cb      	ldr	r3, [r1, #12]
 80026f2:	684a      	ldr	r2, [r1, #4]
 80026f4:	6889      	ldr	r1, [r1, #8]
 80026f6:	f7ff ff8f 	bl	8002618 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80026fa:	6822      	ldr	r2, [r4, #0]
 80026fc:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002702:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002706:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800270a:	6093      	str	r3, [r2, #8]
      break;
 800270c:	e7a8      	b.n	8002660 <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800270e:	684a      	ldr	r2, [r1, #4]
 8002710:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002712:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002714:	6a05      	ldr	r5, [r0, #32]
 8002716:	f025 0501 	bic.w	r5, r5, #1
 800271a:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800271c:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800271e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002722:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002726:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800272a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800272c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800272e:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002730:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002732:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002736:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 800273a:	e7d7      	b.n	80026ec <HAL_TIM_ConfigClockSource+0xc0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800273c:	684a      	ldr	r2, [r1, #4]
 800273e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002740:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002742:	6a05      	ldr	r5, [r0, #32]
 8002744:	f025 0501 	bic.w	r5, r5, #1
 8002748:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800274a:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800274c:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002750:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002754:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002758:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800275a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800275c:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800275e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002764:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8002768:	e7c0      	b.n	80026ec <HAL_TIM_ConfigClockSource+0xc0>
 800276a:	bf00      	nop
 800276c:	fffe0088 	.word	0xfffe0088

08002770 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002770:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002774:	2b01      	cmp	r3, #1
{
 8002776:	b530      	push	{r4, r5, lr}
 8002778:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 800277c:	d01f      	beq.n	80027be <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800277e:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002780:	4d10      	ldr	r5, [pc, #64]	; (80027c4 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002782:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002786:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8002788:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800278a:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800278c:	d003      	beq.n	8002796 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 800278e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002792:	42aa      	cmp	r2, r5
 8002794:	d103      	bne.n	800279e <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002796:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002798:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800279c:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800279e:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027a0:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80027a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027a6:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 80027a8:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027ac:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027ae:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027b0:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 80027b2:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80027b4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027b8:	2300      	movs	r3, #0
 80027ba:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80027be:	4618      	mov	r0, r3

  return HAL_OK;
}
 80027c0:	bd30      	pop	{r4, r5, pc}
 80027c2:	bf00      	nop
 80027c4:	40012c00 	.word	0x40012c00

080027c8 <HAL_TIMEx_CommutationCallback>:
 80027c8:	4770      	bx	lr

080027ca <HAL_TIMEx_BreakCallback>:
 80027ca:	4770      	bx	lr

080027cc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80027cc:	4770      	bx	lr
	...

080027d0 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80027d0:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80027d2:	69c1      	ldr	r1, [r0, #28]
{
 80027d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027d6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80027d8:	6883      	ldr	r3, [r0, #8]
 80027da:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80027dc:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80027de:	4303      	orrs	r3, r0
 80027e0:	6960      	ldr	r0, [r4, #20]
 80027e2:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80027e4:	48ba      	ldr	r0, [pc, #744]	; (8002ad0 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80027e6:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80027e8:	4028      	ands	r0, r5
 80027ea:	4303      	orrs	r3, r0
 80027ec:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027ee:	6853      	ldr	r3, [r2, #4]
 80027f0:	68e0      	ldr	r0, [r4, #12]
 80027f2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027f6:	4303      	orrs	r3, r0
 80027f8:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80027fa:	4bb6      	ldr	r3, [pc, #728]	; (8002ad4 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80027fc:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80027fe:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002800:	bf1c      	itt	ne
 8002802:	6a23      	ldrne	r3, [r4, #32]
 8002804:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002806:	6893      	ldr	r3, [r2, #8]
 8002808:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800280c:	4303      	orrs	r3, r0
 800280e:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002810:	4bb1      	ldr	r3, [pc, #708]	; (8002ad8 <UART_SetConfig+0x308>)
 8002812:	429a      	cmp	r2, r3
 8002814:	d119      	bne.n	800284a <UART_SetConfig+0x7a>
 8002816:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800281a:	4ab0      	ldr	r2, [pc, #704]	; (8002adc <UART_SetConfig+0x30c>)
 800281c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002820:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002824:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002828:	5cd3      	ldrb	r3, [r2, r3]
 800282a:	f040 8138 	bne.w	8002a9e <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 800282e:	2b08      	cmp	r3, #8
 8002830:	f200 808f 	bhi.w	8002952 <UART_SetConfig+0x182>
 8002834:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002838:	00ca011a 	.word	0x00ca011a
 800283c:	008d00f9 	.word	0x008d00f9
 8002840:	008d0114 	.word	0x008d0114
 8002844:	008d008d 	.word	0x008d008d
 8002848:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 800284a:	4ba5      	ldr	r3, [pc, #660]	; (8002ae0 <UART_SetConfig+0x310>)
 800284c:	429a      	cmp	r2, r3
 800284e:	d107      	bne.n	8002860 <UART_SetConfig+0x90>
 8002850:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002854:	4aa3      	ldr	r2, [pc, #652]	; (8002ae4 <UART_SetConfig+0x314>)
 8002856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800285a:	f003 030c 	and.w	r3, r3, #12
 800285e:	e7e1      	b.n	8002824 <UART_SetConfig+0x54>
 8002860:	4ba1      	ldr	r3, [pc, #644]	; (8002ae8 <UART_SetConfig+0x318>)
 8002862:	429a      	cmp	r2, r3
 8002864:	d123      	bne.n	80028ae <UART_SetConfig+0xde>
 8002866:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 800286a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800286e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002872:	2b10      	cmp	r3, #16
 8002874:	f000 80f1 	beq.w	8002a5a <UART_SetConfig+0x28a>
 8002878:	d80b      	bhi.n	8002892 <UART_SetConfig+0xc2>
 800287a:	2b00      	cmp	r3, #0
 800287c:	f000 80f3 	beq.w	8002a66 <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002880:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002884:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002888:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800288c:	f000 80f8 	beq.w	8002a80 <UART_SetConfig+0x2b0>
 8002890:	e0a8      	b.n	80029e4 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002892:	2b20      	cmp	r3, #32
 8002894:	f000 80c6 	beq.w	8002a24 <UART_SetConfig+0x254>
 8002898:	2b30      	cmp	r3, #48	; 0x30
 800289a:	d1f1      	bne.n	8002880 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800289c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80028a0:	f040 80b8 	bne.w	8002a14 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80028a4:	6860      	ldr	r0, [r4, #4]
 80028a6:	0843      	lsrs	r3, r0, #1
 80028a8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80028ac:	e0c3      	b.n	8002a36 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028ae:	4b8f      	ldr	r3, [pc, #572]	; (8002aec <UART_SetConfig+0x31c>)
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d11e      	bne.n	80028f2 <UART_SetConfig+0x122>
 80028b4:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 80028b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028bc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80028c0:	2b40      	cmp	r3, #64	; 0x40
 80028c2:	f000 80bb 	beq.w	8002a3c <UART_SetConfig+0x26c>
 80028c6:	d80a      	bhi.n	80028de <UART_SetConfig+0x10e>
 80028c8:	b97b      	cbnz	r3, 80028ea <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 80028ca:	4b82      	ldr	r3, [pc, #520]	; (8002ad4 <UART_SetConfig+0x304>)
 80028cc:	429a      	cmp	r2, r3
 80028ce:	f040 80ca 	bne.w	8002a66 <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80028d2:	f7ff fa53 	bl	8001d7c <HAL_RCC_GetPCLK1Freq>
        break;
 80028d6:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 80028d8:	bbb0      	cbnz	r0, 8002948 <UART_SetConfig+0x178>
 80028da:	4602      	mov	r2, r0
 80028dc:	e03a      	b.n	8002954 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028de:	2b80      	cmp	r3, #128	; 0x80
 80028e0:	f000 809d 	beq.w	8002a1e <UART_SetConfig+0x24e>
 80028e4:	2bc0      	cmp	r3, #192	; 0xc0
 80028e6:	f000 80b0 	beq.w	8002a4a <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 80028ea:	4b7a      	ldr	r3, [pc, #488]	; (8002ad4 <UART_SetConfig+0x304>)
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d1c7      	bne.n	8002880 <UART_SetConfig+0xb0>
 80028f0:	e02f      	b.n	8002952 <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028f2:	4b7f      	ldr	r3, [pc, #508]	; (8002af0 <UART_SetConfig+0x320>)
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d111      	bne.n	800291c <UART_SetConfig+0x14c>
 80028f8:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 80028fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002900:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002904:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002908:	f000 8098 	beq.w	8002a3c <UART_SetConfig+0x26c>
 800290c:	d9dc      	bls.n	80028c8 <UART_SetConfig+0xf8>
 800290e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002912:	f000 8084 	beq.w	8002a1e <UART_SetConfig+0x24e>
 8002916:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800291a:	e7e4      	b.n	80028e6 <UART_SetConfig+0x116>
 800291c:	4b6d      	ldr	r3, [pc, #436]	; (8002ad4 <UART_SetConfig+0x304>)
 800291e:	429a      	cmp	r2, r3
 8002920:	d1ae      	bne.n	8002880 <UART_SetConfig+0xb0>
 8002922:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8002926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800292a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800292e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002932:	f000 8083 	beq.w	8002a3c <UART_SetConfig+0x26c>
 8002936:	d9c7      	bls.n	80028c8 <UART_SetConfig+0xf8>
 8002938:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800293c:	d06f      	beq.n	8002a1e <UART_SetConfig+0x24e>
 800293e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002942:	e7d0      	b.n	80028e6 <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002944:	486b      	ldr	r0, [pc, #428]	; (8002af4 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8002946:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8002948:	6862      	ldr	r2, [r4, #4]
 800294a:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 800294e:	4281      	cmp	r1, r0
 8002950:	d905      	bls.n	800295e <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8002952:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002954:	2300      	movs	r3, #0
 8002956:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002958:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 800295a:	4610      	mov	r0, r2
 800295c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 800295e:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8002962:	d8f6      	bhi.n	8002952 <UART_SetConfig+0x182>
        switch (clocksource)
 8002964:	2b08      	cmp	r3, #8
 8002966:	d82e      	bhi.n	80029c6 <UART_SetConfig+0x1f6>
 8002968:	e8df f003 	tbb	[pc, r3]
 800296c:	2d1c2d05 	.word	0x2d1c2d05
 8002970:	2d2d2d24 	.word	0x2d2d2d24
 8002974:	27          	.byte	0x27
 8002975:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002976:	f7ff fa01 	bl	8001d7c <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800297a:	6862      	ldr	r2, [r4, #4]
 800297c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002980:	0856      	lsrs	r6, r2, #1
 8002982:	2700      	movs	r7, #0
 8002984:	fbe1 6700 	umlal	r6, r7, r1, r0
 8002988:	2300      	movs	r3, #0
 800298a:	4630      	mov	r0, r6
 800298c:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800298e:	f7fd fc6f 	bl	8000270 <__aeabi_uldivmod>
            break;
 8002992:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002994:	4b58      	ldr	r3, [pc, #352]	; (8002af8 <UART_SetConfig+0x328>)
 8002996:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800299a:	4299      	cmp	r1, r3
 800299c:	d8d9      	bhi.n	8002952 <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 800299e:	6823      	ldr	r3, [r4, #0]
 80029a0:	60d8      	str	r0, [r3, #12]
 80029a2:	e7d7      	b.n	8002954 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80029a4:	4855      	ldr	r0, [pc, #340]	; (8002afc <UART_SetConfig+0x32c>)
 80029a6:	0855      	lsrs	r5, r2, #1
 80029a8:	2300      	movs	r3, #0
 80029aa:	2100      	movs	r1, #0
 80029ac:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80029ae:	f141 0100 	adc.w	r1, r1, #0
 80029b2:	e7ec      	b.n	800298e <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80029b4:	f7fe fed6 	bl	8001764 <HAL_RCC_GetSysClockFreq>
 80029b8:	e7df      	b.n	800297a <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80029ba:	0850      	lsrs	r0, r2, #1
 80029bc:	2100      	movs	r1, #0
 80029be:	2300      	movs	r3, #0
 80029c0:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 80029c4:	e7f3      	b.n	80029ae <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 80029c6:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80029c8:	2000      	movs	r0, #0
 80029ca:	e7e3      	b.n	8002994 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80029cc:	f7ff f9e8 	bl	8001da0 <HAL_RCC_GetPCLK2Freq>
 80029d0:	e04e      	b.n	8002a70 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80029d2:	f7ff f9d3 	bl	8001d7c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80029d6:	6862      	ldr	r2, [r4, #4]
 80029d8:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80029dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80029e0:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80029e2:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80029e4:	f1a3 0010 	sub.w	r0, r3, #16
 80029e8:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80029ec:	4288      	cmp	r0, r1
 80029ee:	d8b0      	bhi.n	8002952 <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 80029f0:	6821      	ldr	r1, [r4, #0]
 80029f2:	60cb      	str	r3, [r1, #12]
 80029f4:	e7ae      	b.n	8002954 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80029f6:	f7ff f9d3 	bl	8001da0 <HAL_RCC_GetPCLK2Freq>
 80029fa:	e7ec      	b.n	80029d6 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80029fc:	6860      	ldr	r0, [r4, #4]
 80029fe:	0843      	lsrs	r3, r0, #1
 8002a00:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002a04:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002a08:	fbb3 f3f0 	udiv	r3, r3, r0
 8002a0c:	e7e8      	b.n	80029e0 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002a0e:	f7fe fea9 	bl	8001764 <HAL_RCC_GetSysClockFreq>
 8002a12:	e7e0      	b.n	80029d6 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002a14:	6860      	ldr	r0, [r4, #4]
 8002a16:	0843      	lsrs	r3, r0, #1
 8002a18:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002a1c:	e7f4      	b.n	8002a08 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002a1e:	4b2d      	ldr	r3, [pc, #180]	; (8002ad4 <UART_SetConfig+0x304>)
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d08f      	beq.n	8002944 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a24:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002a28:	d1e8      	bne.n	80029fc <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002a2a:	6860      	ldr	r0, [r4, #4]
 8002a2c:	0843      	lsrs	r3, r0, #1
 8002a2e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002a32:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002a36:	fbb3 f3f0 	udiv	r3, r3, r0
 8002a3a:	e01f      	b.n	8002a7c <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002a3c:	4b25      	ldr	r3, [pc, #148]	; (8002ad4 <UART_SetConfig+0x304>)
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d10b      	bne.n	8002a5a <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002a42:	f7fe fe8f 	bl	8001764 <HAL_RCC_GetSysClockFreq>
        break;
 8002a46:	2304      	movs	r3, #4
 8002a48:	e746      	b.n	80028d8 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002a4a:	4b22      	ldr	r3, [pc, #136]	; (8002ad4 <UART_SetConfig+0x304>)
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	f47f af25 	bne.w	800289c <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002a52:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8002a56:	2308      	movs	r3, #8
 8002a58:	e776      	b.n	8002948 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a5a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002a5e:	d1d6      	bne.n	8002a0e <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002a60:	f7fe fe80 	bl	8001764 <HAL_RCC_GetSysClockFreq>
 8002a64:	e004      	b.n	8002a70 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a66:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002a6a:	d1b2      	bne.n	80029d2 <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002a6c:	f7ff f986 	bl	8001d7c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002a70:	6861      	ldr	r1, [r4, #4]
 8002a72:	084a      	lsrs	r2, r1, #1
 8002a74:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002a78:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a7c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a7e:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a80:	f1a3 0010 	sub.w	r0, r3, #16
 8002a84:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002a88:	4288      	cmp	r0, r1
 8002a8a:	f63f af62 	bhi.w	8002952 <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8002a8e:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8002a92:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002a94:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8002a98:	430b      	orrs	r3, r1
 8002a9a:	60c3      	str	r3, [r0, #12]
 8002a9c:	e75a      	b.n	8002954 <UART_SetConfig+0x184>
    switch (clocksource)
 8002a9e:	2b08      	cmp	r3, #8
 8002aa0:	f63f af57 	bhi.w	8002952 <UART_SetConfig+0x182>
 8002aa4:	a201      	add	r2, pc, #4	; (adr r2, 8002aac <UART_SetConfig+0x2dc>)
 8002aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aaa:	bf00      	nop
 8002aac:	080029d3 	.word	0x080029d3
 8002ab0:	080029f7 	.word	0x080029f7
 8002ab4:	080029fd 	.word	0x080029fd
 8002ab8:	08002953 	.word	0x08002953
 8002abc:	08002a0f 	.word	0x08002a0f
 8002ac0:	08002953 	.word	0x08002953
 8002ac4:	08002953 	.word	0x08002953
 8002ac8:	08002953 	.word	0x08002953
 8002acc:	08002a15 	.word	0x08002a15
 8002ad0:	efff69f3 	.word	0xefff69f3
 8002ad4:	40008000 	.word	0x40008000
 8002ad8:	40013800 	.word	0x40013800
 8002adc:	08004258 	.word	0x08004258
 8002ae0:	40004400 	.word	0x40004400
 8002ae4:	0800425c 	.word	0x0800425c
 8002ae8:	40004800 	.word	0x40004800
 8002aec:	40004c00 	.word	0x40004c00
 8002af0:	40005000 	.word	0x40005000
 8002af4:	00f42400 	.word	0x00f42400
 8002af8:	000ffcff 	.word	0x000ffcff
 8002afc:	f4240000 	.word	0xf4240000

08002b00 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b00:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002b02:	07da      	lsls	r2, r3, #31
{
 8002b04:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b06:	d506      	bpl.n	8002b16 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002b08:	6801      	ldr	r1, [r0, #0]
 8002b0a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002b0c:	684a      	ldr	r2, [r1, #4]
 8002b0e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002b12:	4322      	orrs	r2, r4
 8002b14:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002b16:	079c      	lsls	r4, r3, #30
 8002b18:	d506      	bpl.n	8002b28 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002b1a:	6801      	ldr	r1, [r0, #0]
 8002b1c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002b1e:	684a      	ldr	r2, [r1, #4]
 8002b20:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b24:	4322      	orrs	r2, r4
 8002b26:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002b28:	0759      	lsls	r1, r3, #29
 8002b2a:	d506      	bpl.n	8002b3a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002b2c:	6801      	ldr	r1, [r0, #0]
 8002b2e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002b30:	684a      	ldr	r2, [r1, #4]
 8002b32:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002b36:	4322      	orrs	r2, r4
 8002b38:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002b3a:	071a      	lsls	r2, r3, #28
 8002b3c:	d506      	bpl.n	8002b4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002b3e:	6801      	ldr	r1, [r0, #0]
 8002b40:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002b42:	684a      	ldr	r2, [r1, #4]
 8002b44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b48:	4322      	orrs	r2, r4
 8002b4a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002b4c:	06dc      	lsls	r4, r3, #27
 8002b4e:	d506      	bpl.n	8002b5e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002b50:	6801      	ldr	r1, [r0, #0]
 8002b52:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002b54:	688a      	ldr	r2, [r1, #8]
 8002b56:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b5a:	4322      	orrs	r2, r4
 8002b5c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002b5e:	0699      	lsls	r1, r3, #26
 8002b60:	d506      	bpl.n	8002b70 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002b62:	6801      	ldr	r1, [r0, #0]
 8002b64:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002b66:	688a      	ldr	r2, [r1, #8]
 8002b68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b6c:	4322      	orrs	r2, r4
 8002b6e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002b70:	065a      	lsls	r2, r3, #25
 8002b72:	d50f      	bpl.n	8002b94 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002b74:	6801      	ldr	r1, [r0, #0]
 8002b76:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002b78:	684a      	ldr	r2, [r1, #4]
 8002b7a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002b7e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002b80:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002b84:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002b86:	d105      	bne.n	8002b94 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002b88:	684a      	ldr	r2, [r1, #4]
 8002b8a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002b8c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002b90:	4322      	orrs	r2, r4
 8002b92:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b94:	061b      	lsls	r3, r3, #24
 8002b96:	d506      	bpl.n	8002ba6 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b98:	6802      	ldr	r2, [r0, #0]
 8002b9a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002b9c:	6853      	ldr	r3, [r2, #4]
 8002b9e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002ba2:	430b      	orrs	r3, r1
 8002ba4:	6053      	str	r3, [r2, #4]
 8002ba6:	bd10      	pop	{r4, pc}

08002ba8 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bac:	9d06      	ldr	r5, [sp, #24]
 8002bae:	4604      	mov	r4, r0
 8002bb0:	460f      	mov	r7, r1
 8002bb2:	4616      	mov	r6, r2
 8002bb4:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bb6:	6821      	ldr	r1, [r4, #0]
 8002bb8:	69ca      	ldr	r2, [r1, #28]
 8002bba:	ea37 0302 	bics.w	r3, r7, r2
 8002bbe:	bf0c      	ite	eq
 8002bc0:	2201      	moveq	r2, #1
 8002bc2:	2200      	movne	r2, #0
 8002bc4:	42b2      	cmp	r2, r6
 8002bc6:	d002      	beq.n	8002bce <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002bc8:	2000      	movs	r0, #0
}
 8002bca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002bce:	1c6b      	adds	r3, r5, #1
 8002bd0:	d0f2      	beq.n	8002bb8 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002bd2:	b99d      	cbnz	r5, 8002bfc <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002bd4:	6823      	ldr	r3, [r4, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002bdc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	f022 0201 	bic.w	r2, r2, #1
 8002be4:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002be6:	2320      	movs	r3, #32
 8002be8:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8002bec:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8002bf6:	2003      	movs	r0, #3
 8002bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002bfc:	f7fd fcf6 	bl	80005ec <HAL_GetTick>
 8002c00:	eba0 0008 	sub.w	r0, r0, r8
 8002c04:	4285      	cmp	r5, r0
 8002c06:	d2d6      	bcs.n	8002bb6 <UART_WaitOnFlagUntilTimeout+0xe>
 8002c08:	e7e4      	b.n	8002bd4 <UART_WaitOnFlagUntilTimeout+0x2c>

08002c0a <HAL_UART_Transmit>:
{
 8002c0a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002c0e:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002c10:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8002c14:	2b20      	cmp	r3, #32
{
 8002c16:	4604      	mov	r4, r0
 8002c18:	460d      	mov	r5, r1
 8002c1a:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002c1c:	d14a      	bne.n	8002cb4 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8002c1e:	2900      	cmp	r1, #0
 8002c20:	d046      	beq.n	8002cb0 <HAL_UART_Transmit+0xa6>
 8002c22:	2a00      	cmp	r2, #0
 8002c24:	d044      	beq.n	8002cb0 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8002c26:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d042      	beq.n	8002cb4 <HAL_UART_Transmit+0xaa>
 8002c2e:	2301      	movs	r3, #1
 8002c30:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c34:	2300      	movs	r3, #0
 8002c36:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c38:	2321      	movs	r3, #33	; 0x21
 8002c3a:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 8002c3e:	f7fd fcd5 	bl	80005ec <HAL_GetTick>
    huart->TxXferSize  = Size;
 8002c42:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8002c46:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002c48:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002c4c:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c50:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 8002c52:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c54:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 8002c56:	b952      	cbnz	r2, 8002c6e <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c58:	2140      	movs	r1, #64	; 0x40
 8002c5a:	4620      	mov	r0, r4
 8002c5c:	f7ff ffa4 	bl	8002ba8 <UART_WaitOnFlagUntilTimeout>
 8002c60:	b958      	cbnz	r0, 8002c7a <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 8002c62:	2320      	movs	r3, #32
 8002c64:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 8002c68:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8002c6c:	e006      	b.n	8002c7c <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	2180      	movs	r1, #128	; 0x80
 8002c72:	4620      	mov	r0, r4
 8002c74:	f7ff ff98 	bl	8002ba8 <UART_WaitOnFlagUntilTimeout>
 8002c78:	b118      	cbz	r0, 8002c82 <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 8002c7a:	2003      	movs	r0, #3
}
 8002c7c:	b002      	add	sp, #8
 8002c7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c82:	68a3      	ldr	r3, [r4, #8]
 8002c84:	6822      	ldr	r2, [r4, #0]
 8002c86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c8a:	d10d      	bne.n	8002ca8 <HAL_UART_Transmit+0x9e>
 8002c8c:	6923      	ldr	r3, [r4, #16]
 8002c8e:	b95b      	cbnz	r3, 8002ca8 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002c90:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002c94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c98:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002c9a:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8002ca6:	e7d1      	b.n	8002c4c <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002ca8:	782b      	ldrb	r3, [r5, #0]
 8002caa:	8513      	strh	r3, [r2, #40]	; 0x28
 8002cac:	3501      	adds	r5, #1
 8002cae:	e7f4      	b.n	8002c9a <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8002cb0:	2001      	movs	r0, #1
 8002cb2:	e7e3      	b.n	8002c7c <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 8002cb4:	2002      	movs	r0, #2
 8002cb6:	e7e1      	b.n	8002c7c <HAL_UART_Transmit+0x72>

08002cb8 <UART_CheckIdleState>:
{
 8002cb8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002cba:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cbc:	2600      	movs	r6, #0
 8002cbe:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 8002cc0:	f7fd fc94 	bl	80005ec <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002cc4:	6823      	ldr	r3, [r4, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8002cca:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ccc:	d417      	bmi.n	8002cfe <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002cce:	6823      	ldr	r3, [r4, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	075b      	lsls	r3, r3, #29
 8002cd4:	d50a      	bpl.n	8002cec <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002cd6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002cda:	9300      	str	r3, [sp, #0]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	462b      	mov	r3, r5
 8002ce0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002ce4:	4620      	mov	r0, r4
 8002ce6:	f7ff ff5f 	bl	8002ba8 <UART_WaitOnFlagUntilTimeout>
 8002cea:	b9a0      	cbnz	r0, 8002d16 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8002cec:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002cee:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002cf0:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8002cf4:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8002cf8:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8002cfc:	e00c      	b.n	8002d18 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002cfe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002d02:	9300      	str	r3, [sp, #0]
 8002d04:	4632      	mov	r2, r6
 8002d06:	4603      	mov	r3, r0
 8002d08:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002d0c:	4620      	mov	r0, r4
 8002d0e:	f7ff ff4b 	bl	8002ba8 <UART_WaitOnFlagUntilTimeout>
 8002d12:	2800      	cmp	r0, #0
 8002d14:	d0db      	beq.n	8002cce <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002d16:	2003      	movs	r0, #3
}
 8002d18:	b002      	add	sp, #8
 8002d1a:	bd70      	pop	{r4, r5, r6, pc}

08002d1c <HAL_UART_Init>:
{
 8002d1c:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002d1e:	4604      	mov	r4, r0
 8002d20:	b360      	cbz	r0, 8002d7c <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002d22:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8002d26:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002d2a:	b91b      	cbnz	r3, 8002d34 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002d2c:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8002d30:	f000 fa2c 	bl	800318c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002d34:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002d36:	2324      	movs	r3, #36	; 0x24
 8002d38:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8002d3c:	6813      	ldr	r3, [r2, #0]
 8002d3e:	f023 0301 	bic.w	r3, r3, #1
 8002d42:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d44:	4620      	mov	r0, r4
 8002d46:	f7ff fd43 	bl	80027d0 <UART_SetConfig>
 8002d4a:	2801      	cmp	r0, #1
 8002d4c:	d016      	beq.n	8002d7c <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002d50:	b113      	cbz	r3, 8002d58 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8002d52:	4620      	mov	r0, r4
 8002d54:	f7ff fed4 	bl	8002b00 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d58:	6823      	ldr	r3, [r4, #0]
 8002d5a:	685a      	ldr	r2, [r3, #4]
 8002d5c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d60:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d68:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002d70:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002d72:	601a      	str	r2, [r3, #0]
}
 8002d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002d78:	f7ff bf9e 	b.w	8002cb8 <UART_CheckIdleState>
}
 8002d7c:	2001      	movs	r0, #1
 8002d7e:	bd10      	pop	{r4, pc}

08002d80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d82:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d84:	2244      	movs	r2, #68	; 0x44
 8002d86:	2100      	movs	r1, #0
 8002d88:	a805      	add	r0, sp, #20
 8002d8a:	f000 fabf 	bl	800330c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d8e:	2214      	movs	r2, #20
 8002d90:	2100      	movs	r1, #0
 8002d92:	4668      	mov	r0, sp
 8002d94:	f000 faba 	bl	800330c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d98:	2288      	movs	r2, #136	; 0x88
 8002d9a:	2100      	movs	r1, #0
 8002d9c:	a816      	add	r0, sp, #88	; 0x58
 8002d9e:	f000 fab5 	bl	800330c <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002da2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002da6:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002da8:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002daa:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002dac:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002dae:	2701      	movs	r7, #1
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002db0:	230a      	movs	r3, #10
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002db2:	2607      	movs	r6, #7
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002db4:	a805      	add	r0, sp, #20
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002db6:	2500      	movs	r5, #0
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002db8:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002dba:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dbc:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002dbe:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002dc0:	9711      	str	r7, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002dc2:	9613      	str	r6, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002dc4:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002dc6:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dc8:	f7fe fd20 	bl	800180c <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dcc:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002dce:	2104      	movs	r1, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dd0:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002dd2:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dd4:	e88d 002c 	stmia.w	sp, {r2, r3, r5}
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002dd8:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002dda:	9504      	str	r5, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002ddc:	f7fe ff3c 	bl	8001c58 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 8002de0:	f244 0302 	movw	r3, #16386	; 0x4002
 8002de4:	9316      	str	r3, [sp, #88]	; 0x58
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002de6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002dea:	9334      	str	r3, [sp, #208]	; 0xd0
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8002dec:	2308      	movs	r3, #8
 8002dee:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002df0:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002df2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002df6:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002df8:	9525      	str	r5, [sp, #148]	; 0x94
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8002dfa:	9417      	str	r4, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002dfc:	9718      	str	r7, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002dfe:	961a      	str	r6, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002e00:	941b      	str	r4, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002e02:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e04:	f7ff f8ea 	bl	8001fdc <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002e08:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002e0c:	f7fe fc32 	bl	8001674 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 8002e10:	b039      	add	sp, #228	; 0xe4
 8002e12:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e14 <main>:
{
 8002e14:	b580      	push	{r7, lr}
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e16:	4d81      	ldr	r5, [pc, #516]	; (800301c <main+0x208>)
{
 8002e18:	b090      	sub	sp, #64	; 0x40
  HAL_Init();
 8002e1a:	f7fd fbc9 	bl	80005b0 <HAL_Init>
  SystemClock_Config();
 8002e1e:	f7ff ffaf 	bl	8002d80 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e22:	2214      	movs	r2, #20
 8002e24:	2100      	movs	r1, #0
 8002e26:	a80a      	add	r0, sp, #40	; 0x28
 8002e28:	f000 fa70 	bl	800330c <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e2c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e2e:	487c      	ldr	r0, [pc, #496]	; (8003020 <main+0x20c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e30:	f043 0304 	orr.w	r3, r3, #4
 8002e34:	64eb      	str	r3, [r5, #76]	; 0x4c
 8002e36:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	9302      	str	r3, [sp, #8]
 8002e3e:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e40:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8002e42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e46:	64eb      	str	r3, [r5, #76]	; 0x4c
 8002e48:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8002e4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e4e:	9303      	str	r3, [sp, #12]
 8002e50:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e52:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8002e54:	f043 0301 	orr.w	r3, r3, #1
 8002e58:	64eb      	str	r3, [r5, #76]	; 0x4c
 8002e5a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8002e5c:	f003 0301 	and.w	r3, r3, #1
 8002e60:	9304      	str	r3, [sp, #16]
 8002e62:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e64:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8002e66:	f043 0302 	orr.w	r3, r3, #2
 8002e6a:	64eb      	str	r3, [r5, #76]	; 0x4c
 8002e6c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	9305      	str	r3, [sp, #20]
 8002e74:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e76:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8002e78:	f043 0308 	orr.w	r3, r3, #8
 8002e7c:	64eb      	str	r3, [r5, #76]	; 0x4c
 8002e7e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8002e80:	f003 0308 	and.w	r3, r3, #8
 8002e84:	9306      	str	r3, [sp, #24]
 8002e86:	9b06      	ldr	r3, [sp, #24]
  GPIO_InitStruct.Pin = B1_Pin;
 8002e88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e8c:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e8e:	a90a      	add	r1, sp, #40	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e90:	4b64      	ldr	r3, [pc, #400]	; (8003024 <main+0x210>)
 8002e92:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e94:	2400      	movs	r4, #0
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e96:	f7fe fb09 	bl	80014ac <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e9a:	2703      	movs	r7, #3
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002e9c:	f641 73ff 	movw	r3, #8191	; 0x1fff
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ea0:	a90a      	add	r1, sp, #40	; 0x28
 8002ea2:	485f      	ldr	r0, [pc, #380]	; (8003020 <main+0x20c>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002ea4:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ea6:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea8:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002eaa:	f7fe faff 	bl	80014ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA5 PA7 
                           PA8 PA9 PA10 PA11 
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_7 
 8002eae:	f649 73a3 	movw	r3, #40867	; 0x9fa3
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eb2:	a90a      	add	r1, sp, #40	; 0x28
 8002eb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_7 
 8002eb8:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002eba:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ebc:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ebe:	f7fe faf5 	bl	80014ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 
                           PB11 PB12 PB13 PB14 
                           PB15 PB4 PB5 PB6 
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8002ec2:	f64f 73f7 	movw	r3, #65527	; 0xfff7
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ec6:	a90a      	add	r1, sp, #40	; 0x28
 8002ec8:	4857      	ldr	r0, [pc, #348]	; (8003028 <main+0x214>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8002eca:	930a      	str	r3, [sp, #40]	; 0x28

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ecc:	2604      	movs	r6, #4
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ece:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed0:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ed2:	f7fe faeb 	bl	80014ac <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ed6:	a90a      	add	r1, sp, #40	; 0x28
 8002ed8:	4854      	ldr	r0, [pc, #336]	; (800302c <main+0x218>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002eda:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002edc:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ede:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ee0:	f7fe fae4 	bl	80014ac <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ee4:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8002ee6:	f043 0301 	orr.w	r3, r3, #1
 8002eea:	64ab      	str	r3, [r5, #72]	; 0x48
 8002eec:	6cab      	ldr	r3, [r5, #72]	; 0x48
  hadc1.Instance = ADC1;
 8002eee:	4d50      	ldr	r5, [pc, #320]	; (8003030 <main+0x21c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ef0:	f003 0301 	and.w	r3, r3, #1
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002ef4:	4621      	mov	r1, r4
 8002ef6:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ef8:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002efa:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002efc:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002efe:	f7fe f993 	bl	8001228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002f02:	200b      	movs	r0, #11
 8002f04:	f7fe f9c4 	bl	8001290 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8002f08:	484a      	ldr	r0, [pc, #296]	; (8003034 <main+0x220>)
  huart2.Init.BaudRate = 115200;
 8002f0a:	4a4b      	ldr	r2, [pc, #300]	; (8003038 <main+0x224>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f0c:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8002f0e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002f12:	e880 000c 	stmia.w	r0, {r2, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f16:	230c      	movs	r3, #12
 8002f18:	6143      	str	r3, [r0, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f1a:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f1c:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f1e:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f20:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f22:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f24:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f26:	f7ff fef9 	bl	8002d1c <HAL_UART_Init>
  ADC_ChannelConfTypeDef sConfig = {0};
 8002f2a:	2218      	movs	r2, #24
 8002f2c:	4621      	mov	r1, r4
 8002f2e:	a80a      	add	r0, sp, #40	; 0x28
  ADC_MultiModeTypeDef multimode = {0};
 8002f30:	9407      	str	r4, [sp, #28]
 8002f32:	9408      	str	r4, [sp, #32]
 8002f34:	9409      	str	r4, [sp, #36]	; 0x24
  ADC_ChannelConfTypeDef sConfig = {0};
 8002f36:	f000 f9e9 	bl	800330c <memset>
  hadc1.Instance = ADC1;
 8002f3a:	4b40      	ldr	r3, [pc, #256]	; (800303c <main+0x228>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002f3c:	60ac      	str	r4, [r5, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002f3e:	e885 0018 	stmia.w	r5, {r3, r4}
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f42:	4628      	mov	r0, r5
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002f44:	2301      	movs	r3, #1
 8002f46:	766b      	strb	r3, [r5, #25]
  hadc1.Init.NbrOfConversion = 1;
 8002f48:	61eb      	str	r3, [r5, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f4a:	60ec      	str	r4, [r5, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002f4c:	612c      	str	r4, [r5, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f4e:	616e      	str	r6, [r5, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002f50:	762c      	strb	r4, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002f52:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002f56:	62ac      	str	r4, [r5, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002f58:	62ec      	str	r4, [r5, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002f5a:	f885 4030 	strb.w	r4, [r5, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002f5e:	636c      	str	r4, [r5, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002f60:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f64:	f7fd fb70 	bl	8000648 <HAL_ADC_Init>
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002f68:	a907      	add	r1, sp, #28
 8002f6a:	4628      	mov	r0, r5
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002f6c:	9407      	str	r4, [sp, #28]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002f6e:	f04f 0806 	mov.w	r8, #6
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002f72:	f7fe f8cf 	bl	8001114 <HAL_ADCEx_MultiModeConfigChannel>
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002f76:	277f      	movs	r7, #127	; 0x7f
  sConfig.Channel = ADC_CHANNEL_11;
 8002f78:	4b31      	ldr	r3, [pc, #196]	; (8003040 <main+0x22c>)
 8002f7a:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f7c:	a90a      	add	r1, sp, #40	; 0x28
 8002f7e:	4628      	mov	r0, r5
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002f80:	940c      	str	r4, [sp, #48]	; 0x30
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002f82:	960e      	str	r6, [sp, #56]	; 0x38
  sConfig.Offset = 0;
 8002f84:	940f      	str	r4, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002f86:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002f8a:	970d      	str	r7, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f8c:	f7fd fdaa 	bl	8000ae4 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_9;
 8002f90:	4b2c      	ldr	r3, [pc, #176]	; (8003044 <main+0x230>)
 8002f92:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f94:	a90a      	add	r1, sp, #40	; 0x28
 8002f96:	4628      	mov	r0, r5
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002f98:	940c      	str	r4, [sp, #48]	; 0x30
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002f9a:	960e      	str	r6, [sp, #56]	; 0x38
  sConfig.Offset = 0;
 8002f9c:	940f      	str	r4, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002f9e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002fa2:	970d      	str	r7, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fa4:	f7fd fd9e 	bl	8000ae4 <HAL_ADC_ConfigChannel>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fa8:	2210      	movs	r2, #16
 8002faa:	4621      	mov	r1, r4
 8002fac:	a80a      	add	r0, sp, #40	; 0x28
 8002fae:	f000 f9ad 	bl	800330c <memset>
  htim3.Instance = TIM3;
 8002fb2:	4e25      	ldr	r6, [pc, #148]	; (8003048 <main+0x234>)
  htim3.Init.Prescaler = 63999;
 8002fb4:	4925      	ldr	r1, [pc, #148]	; (800304c <main+0x238>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fb6:	9407      	str	r4, [sp, #28]
  htim3.Init.Prescaler = 63999;
 8002fb8:	f64f 13ff 	movw	r3, #63999	; 0xf9ff
 8002fbc:	e886 000a 	stmia.w	r6, {r1, r3}
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002fc0:	4630      	mov	r0, r6
  htim3.Init.Period = 1000;
 8002fc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fc6:	9408      	str	r4, [sp, #32]
 8002fc8:	9409      	str	r4, [sp, #36]	; 0x24
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fca:	60b4      	str	r4, [r6, #8]
  htim3.Init.Period = 1000;
 8002fcc:	60f3      	str	r3, [r6, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fce:	6134      	str	r4, [r6, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fd0:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002fd2:	f7ff fb07 	bl	80025e4 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002fda:	a90a      	add	r1, sp, #40	; 0x28
 8002fdc:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fde:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002fe0:	f7ff fb24 	bl	800262c <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002fe4:	a907      	add	r1, sp, #28
 8002fe6:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fe8:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fea:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002fec:	f7ff fbc0 	bl	8002770 <HAL_TIMEx_MasterConfigSynchronization>
  printf("\033[2J\033[1;1H"); //Affiche seulement les nouvelles valeurs  virer pour le final
 8002ff0:	4817      	ldr	r0, [pc, #92]	; (8003050 <main+0x23c>)
	    ADC_battery    = aADCxConvertedValues[0];
 8002ff2:	4c18      	ldr	r4, [pc, #96]	; (8003054 <main+0x240>)
  printf("\033[2J\033[1;1H"); //Affiche seulement les nouvelles valeurs  virer pour le final
 8002ff4:	f000 f992 	bl	800331c <iprintf>
  printf("Sensors\r\n");
 8002ff8:	4817      	ldr	r0, [pc, #92]	; (8003058 <main+0x244>)
 8002ffa:	f000 fa03 	bl	8003404 <puts>
  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)aADCxConvertedValues, ADCCONVERTEDVALUES_BUFFER_SIZE) != HAL_OK)
 8002ffe:	2202      	movs	r2, #2
 8003000:	4914      	ldr	r1, [pc, #80]	; (8003054 <main+0x240>)
 8003002:	4628      	mov	r0, r5
 8003004:	f7fd fffa 	bl	8000ffc <HAL_ADC_Start_DMA>
	    if (HAL_ADC_Start(&hadc1) != HAL_OK)
 8003008:	4628      	mov	r0, r5
 800300a:	f7fd ff85 	bl	8000f18 <HAL_ADC_Start>
	    HAL_Delay(1);
 800300e:	2001      	movs	r0, #1
 8003010:	f7fd faf2 	bl	80005f8 <HAL_Delay>
	    ADC_battery    = aADCxConvertedValues[0];
 8003014:	8823      	ldrh	r3, [r4, #0]
	    ADC_gaz        = aADCxConvertedValues[1];
 8003016:	8863      	ldrh	r3, [r4, #2]
 8003018:	e7f6      	b.n	8003008 <main+0x1f4>
 800301a:	bf00      	nop
 800301c:	40021000 	.word	0x40021000
 8003020:	48000800 	.word	0x48000800
 8003024:	10210000 	.word	0x10210000
 8003028:	48000400 	.word	0x48000400
 800302c:	48000c00 	.word	0x48000c00
 8003030:	200000d4 	.word	0x200000d4
 8003034:	20000184 	.word	0x20000184
 8003038:	40004400 	.word	0x40004400
 800303c:	50040000 	.word	0x50040000
 8003040:	2e300800 	.word	0x2e300800
 8003044:	25b00200 	.word	0x25b00200
 8003048:	20000094 	.word	0x20000094
 800304c:	40000400 	.word	0x40000400
 8003050:	08004269 	.word	0x08004269
 8003054:	20000180 	.word	0x20000180
 8003058:	08004274 	.word	0x08004274

0800305c <_write>:

}

/* USER CODE BEGIN 4 */
int _write(int file,char *ptr, int len)
{
 800305c:	b510      	push	{r4, lr}
    HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 800305e:	230a      	movs	r3, #10
{
 8003060:	4614      	mov	r4, r2
    HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8003062:	4803      	ldr	r0, [pc, #12]	; (8003070 <_write+0x14>)
 8003064:	b292      	uxth	r2, r2
 8003066:	f7ff fdd0 	bl	8002c0a <HAL_UART_Transmit>
    return len;
}
 800306a:	4620      	mov	r0, r4
 800306c:	bd10      	pop	{r4, pc}
 800306e:	bf00      	nop
 8003070:	20000184 	.word	0x20000184

08003074 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003074:	4770      	bx	lr
	...

08003078 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003078:	4b0a      	ldr	r3, [pc, #40]	; (80030a4 <HAL_MspInit+0x2c>)
 800307a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800307c:	f042 0201 	orr.w	r2, r2, #1
 8003080:	661a      	str	r2, [r3, #96]	; 0x60
 8003082:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8003084:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003086:	f002 0201 	and.w	r2, r2, #1
 800308a:	9200      	str	r2, [sp, #0]
 800308c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800308e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003090:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003094:	659a      	str	r2, [r3, #88]	; 0x58
 8003096:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800309c:	9301      	str	r3, [sp, #4]
 800309e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030a0:	b002      	add	sp, #8
 80030a2:	4770      	bx	lr
 80030a4:	40021000 	.word	0x40021000

080030a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80030a8:	b530      	push	{r4, r5, lr}
 80030aa:	4605      	mov	r5, r0
 80030ac:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ae:	2214      	movs	r2, #20
 80030b0:	2100      	movs	r1, #0
 80030b2:	a803      	add	r0, sp, #12
 80030b4:	f000 f92a 	bl	800330c <memset>
  if(hadc->Instance==ADC1)
 80030b8:	682a      	ldr	r2, [r5, #0]
 80030ba:	4b22      	ldr	r3, [pc, #136]	; (8003144 <HAL_ADC_MspInit+0x9c>)
 80030bc:	429a      	cmp	r2, r3
 80030be:	d13f      	bne.n	8003140 <HAL_ADC_MspInit+0x98>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80030c0:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 80030c4:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80030c8:	4c1f      	ldr	r4, [pc, #124]	; (8003148 <HAL_ADC_MspInit+0xa0>)
    __HAL_RCC_ADC_CLK_ENABLE();
 80030ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80030cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80030d0:	64da      	str	r2, [r3, #76]	; 0x4c
 80030d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80030d4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80030d8:	9201      	str	r2, [sp, #4]
 80030da:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80030de:	f042 0201 	orr.w	r2, r2, #1
 80030e2:	64da      	str	r2, [r3, #76]	; 0x4c
 80030e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	9302      	str	r3, [sp, #8]
 80030ec:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80030ee:	2350      	movs	r3, #80	; 0x50
 80030f0:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80030f6:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030f8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80030fa:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030fc:	f7fe f9d6 	bl	80014ac <HAL_GPIO_Init>
    hdma_adc1.Init.Request = DMA_REQUEST_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003100:	2280      	movs	r2, #128	; 0x80
    hdma_adc1.Instance = DMA1_Channel1;
 8003102:	4b12      	ldr	r3, [pc, #72]	; (800314c <HAL_ADC_MspInit+0xa4>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003104:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003106:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Instance = DMA1_Channel1;
 800310a:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800310c:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800310e:	2300      	movs	r3, #0
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003110:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Init.Mode = DMA_NORMAL;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003114:	4620      	mov	r0, r4
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8003116:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003118:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800311a:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800311c:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800311e:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003120:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003122:	f7fe f8d7 	bl	80012d4 <HAL_DMA_Init>
 8003126:	b108      	cbz	r0, 800312c <HAL_ADC_MspInit+0x84>
    {
      Error_Handler();
 8003128:	f7ff ffa4 	bl	8003074 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800312c:	2200      	movs	r2, #0
 800312e:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003130:	64ec      	str	r4, [r5, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003132:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003134:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003136:	f7fe f877 	bl	8001228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800313a:	2012      	movs	r0, #18
 800313c:	f7fe f8a8 	bl	8001290 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003140:	b009      	add	sp, #36	; 0x24
 8003142:	bd30      	pop	{r4, r5, pc}
 8003144:	50040000 	.word	0x50040000
 8003148:	20000138 	.word	0x20000138
 800314c:	40020008 	.word	0x40020008

08003150 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003150:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM3)
 8003152:	4b0d      	ldr	r3, [pc, #52]	; (8003188 <HAL_TIM_Base_MspInit+0x38>)
 8003154:	6802      	ldr	r2, [r0, #0]
 8003156:	429a      	cmp	r2, r3
 8003158:	d112      	bne.n	8003180 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800315a:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800315e:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003160:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003162:	f042 0202 	orr.w	r2, r2, #2
 8003166:	659a      	str	r2, [r3, #88]	; 0x58
 8003168:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800316a:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 800316c:	f003 0302 	and.w	r3, r3, #2
 8003170:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003172:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003174:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003176:	f7fe f857 	bl	8001228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800317a:	201d      	movs	r0, #29
 800317c:	f7fe f888 	bl	8001290 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003180:	b003      	add	sp, #12
 8003182:	f85d fb04 	ldr.w	pc, [sp], #4
 8003186:	bf00      	nop
 8003188:	40000400 	.word	0x40000400

0800318c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800318c:	b510      	push	{r4, lr}
 800318e:	4604      	mov	r4, r0
 8003190:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003192:	2214      	movs	r2, #20
 8003194:	2100      	movs	r1, #0
 8003196:	a803      	add	r0, sp, #12
 8003198:	f000 f8b8 	bl	800330c <memset>
  if(huart->Instance==USART2)
 800319c:	6822      	ldr	r2, [r4, #0]
 800319e:	4b13      	ldr	r3, [pc, #76]	; (80031ec <HAL_UART_MspInit+0x60>)
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d120      	bne.n	80031e6 <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80031a4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031a8:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 80031aa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80031ac:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80031b0:	659a      	str	r2, [r3, #88]	; 0x58
 80031b2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80031b4:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80031b8:	9201      	str	r2, [sp, #4]
 80031ba:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031be:	f042 0201 	orr.w	r2, r2, #1
 80031c2:	64da      	str	r2, [r3, #76]	; 0x4c
 80031c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	9302      	str	r3, [sp, #8]
 80031cc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80031ce:	230c      	movs	r3, #12
 80031d0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031d2:	2302      	movs	r3, #2
 80031d4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031d6:	2303      	movs	r3, #3
 80031d8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80031de:	2307      	movs	r3, #7
 80031e0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031e2:	f7fe f963 	bl	80014ac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80031e6:	b008      	add	sp, #32
 80031e8:	bd10      	pop	{r4, pc}
 80031ea:	bf00      	nop
 80031ec:	40004400 	.word	0x40004400

080031f0 <NMI_Handler>:
 80031f0:	4770      	bx	lr

080031f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031f2:	e7fe      	b.n	80031f2 <HardFault_Handler>

080031f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031f4:	e7fe      	b.n	80031f4 <MemManage_Handler>

080031f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031f6:	e7fe      	b.n	80031f6 <BusFault_Handler>

080031f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031f8:	e7fe      	b.n	80031f8 <UsageFault_Handler>

080031fa <SVC_Handler>:
 80031fa:	4770      	bx	lr

080031fc <DebugMon_Handler>:
 80031fc:	4770      	bx	lr

080031fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031fe:	4770      	bx	lr

08003200 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003200:	f7fd b9ec 	b.w	80005dc <HAL_IncTick>

08003204 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003204:	4801      	ldr	r0, [pc, #4]	; (800320c <DMA1_Channel1_IRQHandler+0x8>)
 8003206:	f7fe b907 	b.w	8001418 <HAL_DMA_IRQHandler>
 800320a:	bf00      	nop
 800320c:	20000138 	.word	0x20000138

08003210 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003210:	4801      	ldr	r0, [pc, #4]	; (8003218 <ADC1_2_IRQHandler+0x8>)
 8003212:	f7fd bb03 	b.w	800081c <HAL_ADC_IRQHandler>
 8003216:	bf00      	nop
 8003218:	200000d4 	.word	0x200000d4

0800321c <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800321c:	4801      	ldr	r0, [pc, #4]	; (8003224 <TIM3_IRQHandler+0x8>)
 800321e:	f7ff b8ca 	b.w	80023b6 <HAL_TIM_IRQHandler>
 8003222:	bf00      	nop
 8003224:	20000094 	.word	0x20000094

08003228 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003228:	490f      	ldr	r1, [pc, #60]	; (8003268 <SystemInit+0x40>)
 800322a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800322e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003232:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003236:	4b0d      	ldr	r3, [pc, #52]	; (800326c <SystemInit+0x44>)
 8003238:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800323a:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 800323c:	f042 0201 	orr.w	r2, r2, #1
 8003240:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8003242:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 800324a:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800324e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8003250:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003254:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800325c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800325e:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003260:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003264:	608b      	str	r3, [r1, #8]
 8003266:	4770      	bx	lr
 8003268:	e000ed00 	.word	0xe000ed00
 800326c:	40021000 	.word	0x40021000

08003270 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003270:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032a8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003274:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003276:	e003      	b.n	8003280 <LoopCopyDataInit>

08003278 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003278:	4b0c      	ldr	r3, [pc, #48]	; (80032ac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800327a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800327c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800327e:	3104      	adds	r1, #4

08003280 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003280:	480b      	ldr	r0, [pc, #44]	; (80032b0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003282:	4b0c      	ldr	r3, [pc, #48]	; (80032b4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003284:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003286:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003288:	d3f6      	bcc.n	8003278 <CopyDataInit>
	ldr	r2, =_sbss
 800328a:	4a0b      	ldr	r2, [pc, #44]	; (80032b8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800328c:	e002      	b.n	8003294 <LoopFillZerobss>

0800328e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800328e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003290:	f842 3b04 	str.w	r3, [r2], #4

08003294 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003294:	4b09      	ldr	r3, [pc, #36]	; (80032bc <LoopForever+0x16>)
	cmp	r2, r3
 8003296:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003298:	d3f9      	bcc.n	800328e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800329a:	f7ff ffc5 	bl	8003228 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800329e:	f000 f811 	bl	80032c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80032a2:	f7ff fdb7 	bl	8002e14 <main>

080032a6 <LoopForever>:

LoopForever:
    b LoopForever
 80032a6:	e7fe      	b.n	80032a6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80032a8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80032ac:	08004370 	.word	0x08004370
	ldr	r0, =_sdata
 80032b0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80032b4:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 80032b8:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 80032bc:	20000200 	.word	0x20000200

080032c0 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80032c0:	e7fe      	b.n	80032c0 <ADC3_IRQHandler>
	...

080032c4 <__libc_init_array>:
 80032c4:	b570      	push	{r4, r5, r6, lr}
 80032c6:	4e0d      	ldr	r6, [pc, #52]	; (80032fc <__libc_init_array+0x38>)
 80032c8:	4c0d      	ldr	r4, [pc, #52]	; (8003300 <__libc_init_array+0x3c>)
 80032ca:	1ba4      	subs	r4, r4, r6
 80032cc:	10a4      	asrs	r4, r4, #2
 80032ce:	2500      	movs	r5, #0
 80032d0:	42a5      	cmp	r5, r4
 80032d2:	d109      	bne.n	80032e8 <__libc_init_array+0x24>
 80032d4:	4e0b      	ldr	r6, [pc, #44]	; (8003304 <__libc_init_array+0x40>)
 80032d6:	4c0c      	ldr	r4, [pc, #48]	; (8003308 <__libc_init_array+0x44>)
 80032d8:	f000 ffb2 	bl	8004240 <_init>
 80032dc:	1ba4      	subs	r4, r4, r6
 80032de:	10a4      	asrs	r4, r4, #2
 80032e0:	2500      	movs	r5, #0
 80032e2:	42a5      	cmp	r5, r4
 80032e4:	d105      	bne.n	80032f2 <__libc_init_array+0x2e>
 80032e6:	bd70      	pop	{r4, r5, r6, pc}
 80032e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032ec:	4798      	blx	r3
 80032ee:	3501      	adds	r5, #1
 80032f0:	e7ee      	b.n	80032d0 <__libc_init_array+0xc>
 80032f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032f6:	4798      	blx	r3
 80032f8:	3501      	adds	r5, #1
 80032fa:	e7f2      	b.n	80032e2 <__libc_init_array+0x1e>
 80032fc:	08004368 	.word	0x08004368
 8003300:	08004368 	.word	0x08004368
 8003304:	08004368 	.word	0x08004368
 8003308:	0800436c 	.word	0x0800436c

0800330c <memset>:
 800330c:	4402      	add	r2, r0
 800330e:	4603      	mov	r3, r0
 8003310:	4293      	cmp	r3, r2
 8003312:	d100      	bne.n	8003316 <memset+0xa>
 8003314:	4770      	bx	lr
 8003316:	f803 1b01 	strb.w	r1, [r3], #1
 800331a:	e7f9      	b.n	8003310 <memset+0x4>

0800331c <iprintf>:
 800331c:	b40f      	push	{r0, r1, r2, r3}
 800331e:	4b0a      	ldr	r3, [pc, #40]	; (8003348 <iprintf+0x2c>)
 8003320:	b513      	push	{r0, r1, r4, lr}
 8003322:	681c      	ldr	r4, [r3, #0]
 8003324:	b124      	cbz	r4, 8003330 <iprintf+0x14>
 8003326:	69a3      	ldr	r3, [r4, #24]
 8003328:	b913      	cbnz	r3, 8003330 <iprintf+0x14>
 800332a:	4620      	mov	r0, r4
 800332c:	f000 fa24 	bl	8003778 <__sinit>
 8003330:	ab05      	add	r3, sp, #20
 8003332:	9a04      	ldr	r2, [sp, #16]
 8003334:	68a1      	ldr	r1, [r4, #8]
 8003336:	9301      	str	r3, [sp, #4]
 8003338:	4620      	mov	r0, r4
 800333a:	f000 fbe1 	bl	8003b00 <_vfiprintf_r>
 800333e:	b002      	add	sp, #8
 8003340:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003344:	b004      	add	sp, #16
 8003346:	4770      	bx	lr
 8003348:	20000004 	.word	0x20000004

0800334c <_puts_r>:
 800334c:	b570      	push	{r4, r5, r6, lr}
 800334e:	460e      	mov	r6, r1
 8003350:	4605      	mov	r5, r0
 8003352:	b118      	cbz	r0, 800335c <_puts_r+0x10>
 8003354:	6983      	ldr	r3, [r0, #24]
 8003356:	b90b      	cbnz	r3, 800335c <_puts_r+0x10>
 8003358:	f000 fa0e 	bl	8003778 <__sinit>
 800335c:	69ab      	ldr	r3, [r5, #24]
 800335e:	68ac      	ldr	r4, [r5, #8]
 8003360:	b913      	cbnz	r3, 8003368 <_puts_r+0x1c>
 8003362:	4628      	mov	r0, r5
 8003364:	f000 fa08 	bl	8003778 <__sinit>
 8003368:	4b23      	ldr	r3, [pc, #140]	; (80033f8 <_puts_r+0xac>)
 800336a:	429c      	cmp	r4, r3
 800336c:	d117      	bne.n	800339e <_puts_r+0x52>
 800336e:	686c      	ldr	r4, [r5, #4]
 8003370:	89a3      	ldrh	r3, [r4, #12]
 8003372:	071b      	lsls	r3, r3, #28
 8003374:	d51d      	bpl.n	80033b2 <_puts_r+0x66>
 8003376:	6923      	ldr	r3, [r4, #16]
 8003378:	b1db      	cbz	r3, 80033b2 <_puts_r+0x66>
 800337a:	3e01      	subs	r6, #1
 800337c:	68a3      	ldr	r3, [r4, #8]
 800337e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003382:	3b01      	subs	r3, #1
 8003384:	60a3      	str	r3, [r4, #8]
 8003386:	b9e9      	cbnz	r1, 80033c4 <_puts_r+0x78>
 8003388:	2b00      	cmp	r3, #0
 800338a:	da2e      	bge.n	80033ea <_puts_r+0x9e>
 800338c:	4622      	mov	r2, r4
 800338e:	210a      	movs	r1, #10
 8003390:	4628      	mov	r0, r5
 8003392:	f000 f83f 	bl	8003414 <__swbuf_r>
 8003396:	3001      	adds	r0, #1
 8003398:	d011      	beq.n	80033be <_puts_r+0x72>
 800339a:	200a      	movs	r0, #10
 800339c:	bd70      	pop	{r4, r5, r6, pc}
 800339e:	4b17      	ldr	r3, [pc, #92]	; (80033fc <_puts_r+0xb0>)
 80033a0:	429c      	cmp	r4, r3
 80033a2:	d101      	bne.n	80033a8 <_puts_r+0x5c>
 80033a4:	68ac      	ldr	r4, [r5, #8]
 80033a6:	e7e3      	b.n	8003370 <_puts_r+0x24>
 80033a8:	4b15      	ldr	r3, [pc, #84]	; (8003400 <_puts_r+0xb4>)
 80033aa:	429c      	cmp	r4, r3
 80033ac:	bf08      	it	eq
 80033ae:	68ec      	ldreq	r4, [r5, #12]
 80033b0:	e7de      	b.n	8003370 <_puts_r+0x24>
 80033b2:	4621      	mov	r1, r4
 80033b4:	4628      	mov	r0, r5
 80033b6:	f000 f87f 	bl	80034b8 <__swsetup_r>
 80033ba:	2800      	cmp	r0, #0
 80033bc:	d0dd      	beq.n	800337a <_puts_r+0x2e>
 80033be:	f04f 30ff 	mov.w	r0, #4294967295
 80033c2:	bd70      	pop	{r4, r5, r6, pc}
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	da04      	bge.n	80033d2 <_puts_r+0x86>
 80033c8:	69a2      	ldr	r2, [r4, #24]
 80033ca:	4293      	cmp	r3, r2
 80033cc:	db06      	blt.n	80033dc <_puts_r+0x90>
 80033ce:	290a      	cmp	r1, #10
 80033d0:	d004      	beq.n	80033dc <_puts_r+0x90>
 80033d2:	6823      	ldr	r3, [r4, #0]
 80033d4:	1c5a      	adds	r2, r3, #1
 80033d6:	6022      	str	r2, [r4, #0]
 80033d8:	7019      	strb	r1, [r3, #0]
 80033da:	e7cf      	b.n	800337c <_puts_r+0x30>
 80033dc:	4622      	mov	r2, r4
 80033de:	4628      	mov	r0, r5
 80033e0:	f000 f818 	bl	8003414 <__swbuf_r>
 80033e4:	3001      	adds	r0, #1
 80033e6:	d1c9      	bne.n	800337c <_puts_r+0x30>
 80033e8:	e7e9      	b.n	80033be <_puts_r+0x72>
 80033ea:	6823      	ldr	r3, [r4, #0]
 80033ec:	200a      	movs	r0, #10
 80033ee:	1c5a      	adds	r2, r3, #1
 80033f0:	6022      	str	r2, [r4, #0]
 80033f2:	7018      	strb	r0, [r3, #0]
 80033f4:	bd70      	pop	{r4, r5, r6, pc}
 80033f6:	bf00      	nop
 80033f8:	080042e8 	.word	0x080042e8
 80033fc:	08004308 	.word	0x08004308
 8003400:	080042c8 	.word	0x080042c8

08003404 <puts>:
 8003404:	4b02      	ldr	r3, [pc, #8]	; (8003410 <puts+0xc>)
 8003406:	4601      	mov	r1, r0
 8003408:	6818      	ldr	r0, [r3, #0]
 800340a:	f7ff bf9f 	b.w	800334c <_puts_r>
 800340e:	bf00      	nop
 8003410:	20000004 	.word	0x20000004

08003414 <__swbuf_r>:
 8003414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003416:	460e      	mov	r6, r1
 8003418:	4614      	mov	r4, r2
 800341a:	4605      	mov	r5, r0
 800341c:	b118      	cbz	r0, 8003426 <__swbuf_r+0x12>
 800341e:	6983      	ldr	r3, [r0, #24]
 8003420:	b90b      	cbnz	r3, 8003426 <__swbuf_r+0x12>
 8003422:	f000 f9a9 	bl	8003778 <__sinit>
 8003426:	4b21      	ldr	r3, [pc, #132]	; (80034ac <__swbuf_r+0x98>)
 8003428:	429c      	cmp	r4, r3
 800342a:	d12a      	bne.n	8003482 <__swbuf_r+0x6e>
 800342c:	686c      	ldr	r4, [r5, #4]
 800342e:	69a3      	ldr	r3, [r4, #24]
 8003430:	60a3      	str	r3, [r4, #8]
 8003432:	89a3      	ldrh	r3, [r4, #12]
 8003434:	071a      	lsls	r2, r3, #28
 8003436:	d52e      	bpl.n	8003496 <__swbuf_r+0x82>
 8003438:	6923      	ldr	r3, [r4, #16]
 800343a:	b363      	cbz	r3, 8003496 <__swbuf_r+0x82>
 800343c:	6923      	ldr	r3, [r4, #16]
 800343e:	6820      	ldr	r0, [r4, #0]
 8003440:	1ac0      	subs	r0, r0, r3
 8003442:	6963      	ldr	r3, [r4, #20]
 8003444:	b2f6      	uxtb	r6, r6
 8003446:	4298      	cmp	r0, r3
 8003448:	4637      	mov	r7, r6
 800344a:	db04      	blt.n	8003456 <__swbuf_r+0x42>
 800344c:	4621      	mov	r1, r4
 800344e:	4628      	mov	r0, r5
 8003450:	f000 f928 	bl	80036a4 <_fflush_r>
 8003454:	bb28      	cbnz	r0, 80034a2 <__swbuf_r+0x8e>
 8003456:	68a3      	ldr	r3, [r4, #8]
 8003458:	3b01      	subs	r3, #1
 800345a:	60a3      	str	r3, [r4, #8]
 800345c:	6823      	ldr	r3, [r4, #0]
 800345e:	1c5a      	adds	r2, r3, #1
 8003460:	6022      	str	r2, [r4, #0]
 8003462:	701e      	strb	r6, [r3, #0]
 8003464:	6963      	ldr	r3, [r4, #20]
 8003466:	3001      	adds	r0, #1
 8003468:	4298      	cmp	r0, r3
 800346a:	d004      	beq.n	8003476 <__swbuf_r+0x62>
 800346c:	89a3      	ldrh	r3, [r4, #12]
 800346e:	07db      	lsls	r3, r3, #31
 8003470:	d519      	bpl.n	80034a6 <__swbuf_r+0x92>
 8003472:	2e0a      	cmp	r6, #10
 8003474:	d117      	bne.n	80034a6 <__swbuf_r+0x92>
 8003476:	4621      	mov	r1, r4
 8003478:	4628      	mov	r0, r5
 800347a:	f000 f913 	bl	80036a4 <_fflush_r>
 800347e:	b190      	cbz	r0, 80034a6 <__swbuf_r+0x92>
 8003480:	e00f      	b.n	80034a2 <__swbuf_r+0x8e>
 8003482:	4b0b      	ldr	r3, [pc, #44]	; (80034b0 <__swbuf_r+0x9c>)
 8003484:	429c      	cmp	r4, r3
 8003486:	d101      	bne.n	800348c <__swbuf_r+0x78>
 8003488:	68ac      	ldr	r4, [r5, #8]
 800348a:	e7d0      	b.n	800342e <__swbuf_r+0x1a>
 800348c:	4b09      	ldr	r3, [pc, #36]	; (80034b4 <__swbuf_r+0xa0>)
 800348e:	429c      	cmp	r4, r3
 8003490:	bf08      	it	eq
 8003492:	68ec      	ldreq	r4, [r5, #12]
 8003494:	e7cb      	b.n	800342e <__swbuf_r+0x1a>
 8003496:	4621      	mov	r1, r4
 8003498:	4628      	mov	r0, r5
 800349a:	f000 f80d 	bl	80034b8 <__swsetup_r>
 800349e:	2800      	cmp	r0, #0
 80034a0:	d0cc      	beq.n	800343c <__swbuf_r+0x28>
 80034a2:	f04f 37ff 	mov.w	r7, #4294967295
 80034a6:	4638      	mov	r0, r7
 80034a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034aa:	bf00      	nop
 80034ac:	080042e8 	.word	0x080042e8
 80034b0:	08004308 	.word	0x08004308
 80034b4:	080042c8 	.word	0x080042c8

080034b8 <__swsetup_r>:
 80034b8:	4b32      	ldr	r3, [pc, #200]	; (8003584 <__swsetup_r+0xcc>)
 80034ba:	b570      	push	{r4, r5, r6, lr}
 80034bc:	681d      	ldr	r5, [r3, #0]
 80034be:	4606      	mov	r6, r0
 80034c0:	460c      	mov	r4, r1
 80034c2:	b125      	cbz	r5, 80034ce <__swsetup_r+0x16>
 80034c4:	69ab      	ldr	r3, [r5, #24]
 80034c6:	b913      	cbnz	r3, 80034ce <__swsetup_r+0x16>
 80034c8:	4628      	mov	r0, r5
 80034ca:	f000 f955 	bl	8003778 <__sinit>
 80034ce:	4b2e      	ldr	r3, [pc, #184]	; (8003588 <__swsetup_r+0xd0>)
 80034d0:	429c      	cmp	r4, r3
 80034d2:	d10f      	bne.n	80034f4 <__swsetup_r+0x3c>
 80034d4:	686c      	ldr	r4, [r5, #4]
 80034d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034da:	b29a      	uxth	r2, r3
 80034dc:	0715      	lsls	r5, r2, #28
 80034de:	d42c      	bmi.n	800353a <__swsetup_r+0x82>
 80034e0:	06d0      	lsls	r0, r2, #27
 80034e2:	d411      	bmi.n	8003508 <__swsetup_r+0x50>
 80034e4:	2209      	movs	r2, #9
 80034e6:	6032      	str	r2, [r6, #0]
 80034e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034ec:	81a3      	strh	r3, [r4, #12]
 80034ee:	f04f 30ff 	mov.w	r0, #4294967295
 80034f2:	bd70      	pop	{r4, r5, r6, pc}
 80034f4:	4b25      	ldr	r3, [pc, #148]	; (800358c <__swsetup_r+0xd4>)
 80034f6:	429c      	cmp	r4, r3
 80034f8:	d101      	bne.n	80034fe <__swsetup_r+0x46>
 80034fa:	68ac      	ldr	r4, [r5, #8]
 80034fc:	e7eb      	b.n	80034d6 <__swsetup_r+0x1e>
 80034fe:	4b24      	ldr	r3, [pc, #144]	; (8003590 <__swsetup_r+0xd8>)
 8003500:	429c      	cmp	r4, r3
 8003502:	bf08      	it	eq
 8003504:	68ec      	ldreq	r4, [r5, #12]
 8003506:	e7e6      	b.n	80034d6 <__swsetup_r+0x1e>
 8003508:	0751      	lsls	r1, r2, #29
 800350a:	d512      	bpl.n	8003532 <__swsetup_r+0x7a>
 800350c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800350e:	b141      	cbz	r1, 8003522 <__swsetup_r+0x6a>
 8003510:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003514:	4299      	cmp	r1, r3
 8003516:	d002      	beq.n	800351e <__swsetup_r+0x66>
 8003518:	4630      	mov	r0, r6
 800351a:	f000 fa1b 	bl	8003954 <_free_r>
 800351e:	2300      	movs	r3, #0
 8003520:	6363      	str	r3, [r4, #52]	; 0x34
 8003522:	89a3      	ldrh	r3, [r4, #12]
 8003524:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003528:	81a3      	strh	r3, [r4, #12]
 800352a:	2300      	movs	r3, #0
 800352c:	6063      	str	r3, [r4, #4]
 800352e:	6923      	ldr	r3, [r4, #16]
 8003530:	6023      	str	r3, [r4, #0]
 8003532:	89a3      	ldrh	r3, [r4, #12]
 8003534:	f043 0308 	orr.w	r3, r3, #8
 8003538:	81a3      	strh	r3, [r4, #12]
 800353a:	6923      	ldr	r3, [r4, #16]
 800353c:	b94b      	cbnz	r3, 8003552 <__swsetup_r+0x9a>
 800353e:	89a3      	ldrh	r3, [r4, #12]
 8003540:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003544:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003548:	d003      	beq.n	8003552 <__swsetup_r+0x9a>
 800354a:	4621      	mov	r1, r4
 800354c:	4630      	mov	r0, r6
 800354e:	f000 f9c1 	bl	80038d4 <__smakebuf_r>
 8003552:	89a2      	ldrh	r2, [r4, #12]
 8003554:	f012 0301 	ands.w	r3, r2, #1
 8003558:	d00c      	beq.n	8003574 <__swsetup_r+0xbc>
 800355a:	2300      	movs	r3, #0
 800355c:	60a3      	str	r3, [r4, #8]
 800355e:	6963      	ldr	r3, [r4, #20]
 8003560:	425b      	negs	r3, r3
 8003562:	61a3      	str	r3, [r4, #24]
 8003564:	6923      	ldr	r3, [r4, #16]
 8003566:	b953      	cbnz	r3, 800357e <__swsetup_r+0xc6>
 8003568:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800356c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003570:	d1ba      	bne.n	80034e8 <__swsetup_r+0x30>
 8003572:	bd70      	pop	{r4, r5, r6, pc}
 8003574:	0792      	lsls	r2, r2, #30
 8003576:	bf58      	it	pl
 8003578:	6963      	ldrpl	r3, [r4, #20]
 800357a:	60a3      	str	r3, [r4, #8]
 800357c:	e7f2      	b.n	8003564 <__swsetup_r+0xac>
 800357e:	2000      	movs	r0, #0
 8003580:	e7f7      	b.n	8003572 <__swsetup_r+0xba>
 8003582:	bf00      	nop
 8003584:	20000004 	.word	0x20000004
 8003588:	080042e8 	.word	0x080042e8
 800358c:	08004308 	.word	0x08004308
 8003590:	080042c8 	.word	0x080042c8

08003594 <__sflush_r>:
 8003594:	898a      	ldrh	r2, [r1, #12]
 8003596:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800359a:	4605      	mov	r5, r0
 800359c:	0710      	lsls	r0, r2, #28
 800359e:	460c      	mov	r4, r1
 80035a0:	d45a      	bmi.n	8003658 <__sflush_r+0xc4>
 80035a2:	684b      	ldr	r3, [r1, #4]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	dc05      	bgt.n	80035b4 <__sflush_r+0x20>
 80035a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	dc02      	bgt.n	80035b4 <__sflush_r+0x20>
 80035ae:	2000      	movs	r0, #0
 80035b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80035b6:	2e00      	cmp	r6, #0
 80035b8:	d0f9      	beq.n	80035ae <__sflush_r+0x1a>
 80035ba:	2300      	movs	r3, #0
 80035bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80035c0:	682f      	ldr	r7, [r5, #0]
 80035c2:	602b      	str	r3, [r5, #0]
 80035c4:	d033      	beq.n	800362e <__sflush_r+0x9a>
 80035c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80035c8:	89a3      	ldrh	r3, [r4, #12]
 80035ca:	075a      	lsls	r2, r3, #29
 80035cc:	d505      	bpl.n	80035da <__sflush_r+0x46>
 80035ce:	6863      	ldr	r3, [r4, #4]
 80035d0:	1ac0      	subs	r0, r0, r3
 80035d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80035d4:	b10b      	cbz	r3, 80035da <__sflush_r+0x46>
 80035d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80035d8:	1ac0      	subs	r0, r0, r3
 80035da:	2300      	movs	r3, #0
 80035dc:	4602      	mov	r2, r0
 80035de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80035e0:	6a21      	ldr	r1, [r4, #32]
 80035e2:	4628      	mov	r0, r5
 80035e4:	47b0      	blx	r6
 80035e6:	1c43      	adds	r3, r0, #1
 80035e8:	89a3      	ldrh	r3, [r4, #12]
 80035ea:	d106      	bne.n	80035fa <__sflush_r+0x66>
 80035ec:	6829      	ldr	r1, [r5, #0]
 80035ee:	291d      	cmp	r1, #29
 80035f0:	d84b      	bhi.n	800368a <__sflush_r+0xf6>
 80035f2:	4a2b      	ldr	r2, [pc, #172]	; (80036a0 <__sflush_r+0x10c>)
 80035f4:	40ca      	lsrs	r2, r1
 80035f6:	07d6      	lsls	r6, r2, #31
 80035f8:	d547      	bpl.n	800368a <__sflush_r+0xf6>
 80035fa:	2200      	movs	r2, #0
 80035fc:	6062      	str	r2, [r4, #4]
 80035fe:	04d9      	lsls	r1, r3, #19
 8003600:	6922      	ldr	r2, [r4, #16]
 8003602:	6022      	str	r2, [r4, #0]
 8003604:	d504      	bpl.n	8003610 <__sflush_r+0x7c>
 8003606:	1c42      	adds	r2, r0, #1
 8003608:	d101      	bne.n	800360e <__sflush_r+0x7a>
 800360a:	682b      	ldr	r3, [r5, #0]
 800360c:	b903      	cbnz	r3, 8003610 <__sflush_r+0x7c>
 800360e:	6560      	str	r0, [r4, #84]	; 0x54
 8003610:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003612:	602f      	str	r7, [r5, #0]
 8003614:	2900      	cmp	r1, #0
 8003616:	d0ca      	beq.n	80035ae <__sflush_r+0x1a>
 8003618:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800361c:	4299      	cmp	r1, r3
 800361e:	d002      	beq.n	8003626 <__sflush_r+0x92>
 8003620:	4628      	mov	r0, r5
 8003622:	f000 f997 	bl	8003954 <_free_r>
 8003626:	2000      	movs	r0, #0
 8003628:	6360      	str	r0, [r4, #52]	; 0x34
 800362a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800362e:	6a21      	ldr	r1, [r4, #32]
 8003630:	2301      	movs	r3, #1
 8003632:	4628      	mov	r0, r5
 8003634:	47b0      	blx	r6
 8003636:	1c41      	adds	r1, r0, #1
 8003638:	d1c6      	bne.n	80035c8 <__sflush_r+0x34>
 800363a:	682b      	ldr	r3, [r5, #0]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d0c3      	beq.n	80035c8 <__sflush_r+0x34>
 8003640:	2b1d      	cmp	r3, #29
 8003642:	d001      	beq.n	8003648 <__sflush_r+0xb4>
 8003644:	2b16      	cmp	r3, #22
 8003646:	d101      	bne.n	800364c <__sflush_r+0xb8>
 8003648:	602f      	str	r7, [r5, #0]
 800364a:	e7b0      	b.n	80035ae <__sflush_r+0x1a>
 800364c:	89a3      	ldrh	r3, [r4, #12]
 800364e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003652:	81a3      	strh	r3, [r4, #12]
 8003654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003658:	690f      	ldr	r7, [r1, #16]
 800365a:	2f00      	cmp	r7, #0
 800365c:	d0a7      	beq.n	80035ae <__sflush_r+0x1a>
 800365e:	0793      	lsls	r3, r2, #30
 8003660:	680e      	ldr	r6, [r1, #0]
 8003662:	bf08      	it	eq
 8003664:	694b      	ldreq	r3, [r1, #20]
 8003666:	600f      	str	r7, [r1, #0]
 8003668:	bf18      	it	ne
 800366a:	2300      	movne	r3, #0
 800366c:	eba6 0807 	sub.w	r8, r6, r7
 8003670:	608b      	str	r3, [r1, #8]
 8003672:	f1b8 0f00 	cmp.w	r8, #0
 8003676:	dd9a      	ble.n	80035ae <__sflush_r+0x1a>
 8003678:	4643      	mov	r3, r8
 800367a:	463a      	mov	r2, r7
 800367c:	6a21      	ldr	r1, [r4, #32]
 800367e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003680:	4628      	mov	r0, r5
 8003682:	47b0      	blx	r6
 8003684:	2800      	cmp	r0, #0
 8003686:	dc07      	bgt.n	8003698 <__sflush_r+0x104>
 8003688:	89a3      	ldrh	r3, [r4, #12]
 800368a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800368e:	81a3      	strh	r3, [r4, #12]
 8003690:	f04f 30ff 	mov.w	r0, #4294967295
 8003694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003698:	4407      	add	r7, r0
 800369a:	eba8 0800 	sub.w	r8, r8, r0
 800369e:	e7e8      	b.n	8003672 <__sflush_r+0xde>
 80036a0:	20400001 	.word	0x20400001

080036a4 <_fflush_r>:
 80036a4:	b538      	push	{r3, r4, r5, lr}
 80036a6:	690b      	ldr	r3, [r1, #16]
 80036a8:	4605      	mov	r5, r0
 80036aa:	460c      	mov	r4, r1
 80036ac:	b1db      	cbz	r3, 80036e6 <_fflush_r+0x42>
 80036ae:	b118      	cbz	r0, 80036b8 <_fflush_r+0x14>
 80036b0:	6983      	ldr	r3, [r0, #24]
 80036b2:	b90b      	cbnz	r3, 80036b8 <_fflush_r+0x14>
 80036b4:	f000 f860 	bl	8003778 <__sinit>
 80036b8:	4b0c      	ldr	r3, [pc, #48]	; (80036ec <_fflush_r+0x48>)
 80036ba:	429c      	cmp	r4, r3
 80036bc:	d109      	bne.n	80036d2 <_fflush_r+0x2e>
 80036be:	686c      	ldr	r4, [r5, #4]
 80036c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036c4:	b17b      	cbz	r3, 80036e6 <_fflush_r+0x42>
 80036c6:	4621      	mov	r1, r4
 80036c8:	4628      	mov	r0, r5
 80036ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80036ce:	f7ff bf61 	b.w	8003594 <__sflush_r>
 80036d2:	4b07      	ldr	r3, [pc, #28]	; (80036f0 <_fflush_r+0x4c>)
 80036d4:	429c      	cmp	r4, r3
 80036d6:	d101      	bne.n	80036dc <_fflush_r+0x38>
 80036d8:	68ac      	ldr	r4, [r5, #8]
 80036da:	e7f1      	b.n	80036c0 <_fflush_r+0x1c>
 80036dc:	4b05      	ldr	r3, [pc, #20]	; (80036f4 <_fflush_r+0x50>)
 80036de:	429c      	cmp	r4, r3
 80036e0:	bf08      	it	eq
 80036e2:	68ec      	ldreq	r4, [r5, #12]
 80036e4:	e7ec      	b.n	80036c0 <_fflush_r+0x1c>
 80036e6:	2000      	movs	r0, #0
 80036e8:	bd38      	pop	{r3, r4, r5, pc}
 80036ea:	bf00      	nop
 80036ec:	080042e8 	.word	0x080042e8
 80036f0:	08004308 	.word	0x08004308
 80036f4:	080042c8 	.word	0x080042c8

080036f8 <_cleanup_r>:
 80036f8:	4901      	ldr	r1, [pc, #4]	; (8003700 <_cleanup_r+0x8>)
 80036fa:	f000 b8a9 	b.w	8003850 <_fwalk_reent>
 80036fe:	bf00      	nop
 8003700:	080036a5 	.word	0x080036a5

08003704 <std.isra.0>:
 8003704:	2300      	movs	r3, #0
 8003706:	b510      	push	{r4, lr}
 8003708:	4604      	mov	r4, r0
 800370a:	6003      	str	r3, [r0, #0]
 800370c:	6043      	str	r3, [r0, #4]
 800370e:	6083      	str	r3, [r0, #8]
 8003710:	8181      	strh	r1, [r0, #12]
 8003712:	6643      	str	r3, [r0, #100]	; 0x64
 8003714:	81c2      	strh	r2, [r0, #14]
 8003716:	6103      	str	r3, [r0, #16]
 8003718:	6143      	str	r3, [r0, #20]
 800371a:	6183      	str	r3, [r0, #24]
 800371c:	4619      	mov	r1, r3
 800371e:	2208      	movs	r2, #8
 8003720:	305c      	adds	r0, #92	; 0x5c
 8003722:	f7ff fdf3 	bl	800330c <memset>
 8003726:	4b05      	ldr	r3, [pc, #20]	; (800373c <std.isra.0+0x38>)
 8003728:	6263      	str	r3, [r4, #36]	; 0x24
 800372a:	4b05      	ldr	r3, [pc, #20]	; (8003740 <std.isra.0+0x3c>)
 800372c:	62a3      	str	r3, [r4, #40]	; 0x28
 800372e:	4b05      	ldr	r3, [pc, #20]	; (8003744 <std.isra.0+0x40>)
 8003730:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003732:	4b05      	ldr	r3, [pc, #20]	; (8003748 <std.isra.0+0x44>)
 8003734:	6224      	str	r4, [r4, #32]
 8003736:	6323      	str	r3, [r4, #48]	; 0x30
 8003738:	bd10      	pop	{r4, pc}
 800373a:	bf00      	nop
 800373c:	08004079 	.word	0x08004079
 8003740:	0800409b 	.word	0x0800409b
 8003744:	080040d3 	.word	0x080040d3
 8003748:	080040f7 	.word	0x080040f7

0800374c <__sfmoreglue>:
 800374c:	b570      	push	{r4, r5, r6, lr}
 800374e:	1e4a      	subs	r2, r1, #1
 8003750:	2568      	movs	r5, #104	; 0x68
 8003752:	4355      	muls	r5, r2
 8003754:	460e      	mov	r6, r1
 8003756:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800375a:	f000 f949 	bl	80039f0 <_malloc_r>
 800375e:	4604      	mov	r4, r0
 8003760:	b140      	cbz	r0, 8003774 <__sfmoreglue+0x28>
 8003762:	2100      	movs	r1, #0
 8003764:	e880 0042 	stmia.w	r0, {r1, r6}
 8003768:	300c      	adds	r0, #12
 800376a:	60a0      	str	r0, [r4, #8]
 800376c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003770:	f7ff fdcc 	bl	800330c <memset>
 8003774:	4620      	mov	r0, r4
 8003776:	bd70      	pop	{r4, r5, r6, pc}

08003778 <__sinit>:
 8003778:	6983      	ldr	r3, [r0, #24]
 800377a:	b510      	push	{r4, lr}
 800377c:	4604      	mov	r4, r0
 800377e:	bb33      	cbnz	r3, 80037ce <__sinit+0x56>
 8003780:	6483      	str	r3, [r0, #72]	; 0x48
 8003782:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003784:	6503      	str	r3, [r0, #80]	; 0x50
 8003786:	4b12      	ldr	r3, [pc, #72]	; (80037d0 <__sinit+0x58>)
 8003788:	4a12      	ldr	r2, [pc, #72]	; (80037d4 <__sinit+0x5c>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	6282      	str	r2, [r0, #40]	; 0x28
 800378e:	4298      	cmp	r0, r3
 8003790:	bf04      	itt	eq
 8003792:	2301      	moveq	r3, #1
 8003794:	6183      	streq	r3, [r0, #24]
 8003796:	f000 f81f 	bl	80037d8 <__sfp>
 800379a:	6060      	str	r0, [r4, #4]
 800379c:	4620      	mov	r0, r4
 800379e:	f000 f81b 	bl	80037d8 <__sfp>
 80037a2:	60a0      	str	r0, [r4, #8]
 80037a4:	4620      	mov	r0, r4
 80037a6:	f000 f817 	bl	80037d8 <__sfp>
 80037aa:	2200      	movs	r2, #0
 80037ac:	60e0      	str	r0, [r4, #12]
 80037ae:	2104      	movs	r1, #4
 80037b0:	6860      	ldr	r0, [r4, #4]
 80037b2:	f7ff ffa7 	bl	8003704 <std.isra.0>
 80037b6:	2201      	movs	r2, #1
 80037b8:	2109      	movs	r1, #9
 80037ba:	68a0      	ldr	r0, [r4, #8]
 80037bc:	f7ff ffa2 	bl	8003704 <std.isra.0>
 80037c0:	2202      	movs	r2, #2
 80037c2:	2112      	movs	r1, #18
 80037c4:	68e0      	ldr	r0, [r4, #12]
 80037c6:	f7ff ff9d 	bl	8003704 <std.isra.0>
 80037ca:	2301      	movs	r3, #1
 80037cc:	61a3      	str	r3, [r4, #24]
 80037ce:	bd10      	pop	{r4, pc}
 80037d0:	08004328 	.word	0x08004328
 80037d4:	080036f9 	.word	0x080036f9

080037d8 <__sfp>:
 80037d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037da:	4b1c      	ldr	r3, [pc, #112]	; (800384c <__sfp+0x74>)
 80037dc:	681e      	ldr	r6, [r3, #0]
 80037de:	69b3      	ldr	r3, [r6, #24]
 80037e0:	4607      	mov	r7, r0
 80037e2:	b913      	cbnz	r3, 80037ea <__sfp+0x12>
 80037e4:	4630      	mov	r0, r6
 80037e6:	f7ff ffc7 	bl	8003778 <__sinit>
 80037ea:	3648      	adds	r6, #72	; 0x48
 80037ec:	68b4      	ldr	r4, [r6, #8]
 80037ee:	6873      	ldr	r3, [r6, #4]
 80037f0:	3b01      	subs	r3, #1
 80037f2:	d503      	bpl.n	80037fc <__sfp+0x24>
 80037f4:	6833      	ldr	r3, [r6, #0]
 80037f6:	b133      	cbz	r3, 8003806 <__sfp+0x2e>
 80037f8:	6836      	ldr	r6, [r6, #0]
 80037fa:	e7f7      	b.n	80037ec <__sfp+0x14>
 80037fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003800:	b16d      	cbz	r5, 800381e <__sfp+0x46>
 8003802:	3468      	adds	r4, #104	; 0x68
 8003804:	e7f4      	b.n	80037f0 <__sfp+0x18>
 8003806:	2104      	movs	r1, #4
 8003808:	4638      	mov	r0, r7
 800380a:	f7ff ff9f 	bl	800374c <__sfmoreglue>
 800380e:	6030      	str	r0, [r6, #0]
 8003810:	2800      	cmp	r0, #0
 8003812:	d1f1      	bne.n	80037f8 <__sfp+0x20>
 8003814:	230c      	movs	r3, #12
 8003816:	603b      	str	r3, [r7, #0]
 8003818:	4604      	mov	r4, r0
 800381a:	4620      	mov	r0, r4
 800381c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800381e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003822:	81e3      	strh	r3, [r4, #14]
 8003824:	2301      	movs	r3, #1
 8003826:	81a3      	strh	r3, [r4, #12]
 8003828:	6665      	str	r5, [r4, #100]	; 0x64
 800382a:	6025      	str	r5, [r4, #0]
 800382c:	60a5      	str	r5, [r4, #8]
 800382e:	6065      	str	r5, [r4, #4]
 8003830:	6125      	str	r5, [r4, #16]
 8003832:	6165      	str	r5, [r4, #20]
 8003834:	61a5      	str	r5, [r4, #24]
 8003836:	2208      	movs	r2, #8
 8003838:	4629      	mov	r1, r5
 800383a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800383e:	f7ff fd65 	bl	800330c <memset>
 8003842:	6365      	str	r5, [r4, #52]	; 0x34
 8003844:	63a5      	str	r5, [r4, #56]	; 0x38
 8003846:	64a5      	str	r5, [r4, #72]	; 0x48
 8003848:	64e5      	str	r5, [r4, #76]	; 0x4c
 800384a:	e7e6      	b.n	800381a <__sfp+0x42>
 800384c:	08004328 	.word	0x08004328

08003850 <_fwalk_reent>:
 8003850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003854:	4680      	mov	r8, r0
 8003856:	4689      	mov	r9, r1
 8003858:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800385c:	2600      	movs	r6, #0
 800385e:	b914      	cbnz	r4, 8003866 <_fwalk_reent+0x16>
 8003860:	4630      	mov	r0, r6
 8003862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003866:	68a5      	ldr	r5, [r4, #8]
 8003868:	6867      	ldr	r7, [r4, #4]
 800386a:	3f01      	subs	r7, #1
 800386c:	d501      	bpl.n	8003872 <_fwalk_reent+0x22>
 800386e:	6824      	ldr	r4, [r4, #0]
 8003870:	e7f5      	b.n	800385e <_fwalk_reent+0xe>
 8003872:	89ab      	ldrh	r3, [r5, #12]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d907      	bls.n	8003888 <_fwalk_reent+0x38>
 8003878:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800387c:	3301      	adds	r3, #1
 800387e:	d003      	beq.n	8003888 <_fwalk_reent+0x38>
 8003880:	4629      	mov	r1, r5
 8003882:	4640      	mov	r0, r8
 8003884:	47c8      	blx	r9
 8003886:	4306      	orrs	r6, r0
 8003888:	3568      	adds	r5, #104	; 0x68
 800388a:	e7ee      	b.n	800386a <_fwalk_reent+0x1a>

0800388c <__swhatbuf_r>:
 800388c:	b570      	push	{r4, r5, r6, lr}
 800388e:	460e      	mov	r6, r1
 8003890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003894:	2900      	cmp	r1, #0
 8003896:	b090      	sub	sp, #64	; 0x40
 8003898:	4614      	mov	r4, r2
 800389a:	461d      	mov	r5, r3
 800389c:	da07      	bge.n	80038ae <__swhatbuf_r+0x22>
 800389e:	2300      	movs	r3, #0
 80038a0:	602b      	str	r3, [r5, #0]
 80038a2:	89b3      	ldrh	r3, [r6, #12]
 80038a4:	061a      	lsls	r2, r3, #24
 80038a6:	d410      	bmi.n	80038ca <__swhatbuf_r+0x3e>
 80038a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038ac:	e00e      	b.n	80038cc <__swhatbuf_r+0x40>
 80038ae:	aa01      	add	r2, sp, #4
 80038b0:	f000 fc48 	bl	8004144 <_fstat_r>
 80038b4:	2800      	cmp	r0, #0
 80038b6:	dbf2      	blt.n	800389e <__swhatbuf_r+0x12>
 80038b8:	9a02      	ldr	r2, [sp, #8]
 80038ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80038be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80038c2:	425a      	negs	r2, r3
 80038c4:	415a      	adcs	r2, r3
 80038c6:	602a      	str	r2, [r5, #0]
 80038c8:	e7ee      	b.n	80038a8 <__swhatbuf_r+0x1c>
 80038ca:	2340      	movs	r3, #64	; 0x40
 80038cc:	2000      	movs	r0, #0
 80038ce:	6023      	str	r3, [r4, #0]
 80038d0:	b010      	add	sp, #64	; 0x40
 80038d2:	bd70      	pop	{r4, r5, r6, pc}

080038d4 <__smakebuf_r>:
 80038d4:	898b      	ldrh	r3, [r1, #12]
 80038d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80038d8:	079d      	lsls	r5, r3, #30
 80038da:	4606      	mov	r6, r0
 80038dc:	460c      	mov	r4, r1
 80038de:	d507      	bpl.n	80038f0 <__smakebuf_r+0x1c>
 80038e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80038e4:	6023      	str	r3, [r4, #0]
 80038e6:	6123      	str	r3, [r4, #16]
 80038e8:	2301      	movs	r3, #1
 80038ea:	6163      	str	r3, [r4, #20]
 80038ec:	b002      	add	sp, #8
 80038ee:	bd70      	pop	{r4, r5, r6, pc}
 80038f0:	ab01      	add	r3, sp, #4
 80038f2:	466a      	mov	r2, sp
 80038f4:	f7ff ffca 	bl	800388c <__swhatbuf_r>
 80038f8:	9900      	ldr	r1, [sp, #0]
 80038fa:	4605      	mov	r5, r0
 80038fc:	4630      	mov	r0, r6
 80038fe:	f000 f877 	bl	80039f0 <_malloc_r>
 8003902:	b948      	cbnz	r0, 8003918 <__smakebuf_r+0x44>
 8003904:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003908:	059a      	lsls	r2, r3, #22
 800390a:	d4ef      	bmi.n	80038ec <__smakebuf_r+0x18>
 800390c:	f023 0303 	bic.w	r3, r3, #3
 8003910:	f043 0302 	orr.w	r3, r3, #2
 8003914:	81a3      	strh	r3, [r4, #12]
 8003916:	e7e3      	b.n	80038e0 <__smakebuf_r+0xc>
 8003918:	4b0d      	ldr	r3, [pc, #52]	; (8003950 <__smakebuf_r+0x7c>)
 800391a:	62b3      	str	r3, [r6, #40]	; 0x28
 800391c:	89a3      	ldrh	r3, [r4, #12]
 800391e:	6020      	str	r0, [r4, #0]
 8003920:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003924:	81a3      	strh	r3, [r4, #12]
 8003926:	9b00      	ldr	r3, [sp, #0]
 8003928:	6163      	str	r3, [r4, #20]
 800392a:	9b01      	ldr	r3, [sp, #4]
 800392c:	6120      	str	r0, [r4, #16]
 800392e:	b15b      	cbz	r3, 8003948 <__smakebuf_r+0x74>
 8003930:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003934:	4630      	mov	r0, r6
 8003936:	f000 fc17 	bl	8004168 <_isatty_r>
 800393a:	b128      	cbz	r0, 8003948 <__smakebuf_r+0x74>
 800393c:	89a3      	ldrh	r3, [r4, #12]
 800393e:	f023 0303 	bic.w	r3, r3, #3
 8003942:	f043 0301 	orr.w	r3, r3, #1
 8003946:	81a3      	strh	r3, [r4, #12]
 8003948:	89a3      	ldrh	r3, [r4, #12]
 800394a:	431d      	orrs	r5, r3
 800394c:	81a5      	strh	r5, [r4, #12]
 800394e:	e7cd      	b.n	80038ec <__smakebuf_r+0x18>
 8003950:	080036f9 	.word	0x080036f9

08003954 <_free_r>:
 8003954:	b538      	push	{r3, r4, r5, lr}
 8003956:	4605      	mov	r5, r0
 8003958:	2900      	cmp	r1, #0
 800395a:	d045      	beq.n	80039e8 <_free_r+0x94>
 800395c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003960:	1f0c      	subs	r4, r1, #4
 8003962:	2b00      	cmp	r3, #0
 8003964:	bfb8      	it	lt
 8003966:	18e4      	addlt	r4, r4, r3
 8003968:	f000 fc20 	bl	80041ac <__malloc_lock>
 800396c:	4a1f      	ldr	r2, [pc, #124]	; (80039ec <_free_r+0x98>)
 800396e:	6813      	ldr	r3, [r2, #0]
 8003970:	4610      	mov	r0, r2
 8003972:	b933      	cbnz	r3, 8003982 <_free_r+0x2e>
 8003974:	6063      	str	r3, [r4, #4]
 8003976:	6014      	str	r4, [r2, #0]
 8003978:	4628      	mov	r0, r5
 800397a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800397e:	f000 bc16 	b.w	80041ae <__malloc_unlock>
 8003982:	42a3      	cmp	r3, r4
 8003984:	d90c      	bls.n	80039a0 <_free_r+0x4c>
 8003986:	6821      	ldr	r1, [r4, #0]
 8003988:	1862      	adds	r2, r4, r1
 800398a:	4293      	cmp	r3, r2
 800398c:	bf04      	itt	eq
 800398e:	681a      	ldreq	r2, [r3, #0]
 8003990:	685b      	ldreq	r3, [r3, #4]
 8003992:	6063      	str	r3, [r4, #4]
 8003994:	bf04      	itt	eq
 8003996:	1852      	addeq	r2, r2, r1
 8003998:	6022      	streq	r2, [r4, #0]
 800399a:	6004      	str	r4, [r0, #0]
 800399c:	e7ec      	b.n	8003978 <_free_r+0x24>
 800399e:	4613      	mov	r3, r2
 80039a0:	685a      	ldr	r2, [r3, #4]
 80039a2:	b10a      	cbz	r2, 80039a8 <_free_r+0x54>
 80039a4:	42a2      	cmp	r2, r4
 80039a6:	d9fa      	bls.n	800399e <_free_r+0x4a>
 80039a8:	6819      	ldr	r1, [r3, #0]
 80039aa:	1858      	adds	r0, r3, r1
 80039ac:	42a0      	cmp	r0, r4
 80039ae:	d10b      	bne.n	80039c8 <_free_r+0x74>
 80039b0:	6820      	ldr	r0, [r4, #0]
 80039b2:	4401      	add	r1, r0
 80039b4:	1858      	adds	r0, r3, r1
 80039b6:	4282      	cmp	r2, r0
 80039b8:	6019      	str	r1, [r3, #0]
 80039ba:	d1dd      	bne.n	8003978 <_free_r+0x24>
 80039bc:	6810      	ldr	r0, [r2, #0]
 80039be:	6852      	ldr	r2, [r2, #4]
 80039c0:	605a      	str	r2, [r3, #4]
 80039c2:	4401      	add	r1, r0
 80039c4:	6019      	str	r1, [r3, #0]
 80039c6:	e7d7      	b.n	8003978 <_free_r+0x24>
 80039c8:	d902      	bls.n	80039d0 <_free_r+0x7c>
 80039ca:	230c      	movs	r3, #12
 80039cc:	602b      	str	r3, [r5, #0]
 80039ce:	e7d3      	b.n	8003978 <_free_r+0x24>
 80039d0:	6820      	ldr	r0, [r4, #0]
 80039d2:	1821      	adds	r1, r4, r0
 80039d4:	428a      	cmp	r2, r1
 80039d6:	bf04      	itt	eq
 80039d8:	6811      	ldreq	r1, [r2, #0]
 80039da:	6852      	ldreq	r2, [r2, #4]
 80039dc:	6062      	str	r2, [r4, #4]
 80039de:	bf04      	itt	eq
 80039e0:	1809      	addeq	r1, r1, r0
 80039e2:	6021      	streq	r1, [r4, #0]
 80039e4:	605c      	str	r4, [r3, #4]
 80039e6:	e7c7      	b.n	8003978 <_free_r+0x24>
 80039e8:	bd38      	pop	{r3, r4, r5, pc}
 80039ea:	bf00      	nop
 80039ec:	20000084 	.word	0x20000084

080039f0 <_malloc_r>:
 80039f0:	b570      	push	{r4, r5, r6, lr}
 80039f2:	1ccd      	adds	r5, r1, #3
 80039f4:	f025 0503 	bic.w	r5, r5, #3
 80039f8:	3508      	adds	r5, #8
 80039fa:	2d0c      	cmp	r5, #12
 80039fc:	bf38      	it	cc
 80039fe:	250c      	movcc	r5, #12
 8003a00:	2d00      	cmp	r5, #0
 8003a02:	4606      	mov	r6, r0
 8003a04:	db01      	blt.n	8003a0a <_malloc_r+0x1a>
 8003a06:	42a9      	cmp	r1, r5
 8003a08:	d903      	bls.n	8003a12 <_malloc_r+0x22>
 8003a0a:	230c      	movs	r3, #12
 8003a0c:	6033      	str	r3, [r6, #0]
 8003a0e:	2000      	movs	r0, #0
 8003a10:	bd70      	pop	{r4, r5, r6, pc}
 8003a12:	f000 fbcb 	bl	80041ac <__malloc_lock>
 8003a16:	4a23      	ldr	r2, [pc, #140]	; (8003aa4 <_malloc_r+0xb4>)
 8003a18:	6814      	ldr	r4, [r2, #0]
 8003a1a:	4621      	mov	r1, r4
 8003a1c:	b991      	cbnz	r1, 8003a44 <_malloc_r+0x54>
 8003a1e:	4c22      	ldr	r4, [pc, #136]	; (8003aa8 <_malloc_r+0xb8>)
 8003a20:	6823      	ldr	r3, [r4, #0]
 8003a22:	b91b      	cbnz	r3, 8003a2c <_malloc_r+0x3c>
 8003a24:	4630      	mov	r0, r6
 8003a26:	f000 fb17 	bl	8004058 <_sbrk_r>
 8003a2a:	6020      	str	r0, [r4, #0]
 8003a2c:	4629      	mov	r1, r5
 8003a2e:	4630      	mov	r0, r6
 8003a30:	f000 fb12 	bl	8004058 <_sbrk_r>
 8003a34:	1c43      	adds	r3, r0, #1
 8003a36:	d126      	bne.n	8003a86 <_malloc_r+0x96>
 8003a38:	230c      	movs	r3, #12
 8003a3a:	6033      	str	r3, [r6, #0]
 8003a3c:	4630      	mov	r0, r6
 8003a3e:	f000 fbb6 	bl	80041ae <__malloc_unlock>
 8003a42:	e7e4      	b.n	8003a0e <_malloc_r+0x1e>
 8003a44:	680b      	ldr	r3, [r1, #0]
 8003a46:	1b5b      	subs	r3, r3, r5
 8003a48:	d41a      	bmi.n	8003a80 <_malloc_r+0x90>
 8003a4a:	2b0b      	cmp	r3, #11
 8003a4c:	d90f      	bls.n	8003a6e <_malloc_r+0x7e>
 8003a4e:	600b      	str	r3, [r1, #0]
 8003a50:	50cd      	str	r5, [r1, r3]
 8003a52:	18cc      	adds	r4, r1, r3
 8003a54:	4630      	mov	r0, r6
 8003a56:	f000 fbaa 	bl	80041ae <__malloc_unlock>
 8003a5a:	f104 000b 	add.w	r0, r4, #11
 8003a5e:	1d23      	adds	r3, r4, #4
 8003a60:	f020 0007 	bic.w	r0, r0, #7
 8003a64:	1ac3      	subs	r3, r0, r3
 8003a66:	d01b      	beq.n	8003aa0 <_malloc_r+0xb0>
 8003a68:	425a      	negs	r2, r3
 8003a6a:	50e2      	str	r2, [r4, r3]
 8003a6c:	bd70      	pop	{r4, r5, r6, pc}
 8003a6e:	428c      	cmp	r4, r1
 8003a70:	bf0d      	iteet	eq
 8003a72:	6863      	ldreq	r3, [r4, #4]
 8003a74:	684b      	ldrne	r3, [r1, #4]
 8003a76:	6063      	strne	r3, [r4, #4]
 8003a78:	6013      	streq	r3, [r2, #0]
 8003a7a:	bf18      	it	ne
 8003a7c:	460c      	movne	r4, r1
 8003a7e:	e7e9      	b.n	8003a54 <_malloc_r+0x64>
 8003a80:	460c      	mov	r4, r1
 8003a82:	6849      	ldr	r1, [r1, #4]
 8003a84:	e7ca      	b.n	8003a1c <_malloc_r+0x2c>
 8003a86:	1cc4      	adds	r4, r0, #3
 8003a88:	f024 0403 	bic.w	r4, r4, #3
 8003a8c:	42a0      	cmp	r0, r4
 8003a8e:	d005      	beq.n	8003a9c <_malloc_r+0xac>
 8003a90:	1a21      	subs	r1, r4, r0
 8003a92:	4630      	mov	r0, r6
 8003a94:	f000 fae0 	bl	8004058 <_sbrk_r>
 8003a98:	3001      	adds	r0, #1
 8003a9a:	d0cd      	beq.n	8003a38 <_malloc_r+0x48>
 8003a9c:	6025      	str	r5, [r4, #0]
 8003a9e:	e7d9      	b.n	8003a54 <_malloc_r+0x64>
 8003aa0:	bd70      	pop	{r4, r5, r6, pc}
 8003aa2:	bf00      	nop
 8003aa4:	20000084 	.word	0x20000084
 8003aa8:	20000088 	.word	0x20000088

08003aac <__sfputc_r>:
 8003aac:	6893      	ldr	r3, [r2, #8]
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	b410      	push	{r4}
 8003ab4:	6093      	str	r3, [r2, #8]
 8003ab6:	da09      	bge.n	8003acc <__sfputc_r+0x20>
 8003ab8:	6994      	ldr	r4, [r2, #24]
 8003aba:	42a3      	cmp	r3, r4
 8003abc:	db02      	blt.n	8003ac4 <__sfputc_r+0x18>
 8003abe:	b2cb      	uxtb	r3, r1
 8003ac0:	2b0a      	cmp	r3, #10
 8003ac2:	d103      	bne.n	8003acc <__sfputc_r+0x20>
 8003ac4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ac8:	f7ff bca4 	b.w	8003414 <__swbuf_r>
 8003acc:	6813      	ldr	r3, [r2, #0]
 8003ace:	1c58      	adds	r0, r3, #1
 8003ad0:	6010      	str	r0, [r2, #0]
 8003ad2:	7019      	strb	r1, [r3, #0]
 8003ad4:	b2c8      	uxtb	r0, r1
 8003ad6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ada:	4770      	bx	lr

08003adc <__sfputs_r>:
 8003adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ade:	4606      	mov	r6, r0
 8003ae0:	460f      	mov	r7, r1
 8003ae2:	4614      	mov	r4, r2
 8003ae4:	18d5      	adds	r5, r2, r3
 8003ae6:	42ac      	cmp	r4, r5
 8003ae8:	d101      	bne.n	8003aee <__sfputs_r+0x12>
 8003aea:	2000      	movs	r0, #0
 8003aec:	e007      	b.n	8003afe <__sfputs_r+0x22>
 8003aee:	463a      	mov	r2, r7
 8003af0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003af4:	4630      	mov	r0, r6
 8003af6:	f7ff ffd9 	bl	8003aac <__sfputc_r>
 8003afa:	1c43      	adds	r3, r0, #1
 8003afc:	d1f3      	bne.n	8003ae6 <__sfputs_r+0xa>
 8003afe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003b00 <_vfiprintf_r>:
 8003b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b04:	b09d      	sub	sp, #116	; 0x74
 8003b06:	460c      	mov	r4, r1
 8003b08:	4617      	mov	r7, r2
 8003b0a:	9303      	str	r3, [sp, #12]
 8003b0c:	4606      	mov	r6, r0
 8003b0e:	b118      	cbz	r0, 8003b18 <_vfiprintf_r+0x18>
 8003b10:	6983      	ldr	r3, [r0, #24]
 8003b12:	b90b      	cbnz	r3, 8003b18 <_vfiprintf_r+0x18>
 8003b14:	f7ff fe30 	bl	8003778 <__sinit>
 8003b18:	4b7c      	ldr	r3, [pc, #496]	; (8003d0c <_vfiprintf_r+0x20c>)
 8003b1a:	429c      	cmp	r4, r3
 8003b1c:	d157      	bne.n	8003bce <_vfiprintf_r+0xce>
 8003b1e:	6874      	ldr	r4, [r6, #4]
 8003b20:	89a3      	ldrh	r3, [r4, #12]
 8003b22:	0718      	lsls	r0, r3, #28
 8003b24:	d55d      	bpl.n	8003be2 <_vfiprintf_r+0xe2>
 8003b26:	6923      	ldr	r3, [r4, #16]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d05a      	beq.n	8003be2 <_vfiprintf_r+0xe2>
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	9309      	str	r3, [sp, #36]	; 0x24
 8003b30:	2320      	movs	r3, #32
 8003b32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003b36:	2330      	movs	r3, #48	; 0x30
 8003b38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b3c:	f04f 0b01 	mov.w	fp, #1
 8003b40:	46b8      	mov	r8, r7
 8003b42:	4645      	mov	r5, r8
 8003b44:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d155      	bne.n	8003bf8 <_vfiprintf_r+0xf8>
 8003b4c:	ebb8 0a07 	subs.w	sl, r8, r7
 8003b50:	d00b      	beq.n	8003b6a <_vfiprintf_r+0x6a>
 8003b52:	4653      	mov	r3, sl
 8003b54:	463a      	mov	r2, r7
 8003b56:	4621      	mov	r1, r4
 8003b58:	4630      	mov	r0, r6
 8003b5a:	f7ff ffbf 	bl	8003adc <__sfputs_r>
 8003b5e:	3001      	adds	r0, #1
 8003b60:	f000 80c4 	beq.w	8003cec <_vfiprintf_r+0x1ec>
 8003b64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b66:	4453      	add	r3, sl
 8003b68:	9309      	str	r3, [sp, #36]	; 0x24
 8003b6a:	f898 3000 	ldrb.w	r3, [r8]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f000 80bc 	beq.w	8003cec <_vfiprintf_r+0x1ec>
 8003b74:	2300      	movs	r3, #0
 8003b76:	f04f 32ff 	mov.w	r2, #4294967295
 8003b7a:	9304      	str	r3, [sp, #16]
 8003b7c:	9307      	str	r3, [sp, #28]
 8003b7e:	9205      	str	r2, [sp, #20]
 8003b80:	9306      	str	r3, [sp, #24]
 8003b82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b86:	931a      	str	r3, [sp, #104]	; 0x68
 8003b88:	2205      	movs	r2, #5
 8003b8a:	7829      	ldrb	r1, [r5, #0]
 8003b8c:	4860      	ldr	r0, [pc, #384]	; (8003d10 <_vfiprintf_r+0x210>)
 8003b8e:	f7fc fb1f 	bl	80001d0 <memchr>
 8003b92:	f105 0801 	add.w	r8, r5, #1
 8003b96:	9b04      	ldr	r3, [sp, #16]
 8003b98:	2800      	cmp	r0, #0
 8003b9a:	d131      	bne.n	8003c00 <_vfiprintf_r+0x100>
 8003b9c:	06d9      	lsls	r1, r3, #27
 8003b9e:	bf44      	itt	mi
 8003ba0:	2220      	movmi	r2, #32
 8003ba2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003ba6:	071a      	lsls	r2, r3, #28
 8003ba8:	bf44      	itt	mi
 8003baa:	222b      	movmi	r2, #43	; 0x2b
 8003bac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003bb0:	782a      	ldrb	r2, [r5, #0]
 8003bb2:	2a2a      	cmp	r2, #42	; 0x2a
 8003bb4:	d02c      	beq.n	8003c10 <_vfiprintf_r+0x110>
 8003bb6:	9a07      	ldr	r2, [sp, #28]
 8003bb8:	2100      	movs	r1, #0
 8003bba:	200a      	movs	r0, #10
 8003bbc:	46a8      	mov	r8, r5
 8003bbe:	3501      	adds	r5, #1
 8003bc0:	f898 3000 	ldrb.w	r3, [r8]
 8003bc4:	3b30      	subs	r3, #48	; 0x30
 8003bc6:	2b09      	cmp	r3, #9
 8003bc8:	d96d      	bls.n	8003ca6 <_vfiprintf_r+0x1a6>
 8003bca:	b371      	cbz	r1, 8003c2a <_vfiprintf_r+0x12a>
 8003bcc:	e026      	b.n	8003c1c <_vfiprintf_r+0x11c>
 8003bce:	4b51      	ldr	r3, [pc, #324]	; (8003d14 <_vfiprintf_r+0x214>)
 8003bd0:	429c      	cmp	r4, r3
 8003bd2:	d101      	bne.n	8003bd8 <_vfiprintf_r+0xd8>
 8003bd4:	68b4      	ldr	r4, [r6, #8]
 8003bd6:	e7a3      	b.n	8003b20 <_vfiprintf_r+0x20>
 8003bd8:	4b4f      	ldr	r3, [pc, #316]	; (8003d18 <_vfiprintf_r+0x218>)
 8003bda:	429c      	cmp	r4, r3
 8003bdc:	bf08      	it	eq
 8003bde:	68f4      	ldreq	r4, [r6, #12]
 8003be0:	e79e      	b.n	8003b20 <_vfiprintf_r+0x20>
 8003be2:	4621      	mov	r1, r4
 8003be4:	4630      	mov	r0, r6
 8003be6:	f7ff fc67 	bl	80034b8 <__swsetup_r>
 8003bea:	2800      	cmp	r0, #0
 8003bec:	d09e      	beq.n	8003b2c <_vfiprintf_r+0x2c>
 8003bee:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf2:	b01d      	add	sp, #116	; 0x74
 8003bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bf8:	2b25      	cmp	r3, #37	; 0x25
 8003bfa:	d0a7      	beq.n	8003b4c <_vfiprintf_r+0x4c>
 8003bfc:	46a8      	mov	r8, r5
 8003bfe:	e7a0      	b.n	8003b42 <_vfiprintf_r+0x42>
 8003c00:	4a43      	ldr	r2, [pc, #268]	; (8003d10 <_vfiprintf_r+0x210>)
 8003c02:	1a80      	subs	r0, r0, r2
 8003c04:	fa0b f000 	lsl.w	r0, fp, r0
 8003c08:	4318      	orrs	r0, r3
 8003c0a:	9004      	str	r0, [sp, #16]
 8003c0c:	4645      	mov	r5, r8
 8003c0e:	e7bb      	b.n	8003b88 <_vfiprintf_r+0x88>
 8003c10:	9a03      	ldr	r2, [sp, #12]
 8003c12:	1d11      	adds	r1, r2, #4
 8003c14:	6812      	ldr	r2, [r2, #0]
 8003c16:	9103      	str	r1, [sp, #12]
 8003c18:	2a00      	cmp	r2, #0
 8003c1a:	db01      	blt.n	8003c20 <_vfiprintf_r+0x120>
 8003c1c:	9207      	str	r2, [sp, #28]
 8003c1e:	e004      	b.n	8003c2a <_vfiprintf_r+0x12a>
 8003c20:	4252      	negs	r2, r2
 8003c22:	f043 0302 	orr.w	r3, r3, #2
 8003c26:	9207      	str	r2, [sp, #28]
 8003c28:	9304      	str	r3, [sp, #16]
 8003c2a:	f898 3000 	ldrb.w	r3, [r8]
 8003c2e:	2b2e      	cmp	r3, #46	; 0x2e
 8003c30:	d110      	bne.n	8003c54 <_vfiprintf_r+0x154>
 8003c32:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003c36:	2b2a      	cmp	r3, #42	; 0x2a
 8003c38:	f108 0101 	add.w	r1, r8, #1
 8003c3c:	d137      	bne.n	8003cae <_vfiprintf_r+0x1ae>
 8003c3e:	9b03      	ldr	r3, [sp, #12]
 8003c40:	1d1a      	adds	r2, r3, #4
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	9203      	str	r2, [sp, #12]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	bfb8      	it	lt
 8003c4a:	f04f 33ff 	movlt.w	r3, #4294967295
 8003c4e:	f108 0802 	add.w	r8, r8, #2
 8003c52:	9305      	str	r3, [sp, #20]
 8003c54:	4d31      	ldr	r5, [pc, #196]	; (8003d1c <_vfiprintf_r+0x21c>)
 8003c56:	f898 1000 	ldrb.w	r1, [r8]
 8003c5a:	2203      	movs	r2, #3
 8003c5c:	4628      	mov	r0, r5
 8003c5e:	f7fc fab7 	bl	80001d0 <memchr>
 8003c62:	b140      	cbz	r0, 8003c76 <_vfiprintf_r+0x176>
 8003c64:	2340      	movs	r3, #64	; 0x40
 8003c66:	1b40      	subs	r0, r0, r5
 8003c68:	fa03 f000 	lsl.w	r0, r3, r0
 8003c6c:	9b04      	ldr	r3, [sp, #16]
 8003c6e:	4303      	orrs	r3, r0
 8003c70:	9304      	str	r3, [sp, #16]
 8003c72:	f108 0801 	add.w	r8, r8, #1
 8003c76:	f898 1000 	ldrb.w	r1, [r8]
 8003c7a:	4829      	ldr	r0, [pc, #164]	; (8003d20 <_vfiprintf_r+0x220>)
 8003c7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c80:	2206      	movs	r2, #6
 8003c82:	f108 0701 	add.w	r7, r8, #1
 8003c86:	f7fc faa3 	bl	80001d0 <memchr>
 8003c8a:	2800      	cmp	r0, #0
 8003c8c:	d034      	beq.n	8003cf8 <_vfiprintf_r+0x1f8>
 8003c8e:	4b25      	ldr	r3, [pc, #148]	; (8003d24 <_vfiprintf_r+0x224>)
 8003c90:	bb03      	cbnz	r3, 8003cd4 <_vfiprintf_r+0x1d4>
 8003c92:	9b03      	ldr	r3, [sp, #12]
 8003c94:	3307      	adds	r3, #7
 8003c96:	f023 0307 	bic.w	r3, r3, #7
 8003c9a:	3308      	adds	r3, #8
 8003c9c:	9303      	str	r3, [sp, #12]
 8003c9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ca0:	444b      	add	r3, r9
 8003ca2:	9309      	str	r3, [sp, #36]	; 0x24
 8003ca4:	e74c      	b.n	8003b40 <_vfiprintf_r+0x40>
 8003ca6:	fb00 3202 	mla	r2, r0, r2, r3
 8003caa:	2101      	movs	r1, #1
 8003cac:	e786      	b.n	8003bbc <_vfiprintf_r+0xbc>
 8003cae:	2300      	movs	r3, #0
 8003cb0:	9305      	str	r3, [sp, #20]
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	250a      	movs	r5, #10
 8003cb6:	4688      	mov	r8, r1
 8003cb8:	3101      	adds	r1, #1
 8003cba:	f898 2000 	ldrb.w	r2, [r8]
 8003cbe:	3a30      	subs	r2, #48	; 0x30
 8003cc0:	2a09      	cmp	r2, #9
 8003cc2:	d903      	bls.n	8003ccc <_vfiprintf_r+0x1cc>
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d0c5      	beq.n	8003c54 <_vfiprintf_r+0x154>
 8003cc8:	9005      	str	r0, [sp, #20]
 8003cca:	e7c3      	b.n	8003c54 <_vfiprintf_r+0x154>
 8003ccc:	fb05 2000 	mla	r0, r5, r0, r2
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e7f0      	b.n	8003cb6 <_vfiprintf_r+0x1b6>
 8003cd4:	ab03      	add	r3, sp, #12
 8003cd6:	9300      	str	r3, [sp, #0]
 8003cd8:	4622      	mov	r2, r4
 8003cda:	4b13      	ldr	r3, [pc, #76]	; (8003d28 <_vfiprintf_r+0x228>)
 8003cdc:	a904      	add	r1, sp, #16
 8003cde:	4630      	mov	r0, r6
 8003ce0:	f3af 8000 	nop.w
 8003ce4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003ce8:	4681      	mov	r9, r0
 8003cea:	d1d8      	bne.n	8003c9e <_vfiprintf_r+0x19e>
 8003cec:	89a3      	ldrh	r3, [r4, #12]
 8003cee:	065b      	lsls	r3, r3, #25
 8003cf0:	f53f af7d 	bmi.w	8003bee <_vfiprintf_r+0xee>
 8003cf4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003cf6:	e77c      	b.n	8003bf2 <_vfiprintf_r+0xf2>
 8003cf8:	ab03      	add	r3, sp, #12
 8003cfa:	9300      	str	r3, [sp, #0]
 8003cfc:	4622      	mov	r2, r4
 8003cfe:	4b0a      	ldr	r3, [pc, #40]	; (8003d28 <_vfiprintf_r+0x228>)
 8003d00:	a904      	add	r1, sp, #16
 8003d02:	4630      	mov	r0, r6
 8003d04:	f000 f888 	bl	8003e18 <_printf_i>
 8003d08:	e7ec      	b.n	8003ce4 <_vfiprintf_r+0x1e4>
 8003d0a:	bf00      	nop
 8003d0c:	080042e8 	.word	0x080042e8
 8003d10:	0800432c 	.word	0x0800432c
 8003d14:	08004308 	.word	0x08004308
 8003d18:	080042c8 	.word	0x080042c8
 8003d1c:	08004332 	.word	0x08004332
 8003d20:	08004336 	.word	0x08004336
 8003d24:	00000000 	.word	0x00000000
 8003d28:	08003add 	.word	0x08003add

08003d2c <_printf_common>:
 8003d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d30:	4691      	mov	r9, r2
 8003d32:	461f      	mov	r7, r3
 8003d34:	688a      	ldr	r2, [r1, #8]
 8003d36:	690b      	ldr	r3, [r1, #16]
 8003d38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	bfb8      	it	lt
 8003d40:	4613      	movlt	r3, r2
 8003d42:	f8c9 3000 	str.w	r3, [r9]
 8003d46:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d4a:	4606      	mov	r6, r0
 8003d4c:	460c      	mov	r4, r1
 8003d4e:	b112      	cbz	r2, 8003d56 <_printf_common+0x2a>
 8003d50:	3301      	adds	r3, #1
 8003d52:	f8c9 3000 	str.w	r3, [r9]
 8003d56:	6823      	ldr	r3, [r4, #0]
 8003d58:	0699      	lsls	r1, r3, #26
 8003d5a:	bf42      	ittt	mi
 8003d5c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003d60:	3302      	addmi	r3, #2
 8003d62:	f8c9 3000 	strmi.w	r3, [r9]
 8003d66:	6825      	ldr	r5, [r4, #0]
 8003d68:	f015 0506 	ands.w	r5, r5, #6
 8003d6c:	d107      	bne.n	8003d7e <_printf_common+0x52>
 8003d6e:	f104 0a19 	add.w	sl, r4, #25
 8003d72:	68e3      	ldr	r3, [r4, #12]
 8003d74:	f8d9 2000 	ldr.w	r2, [r9]
 8003d78:	1a9b      	subs	r3, r3, r2
 8003d7a:	429d      	cmp	r5, r3
 8003d7c:	db29      	blt.n	8003dd2 <_printf_common+0xa6>
 8003d7e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003d82:	6822      	ldr	r2, [r4, #0]
 8003d84:	3300      	adds	r3, #0
 8003d86:	bf18      	it	ne
 8003d88:	2301      	movne	r3, #1
 8003d8a:	0692      	lsls	r2, r2, #26
 8003d8c:	d42e      	bmi.n	8003dec <_printf_common+0xc0>
 8003d8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d92:	4639      	mov	r1, r7
 8003d94:	4630      	mov	r0, r6
 8003d96:	47c0      	blx	r8
 8003d98:	3001      	adds	r0, #1
 8003d9a:	d021      	beq.n	8003de0 <_printf_common+0xb4>
 8003d9c:	6823      	ldr	r3, [r4, #0]
 8003d9e:	68e5      	ldr	r5, [r4, #12]
 8003da0:	f8d9 2000 	ldr.w	r2, [r9]
 8003da4:	f003 0306 	and.w	r3, r3, #6
 8003da8:	2b04      	cmp	r3, #4
 8003daa:	bf08      	it	eq
 8003dac:	1aad      	subeq	r5, r5, r2
 8003dae:	68a3      	ldr	r3, [r4, #8]
 8003db0:	6922      	ldr	r2, [r4, #16]
 8003db2:	bf0c      	ite	eq
 8003db4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003db8:	2500      	movne	r5, #0
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	bfc4      	itt	gt
 8003dbe:	1a9b      	subgt	r3, r3, r2
 8003dc0:	18ed      	addgt	r5, r5, r3
 8003dc2:	f04f 0900 	mov.w	r9, #0
 8003dc6:	341a      	adds	r4, #26
 8003dc8:	454d      	cmp	r5, r9
 8003dca:	d11b      	bne.n	8003e04 <_printf_common+0xd8>
 8003dcc:	2000      	movs	r0, #0
 8003dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	4652      	mov	r2, sl
 8003dd6:	4639      	mov	r1, r7
 8003dd8:	4630      	mov	r0, r6
 8003dda:	47c0      	blx	r8
 8003ddc:	3001      	adds	r0, #1
 8003dde:	d103      	bne.n	8003de8 <_printf_common+0xbc>
 8003de0:	f04f 30ff 	mov.w	r0, #4294967295
 8003de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003de8:	3501      	adds	r5, #1
 8003dea:	e7c2      	b.n	8003d72 <_printf_common+0x46>
 8003dec:	18e1      	adds	r1, r4, r3
 8003dee:	1c5a      	adds	r2, r3, #1
 8003df0:	2030      	movs	r0, #48	; 0x30
 8003df2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003df6:	4422      	add	r2, r4
 8003df8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003dfc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003e00:	3302      	adds	r3, #2
 8003e02:	e7c4      	b.n	8003d8e <_printf_common+0x62>
 8003e04:	2301      	movs	r3, #1
 8003e06:	4622      	mov	r2, r4
 8003e08:	4639      	mov	r1, r7
 8003e0a:	4630      	mov	r0, r6
 8003e0c:	47c0      	blx	r8
 8003e0e:	3001      	adds	r0, #1
 8003e10:	d0e6      	beq.n	8003de0 <_printf_common+0xb4>
 8003e12:	f109 0901 	add.w	r9, r9, #1
 8003e16:	e7d7      	b.n	8003dc8 <_printf_common+0x9c>

08003e18 <_printf_i>:
 8003e18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e1c:	4617      	mov	r7, r2
 8003e1e:	7e0a      	ldrb	r2, [r1, #24]
 8003e20:	b085      	sub	sp, #20
 8003e22:	2a6e      	cmp	r2, #110	; 0x6e
 8003e24:	4698      	mov	r8, r3
 8003e26:	4606      	mov	r6, r0
 8003e28:	460c      	mov	r4, r1
 8003e2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003e2c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003e30:	f000 80bc 	beq.w	8003fac <_printf_i+0x194>
 8003e34:	d81a      	bhi.n	8003e6c <_printf_i+0x54>
 8003e36:	2a63      	cmp	r2, #99	; 0x63
 8003e38:	d02e      	beq.n	8003e98 <_printf_i+0x80>
 8003e3a:	d80a      	bhi.n	8003e52 <_printf_i+0x3a>
 8003e3c:	2a00      	cmp	r2, #0
 8003e3e:	f000 80c8 	beq.w	8003fd2 <_printf_i+0x1ba>
 8003e42:	2a58      	cmp	r2, #88	; 0x58
 8003e44:	f000 808a 	beq.w	8003f5c <_printf_i+0x144>
 8003e48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e4c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003e50:	e02a      	b.n	8003ea8 <_printf_i+0x90>
 8003e52:	2a64      	cmp	r2, #100	; 0x64
 8003e54:	d001      	beq.n	8003e5a <_printf_i+0x42>
 8003e56:	2a69      	cmp	r2, #105	; 0x69
 8003e58:	d1f6      	bne.n	8003e48 <_printf_i+0x30>
 8003e5a:	6821      	ldr	r1, [r4, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003e62:	d023      	beq.n	8003eac <_printf_i+0x94>
 8003e64:	1d11      	adds	r1, r2, #4
 8003e66:	6019      	str	r1, [r3, #0]
 8003e68:	6813      	ldr	r3, [r2, #0]
 8003e6a:	e027      	b.n	8003ebc <_printf_i+0xa4>
 8003e6c:	2a73      	cmp	r2, #115	; 0x73
 8003e6e:	f000 80b4 	beq.w	8003fda <_printf_i+0x1c2>
 8003e72:	d808      	bhi.n	8003e86 <_printf_i+0x6e>
 8003e74:	2a6f      	cmp	r2, #111	; 0x6f
 8003e76:	d02a      	beq.n	8003ece <_printf_i+0xb6>
 8003e78:	2a70      	cmp	r2, #112	; 0x70
 8003e7a:	d1e5      	bne.n	8003e48 <_printf_i+0x30>
 8003e7c:	680a      	ldr	r2, [r1, #0]
 8003e7e:	f042 0220 	orr.w	r2, r2, #32
 8003e82:	600a      	str	r2, [r1, #0]
 8003e84:	e003      	b.n	8003e8e <_printf_i+0x76>
 8003e86:	2a75      	cmp	r2, #117	; 0x75
 8003e88:	d021      	beq.n	8003ece <_printf_i+0xb6>
 8003e8a:	2a78      	cmp	r2, #120	; 0x78
 8003e8c:	d1dc      	bne.n	8003e48 <_printf_i+0x30>
 8003e8e:	2278      	movs	r2, #120	; 0x78
 8003e90:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003e94:	496e      	ldr	r1, [pc, #440]	; (8004050 <_printf_i+0x238>)
 8003e96:	e064      	b.n	8003f62 <_printf_i+0x14a>
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8003e9e:	1d11      	adds	r1, r2, #4
 8003ea0:	6019      	str	r1, [r3, #0]
 8003ea2:	6813      	ldr	r3, [r2, #0]
 8003ea4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e0a3      	b.n	8003ff4 <_printf_i+0x1dc>
 8003eac:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003eb0:	f102 0104 	add.w	r1, r2, #4
 8003eb4:	6019      	str	r1, [r3, #0]
 8003eb6:	d0d7      	beq.n	8003e68 <_printf_i+0x50>
 8003eb8:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	da03      	bge.n	8003ec8 <_printf_i+0xb0>
 8003ec0:	222d      	movs	r2, #45	; 0x2d
 8003ec2:	425b      	negs	r3, r3
 8003ec4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003ec8:	4962      	ldr	r1, [pc, #392]	; (8004054 <_printf_i+0x23c>)
 8003eca:	220a      	movs	r2, #10
 8003ecc:	e017      	b.n	8003efe <_printf_i+0xe6>
 8003ece:	6820      	ldr	r0, [r4, #0]
 8003ed0:	6819      	ldr	r1, [r3, #0]
 8003ed2:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003ed6:	d003      	beq.n	8003ee0 <_printf_i+0xc8>
 8003ed8:	1d08      	adds	r0, r1, #4
 8003eda:	6018      	str	r0, [r3, #0]
 8003edc:	680b      	ldr	r3, [r1, #0]
 8003ede:	e006      	b.n	8003eee <_printf_i+0xd6>
 8003ee0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003ee4:	f101 0004 	add.w	r0, r1, #4
 8003ee8:	6018      	str	r0, [r3, #0]
 8003eea:	d0f7      	beq.n	8003edc <_printf_i+0xc4>
 8003eec:	880b      	ldrh	r3, [r1, #0]
 8003eee:	4959      	ldr	r1, [pc, #356]	; (8004054 <_printf_i+0x23c>)
 8003ef0:	2a6f      	cmp	r2, #111	; 0x6f
 8003ef2:	bf14      	ite	ne
 8003ef4:	220a      	movne	r2, #10
 8003ef6:	2208      	moveq	r2, #8
 8003ef8:	2000      	movs	r0, #0
 8003efa:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003efe:	6865      	ldr	r5, [r4, #4]
 8003f00:	60a5      	str	r5, [r4, #8]
 8003f02:	2d00      	cmp	r5, #0
 8003f04:	f2c0 809c 	blt.w	8004040 <_printf_i+0x228>
 8003f08:	6820      	ldr	r0, [r4, #0]
 8003f0a:	f020 0004 	bic.w	r0, r0, #4
 8003f0e:	6020      	str	r0, [r4, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d13f      	bne.n	8003f94 <_printf_i+0x17c>
 8003f14:	2d00      	cmp	r5, #0
 8003f16:	f040 8095 	bne.w	8004044 <_printf_i+0x22c>
 8003f1a:	4675      	mov	r5, lr
 8003f1c:	2a08      	cmp	r2, #8
 8003f1e:	d10b      	bne.n	8003f38 <_printf_i+0x120>
 8003f20:	6823      	ldr	r3, [r4, #0]
 8003f22:	07da      	lsls	r2, r3, #31
 8003f24:	d508      	bpl.n	8003f38 <_printf_i+0x120>
 8003f26:	6923      	ldr	r3, [r4, #16]
 8003f28:	6862      	ldr	r2, [r4, #4]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	bfde      	ittt	le
 8003f2e:	2330      	movle	r3, #48	; 0x30
 8003f30:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f34:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003f38:	ebae 0305 	sub.w	r3, lr, r5
 8003f3c:	6123      	str	r3, [r4, #16]
 8003f3e:	f8cd 8000 	str.w	r8, [sp]
 8003f42:	463b      	mov	r3, r7
 8003f44:	aa03      	add	r2, sp, #12
 8003f46:	4621      	mov	r1, r4
 8003f48:	4630      	mov	r0, r6
 8003f4a:	f7ff feef 	bl	8003d2c <_printf_common>
 8003f4e:	3001      	adds	r0, #1
 8003f50:	d155      	bne.n	8003ffe <_printf_i+0x1e6>
 8003f52:	f04f 30ff 	mov.w	r0, #4294967295
 8003f56:	b005      	add	sp, #20
 8003f58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003f5c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003f60:	493c      	ldr	r1, [pc, #240]	; (8004054 <_printf_i+0x23c>)
 8003f62:	6822      	ldr	r2, [r4, #0]
 8003f64:	6818      	ldr	r0, [r3, #0]
 8003f66:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003f6a:	f100 0504 	add.w	r5, r0, #4
 8003f6e:	601d      	str	r5, [r3, #0]
 8003f70:	d001      	beq.n	8003f76 <_printf_i+0x15e>
 8003f72:	6803      	ldr	r3, [r0, #0]
 8003f74:	e002      	b.n	8003f7c <_printf_i+0x164>
 8003f76:	0655      	lsls	r5, r2, #25
 8003f78:	d5fb      	bpl.n	8003f72 <_printf_i+0x15a>
 8003f7a:	8803      	ldrh	r3, [r0, #0]
 8003f7c:	07d0      	lsls	r0, r2, #31
 8003f7e:	bf44      	itt	mi
 8003f80:	f042 0220 	orrmi.w	r2, r2, #32
 8003f84:	6022      	strmi	r2, [r4, #0]
 8003f86:	b91b      	cbnz	r3, 8003f90 <_printf_i+0x178>
 8003f88:	6822      	ldr	r2, [r4, #0]
 8003f8a:	f022 0220 	bic.w	r2, r2, #32
 8003f8e:	6022      	str	r2, [r4, #0]
 8003f90:	2210      	movs	r2, #16
 8003f92:	e7b1      	b.n	8003ef8 <_printf_i+0xe0>
 8003f94:	4675      	mov	r5, lr
 8003f96:	fbb3 f0f2 	udiv	r0, r3, r2
 8003f9a:	fb02 3310 	mls	r3, r2, r0, r3
 8003f9e:	5ccb      	ldrb	r3, [r1, r3]
 8003fa0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2800      	cmp	r0, #0
 8003fa8:	d1f5      	bne.n	8003f96 <_printf_i+0x17e>
 8003faa:	e7b7      	b.n	8003f1c <_printf_i+0x104>
 8003fac:	6808      	ldr	r0, [r1, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	6949      	ldr	r1, [r1, #20]
 8003fb2:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003fb6:	d004      	beq.n	8003fc2 <_printf_i+0x1aa>
 8003fb8:	1d10      	adds	r0, r2, #4
 8003fba:	6018      	str	r0, [r3, #0]
 8003fbc:	6813      	ldr	r3, [r2, #0]
 8003fbe:	6019      	str	r1, [r3, #0]
 8003fc0:	e007      	b.n	8003fd2 <_printf_i+0x1ba>
 8003fc2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003fc6:	f102 0004 	add.w	r0, r2, #4
 8003fca:	6018      	str	r0, [r3, #0]
 8003fcc:	6813      	ldr	r3, [r2, #0]
 8003fce:	d0f6      	beq.n	8003fbe <_printf_i+0x1a6>
 8003fd0:	8019      	strh	r1, [r3, #0]
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	6123      	str	r3, [r4, #16]
 8003fd6:	4675      	mov	r5, lr
 8003fd8:	e7b1      	b.n	8003f3e <_printf_i+0x126>
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	1d11      	adds	r1, r2, #4
 8003fde:	6019      	str	r1, [r3, #0]
 8003fe0:	6815      	ldr	r5, [r2, #0]
 8003fe2:	6862      	ldr	r2, [r4, #4]
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	4628      	mov	r0, r5
 8003fe8:	f7fc f8f2 	bl	80001d0 <memchr>
 8003fec:	b108      	cbz	r0, 8003ff2 <_printf_i+0x1da>
 8003fee:	1b40      	subs	r0, r0, r5
 8003ff0:	6060      	str	r0, [r4, #4]
 8003ff2:	6863      	ldr	r3, [r4, #4]
 8003ff4:	6123      	str	r3, [r4, #16]
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ffc:	e79f      	b.n	8003f3e <_printf_i+0x126>
 8003ffe:	6923      	ldr	r3, [r4, #16]
 8004000:	462a      	mov	r2, r5
 8004002:	4639      	mov	r1, r7
 8004004:	4630      	mov	r0, r6
 8004006:	47c0      	blx	r8
 8004008:	3001      	adds	r0, #1
 800400a:	d0a2      	beq.n	8003f52 <_printf_i+0x13a>
 800400c:	6823      	ldr	r3, [r4, #0]
 800400e:	079b      	lsls	r3, r3, #30
 8004010:	d507      	bpl.n	8004022 <_printf_i+0x20a>
 8004012:	2500      	movs	r5, #0
 8004014:	f104 0919 	add.w	r9, r4, #25
 8004018:	68e3      	ldr	r3, [r4, #12]
 800401a:	9a03      	ldr	r2, [sp, #12]
 800401c:	1a9b      	subs	r3, r3, r2
 800401e:	429d      	cmp	r5, r3
 8004020:	db05      	blt.n	800402e <_printf_i+0x216>
 8004022:	68e0      	ldr	r0, [r4, #12]
 8004024:	9b03      	ldr	r3, [sp, #12]
 8004026:	4298      	cmp	r0, r3
 8004028:	bfb8      	it	lt
 800402a:	4618      	movlt	r0, r3
 800402c:	e793      	b.n	8003f56 <_printf_i+0x13e>
 800402e:	2301      	movs	r3, #1
 8004030:	464a      	mov	r2, r9
 8004032:	4639      	mov	r1, r7
 8004034:	4630      	mov	r0, r6
 8004036:	47c0      	blx	r8
 8004038:	3001      	adds	r0, #1
 800403a:	d08a      	beq.n	8003f52 <_printf_i+0x13a>
 800403c:	3501      	adds	r5, #1
 800403e:	e7eb      	b.n	8004018 <_printf_i+0x200>
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1a7      	bne.n	8003f94 <_printf_i+0x17c>
 8004044:	780b      	ldrb	r3, [r1, #0]
 8004046:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800404a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800404e:	e765      	b.n	8003f1c <_printf_i+0x104>
 8004050:	0800434e 	.word	0x0800434e
 8004054:	0800433d 	.word	0x0800433d

08004058 <_sbrk_r>:
 8004058:	b538      	push	{r3, r4, r5, lr}
 800405a:	4c06      	ldr	r4, [pc, #24]	; (8004074 <_sbrk_r+0x1c>)
 800405c:	2300      	movs	r3, #0
 800405e:	4605      	mov	r5, r0
 8004060:	4608      	mov	r0, r1
 8004062:	6023      	str	r3, [r4, #0]
 8004064:	f000 f8de 	bl	8004224 <_sbrk>
 8004068:	1c43      	adds	r3, r0, #1
 800406a:	d102      	bne.n	8004072 <_sbrk_r+0x1a>
 800406c:	6823      	ldr	r3, [r4, #0]
 800406e:	b103      	cbz	r3, 8004072 <_sbrk_r+0x1a>
 8004070:	602b      	str	r3, [r5, #0]
 8004072:	bd38      	pop	{r3, r4, r5, pc}
 8004074:	200001fc 	.word	0x200001fc

08004078 <__sread>:
 8004078:	b510      	push	{r4, lr}
 800407a:	460c      	mov	r4, r1
 800407c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004080:	f000 f896 	bl	80041b0 <_read_r>
 8004084:	2800      	cmp	r0, #0
 8004086:	bfab      	itete	ge
 8004088:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800408a:	89a3      	ldrhlt	r3, [r4, #12]
 800408c:	181b      	addge	r3, r3, r0
 800408e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004092:	bfac      	ite	ge
 8004094:	6563      	strge	r3, [r4, #84]	; 0x54
 8004096:	81a3      	strhlt	r3, [r4, #12]
 8004098:	bd10      	pop	{r4, pc}

0800409a <__swrite>:
 800409a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800409e:	461f      	mov	r7, r3
 80040a0:	898b      	ldrh	r3, [r1, #12]
 80040a2:	05db      	lsls	r3, r3, #23
 80040a4:	4605      	mov	r5, r0
 80040a6:	460c      	mov	r4, r1
 80040a8:	4616      	mov	r6, r2
 80040aa:	d505      	bpl.n	80040b8 <__swrite+0x1e>
 80040ac:	2302      	movs	r3, #2
 80040ae:	2200      	movs	r2, #0
 80040b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040b4:	f000 f868 	bl	8004188 <_lseek_r>
 80040b8:	89a3      	ldrh	r3, [r4, #12]
 80040ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80040c2:	81a3      	strh	r3, [r4, #12]
 80040c4:	4632      	mov	r2, r6
 80040c6:	463b      	mov	r3, r7
 80040c8:	4628      	mov	r0, r5
 80040ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040ce:	f000 b817 	b.w	8004100 <_write_r>

080040d2 <__sseek>:
 80040d2:	b510      	push	{r4, lr}
 80040d4:	460c      	mov	r4, r1
 80040d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040da:	f000 f855 	bl	8004188 <_lseek_r>
 80040de:	1c43      	adds	r3, r0, #1
 80040e0:	89a3      	ldrh	r3, [r4, #12]
 80040e2:	bf15      	itete	ne
 80040e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80040e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80040ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80040ee:	81a3      	strheq	r3, [r4, #12]
 80040f0:	bf18      	it	ne
 80040f2:	81a3      	strhne	r3, [r4, #12]
 80040f4:	bd10      	pop	{r4, pc}

080040f6 <__sclose>:
 80040f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040fa:	f000 b813 	b.w	8004124 <_close_r>
	...

08004100 <_write_r>:
 8004100:	b538      	push	{r3, r4, r5, lr}
 8004102:	4c07      	ldr	r4, [pc, #28]	; (8004120 <_write_r+0x20>)
 8004104:	4605      	mov	r5, r0
 8004106:	4608      	mov	r0, r1
 8004108:	4611      	mov	r1, r2
 800410a:	2200      	movs	r2, #0
 800410c:	6022      	str	r2, [r4, #0]
 800410e:	461a      	mov	r2, r3
 8004110:	f7fe ffa4 	bl	800305c <_write>
 8004114:	1c43      	adds	r3, r0, #1
 8004116:	d102      	bne.n	800411e <_write_r+0x1e>
 8004118:	6823      	ldr	r3, [r4, #0]
 800411a:	b103      	cbz	r3, 800411e <_write_r+0x1e>
 800411c:	602b      	str	r3, [r5, #0]
 800411e:	bd38      	pop	{r3, r4, r5, pc}
 8004120:	200001fc 	.word	0x200001fc

08004124 <_close_r>:
 8004124:	b538      	push	{r3, r4, r5, lr}
 8004126:	4c06      	ldr	r4, [pc, #24]	; (8004140 <_close_r+0x1c>)
 8004128:	2300      	movs	r3, #0
 800412a:	4605      	mov	r5, r0
 800412c:	4608      	mov	r0, r1
 800412e:	6023      	str	r3, [r4, #0]
 8004130:	f000 f850 	bl	80041d4 <_close>
 8004134:	1c43      	adds	r3, r0, #1
 8004136:	d102      	bne.n	800413e <_close_r+0x1a>
 8004138:	6823      	ldr	r3, [r4, #0]
 800413a:	b103      	cbz	r3, 800413e <_close_r+0x1a>
 800413c:	602b      	str	r3, [r5, #0]
 800413e:	bd38      	pop	{r3, r4, r5, pc}
 8004140:	200001fc 	.word	0x200001fc

08004144 <_fstat_r>:
 8004144:	b538      	push	{r3, r4, r5, lr}
 8004146:	4c07      	ldr	r4, [pc, #28]	; (8004164 <_fstat_r+0x20>)
 8004148:	2300      	movs	r3, #0
 800414a:	4605      	mov	r5, r0
 800414c:	4608      	mov	r0, r1
 800414e:	4611      	mov	r1, r2
 8004150:	6023      	str	r3, [r4, #0]
 8004152:	f000 f847 	bl	80041e4 <_fstat>
 8004156:	1c43      	adds	r3, r0, #1
 8004158:	d102      	bne.n	8004160 <_fstat_r+0x1c>
 800415a:	6823      	ldr	r3, [r4, #0]
 800415c:	b103      	cbz	r3, 8004160 <_fstat_r+0x1c>
 800415e:	602b      	str	r3, [r5, #0]
 8004160:	bd38      	pop	{r3, r4, r5, pc}
 8004162:	bf00      	nop
 8004164:	200001fc 	.word	0x200001fc

08004168 <_isatty_r>:
 8004168:	b538      	push	{r3, r4, r5, lr}
 800416a:	4c06      	ldr	r4, [pc, #24]	; (8004184 <_isatty_r+0x1c>)
 800416c:	2300      	movs	r3, #0
 800416e:	4605      	mov	r5, r0
 8004170:	4608      	mov	r0, r1
 8004172:	6023      	str	r3, [r4, #0]
 8004174:	f000 f83e 	bl	80041f4 <_isatty>
 8004178:	1c43      	adds	r3, r0, #1
 800417a:	d102      	bne.n	8004182 <_isatty_r+0x1a>
 800417c:	6823      	ldr	r3, [r4, #0]
 800417e:	b103      	cbz	r3, 8004182 <_isatty_r+0x1a>
 8004180:	602b      	str	r3, [r5, #0]
 8004182:	bd38      	pop	{r3, r4, r5, pc}
 8004184:	200001fc 	.word	0x200001fc

08004188 <_lseek_r>:
 8004188:	b538      	push	{r3, r4, r5, lr}
 800418a:	4c07      	ldr	r4, [pc, #28]	; (80041a8 <_lseek_r+0x20>)
 800418c:	4605      	mov	r5, r0
 800418e:	4608      	mov	r0, r1
 8004190:	4611      	mov	r1, r2
 8004192:	2200      	movs	r2, #0
 8004194:	6022      	str	r2, [r4, #0]
 8004196:	461a      	mov	r2, r3
 8004198:	f000 f834 	bl	8004204 <_lseek>
 800419c:	1c43      	adds	r3, r0, #1
 800419e:	d102      	bne.n	80041a6 <_lseek_r+0x1e>
 80041a0:	6823      	ldr	r3, [r4, #0]
 80041a2:	b103      	cbz	r3, 80041a6 <_lseek_r+0x1e>
 80041a4:	602b      	str	r3, [r5, #0]
 80041a6:	bd38      	pop	{r3, r4, r5, pc}
 80041a8:	200001fc 	.word	0x200001fc

080041ac <__malloc_lock>:
 80041ac:	4770      	bx	lr

080041ae <__malloc_unlock>:
 80041ae:	4770      	bx	lr

080041b0 <_read_r>:
 80041b0:	b538      	push	{r3, r4, r5, lr}
 80041b2:	4c07      	ldr	r4, [pc, #28]	; (80041d0 <_read_r+0x20>)
 80041b4:	4605      	mov	r5, r0
 80041b6:	4608      	mov	r0, r1
 80041b8:	4611      	mov	r1, r2
 80041ba:	2200      	movs	r2, #0
 80041bc:	6022      	str	r2, [r4, #0]
 80041be:	461a      	mov	r2, r3
 80041c0:	f000 f828 	bl	8004214 <_read>
 80041c4:	1c43      	adds	r3, r0, #1
 80041c6:	d102      	bne.n	80041ce <_read_r+0x1e>
 80041c8:	6823      	ldr	r3, [r4, #0]
 80041ca:	b103      	cbz	r3, 80041ce <_read_r+0x1e>
 80041cc:	602b      	str	r3, [r5, #0]
 80041ce:	bd38      	pop	{r3, r4, r5, pc}
 80041d0:	200001fc 	.word	0x200001fc

080041d4 <_close>:
 80041d4:	4b02      	ldr	r3, [pc, #8]	; (80041e0 <_close+0xc>)
 80041d6:	2258      	movs	r2, #88	; 0x58
 80041d8:	601a      	str	r2, [r3, #0]
 80041da:	f04f 30ff 	mov.w	r0, #4294967295
 80041de:	4770      	bx	lr
 80041e0:	200001fc 	.word	0x200001fc

080041e4 <_fstat>:
 80041e4:	4b02      	ldr	r3, [pc, #8]	; (80041f0 <_fstat+0xc>)
 80041e6:	2258      	movs	r2, #88	; 0x58
 80041e8:	601a      	str	r2, [r3, #0]
 80041ea:	f04f 30ff 	mov.w	r0, #4294967295
 80041ee:	4770      	bx	lr
 80041f0:	200001fc 	.word	0x200001fc

080041f4 <_isatty>:
 80041f4:	4b02      	ldr	r3, [pc, #8]	; (8004200 <_isatty+0xc>)
 80041f6:	2258      	movs	r2, #88	; 0x58
 80041f8:	601a      	str	r2, [r3, #0]
 80041fa:	2000      	movs	r0, #0
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	200001fc 	.word	0x200001fc

08004204 <_lseek>:
 8004204:	4b02      	ldr	r3, [pc, #8]	; (8004210 <_lseek+0xc>)
 8004206:	2258      	movs	r2, #88	; 0x58
 8004208:	601a      	str	r2, [r3, #0]
 800420a:	f04f 30ff 	mov.w	r0, #4294967295
 800420e:	4770      	bx	lr
 8004210:	200001fc 	.word	0x200001fc

08004214 <_read>:
 8004214:	4b02      	ldr	r3, [pc, #8]	; (8004220 <_read+0xc>)
 8004216:	2258      	movs	r2, #88	; 0x58
 8004218:	601a      	str	r2, [r3, #0]
 800421a:	f04f 30ff 	mov.w	r0, #4294967295
 800421e:	4770      	bx	lr
 8004220:	200001fc 	.word	0x200001fc

08004224 <_sbrk>:
 8004224:	4b04      	ldr	r3, [pc, #16]	; (8004238 <_sbrk+0x14>)
 8004226:	6819      	ldr	r1, [r3, #0]
 8004228:	4602      	mov	r2, r0
 800422a:	b909      	cbnz	r1, 8004230 <_sbrk+0xc>
 800422c:	4903      	ldr	r1, [pc, #12]	; (800423c <_sbrk+0x18>)
 800422e:	6019      	str	r1, [r3, #0]
 8004230:	6818      	ldr	r0, [r3, #0]
 8004232:	4402      	add	r2, r0
 8004234:	601a      	str	r2, [r3, #0]
 8004236:	4770      	bx	lr
 8004238:	2000008c 	.word	0x2000008c
 800423c:	20000200 	.word	0x20000200

08004240 <_init>:
 8004240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004242:	bf00      	nop
 8004244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004246:	bc08      	pop	{r3}
 8004248:	469e      	mov	lr, r3
 800424a:	4770      	bx	lr

0800424c <_fini>:
 800424c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800424e:	bf00      	nop
 8004250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004252:	bc08      	pop	{r3}
 8004254:	469e      	mov	lr, r3
 8004256:	4770      	bx	lr
