// Seed: 1154975907
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = $display({1, id_2 ~^ id_2});
  assign module_1.type_10 = 0;
endmodule
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri1 id_3,
    input tri0 module_1,
    input wand id_5,
    output supply1 id_6,
    output logic id_7
    , id_18,
    output supply0 id_8,
    output tri1 id_9,
    output tri0 id_10,
    input tri id_11,
    output tri0 id_12,
    output wand id_13,
    input wor id_14,
    output tri id_15,
    output wand id_16
    , id_19
);
  always_latch @(*) begin : LABEL_0
    id_7 <= 1;
  end
  integer id_20;
  module_0 modCall_1 (
      id_19,
      id_19
  );
  wire id_21;
  always @(negedge 1'b0) id_7 = 1;
endmodule
