--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    7.810(R)|      SLOW  |   -3.809(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                        | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)       | Phase  |
------------+------------+------------+------------+------------+------------------------+--------+
GPIFII_FLAGA|    2.011(R)|      SLOW  |   -1.000(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_FLAGB|    2.124(R)|      SLOW  |   -1.173(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
------------+------------+------------+------------+------------+------------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIO1                      |        11.646(R)|      SLOW  |         7.404(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        11.628(R)|      SLOW  |         7.320(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.223(R)|      SLOW  |         7.092(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N                      |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.599(R)|      SLOW  |         6.342(R)|      FAST  |GPIO2_OBUF        |   0.000|
SRX_P                      |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.641(R)|      SLOW  |         6.358(R)|      FAST  |GPIO2_OBUF        |   0.000|
TX                         |        10.617(R)|      SLOW  |         6.683(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        15.902(R)|      SLOW  |        10.114(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ads                      |        16.623(R)|      SLOW  |        10.579(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_col_vln_sh               |        16.036(R)|      SLOW  |        10.199(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_bias_sh             |        21.192(R)|      SLOW  |        13.472(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_dyn_pon             |        21.001(R)|      SLOW  |        13.396(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_en                 |        20.637(R)|      SLOW  |        13.180(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_hold               |        16.060(R)|      SLOW  |        10.165(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inc_one            |        16.424(R)|      SLOW  |        10.394(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inv_clk            |        16.008(R)|      SLOW  |        10.197(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_jc_shift_en        |        16.254(R)|      SLOW  |        10.313(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_clk            |        15.875(R)|      SLOW  |        10.122(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_en             |        15.789(R)|      SLOW  |        10.010(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_mem_wr             |        16.574(R)|      SLOW  |        10.554(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_rst                |        16.022(R)|      SLOW  |        10.220(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_updn               |        16.070(R)|      SLOW  |        10.169(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_digif_serial_rst         |        15.730(R)|      SLOW  |         9.985(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_clamp_en        |        18.290(R)|      SLOW  |        11.627(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        17.959(R)|      SLOW  |        11.412(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_rst        |        18.258(R)|      SLOW  |        11.584(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_sh              |        18.708(R)|      SLOW  |        11.890(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rs                   |        15.653(R)|      SLOW  |         9.959(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rst                  |        15.864(R)|      SLOW  |        10.106(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_tx                   |        15.703(R)|      SLOW  |        10.009(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shr                      |        21.744(R)|      SLOW  |        13.893(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shs                      |        21.402(R)|      SLOW  |        13.652(R)|      FAST  |GPIO2_OBUF        |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------------+--------+
GPIFII_ADDR<0>|         9.793(R)|      SLOW  |         5.545(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_ADDR<1>|        11.213(R)|      SLOW  |         6.579(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<0>   |        14.312(R)|      SLOW  |         7.024(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<1>   |        12.423(R)|      SLOW  |         6.734(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<2>   |        12.423(R)|      SLOW  |         6.605(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<3>   |        12.974(R)|      SLOW  |         7.197(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<4>   |        12.942(R)|      SLOW  |         7.195(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<5>   |        14.594(R)|      SLOW  |         8.102(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<6>   |        14.594(R)|      SLOW  |         8.152(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<7>   |        13.092(R)|      SLOW  |         7.253(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<8>   |        14.844(R)|      SLOW  |         7.748(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<9>   |        14.843(R)|      SLOW  |         7.949(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<10>  |        12.638(R)|      SLOW  |         6.271(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<11>  |        12.120(R)|      SLOW  |         6.284(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<12>  |        12.120(R)|      SLOW  |         6.303(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<13>  |        10.060(R)|      SLOW  |         5.163(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<14>  |        10.674(R)|      SLOW  |         5.491(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<15>  |        11.208(R)|      SLOW  |         5.401(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<16>  |        11.392(R)|      SLOW  |         5.367(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<17>  |        13.205(R)|      SLOW  |         7.545(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<18>  |        11.867(R)|      SLOW  |         5.528(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<19>  |        11.700(R)|      SLOW  |         5.395(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<20>  |        13.630(R)|      SLOW  |         5.859(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<21>  |        12.331(R)|      SLOW  |         5.673(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<22>  |        13.630(R)|      SLOW  |         6.479(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<23>  |        12.608(R)|      SLOW  |         6.654(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<24>  |        12.928(R)|      SLOW  |         5.098(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<25>  |        11.915(R)|      SLOW  |         5.021(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<26>  |        11.444(R)|      SLOW  |         5.189(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<27>  |        13.421(R)|      SLOW  |         5.218(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<28>  |        12.936(R)|      SLOW  |         5.564(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<29>  |        13.429(R)|      SLOW  |         5.803(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<30>  |        14.083(R)|      SLOW  |         5.956(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_D<31>  |        14.082(R)|      SLOW  |         5.947(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_SLCS_N |         8.215(R)|      SLOW  |         4.435(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_SLOE_N |        10.143(R)|      SLOW  |         5.915(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_SLRD_N |         8.956(R)|      SLOW  |         5.182(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
GPIFII_SLWR_N |        14.068(R)|      SLOW  |         8.309(R)|      FAST  |GPIFII_PCLK_IN_IBUF_BUFG|   0.000|
--------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.557|         |         |         |
RESET          |   19.539|   19.539|   19.558|   19.558|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   11.867|         |         |         |
GPIFII_PCLK_IN |    8.373|         |         |         |
RESET          |    4.720|    4.720|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.626|         |
RESET          |         |         |    2.135|    2.135|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIO2          |   11.153|
GPIFII_PCLK_IN |GPIFII_PCLK    |    9.741|
---------------+---------------+---------+


Analysis completed Tue Nov  8 14:29:45 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 595 MB



