

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_long_div
Solution:            div5
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 03 11:30:41 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           28
LUT:             87
FF:              69
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.636
CP achieved post-implementation:    7.570
Timing met
