Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Sun Feb 21 17:41:04 2010
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl -lp /home/kfleming/xilinx_xup/  system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -lp
/home/kfleming/xilinx_xup/ system.mhs 



Parse system.mhs ...

Read MPD definitions ...


ERROR:MDT - IPNAME:opb_v20 INSTANCE:opb_v20_0 -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd line 50 - PORT OPB_Clk
   must be connected in MHS.


ERROR:MDT - IPNAME:opb_v20 INSTANCE:opb_v20_0 -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd line 52 - PORT SYS_Rst
   must be connected in MHS.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Sun Feb 21 17:41:49 2010
 make -f system.make init_bram started...

****************************************************


Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl -lp /home/kfleming/xilinx_xup/  system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -lp
/home/kfleming/xilinx_xup/ system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...




Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/isocm_v10_v2_00_b/data/isocm_v10_v2_1_0.tcl ...
Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/isbram_if_cntlr_v3_00_b/data/isbram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/dsocm_v10_v2_00_b/data/dsocm_v10_v2_1_0.tcl ...
Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/dsbram_if_cntlr_v3_00_b/data/dsbram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.tcl ...




Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl ...





Overriding IP level properties ...


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.mpd line 45 - ppc405_0
   (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR value to
   0b0000010011
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.mpd line 47 - ppc405_0
   (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR value to
   0b0000100011


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.mpd line 45 - ppc405_1
   (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR value to
   0b0000010011
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.mpd line 47 - ppc405_1
   (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR value to
   0b0000100011
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v2_1_0.mpd line 35 -
   jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER C_DEVICE value to
   2vp30


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 41 -
   isocm_bram (bram_block) tool is overriding PARAMETER C_FAMILY value to
   virtex2p


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 41 -
   dsocm_bram (bram_block) tool is overriding PARAMETER C_FAMILY value to
   virtex2p


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 41 -
   plb_bram_if_cntlr_1_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.mpd line 59 - dcm_0
   (dcm_module) tool is overriding PARAMETER C_FAMILY value to virtex2p


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.mpd line 41 - opb_mdm_0
   (opb_mdm) tool is overriding PARAMETER C_FAMILY value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v2_1_0.tcl ...




Address Map for Processor ppc405_0


  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	



Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/isocm_v10_v2_00_b/data/isocm_v10_v2_1_0.mpd line 34 - iocm
   (isocm_v10) tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/isocm_v10_v2_00_b/data/isocm_v10_v2_1_0.mpd line 35 - iocm
   (isocm_v10) tool is overriding PARAMETER C_NUM_SLAVES value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/isocm_v10_v2_00_b/data/isocm_v10_v2_1_0.mpd line 37 - iocm
   (isocm_v10) tcl is overriding PARAMETER C_ISARCVALUE value to 0xFF
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 37 -
   isocm_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 38 -
   isocm_bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH value to
   64
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 39 -
   isocm_bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH value to
   32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 40 -
   isocm_bram (bram_block) tool is overriding PARAMETER C_NUM_WE value to 2
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/dsocm_v10_v2_00_b/data/dsocm_v10_v2_1_0.mpd line 34 - docm
   (dsocm_v10) tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/dsocm_v10_v2_00_b/data/dsocm_v10_v2_1_0.mpd line 35 - docm
   (dsocm_v10) tool is overriding PARAMETER C_NUM_SLAVES value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/dsocm_v10_v2_00_b/data/dsocm_v10_v2_1_0.mpd line 37 - docm
   (dsocm_v10) tcl is overriding PARAMETER C_DSARCVALUE value to 0x80
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 37 -
   dsocm_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 38 -
   dsocm_bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH value to
   32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 39 -
   dsocm_bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH value to
   32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 40 -
   dsocm_bram (bram_block) tool is overriding PARAMETER C_NUM_WE value to 4
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd line 41 - plb
   (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd line 42 - plb
   (plb_v34) tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd line 43 - plb
   (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd line 44 - plb
   (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd line 45 - plb
   (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd
   line 42 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool is overriding
   PARAMETER c_num_masters value to 2
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd
   line 46 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool is overriding
   PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd
   line 47 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool is overriding
   PARAMETER c_plb_awidth value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd
   line 49 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool is overriding
   PARAMETER c_plb_mid_width value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 37 -
   plb_bram_if_cntlr_1_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 38 -
   plb_bram_if_cntlr_1_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 39 -
   plb_bram_if_cntlr_1_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 40 -
   plb_bram_if_cntlr_1_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.mpd line 48
   - plb2opb_bridge_0 (plb2opb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.mpd line 49
   - plb2opb_bridge_0 (plb2opb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.mpd line 50
   - plb2opb_bridge_0 (plb2opb_bridge) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 2
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.mpd line 51
   - plb2opb_bridge_0 (plb2opb_bridge) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.mpd line 52
   - plb2opb_bridge_0 (plb2opb_bridge) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.mpd line 53
   - plb2opb_bridge_0 (plb2opb_bridge) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd line 36 - opb_v20_0
   (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd line 37 - opb_v20_0
   (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd line 38 - opb_v20_0
   (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd line 39 - opb_v20_0
   (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to 1

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


WARNING: plb2opb_bridge_0 DCR bus interface is not set

Check platform configuration ...


IPNAME:isocm_v10 INSTANCE:iocm - /home/kfleming/plbXMD/system.mhs line 80 - 1
master(s) : 1 slave(s)
IPNAME:dsocm_v10 INSTANCE:docm - /home/kfleming/plbXMD/system.mhs line 105 - 1
master(s) : 1 slave(s)
IPNAME:plb_v34 INSTANCE:plb - /home/kfleming/plbXMD/system.mhs line 128 - 2
master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb_v20_0 - /home/kfleming/plbXMD/system.mhs line 178 -
1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...




Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...


Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...



Elaborating instances ...
IPNAME:bram_block INSTANCE:isocm_bram - /home/kfleming/plbXMD/system.mhs line 98
- elaborating IP


IPNAME:bram_block INSTANCE:dsocm_bram - /home/kfleming/plbXMD/system.mhs line
122 - elaborating IP


IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
/home/kfleming/plbXMD/system.mhs line 148 - elaborating IP



Writing HDL for elaborated instances ...



Inserting wrapper level ...


Completion time: 5.00 seconds



Constructing platform-level connectivity ...


Completion time: 0.00 seconds



Writing (top-level) BMM ...



Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 - /home/kfleming/plbXMD/system.mhs
line 31 - Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.
WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we c

an assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 - /home/kfleming/plbXMD/system.mhs
line 51 - Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 - /home/kfleming/plbXMD/system.mhs
line 57 - Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:reset_block_wrapper INSTANCE:reset_block -
/home/kfleming/plbXMD/system.mhs line 64 - Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:iocm_wrapper INSTANCE:iocm - /home/kfleming/plbXMD/system.mhs line 80 -
Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:iocm_cntlr_wrapper INSTANCE:iocm_cntlr - /home/kfleming/plbXMD/system.mhs
line 88 - Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:isocm_bram_wrapper INSTANCE:isocm_bram - /home/kfleming/plbXMD/system.mhs
line 98 - Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:docm_wrapper INSTANCE:docm - /home/kfleming/plbXMD/system.mhs line 105 -
Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:docm_cntlr_wrapper INSTANCE:docm_cntlr - /home/kfleming/plbXMD/system.mhs
line 113 - Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:dsocm_bram_wrapper INSTANCE:dsocm_bram - /home/kfleming/plbXMD/system.mhs
line 122 - Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:plb_wrapper INSTANCE:plb - /home/kfleming/plbXMD/system.mhs line 128 -
Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
/home/kfleming/plbXMD/system.mhs line 138 - Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
/home/kfleming/plbXMD/system.mhs line 148 - Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 - /home/kfleming/plbXMD/system.mhs line 154
- Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:plb2opb_bridge_0_wrapper INSTANCE:plb2opb_bridge_0 -
/home/kfleming/plbXMD/system.mhs line 169 - Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:opb_v20_0_wrapper INSTANCE:opb_v20_0 - /home/kfleming/plbXMD/system.mhs
line 178 - Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


IPNAME:opb_mdm_0_wrapper INSTANCE:opb_mdm_0 - /home/kfleming/plbXMD/system.mhs
line 185 - Running XST synthesis


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!



Running NGCBUILD ...

Rebuilding cache ...



Total run time: 263.00 seconds


Running synthesis...


bash -c "cd synthesis; ./synthesis.sh"


WARNING:UtilitiesC:159 - Message file "HDLSynthesis.msg" wasn't found.


WARNING:HDLSynthesis - You are using an evaluation version of Xilinx Software.
   In 55 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


Release 9.1.02i - xst J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 



TABLE OF CONTENTS


  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "/home/kfleming/plbXMD/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================


*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).






=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


Entity <system> analyzed. Unit <system> generated.






=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.


    Related source file is "/home/kfleming/plbXMD/hdl/system.vhd".


Unit <system> synthesized.




=========================================================================


HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.


Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/iocm_wrapper.ngc>.


Reading core <../implementation/iocm_cntlr_wrapper.ngc>.


Reading core <../implementation/isocm_bram_wrapper.ngc>.


Reading core <../implementation/docm_wrapper.ngc>.


Reading core <../implementation/docm_cntlr_wrapper.ngc>.


Reading core <../implementation/dsocm_bram_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/dcm_0_wrapper.ngc>.


Reading core <../implementation/plb2opb_bridge_0_wrapper.ngc>.


Reading core <../implementation/opb_v20_0_wrapper.ngc>.


Reading core <../implementation/opb_mdm_0_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.


Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.


Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.


Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <iocm_wrapper> for timing and area information for instance <iocm>.


Loading core <iocm_cntlr_wrapper> for timing and area information for instance <iocm_cntlr>.


Loading core <isocm_bram_wrapper> for timing and area information for instance <isocm_bram>.


Loading core <docm_wrapper> for timing and area information for instance <docm>.


Loading core <docm_cntlr_wrapper> for timing and area information for instance <docm_cntlr>.


Loading core <dsocm_bram_wrapper> for timing and area information for instance <dsocm_bram>.


Loading core <plb_wrapper> for timing and area information for instance <plb>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.


Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.


Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.


Loading core <plb2opb_bridge_0_wrapper> for timing and area information for instance <plb2opb_bridge_0>.


Loading core <opb_v20_0_wrapper> for timing and area information for instance <opb_v20_0>.


Loading core <opb_mdm_0_wrapper> for timing and area information for instance <opb_mdm_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/ISE/.



=========================================================================


Advanced HDL Synthesis Report

Found no macro
=========================================================================



=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following 2 FFs/Latches : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_2> 


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following 2 FFs/Latches : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy> in Unit <plb_bram_if_cntlr_1> is equivalent to the following FF/Latch : <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following 2 FFs/Latches : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_2> 


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following 2 FFs/Latches : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy> in Unit <plb_bram_if_cntlr_1> is equivalent to the following FF/Latch : <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy_1> 


PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *


=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------



=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 1609
#      GND                         : 16
#      INV                         : 35
#      LUT1                        : 30
#      LUT2                        : 226
#      LUT2_D                      : 10
#      LUT3                        : 232
#      LUT3_D                      : 7
#      LUT3_L                      : 10
#      LUT4                        : 724
#      LUT4_D                      : 16
#      LUT4_L                      : 23
#      MUXCY                       : 130
#      MUXCY_L                     : 13
#      MUXF5                       : 39
#      MUXF6                       : 2
#      VCC                         : 13
#      XORCY                       : 83
# FlipFlops/Latches                : 1323
#      FD                          : 143
#      FD_1                        : 5
#      FDC                         : 8
#      FDCE                        : 2
#      FDCPE                       : 4
#      FDE                         : 116
#      FDP                         : 6
#      FDR                         : 399
#      FDRE                        : 579
#      FDRS                        : 16
#      FDRSE                       : 22
#      FDS                         : 12
#      FDSE                        : 11
# RAMS                             : 134
#      RAM16X1D                    : 110
#      RAMB16_S4_S4                : 8
#      RAMB16_S9_S9                : 16
# Shift Registers                  : 104
#      SRL16                       : 38


#      SRL16E                      : 66
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 9
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 7
# DCMs                             : 1
#      DCM                         : 1
# Others                           : 4
#      BSCAN_VIRTEX                : 1
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================


PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Device utilization summary:
---------------------------



Selected Device : 2vp30ff896-7 

 Number of Slices:                    1327  out of  13696     9%  
 Number of Slice Flip Flops:          1323  out of  27392     4%  
 Number of 4 input LUTs:              1637  out of  27392     5%  
    Number used as logic:             1313
    Number used as Shift registers:    104
    Number used as RAMs:               220
 Number of IOs:                          9
 Number of bonded IOBs:                  9  out of    556     1%  
 Number of BRAMs:                       24  out of    136    17%  
 Number of GCLKs:                        3  out of     16    18%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT



NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------


-----------------------------------+-----------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                 | Load  |
-----------------------------------+-----------------------------------------------------------------------+-------+
sys_clk_pin                        | dcm_0/Using_Virtex.DCM_INST:CLK0                                      | 1469  |
fpga_0_net_gnd_pin_OBUF            | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_4)| 17    |
opb_mdm_0/opb_mdm_0/drck_i         | BUFG                                                                  | 92    |
opb_mdm_0/bscan_update             | NONE(opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)            | 1     |
-----------------------------------+-----------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                        | Buffer(FF name)                                                                        | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------+
opb_mdm_0/opb_mdm_0/MDM_Core_I1/reset_TX_FIFO(opb_mdm_0/opb_mdm_0/MDM_Core_I1/reset_TX_FIFO:Q)                                                        | NONE(opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)| 1     |
opb_v20_0/OPB_Rst(opb_v20_0/opb_v20_0/POR_FF_I:Q)                                                                                                     | NONE(opb_mdm_0/opb_mdm_0/MDM_Core_I1/opb_RNW_1)                                        | 7     |
plb2opb_bridge_0/plb2opb_bridge_0/PLBside_reset_OPB_timeout_onRd(plb2opb_bridge_0/plb2opb_bridge_0/I_OPB_timeout_side_Reg_CLR:O)                      | NONE(plb2opb_bridge_0/plb2opb_bridge_0/I_OPB_timeout_Reg)                              | 1     |
plb2opb_bridge_0/BGO_SSize<0>(plb2opb_bridge_0/XST_GND:G)                                                                                             | NONE(plb2opb_bridge_0/plb2opb_bridge_0/I_OPB_timeout_Reg)                              | 4     |
opb_mdm_0/opb_mdm_0/MDM_Core_I1/reset_RX_FIFO(opb_mdm_0/opb_mdm_0/MDM_Core_I1/reset_RX_FIFO:Q)                                                        | NONE(opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)| 1     |
plb2opb_bridge_0/plb2opb_bridge_0/PLBside_reset_OPB_retry_onRd(plb2opb_bridge_0/plb2opb_bridge_0/I_B_side_Reg_CLR:O)                                  | NONE(plb2opb_bridge_0/plb2opb_bridge_0/I_A_side_Reg)                                   | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                    | NONE(dcm_0/dcm_0/rst_delay_2)                                                          | 4     |
reset_block/Bus_Struct_Reset<0>(reset_block/reset_block/Bus_Struct_Reset_0:Q)                                                                         | NONE(docm_cntlr/docm_cntlr/S_DSOCMRWCOMPLETE)                                          | 1     |
plb2opb_bridge_0/plb2opb_bridge_0/PLB_abort_regd_clear(plb2opb_bridge_0/plb2opb_bridge_0/I_PLB_abort_regd_clear:O)                                    | NONE(plb2opb_bridge_0/plb2opb_bridge_0/I_PLB_abort_Reg)                                | 1     |
plb2opb_bridge_0/plb2opb_bridge_0/OPBside_reset_Read_inprog_negedge_regd(plb2opb_bridge_0/plb2opb_bridge_0/I_OPBside_reset_Read_inprog_negedge_regd:O)| NONE(plb2opb_bridge_0/plb2opb_bridge_0/I_Read_inprog_negedge_Reg)                      | 1     |
opb_mdm_0/Dbg_Capture_0(opb_mdm_0/opb_mdm_0/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                             | NONE(opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                           | 1     |
opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sel_n(opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                   | NONE(opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                             | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 6.701ns (Maximum Frequency: 149.239MHz)
   Minimum input arrival time before clock: 2.091ns
   Maximum output required time after clock: 5.016ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 6.701ns (frequency: 149.239MHz)


  Total number of paths / destination ports: 27500 / 4362
-------------------------------------------------------------------------
Delay:               6.701ns (Levels of Logic = 9)
  Source:            plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PAValid (FF)
  Destination:       plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_6 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PAValid to plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.370   0.688  plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PAValid (PLB_PAValid)
     end scope: 'plb'
     begin scope: 'plb2opb_bridge_0'
     LUT3:I0->O            5   0.275   0.446  plb2opb_bridge_0/PLB_PAValid_int1 (plb2opb_bridge_0/PLB_PAValid_int)
     LUT4:I2->O            2   0.275   0.396  plb2opb_bridge_0/PLB_IF_I/access_valid_rst_or000011 (plb2opb_bridge_0/BGO_rearbitrate_int)
     LUT3:I2->O            5   0.275   0.526  plb2opb_bridge_0/BGO_rearbitrate1 (BGO_rearbitrate)
     end scope: 'plb2opb_bridge_0'
     begin scope: 'plb'
     LUT2:I1->O            7   0.275   0.483  plb/I_PLB_SLAVE_ORS/REARB_OR/Y_0_or00001 (PLB_Srearbitrate)


     LUT4:I2->O            1   0.275   0.468  plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Set_Cnt_on_plb2opb_rearb_en_SW0_SW0 (N650)
     LUT4:I0->O            4   0.275   0.451  plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Set_Cnt_on_plb2opb_rearb_en (plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Set_Cnt_on_plb2opb_rearb_en)
     LUT4:I3->O            4   0.275   0.413  plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_or0000 (plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_or0000)
     FDRS:R                    0.536          plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_0
    ----------------------------------------
    Total                      6.701ns (2.831ns logic, 3.870ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'opb_mdm_0/opb_mdm_0/drck_i'
  Clock period: 3.518ns (frequency: 284.243MHz)
  Total number of paths / destination ports: 423 / 167
-------------------------------------------------------------------------
Delay:               3.518ns (Levels of Logic = 4)
  Source:            opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Command_Regs[2].Command_FDE (FF)
  Destination:       opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_31 (FF)
  Source Clock:      opb_mdm_0/opb_mdm_0/drck_i rising
  Destination Clock: opb_mdm_0/opb_mdm_0/drck_i rising

  Data Path: opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Command_Regs[2].Command_FDE to opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.370   0.533  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Command_Regs[2].Command_FDE (opb_mdm_0/MDM_Core_I1/data<14>)
     LUT3:I0->O            6   0.275   0.463  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO21 (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_or0001)
     LUT3:I2->O           38   0.275   0.816  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_13_cmp_eq00001 (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_13_cmp_eq0000)
     LUT4:I0->O            1   0.275   0.000  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_31_mux00012 (N237)
     MUXF5:I0->O           1   0.303   0.000  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_31_mux0001_f5 (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_31_mux0001)
     FDE:D                     0.208          opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_31
    ----------------------------------------
    Total                      3.518ns (1.706ns logic, 1.812ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'opb_mdm_0/bscan_update'
  Clock period: 1.948ns (frequency: 513.400MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.948ns (Levels of Logic = 1)
  Source:            opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      opb_mdm_0/bscan_update rising
  Destination Clock: opb_mdm_0/bscan_update rising

  Data Path: opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             16   0.275   0.630  opb_mdm_0/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      1.948ns (0.853ns logic, 1.095ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.746ns (Levels of Logic = 2)
  Source:            sys_rst_pin (PAD)
  Destination:       reset_block/reset_block/EXT_LPF/exr_d1 (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to reset_block/reset_block/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'reset_block'
     FDR:R                     0.536          reset_block/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.746ns (1.414ns logic, 0.331ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'opb_mdm_0/opb_mdm_0/drck_i'


  Total number of paths / destination ports: 81 / 81
-------------------------------------------------------------------------
Offset:              2.091ns (Levels of Logic = 2)
  Source:            opb_mdm_0/opb_mdm_0/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute (FF)
  Destination Clock: opb_mdm_0/opb_mdm_0/drck_i rising

  Data Path: opb_mdm_0/opb_mdm_0/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.597  opb_mdm_0/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I1->O            1   0.275   0.350  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_not0001_SW0 (N91)
     LUT4:I2->O            1   0.275   0.331  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_not0001 (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_not0001)
     FDCE:CE                   0.263          opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute
    ----------------------------------------
    Total                      2.091ns (0.813ns logic, 1.278ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'opb_mdm_0/opb_mdm_0/drck_i'
  Total number of paths / destination ports: 11 / 1
-------------------------------------------------------------------------
Offset:              5.016ns (Levels of Logic = 4)
  Source:            opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SRL16E_2 (FF)
  Destination:       opb_mdm_0/opb_mdm_0/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      opb_mdm_0/opb_mdm_0/drck_i rising

  Data Path: opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SRL16E_2 to opb_mdm_0/opb_mdm_0/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.429  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SRL16E_2 (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/config_TDO_2)
     LUT4:I1->O            1   0.275   0.370  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO55 (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO_map20)
     LUT4:I3->O            1   0.275   0.000  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_G (N233)
     MUXF5:I1->O           1   0.303   0.370  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N230)
     LUT4:I3->O            0   0.275   0.000  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (opb_mdm_0/tdo)
    BSCAN_VIRTEX:TDO2          0.000          opb_mdm_0/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.016ns (3.848ns logic, 1.169ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================


CPU : 28.44 / 28.47 s | Elapsed : 29.00 / 29.00 s


 
--> 


Total memory usage is 206868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    7 (   0 filtered)



*********************************************


Running Xilinx Implementation tools..


*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  


.... Copying flowfile
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/ISE/xilinx/data/fpga.fl
w into working directory /home/kfleming/plbXMD/implementation 



Using Flow File: /home/kfleming/plbXMD/implementation/fpga.flw 
Using Option File(s): 


 /home/kfleming/plbXMD/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"/home/kfleming/plbXMD/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
/home/kfleming/plbXMD/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "/home/kfleming/plbXMD/implementation/system.ngc" ...


Loading design module
"/home/kfleming/plbXMD/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/reset_block_wrapper.ngc"...
Loading design module "/home/kfleming/plbXMD/implementation/iocm_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/iocm_cntlr_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/isocm_bram_wrapper.ngc"...
Loading design module "/home/kfleming/plbXMD/implementation/docm_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/docm_cntlr_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/dsocm_bram_wrapper.ngc"...
Loading design module "/home/kfleming/plbXMD/implementation/plb_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/dcm_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/plb2opb_bridge_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/opb_v20_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/opb_mdm_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


WARNING:NgdBuild:478 - clock net opb_mdm_0/bscan_drck1 with clock driver
   opb_mdm_0/opb_mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:    7
Logic Utilization:
  Number of Slice Flip Flops:         981 out of  27,392    3%
  Number of 4 input LUTs:             838 out of  27,392    3%
Logic Distribution:
  Number of occupied Slices:        1,003 out of  13,696    7%
  Number of Slices containing only related logic:   1,003 out of   1,003  100%
  Number of Slices containing unrelated logic:          0 out of   1,003    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          1,150 out of  27,392    4%
  Number used as logic:               838
  Number used as a route-thru:         39
  Number used for Dual Port RAMs:     180
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      93

  Number of bonded IOBs:                9 out of     556    1%
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                24 out of     136   17%
  Number of GCLKs:                      2 out of      16   12%
  Number of DCMs:                       1 out of       8   12%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  1,622,350
Additional JTAG gate count for IOBs:  432
Peak Memory Usage:  232 MB
Total REAL time to MAP completion:  17 secs 
Total CPU time to MAP completion:   14 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
WARNING:Par:331 - You are using an evaluation version of Xilinx Software. In 55 days, this program will not operate. For
   more information about this product, please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local Field Applications Engineer (FAE) or
   salesperson. If you have any questions, or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Loading device for application Rf_Device from file '2vp30.nph' in environment
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/ISE/.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.92 2006-10-19".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 16     12%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                   9 out of 556     1%
      Number of LOCed IOBs                   9 out of 9     100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        24 out of 136    17%
   Number of SLICEs                       1003 out of 13696   7%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:98caf1) REAL time: 10 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 10 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 10 secs 

Phase 4.2
......
.
Phase 4.2 (Checksum:26259fc) REAL time: 11 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 11 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 11 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 11 secs 

Phase 8.8
.....................


........


.....................
........


........
..


Phase 8.8 (Checksum:eba667) REAL time: 21 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 21 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 26 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 26 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 26 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 26 secs 

REAL time consumed by placer: 28 secs 
CPU  time consumed by placer: 26 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 28 secs 
Total CPU time to Placer completion: 26 secs 

Starting Router



Phase 1: 9555 unrouted;       REAL time: 38 secs 

Phase 2: 7967 unrouted;       REAL time: 39 secs 



Phase 3: 1293 unrouted;       REAL time: 42 secs 

Phase 4: 1293 unrouted; (0)      REAL time: 42 secs 

Phase 5: 1293 unrouted; (0)      REAL time: 42 secs 

Phase 6: 1293 unrouted; (0)      REAL time: 42 secs 



Phase 7: 0 unrouted; (0)      REAL time: 44 secs 



Phase 8: 0 unrouted; (0)      REAL time: 45 secs 

WARNING:Route:447 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
   3 CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|dsocm_porta_BRAM_Clk |              |      |      |            |             |
|                     |     BUFGMUX0P| No   |  708 |  0.239     |  1.245      |
+---------------------+--------------+------+------+------------+-------------+
| opb_mdm_0/Dbg_Clk_7 |     BUFGMUX7S| No   |   53 |  0.047     |  1.242      |
+---------------------+--------------+------+------+------------+-------------+
|opb_mdm_0/bscan_upda |              |      |      |            |             |
|                  te |         Local|      |    1 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.024     |  1.353      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.953ns|     9.047ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.252ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.632ns|     1.368ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.721ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     3.284ns|     N/A|           0
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 46 secs 

Peak Memory Usage:  272 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/ISE/.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.92 2006-10-19)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 16510 paths, 0 nets, and 6949 connections

Design statistics:
   Minimum period:   9.047ns (Maximum frequency: 110.534MHz)


Analysis completed Sun Feb 21 17:48:16 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 6 secs 


xflow done!


*********************************************


Running Bitgen..


*********************************************


cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/ISE/.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.



Sun Feb 21 17:48:21 2010



Running DRC.


WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.


WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 4 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.



INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_0' updated to placement 'RAMB16_X7Y9' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_1' updated to placement 'RAMB16_X5Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_2' updated to placement 'RAMB16_X6Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_3' updated to placement 'RAMB16_X7Y10' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_4' updated to placement 'RAMB16_X7Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_5' updated to placement 'RAMB16_X7Y11' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_6' updated to placement 'RAMB16_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_7' updated to placement 'RAMB16_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_0' updated to placement 'RAMB16_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_1' updated to placement 'RAMB16_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_2' updated to placement 'RAMB16_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_3' updated to placement 'RAMB16_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_4' updated to placement 'RAMB16_X5Y13' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_5' updated to placement 'RAMB16_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_6' updated to placement 'RAMB16_X4Y9' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_7' updated to placement 'RAMB16_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_0' updated to placement 'RAMB16_X0Y8' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_1' updated to placement 'RAMB16_X4Y7' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_2' updated to placement 'RAMB16_X1Y7' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_3' updated to placement 'RAMB16_X3Y7' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_4' updated to placement 'RAMB16_X0Y7' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_5' updated to placement 'RAMB16_X4Y8' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_6' updated to placement 'RAMB16_X2Y7' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_7' updated to placement 'RAMB16_X3Y8' from design.



*********************************************


Creating software libraries...


*********************************************


libgen -mhs system.mhs -p xc2vp30ff896-7 -lp /home/kfleming/xilinx_xup/ system.mss


libgen


Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.





Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 -lp
/home/kfleming/xilinx_xup/ system.mss 

Output Directory (-od)		: /home/kfleming/plbXMD/
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...




Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v2_1_0.tcl ...




Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/isocm_v10_v2_00_b/data/isocm_v10_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/isbram_if_cntlr_v3_00_b/data/isbram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/dsocm_v10_v2_00_b/data/dsocm_v10_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/dsbram_if_cntlr_v3_00_b/data/dsbram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl ...




Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if_cntlr_v2_1_0.tcl ...




Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.tcl ...




Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl ...





Overriding IP level properties ...


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.mpd line 45 - ppc405_0
   (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR value to
   0b0000010011


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.mpd line 47 - ppc405_0
   (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR value to
   0b0000100011


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.mpd line 45 - ppc405_1
   (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR value to
   0b0000010011
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.mpd line 47 - ppc405_1
   (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR value to
   0b0000100011


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v2_1_0.mpd line 35 -
   jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER C_DEVICE value to
   2vp30


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 41 -
   isocm_bram (bram_block) tool is overriding PARAMETER C_FAMILY value to
   virtex2p


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 41 -
   dsocm_bram (bram_block) tool is overriding PARAMETER C_FAMILY value to
   virtex2p


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 41 -
   plb_bram_if_cntlr_1_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.mpd line 59 - dcm_0
   (dcm_module) tool is overriding PARAMETER C_FAMILY value to virtex2p


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.mpd line 41 - opb_mdm_0
   (opb_mdm) tool is overriding PARAMETER C_FAMILY value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0


  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	



Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/isocm_v10_v2_00_b/data/isocm_v10_v2_1_0.mpd line 34 - iocm
   (isocm_v10) tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/isocm_v10_v2_00_b/data/isocm_v10_v2_1_0.mpd line 35 - iocm
   (isocm_v10) tool is overriding PARAMETER C_NUM_SLAVES value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/isocm_v10_v2_00_b/data/isocm_v10_v2_1_0.mpd line 37 - iocm
   (isocm_v10) tcl is overriding PARAMETER C_ISARCVALUE value to 0xFF
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 37 -
   isocm_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 38 -
   isocm_bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH value to
   64
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 39 -
   isocm_bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH value to
   32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 40 -
   isocm_bram (bram_block) tool is overriding PARAMETER C_NUM_WE value to 2
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/dsocm_v10_v2_00_b/data/dsocm_v10_v2_1_0.mpd line 34 - docm
   (dsocm_v10) tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/dsocm_v10_v2_00_b/data/dsocm_v10_v2_1_0.mpd line 35 - docm
   (dsocm_v10) tool is overriding PARAMETER C_NUM_SLAVES value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/dsocm_v10_v2_00_b/data/dsocm_v10_v2_1_0.mpd line 37 - docm
   (dsocm_v10) tcl is overriding PARAMETER C_DSARCVALUE value to 0x80
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 37 -
   dsocm_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 38 -
   dsocm_bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH value to
   32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 39 -
   dsocm_bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH value to
   32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 40 -
   dsocm_bram (bram_block) tool is overriding PARAMETER C_NUM_WE value to 4
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd line 41 - plb
   (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd line 42 - plb
   (plb_v34) tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd line 43 - plb
   (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd line 44 - plb
   (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd line 45 - plb
   (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd
   line 42 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool is overriding
   PARAMETER c_num_masters value to 2
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd
   line 46 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool is overriding
   PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd
   line 47 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool is overriding
   PARAMETER c_plb_awidth value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd
   line 49 - plb_bram_if_cntlr_1 (plb_bram_if_cntlr) tool is overriding
   PARAMETER c_plb_mid_width value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 37 -
   plb_bram_if_cntlr_1_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 38 -
   plb_bram_if_cntlr_1_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 39 -
   plb_bram_if_cntlr_1_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 40 -
   plb_bram_if_cntlr_1_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.mpd line 48
   - plb2opb_bridge_0 (plb2opb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.mpd line 49
   - plb2opb_bridge_0 (plb2opb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.mpd line 50
   - plb2opb_bridge_0 (plb2opb_bridge) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 2
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.mpd line 51
   - plb2opb_bridge_0 (plb2opb_bridge) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.mpd line 52
   - plb2opb_bridge_0 (plb2opb_bridge) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.mpd line 53
   - plb2opb_bridge_0 (plb2opb_bridge) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd line 36 - opb_v20_0
   (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd line 37 - opb_v20_0
   (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd line 38 - opb_v20_0
   (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd line 39 - opb_v20_0
   (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to 1

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


WARNING: plb2opb_bridge_0 DCR bus interface is not set

Check platform configuration ...


IPNAME:isocm_v10 INSTANCE:iocm - /home/kfleming/plbXMD/system.mhs line 80 - 1
master(s) : 1 slave(s)


IPNAME:dsocm_v10 INSTANCE:docm - /home/kfleming/plbXMD/system.mhs line 105 - 1
master(s) : 1 slave(s)
IPNAME:plb_v34 INSTANCE:plb - /home/kfleming/plbXMD/system.mhs line 128 - 2
master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb_v20_0 - /home/kfleming/plbXMD/system.mhs line 178 -
1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...



INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 


  - plb_bram_if_cntlr_1
  - opb_v20_0
  - opb_mdm_0
  - docm_cntlr
  - iocm_cntlr
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 



Building Directory Structure for ppc405_0



Generating platform libraries and device drivers ...



Running CopyFiles ...

Copying files for os standalone_v1_00_a from
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/lib/bsp/standalo
ne_v1_00_a/src/ to /home/kfleming/plbXMD/ppc405_0/libsrc/standalone_v1_00_a/ ...



Copying files for driver opbarb_v1_02_a from
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorI
PLib/drivers/opbarb_v1_02_a/src/ to
/home/kfleming/plbXMD/ppc405_0/libsrc/opbarb_v1_02_a/ ...



Copying files for driver uartlite_v1_02_a from
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorI
PLib/drivers/uartlite_v1_02_a/src/ to
/home/kfleming/plbXMD/ppc405_0/libsrc/uartlite_v1_02_a/ ...



Copying files for driver cpu_ppc405_v1_00_a from
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorI
PLib/drivers/cpu_ppc405_v1_00_a/src/ to
/home/kfleming/plbXMD/ppc405_0/libsrc/cpu_ppc405_v1_00_a/ ...



Running DRCs for OSes, Drivers and Libraries ... 



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 



Configuring make for target include using:

gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling opbarb


Compiling uartlite


Compiling cpu_ppc405



Libraries generated in /home/kfleming/plbXMD/ppc405_0/lib/ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1



Generating platform libraries and device drivers ...



Running CopyFiles ...

Copying files for os standalone_v1_00_a from
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/lib/bsp/standalo
ne_v1_00_a/src/ to /home/kfleming/plbXMD/ppc405_1/libsrc/standalone_v1_00_a/ ...



Copying files for driver cpu_ppc405_v1_00_a from
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorI
PLib/drivers/cpu_ppc405_v1_00_a/src/ to
/home/kfleming/plbXMD/ppc405_1/libsrc/cpu_ppc405_v1_00_a/ ...



Running DRCs for OSes, Drivers and Libraries ... 



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 



Configuring make for target include using:

gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:



gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in /home/kfleming/plbXMD/ppc405_1/lib/ directory



Running execs_generate for OS'es, Drivers and Libraries ... 



LibGen Done. 


powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	     -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
	  


powerpc-eabi-size TestApp_Memory/executable.elf 


   text	   data	    bss	    dec	    hex	filename
   3990	    316	   2088	   6394	   18fa	TestApp_Memory/executable.elf





*********************************************


Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs -lp /home/kfleming/xilinx_xup/ -pe ppc405_0 TestApp_Memory/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.



Parsing MHS File system.mhs...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...




Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v2_1_0.tcl ...




Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/isocm_v10_v2_00_b/data/isocm_v10_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/isbram_if_cntlr_v3_00_b/data/isbram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/dsocm_v10_v2_00_b/data/dsocm_v10_v2_1_0.tcl ...
Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/dsbram_if_cntlr_v3_00_b/data/dsbram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl ...





Overriding IP level properties ...


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.mpd line 45 - ppc405_0
   (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR value to
   0b0000010011
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.mpd line 47 - ppc405_0
   (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR value to
   0b0000100011
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.mpd line 45 - ppc405_1
   (ppc405) tcl is overriding PARAMETER C_ISOCM_DCR_HIGHADDR value to
   0b0000010011


INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.mpd line 47 - ppc405_1
   (ppc405) tcl is overriding PARAMETER C_DSOCM_DCR_HIGHADDR value to
   0b0000100011
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v2_1_0.mpd line 35 -
   jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER C_DEVICE value to 
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 41 -
   isocm_bram (bram_block) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 41 -
   dsocm_bram (bram_block) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 41 -
   plb_bram_if_cntlr_1_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.mpd line 59 - dcm_0
   (dcm_module) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.mpd line 38
   - plb2opb_bridge_0 (plb2opb_bridge) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   /afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcess
   orIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.mpd line 41 - opb_mdm_0
   (opb_mdm) tool is overriding PARAMETER C_FAMILY value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorI
PLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0


  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...


Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

