$date
	Sun Oct 23 02:11:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#68426
b10 &
b10 %
1$
b10 !
1"
#68427
0"
#68430
b1 &
1#
b1 %
#68434
b0 &
b0 %
0#
0$
#1117805
b1100 !
1"
#1117806
b1100 &
b1100 %
1$
#1117807
0"
#1117810
b110 &
b110 %
#1117814
b11 &
b11 %
#1117818
b1010 &
b1010 %
#1117822
b101 &
b101 %
#1117826
b10000 &
b10000 %
#1117830
b1000 &
b1000 %
#1117834
b100 &
b100 %
#1117838
b10 &
b10 %
#1117842
b1 &
b1 %
1#
#1117846
b0 &
0#
b0 %
0$
#2154279
b1010 !
1"
#2154282
b1010 &
b1010 %
1$
#2154283
0"
#2154286
b101 &
b101 %
#2154290
b10000 &
b10000 %
#2154294
b1000 &
b1000 %
#2154298
b100 &
b100 %
#2154302
b10 &
b10 %
#2154306
b1 &
b1 %
1#
#2154310
b0 &
0#
b0 %
0$
#4500012
