LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY dec2to4 IS
PORT ( w : IN STD LOGIC VECTOR(1 DOWNTO 0) ;
En : IN STD LOGIC ;
y : OUT STD LOGIC VECTOR(0 TO 3) ) ;
END dec2to4 ;
ARCHITECTURE Behavior OF dec2to4 IS
SIGNAL Enw : STD LOGIC VECTOR(2 DOWNTO 0) ;
BEGIN
Enw <
 En & w ;
WITH Enw SELECT
y <
 ”1000” WHEN ”100”,
”0100” WHEN ”101”,
”0010” WHEN ”110”,
”0001” WHEN ”111”,
”0000” WHEN OTHERS ;
END Behavior ;