Design Entry;HDL Check||(null)||Checking HDL syntax of 'config_sccb.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||sccb_design.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/77||clock_divider.v(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/16
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||sccb_design.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/78||clock_divider.v(17);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/17
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||sccb_design.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/82||CoreSCCB.v(119);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/119
Implementation;Synthesis||CG290||@W:Referenced variable resetn is not in sensitivity list.||sccb_design.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/83||CoreSCCB.v(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/120
Implementation;Synthesis||CL207||@W:All reachable assignments to data_out[7:0] assign 0, register removed by optimization.||sccb_design.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/85||CoreSCCB.v(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/120
Implementation;Synthesis||CG360||@W:Removing wire cam_pwdn, as there is no assignment to it.||sccb_design.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/87||config_sccb.v(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/9
Implementation;Synthesis||CL318||@W:*Output cam_pwdn has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/89||config_sccb.v(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/9
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/91||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/92||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/93||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/94||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/95||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/96||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/97||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit id_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/98||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit id_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/99||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit id_addr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/100||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit id_addr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/101||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit id_addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/102||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/103||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/104||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/105||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/106||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/107||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 5 of sub_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/108||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of sub_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/109||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of sub_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/110||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of id_addr[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/111||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 1 of id_addr[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/112||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 0 of data_in[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/113||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/130||OSC_C0_OSC_C0_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/131||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/132||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/133||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/134||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||sccb_design.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/145||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||sccb_design.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/154||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||CL189||@N: Register bit sioc_en is always 0.||sccb_design.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/163||CoreSCCB.v(105);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input clk is unused.||sccb_design.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/164||CoreSCCB.v(3);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/3
Implementation;Synthesis||CL159||@N: Input resetn is unused.||sccb_design.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/165||CoreSCCB.v(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/4
Implementation;Synthesis||CL159||@N: Input start is unused.||sccb_design.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/166||CoreSCCB.v(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/5
Implementation;Synthesis||CL159||@N: Input rw is unused.||sccb_design.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/167||CoreSCCB.v(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/6
Implementation;Synthesis||CL159||@N: Input id_addr is unused.||sccb_design.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/168||CoreSCCB.v(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/7
Implementation;Synthesis||CL159||@N: Input sub_addr is unused.||sccb_design.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/169||CoreSCCB.v(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/8
Implementation;Synthesis||CL159||@N: Input data_in is unused.||sccb_design.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/170||CoreSCCB.v(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/9
Implementation;Synthesis||CL159||@N: Input mid_pulse is unused.||sccb_design.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/171||CoreSCCB.v(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/16
Implementation;Synthesis||CL159||@N: Input resetn is unused.||sccb_design.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/173||clock_divider.v(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/6
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/279||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/297||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance config_sccb_0.sub_addr[1] because it is equivalent to instance config_sccb_0.id_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/298||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||BN132||@W:Removing sequential instance config_sccb_0.id_addr[5] because it is equivalent to instance config_sccb_0.id_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/299||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/302||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/303||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/304||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/305||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/306||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver un2_siod (in view: work.CoreSCCB(verilog)) on net siod (in view: work.CoreSCCB(verilog)) has its enable tied to GND.||sccb_design.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/307||coresccb.v(102);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/102
Implementation;Synthesis||MO111||@N: Tristate driver cam_pwdn (in view: work.config_sccb(verilog)) on net cam_pwdn (in view: work.config_sccb(verilog)) has its enable tied to GND.||sccb_design.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/308||config_sccb.v(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/9
Implementation;Synthesis||BN115||@N: Removing instance coresccb_0 (in view: work.config_sccb(verilog)) of type view:work.CoreSCCB(verilog) because it does not drive other instances.||sccb_design.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/309||config_sccb.v(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/31
Implementation;Synthesis||BN115||@N: Removing instance config_sccb_0 (in view: work.sccb_design(verilog)) of type view:work.config_sccb(verilog) because it does not drive other instances.||sccb_design.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/310||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance start (in view: work.config_sccb(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sccb_design.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/311||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance rw (in view: work.config_sccb(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||sccb_design.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/312||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance id_addr[0] (in view: work.config_sccb(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sccb_design.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/313||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance sub_addr[4:3] (in view: work.config_sccb(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sccb_design.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/314||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance data_in[7] (in view: work.config_sccb(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sccb_design.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/315||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance state[4:0] (in view: work.config_sccb(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sccb_design.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/316||config_sccb.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/60
Implementation;Synthesis||BN115||@N: Removing instance sccb_clk_0 (in view: work.config_sccb(verilog)) of type view:work.clock_divider_10000000s_300000s_15s_7s(verilog) because it does not drive other instances.||sccb_design.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/317||config_sccb.v(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/24
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_pulse (in view: work.clock_divider_10000000s_300000s_15s_7s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||sccb_design.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/318||clock_divider.v(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/19
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||sccb_design.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/345||null;null
Implementation;Synthesis||MO111||@N: Tristate driver siod_t (in view: work.sccb_design(verilog)) on net siod (in view: work.sccb_design(verilog)) has its enable tied to GND.||sccb_design.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/347||null;null
Implementation;Synthesis||MO111||@N: Tristate driver cam_pwdn_t (in view: work.sccb_design(verilog)) on net cam_pwdn (in view: work.sccb_design(verilog)) has its enable tied to GND.||sccb_design.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/348||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/392||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/408||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/413||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/414||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/415||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/416||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/417||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||MO111||@N: Tristate driver siod_t (in view: work.sccb_design(verilog)) on net siod (in view: work.sccb_design(verilog)) has its enable tied to GND.||sccb_design.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/418||null;null
Implementation;Synthesis||MO111||@N: Tristate driver cam_pwdn_t (in view: work.sccb_design(verilog)) on net cam_pwdn (in view: work.sccb_design(verilog)) has its enable tied to GND.||sccb_design.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/419||null;null
Implementation;Synthesis||BN114||@W:Removing instance SYSRESET_0 (in view: work.sccb_design(verilog)) of black box view:ACG4.SYSRESET(PRIM) because it does not drive other instances.||sccb_design.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/420||sccb_design.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\sccb_design\sccb_design.v'/linenumber/107
