<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: mem/qos/mem_sink.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2de8987802321a9d5e743b7f5a980a44.html">mem</a></li><li class="navelem"><a class="el" href="dir_a28e8fe357b44968ee5db90a1f35b885.html">qos</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mem_sink.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mem__sink_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Author: Matteo Andreozzi</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef __MEM_QOS_MEM_SINK_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define __MEM_QOS_MEM_SINK_HH__</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem__ctrl_8hh.html">mem/qos/mem_ctrl.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="qport_8hh.html">mem/qport.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;params/QoSMemSinkCtrl.hh&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceQoS.html">QoS</a> {</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html">   57</a></span>&#160;<span class="keyword">class </span><a class="code" href="classQoS_1_1MemSinkCtrl.html">MemSinkCtrl</a> : <span class="keyword">public</span> <a class="code" href="classQoS_1_1MemCtrl.html">MemCtrl</a></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a19da516073b5dbc380d9d77f76eca236">   64</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classstd_1_1deque.html">PacketQueue</a> = <a class="code" href="classstd_1_1deque.html">std::deque&lt;PacketPtr&gt;</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html">   67</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html">MemoryPort</a> : <span class="keyword">public</span> <a class="code" href="classQueuedSlavePort.html">QueuedSlavePort</a></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      <span class="keyword">private</span>:</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ad117269ffff9671e4f8a147bab884615">   71</a></span>&#160;        <a class="code" href="classQoS_1_1MemSinkCtrl.html">MemSinkCtrl</a>&amp; <a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ad117269ffff9671e4f8a147bab884615">memory</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a4437d0191bd12624dd09b2144c7db6e5">   74</a></span>&#160;        <a class="code" href="classRespPacketQueue.html">RespPacketQueue</a> <a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a4437d0191bd12624dd09b2144c7db6e5">queue</a>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ae04d46017571b857f8d38f0f4f557110">MemoryPort</a>(<span class="keyword">const</span> std::string&amp;, <a class="code" href="classQoS_1_1MemSinkCtrl.html">MemSinkCtrl</a>&amp;);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a74ee4d7721daadce8e94c1564fc0b46e">recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ac622f458b3cd53478da0a8d18786dd9d">recvFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#aa8bf40b4c7c1215342aafcac9225dc92">recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <a class="code" href="classstd_1_1list.html">AddrRangeList</a> <a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a74e126ab60fc64a882020fad0f1cd0ea">getAddrRanges</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    };</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="classQoS_1_1MemSinkCtrl.html#a1e7847185f2a147231490181ec0dbc2a">MemSinkCtrl</a>(<span class="keyword">const</span> QoSMemSinkCtrlParams*);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classQoS_1_1MemSinkCtrl.html#ae23d1dccd8f199915bd0cd17537714d3">~MemSinkCtrl</a>();</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a> <a class="code" href="classQoS_1_1MemSinkCtrl.html#a368a70991f36ffbef365fe654ceac86e">drain</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;<a class="code" href="classQoS_1_1MemSinkCtrl.html#a8945dfc2e93f4121fc8e71b7ffc804ea">getPort</a>(<span class="keyword">const</span> std::string &amp;if_name, <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>=<a class="code" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classQoS_1_1MemSinkCtrl.html#a54ba7a8cf90c92874775b4d1a99639f5">init</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#ae77fd30a64585e741ecb8332d751b4f1">  149</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classQoS_1_1MemSinkCtrl.html#ae77fd30a64585e741ecb8332d751b4f1">requestLatency</a>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a3082c1c0a896e4e873a7b5a4caa3f534">  152</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classQoS_1_1MemSinkCtrl.html#a3082c1c0a896e4e873a7b5a4caa3f534">responseLatency</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#ac32065ad5aae870a6fdb7727827266b4">  155</a></span>&#160;    <span class="keyword">const</span> uint64_t <a class="code" href="classQoS_1_1MemSinkCtrl.html#ac32065ad5aae870a6fdb7727827266b4">memoryPacketSize</a>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a5d2f746024a2dce7b5eb631475985009">  158</a></span>&#160;    <span class="keyword">const</span> uint64_t <a class="code" href="classQoS_1_1MemSinkCtrl.html#a5d2f746024a2dce7b5eb631475985009">readBufferSize</a>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#addb64d0b21f82ddc6cc8ca48179c9d7b">  161</a></span>&#160;    <span class="keyword">const</span> uint64_t <a class="code" href="classQoS_1_1MemSinkCtrl.html#addb64d0b21f82ddc6cc8ca48179c9d7b">writeBufferSize</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a9c1893d947e69ef395b7b7f70bd5d787">  164</a></span>&#160;    <a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html">MemoryPort</a> <a class="code" href="classQoS_1_1MemSinkCtrl.html#a9c1893d947e69ef395b7b7f70bd5d787">port</a>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a3b9ac9ba2bcd81d467af433a97413c24">  167</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classQoS_1_1MemSinkCtrl.html#a3b9ac9ba2bcd81d467af433a97413c24">retryRdReq</a>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#aa0b8546c7be4d1ce8a31ae9dbc4de699">  170</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classQoS_1_1MemSinkCtrl.html#aa0b8546c7be4d1ce8a31ae9dbc4de699">retryWrReq</a>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a7fdab1311ce28ae70cd61c40757a7a90">  173</a></span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classQoS_1_1MemSinkCtrl.html#a7fdab1311ce28ae70cd61c40757a7a90">nextRequest</a>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a7e877a1f990b6648af8add15ddd4385b">  176</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classQoS_1_1MemSinkCtrl.html#a7e877a1f990b6648af8add15ddd4385b">numReadRetries</a>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a0957bb4efb7f3738e9da4da113b185c6">  179</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classQoS_1_1MemSinkCtrl.html#a0957bb4efb7f3738e9da4da113b185c6">numWriteRetries</a>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a7766a39a0be70fac42882c2af8a3e46e">  184</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;PacketQueue&gt;</a> <a class="code" href="classQoS_1_1MemSinkCtrl.html#a7766a39a0be70fac42882c2af8a3e46e">readQueue</a>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a3450207ab74530c82e067188074f9938">  189</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;PacketQueue&gt;</a> <a class="code" href="classQoS_1_1MemSinkCtrl.html#a3450207ab74530c82e067188074f9938">writeQueue</a>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classQoS_1_1MemSinkCtrl.html#acccf5e7d448b5053d8942a111622e11e">processNextReqEvent</a>();</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="classEventWrapper.html">EventWrapper</a>&lt;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <a class="code" href="classQoS_1_1MemSinkCtrl.html#a1e7847185f2a147231490181ec0dbc2a">MemSinkCtrl</a>,</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a2d0dee83355fda930563ed2b0a788000">  200</a></span>&#160;        &amp;<a class="code" href="classQoS_1_1MemSinkCtrl.html#acccf5e7d448b5053d8942a111622e11e">MemSinkCtrl::processNextReqEvent</a>&gt; <a class="code" href="classQoS_1_1MemSinkCtrl.html#a2d0dee83355fda930563ed2b0a788000">nextReqEvent</a>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="classQoS_1_1MemSinkCtrl.html#aa9d8b5f6124fe9355140f60e77fe8f8b">readQueueFull</a>(<span class="keyword">const</span> uint64_t packets) <span class="keyword">const</span>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="classQoS_1_1MemSinkCtrl.html#aa55727cea3f8694bdb327d8f4650bf6d">writeQueueFull</a>(<span class="keyword">const</span> uint64_t packets) <span class="keyword">const</span>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a74ee4d7721daadce8e94c1564fc0b46e">recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ac622f458b3cd53478da0a8d18786dd9d">recvFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#aa8bf40b4c7c1215342aafcac9225dc92">recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classQoS_1_1MemSinkCtrl.html#aa94f8dab9e91cbec6531bca49610a62a">regStats</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;};</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;} <span class="comment">// namespace QoS</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __MEM_QOS_MEM_SINK_HH__ */</span><span class="preprocessor"></span></div><div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a5d2f746024a2dce7b5eb631475985009"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a5d2f746024a2dce7b5eb631475985009">QoS::MemSinkCtrl::readBufferSize</a></div><div class="ttdeci">const uint64_t readBufferSize</div><div class="ttdoc">Read request packets queue buffer size in #packets. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00158">mem_sink.hh:158</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a3450207ab74530c82e067188074f9938"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a3450207ab74530c82e067188074f9938">QoS::MemSinkCtrl::writeQueue</a></div><div class="ttdeci">std::vector&lt; PacketQueue &gt; writeQueue</div><div class="ttdoc">QoS-aware (per priority) incoming read requests packets queue. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00189">mem_sink.hh:189</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a9c1893d947e69ef395b7b7f70bd5d787"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a9c1893d947e69ef395b7b7f70bd5d787">QoS::MemSinkCtrl::port</a></div><div class="ttdeci">MemoryPort port</div><div class="ttdoc">Memory slave port. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00164">mem_sink.hh:164</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html_ac622f458b3cd53478da0a8d18786dd9d"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ac622f458b3cd53478da0a8d18786dd9d">QoS::MemSinkCtrl::MemoryPort::recvFunctional</a></div><div class="ttdeci">void recvFunctional(PacketPtr pkt)</div><div class="ttdoc">Receive a Packet in Functional mode. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00365">mem_sink.cc:365</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a65bf40f138cf863f0c5e2d8ca1144126"><div class="ttname"><a href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></div><div class="ttdeci">const PortID InvalidPortID</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00238">types.hh:238</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a></div><div class="ttdeci">DrainState</div><div class="ttdoc">Object drain/handover states. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00071">drain.hh:71</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a54ba7a8cf90c92874775b4d1a99639f5"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a54ba7a8cf90c92874775b4d1a99639f5">QoS::MemSinkCtrl::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">Initializes this object. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00065">mem_sink.cc:65</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_acccf5e7d448b5053d8942a111622e11e"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#acccf5e7d448b5053d8942a111622e11e">QoS::MemSinkCtrl::processNextReqEvent</a></div><div class="ttdeci">void processNextReqEvent()</div><div class="ttdoc">Processes the next Request event according to configured request latency. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00199">mem_sink.cc:199</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a2d0dee83355fda930563ed2b0a788000"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a2d0dee83355fda930563ed2b0a788000">QoS::MemSinkCtrl::nextReqEvent</a></div><div class="ttdeci">EventWrapper&lt; MemSinkCtrl, &amp;MemSinkCtrl::processNextReqEvent &gt; nextReqEvent</div><div class="ttdoc">Event wrapper to schedule next request handler function. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00200">mem_sink.hh:200</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_ae77fd30a64585e741ecb8332d751b4f1"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#ae77fd30a64585e741ecb8332d751b4f1">QoS::MemSinkCtrl::requestLatency</a></div><div class="ttdeci">const Tick requestLatency</div><div class="ttdoc">Memory between requests latency (ticks) </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00149">mem_sink.hh:149</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html_a74e126ab60fc64a882020fad0f1cd0ea"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a74e126ab60fc64a882020fad0f1cd0ea">QoS::MemSinkCtrl::MemoryPort::getAddrRanges</a></div><div class="ttdeci">AddrRangeList getAddrRanges() const</div><div class="ttdoc">Gets the configured address ranges for this port. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00351">mem_sink.cc:351</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a8945dfc2e93f4121fc8e71b7ffc804ea"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a8945dfc2e93f4121fc8e71b7ffc804ea">QoS::MemSinkCtrl::getPort</a></div><div class="ttdeci">Port &amp; getPort(const std::string &amp;if_name, PortID=InvalidPortID) override</div><div class="ttdoc">Getter method to access this memory&amp;#39;s slave port. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00110">mem_sink.cc:110</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a7766a39a0be70fac42882c2af8a3e46e"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a7766a39a0be70fac42882c2af8a3e46e">QoS::MemSinkCtrl::readQueue</a></div><div class="ttdeci">std::vector&lt; PacketQueue &gt; readQueue</div><div class="ttdoc">QoS-aware (per priority) incoming read requests packets queue. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00184">mem_sink.hh:184</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a3b9ac9ba2bcd81d467af433a97413c24"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a3b9ac9ba2bcd81d467af433a97413c24">QoS::MemSinkCtrl::retryRdReq</a></div><div class="ttdeci">bool retryRdReq</div><div class="ttdoc">Read request pending. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00167">mem_sink.hh:167</a></div></div>
<div class="ttc" id="classQueuedSlavePort_html"><div class="ttname"><a href="classQueuedSlavePort.html">QueuedSlavePort</a></div><div class="ttdoc">A queued port is a port that has an infinite queue for outgoing packets and thus decouples the module...</div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00060">qport.hh:60</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html_ae04d46017571b857f8d38f0f4f557110"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ae04d46017571b857f8d38f0f4f557110">QoS::MemSinkCtrl::MemoryPort::MemoryPort</a></div><div class="ttdeci">MemoryPort(const std::string &amp;, MemSinkCtrl &amp;)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00345">mem_sink.cc:345</a></div></div>
<div class="ttc" id="classStats_1_1Scalar_html"><div class="ttname"><a href="classStats_1_1Scalar.html">Stats::Scalar</a></div><div class="ttdoc">This is a simple scalar statistic, like a counter. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02510">statistics.hh:2510</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_aa0b8546c7be4d1ce8a31ae9dbc4de699"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#aa0b8546c7be4d1ce8a31ae9dbc4de699">QoS::MemSinkCtrl::retryWrReq</a></div><div class="ttdeci">bool retryWrReq</div><div class="ttdoc">Write request pending. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00170">mem_sink.hh:170</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html_a4437d0191bd12624dd09b2144c7db6e5"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a4437d0191bd12624dd09b2144c7db6e5">QoS::MemSinkCtrl::MemoryPort::queue</a></div><div class="ttdeci">RespPacketQueue queue</div><div class="ttdoc">Outgoing packet responses queue. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00074">mem_sink.hh:74</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a7e877a1f990b6648af8add15ddd4385b"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a7e877a1f990b6648af8add15ddd4385b">QoS::MemSinkCtrl::numReadRetries</a></div><div class="ttdeci">Stats::Scalar numReadRetries</div><div class="ttdoc">Count the number of read retries. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00176">mem_sink.hh:176</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html_ad117269ffff9671e4f8a147bab884615"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ad117269ffff9671e4f8a147bab884615">QoS::MemSinkCtrl::MemoryPort::memory</a></div><div class="ttdeci">MemSinkCtrl &amp; memory</div><div class="ttdoc">reference to parent memory object </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00071">mem_sink.hh:71</a></div></div>
<div class="ttc" id="qport_8hh_html"><div class="ttname"><a href="qport_8hh.html">qport.hh</a></div><div class="ttdoc">Declaration of the queued port. </div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a0957bb4efb7f3738e9da4da113b185c6"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a0957bb4efb7f3738e9da4da113b185c6">QoS::MemSinkCtrl::numWriteRetries</a></div><div class="ttdeci">Stats::Scalar numWriteRetries</div><div class="ttdoc">Count the number of write retries. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00179">mem_sink.hh:179</a></div></div>
<div class="ttc" id="classEventWrapper_html"><div class="ttname"><a href="classEventWrapper.html">EventWrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00788">eventq.hh:788</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_ac32065ad5aae870a6fdb7727827266b4"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#ac32065ad5aae870a6fdb7727827266b4">QoS::MemSinkCtrl::memoryPacketSize</a></div><div class="ttdeci">const uint64_t memoryPacketSize</div><div class="ttdoc">Memory packet size in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00155">mem_sink.hh:155</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a3082c1c0a896e4e873a7b5a4caa3f534"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a3082c1c0a896e4e873a7b5a4caa3f534">QoS::MemSinkCtrl::responseLatency</a></div><div class="ttdeci">const Tick responseLatency</div><div class="ttdoc">Memory response latency (ticks) </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00152">mem_sink.hh:152</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list&lt; AddrRange &gt;</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a7fdab1311ce28ae70cd61c40757a7a90"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a7fdab1311ce28ae70cd61c40757a7a90">QoS::MemSinkCtrl::nextRequest</a></div><div class="ttdeci">Tick nextRequest</div><div class="ttdoc">Next request service time. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00173">mem_sink.hh:173</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a1e7847185f2a147231490181ec0dbc2a"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a1e7847185f2a147231490181ec0dbc2a">QoS::MemSinkCtrl::MemSinkCtrl</a></div><div class="ttdeci">MemSinkCtrl(const QoSMemSinkCtrlParams *)</div><div class="ttdoc">QoS Memory Sink Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00047">mem_sink.cc:47</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html_aa8bf40b4c7c1215342aafcac9225dc92"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#aa8bf40b4c7c1215342aafcac9225dc92">QoS::MemSinkCtrl::MemoryPort::recvTimingReq</a></div><div class="ttdeci">bool recvTimingReq(PacketPtr pkt)</div><div class="ttdoc">Receive a Packet in Timing mode. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00380">mem_sink.cc:380</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_aa55727cea3f8694bdb327d8f4650bf6d"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#aa55727cea3f8694bdb327d8f4650bf6d">QoS::MemSinkCtrl::writeQueueFull</a></div><div class="ttdeci">bool writeQueueFull(const uint64_t packets) const</div><div class="ttdoc">Check if the write queue has room for more entries. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00083">mem_sink.cc:83</a></div></div>
<div class="ttc" id="mem__ctrl_8hh_html"><div class="ttname"><a href="mem__ctrl_8hh.html">mem_ctrl.hh</a></div></div>
<div class="ttc" id="classstd_1_1deque_html"><div class="ttname"><a href="classstd_1_1deque.html">std::deque</a></div><div class="ttdoc">STL deque class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00047">stl.hh:47</a></div></div>
<div class="ttc" id="namespaceQoS_html"><div class="ttname"><a href="namespaceQoS.html">QoS</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00044">mem_ctrl.cc:44</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a368a70991f36ffbef365fe654ceac86e"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a368a70991f36ffbef365fe654ceac86e">QoS::MemSinkCtrl::drain</a></div><div class="ttdeci">DrainState drain() override</div><div class="ttdoc">Checks and return the Drain state of this SimObject. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00319">mem_sink.cc:319</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html">QoS::MemSinkCtrl</a></div><div class="ttdoc">QoS Memory Sink. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00057">mem_sink.hh:57</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_ae23d1dccd8f199915bd0cd17537714d3"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#ae23d1dccd8f199915bd0cd17537714d3">QoS::MemSinkCtrl::~MemSinkCtrl</a></div><div class="ttdeci">virtual ~MemSinkCtrl()</div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00061">mem_sink.cc:61</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html">QoS::MemSinkCtrl::MemoryPort</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00067">mem_sink.hh:67</a></div></div>
<div class="ttc" id="classRespPacketQueue_html"><div class="ttname"><a href="classRespPacketQueue.html">RespPacketQueue</a></div><div class="ttdef"><b>Definition:</b> <a href="packet__queue_8hh_source.html#l00299">packet_queue.hh:299</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_aa9d8b5f6124fe9355140f60e77fe8f8b"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#aa9d8b5f6124fe9355140f60e77fe8f8b">QoS::MemSinkCtrl::readQueueFull</a></div><div class="ttdeci">bool readQueueFull(const uint64_t packets) const</div><div class="ttdoc">Check if the read queue has room for more entries. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00077">mem_sink.cc:77</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_aa94f8dab9e91cbec6531bca49610a62a"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#aa94f8dab9e91cbec6531bca49610a62a">QoS::MemSinkCtrl::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Registers statistics. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00332">mem_sink.cc:332</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acef4d7d41cb21fdc252e20c04cd7bb8e"><div class="ttname"><a href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a></div><div class="ttdeci">int16_t PortID</div><div class="ttdoc">Port index/ID type, and a symbolic name for an invalid port id. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00237">types.hh:237</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html_a74ee4d7721daadce8e94c1564fc0b46e"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a74ee4d7721daadce8e94c1564fc0b46e">QoS::MemSinkCtrl::MemoryPort::recvAtomic</a></div><div class="ttdeci">Tick recvAtomic(PacketPtr pkt)</div><div class="ttdoc">Receive a Packet in Atomic mode. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00359">mem_sink.cc:359</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html"><div class="ttname"><a href="classQoS_1_1MemCtrl.html">QoS::MemCtrl</a></div><div class="ttdoc">The QoS::MemCtrl is a base class for Memory objects which support QoS - it provides access to a set o...</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00061">mem_ctrl.hh:61</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_addb64d0b21f82ddc6cc8ca48179c9d7b"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#addb64d0b21f82ddc6cc8ca48179c9d7b">QoS::MemSinkCtrl::writeBufferSize</a></div><div class="ttdeci">const uint64_t writeBufferSize</div><div class="ttdoc">Write request packets queue buffer size in #packets. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00161">mem_sink.hh:161</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:09 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
