{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476930093374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476930093376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 00:21:33 2016 " "Processing started: Thu Oct 20 00:21:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476930093376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476930093376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off piso -c piso " "Command: quartus_map --read_settings_files=on --write_settings_files=off piso -c piso" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476930093376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1476930093598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1476930093598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piso-arch " "Found design unit 1: piso-arch" {  } { { "piso.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/Testes/piso/piso.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476930102465 ""} { "Info" "ISGN_ENTITY_NAME" "1 piso " "Found entity 1: piso" {  } { { "piso.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/Testes/piso/piso.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476930102465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476930102465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piso2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 piso2 " "Found entity 1: piso2" {  } { { "piso2.bdf" "" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/Testes/piso/piso2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476930102466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476930102466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "piso " "Elaborating entity \"piso\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476930102486 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp piso.vhd(47) " "VHDL Process Statement warning at piso.vhd(47): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "piso.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/Testes/piso/piso.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476930102487 "|piso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp piso.vhd(49) " "VHDL Process Statement warning at piso.vhd(49): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "piso.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/Testes/piso/piso.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476930102487 "|piso"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1476930103031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476930103031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "piso.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/Testes/piso/piso.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476930103073 "|piso|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load " "No output dependent on input pin \"load\"" {  } { { "piso.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/Testes/piso/piso.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476930103073 "|piso|load"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pi\[0\] " "No output dependent on input pin \"pi\[0\]\"" {  } { { "piso.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/Testes/piso/piso.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476930103073 "|piso|pi[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pi\[1\] " "No output dependent on input pin \"pi\[1\]\"" {  } { { "piso.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/Testes/piso/piso.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476930103073 "|piso|pi[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pi\[2\] " "No output dependent on input pin \"pi\[2\]\"" {  } { { "piso.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/Testes/piso/piso.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476930103073 "|piso|pi[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1476930103073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476930103074 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476930103074 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476930103074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476930103098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 00:21:43 2016 " "Processing ended: Thu Oct 20 00:21:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476930103098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476930103098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476930103098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476930103098 ""}
