NDSummary.OnToolTipsLoaded("File6:svdb_ral_uvm/tb_uvm/env/testbench.sv",{1:"<div class=\"NDToolTip TFile LSystemVerilog\"><div class=\"TTSummary\">Copyright (c) 2025 IC Verimeter. All rights reserved.</div></div>",2:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">Imports all required packages for the testbench</div></div>",254:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">Includes all REGBUS protocol implementation files</div></div>",255:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">Includes register model and SVDB dynamic register files</div></div>",256:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">Includes the UVM environment and test files</div></div>"});