

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Wed Jan  1 00:01:01 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MorrisLecar
* Solution:       MorrisLecar (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.080 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       28|       28| 0.280 us | 0.280 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.21>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 30 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i64 %x_read" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:482]   --->   Operation 31 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bit = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 32 'bitselect' 'bit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_57 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 33 'partselect' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_58 = trunc i64 %p_Val2_s"   --->   Operation 34 'trunc' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.88ns)   --->   "%icmp_ln828 = icmp_eq  i11 %p_Result_57, i11"   --->   Operation 35 'icmp' 'icmp_ln828' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.89ns)   --->   "%icmp_ln832 = icmp_eq  i52 %p_Result_58, i52"   --->   Operation 36 'icmp' 'icmp_ln832' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i11 %p_Result_57" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509]   --->   Operation 37 'zext' 'zext_ln509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.63ns)   --->   "%m_exp = add i12, i12 %zext_ln509" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509]   --->   Operation 38 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_59 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i2.i52, i2, i52 %p_Result_58"   --->   Operation 39 'bitconcatenate' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.26ns)   --->   "%e_frac_1 = sub i54, i54 %p_Result_59"   --->   Operation 40 'sub' 'e_frac_1' <Predicate = true> <Delay = 3.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.94ns)   --->   "%select_ln253 = select i1 %bit, i54 %e_frac_1, i54 %p_Result_59" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 41 'select' 'select_ln253' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32"   --->   Operation 42 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11, i11 %p_Result_57"   --->   Operation 43 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 44 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %m_exp"   --->   Operation 45 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.99ns)   --->   "%icmp_ln338 = icmp_sgt  i12 %m_exp, i12" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 46 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.65>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%m_frac_l = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i54.i7, i54 %select_ln253, i7"   --->   Operation 47 'bitconcatenate' 'm_frac_l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln256 = sext i61 %m_frac_l" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:256]   --->   Operation 48 'sext' 'sext_ln256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sh_prom_i_i373_cast_cast_cast = sext i12 %ush"   --->   Operation 49 'sext' 'sh_prom_i_i373_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sh_prom_i_i373_cast_cast_cast_cast = zext i32 %sh_prom_i_i373_cast_cast_cast"   --->   Operation 50 'zext' 'sh_prom_i_i373_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node m_fix)   --->   "%r_V = ashr i71 %sext_ln256, i71 %sh_prom_i_i373_cast_cast_cast_cast"   --->   Operation 51 'ashr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node m_fix)   --->   "%r_V_6 = shl i71 %sext_ln256, i71 %sh_prom_i_i373_cast_cast_cast_cast"   --->   Operation 52 'shl' 'r_V_6' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (4.60ns) (out node of the LUT)   --->   "%m_fix = select i1 %isNeg, i71 %r_V, i71 %r_V_6"   --->   Operation 53 'select' 'm_fix' <Predicate = true> <Delay = 4.60> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%m_fix_l_V = partselect i64 @_ssdm_op_PartSelect.i64.i71.i32.i32, i71 %m_fix, i32, i32"   --->   Operation 54 'partselect' 'm_fix_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i71.i32.i32, i71 %m_fix, i32, i32"   --->   Operation 55 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i71.i32, i71 %m_fix, i32"   --->   Operation 56 'bitselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i16 %m_fix_hi_V"   --->   Operation 57 'sext' 'sext_ln1070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [3/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_14 = mul i31, i31 %sext_ln1070"   --->   Operation 58 'mul' 'r_V_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i71 %m_fix"   --->   Operation 59 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.59>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sh_prom_i_i353_cast_cast_cast_cast = zext i32 %sh_prom_i_i373_cast_cast_cast"   --->   Operation 60 'zext' 'sh_prom_i_i353_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%r_V_7 = shl i64 %m_fix_l_V, i64 %sh_prom_i_i353_cast_cast_cast_cast"   --->   Operation 61 'shl' 'r_V_7' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%r_V_8 = ashr i64 %m_fix_l_V, i64 %sh_prom_i_i353_cast_cast_cast_cast"   --->   Operation 62 'ashr' 'r_V_8' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [2/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_14 = mul i31, i31 %sext_ln1070"   --->   Operation 63 'mul' 'r_V_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%select_ln1322 = select i1 %isNeg, i64 %r_V_7, i64 %r_V_8"   --->   Operation 64 'select' 'select_ln1322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%shl_ln = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i64.i7, i64 %select_ln1322, i7"   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (4.59ns) (out node of the LUT)   --->   "%icmp_ln338_1 = icmp_ne  i71 %shl_ln, i71 %sext_ln256" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 66 'icmp' 'icmp_ln338_1' <Predicate = true> <Delay = 4.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_14 = mul i31, i31 %sext_ln1070"   --->   Operation 67 'mul' 'r_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%rhs_V = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_60, i18"   --->   Operation 68 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i19 %rhs_V"   --->   Operation 69 'sext' 'sext_ln1146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = add i31 %r_V_14, i31 %sext_ln1146"   --->   Operation 70 'add' 'ret_V_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.23>
ST_5 : Operation 71 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = add i31 %r_V_14, i31 %sext_ln1146"   --->   Operation 71 'add' 'ret_V_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_8, i32, i32"   --->   Operation 72 'partselect' 'p_Result_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_8, i32"   --->   Operation 73 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %ret_V_8"   --->   Operation 74 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.43ns)   --->   "%icmp_ln805 = icmp_eq  i18 %trunc_ln805, i18"   --->   Operation 75 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.67ns)   --->   "%add_ln649 = add i13, i13 %p_Result_cast"   --->   Operation 76 'add' 'add_ln649' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V)   --->   "%select_ln804 = select i1 %icmp_ln805, i13 %p_Result_cast, i13 %add_ln649"   --->   Operation 77 'select' 'select_ln804' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_exp_V = select i1 %p_Result_s, i13 %select_ln804, i13 %p_Result_cast"   --->   Operation 78 'select' 'r_exp_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1072 = sext i13 %r_exp_V"   --->   Operation 79 'sext' 'sext_ln1072' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [5/5] (6.97ns)   --->   "%r_V_10 = mul i71, i71 %sext_ln1072"   --->   Operation 80 'mul' 'r_V_10' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 81 [4/5] (6.97ns)   --->   "%r_V_10 = mul i71, i71 %sext_ln1072"   --->   Operation 81 'mul' 'r_V_10' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 82 [3/5] (6.97ns)   --->   "%r_V_10 = mul i71, i71 %sext_ln1072"   --->   Operation 82 'mul' 'r_V_10' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 83 [2/5] (6.97ns)   --->   "%r_V_10 = mul i71, i71 %sext_ln1072"   --->   Operation 83 'mul' 'r_V_10' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 84 [1/5] (6.97ns)   --->   "%r_V_10 = mul i71, i71 %sext_ln1072"   --->   Operation 84 'mul' 'r_V_10' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_s = partselect i58 @_ssdm_op_PartSelect.i58.i71.i32.i32, i71 %r_V_10, i32, i32"   --->   Operation 85 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.64>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i58.i1, i58 %tmp_s, i1"   --->   Operation 86 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (3.39ns)   --->   "%m_diff = sub i59 %trunc_ln657, i59 %and_ln"   --->   Operation 87 'sub' 'm_diff' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 88 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 89 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 90 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff"   --->   Operation 91 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%Z4_ind_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 92 'partselect' 'Z4_ind_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln492_1 = zext i8 %Z4_ind_V"   --->   Operation 93 'zext' 'zext_ln492_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 94 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [2/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 95 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln492_2 = zext i8 %Z3"   --->   Operation 96 'zext' 'zext_ln492_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 97 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [2/2] (3.25ns)   --->   "%f_Z3_V = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 98 'load' 'f_Z3_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 99 [1/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 99 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%f_Z4_V = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32"   --->   Operation 100 'partselect' 'f_Z4_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i35 %Z4"   --->   Operation 101 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i10 %f_Z4_V"   --->   Operation 102 'zext' 'zext_ln657_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (2.67ns)   --->   "%ret_V_9 = add i36 %zext_ln657_1, i36 %zext_ln657"   --->   Operation 103 'add' 'ret_V_9' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/2] (3.25ns)   --->   "%f_Z3_V = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 104 'load' 'f_Z3_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 7.08>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%ret_V_10 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9, i26 %f_Z3_V"   --->   Operation 105 'bitconcatenate' 'ret_V_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i43 %ret_V_10"   --->   Operation 106 'zext' 'zext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i36 %ret_V_9"   --->   Operation 107 'zext' 'zext_ln1072_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [3/3] (7.08ns)   --->   "%r_V_11 = mul i79 %zext_ln1072_2, i79 %zext_ln1072_1"   --->   Operation 108 'mul' 'r_V_11' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.08>
ST_14 : Operation 109 [2/3] (7.08ns)   --->   "%r_V_11 = mul i79 %zext_ln1072_2, i79 %zext_ln1072_1"   --->   Operation 109 'mul' 'r_V_11' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.08>
ST_15 : Operation 110 [1/3] (7.08ns)   --->   "%r_V_11 = mul i79 %zext_ln1072_2, i79 %zext_ln1072_1"   --->   Operation 110 'mul' 'r_V_11' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln657_4 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_11, i32, i32"   --->   Operation 111 'partselect' 'trunc_ln657_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln492_3 = zext i8 %Z2"   --->   Operation 112 'zext' 'zext_ln492_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 113 'getelementptr' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 114 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 5.67>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i43 %ret_V_10"   --->   Operation 115 'zext' 'zext_ln1146' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i20 %trunc_ln657_4"   --->   Operation 116 'zext' 'zext_ln657_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (2.71ns)   --->   "%add_ln657 = add i36 %zext_ln657_2, i36 %ret_V_9"   --->   Operation 117 'add' 'add_ln657' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln657_3 = zext i36 %add_ln657"   --->   Operation 118 'zext' 'zext_ln657_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln1146, i44 %zext_ln657_3"   --->   Operation 119 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 120 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32, i32"   --->   Operation 121 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.66>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1, i40 %tmp_4"   --->   Operation 122 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1072_3 = zext i49 %exp_Z2_m_1_V"   --->   Operation 123 'zext' 'zext_ln1072_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1072_4 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 124 'zext' 'zext_ln1072_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [5/5] (5.66ns)   --->   "%r_V_12 = mul i93 %zext_ln1072_4, i93 %zext_ln1072_3"   --->   Operation 125 'mul' 'r_V_12' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.66>
ST_18 : Operation 126 [4/5] (5.66ns)   --->   "%r_V_12 = mul i93 %zext_ln1072_4, i93 %zext_ln1072_3"   --->   Operation 126 'mul' 'r_V_12' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.66>
ST_19 : Operation 127 [3/5] (5.66ns)   --->   "%r_V_12 = mul i93 %zext_ln1072_4, i93 %zext_ln1072_3"   --->   Operation 127 'mul' 'r_V_12' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.66>
ST_20 : Operation 128 [2/5] (5.66ns)   --->   "%r_V_12 = mul i93 %zext_ln1072_4, i93 %zext_ln1072_3"   --->   Operation 128 'mul' 'r_V_12' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.66>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i8 %m_diff_hi_V"   --->   Operation 129 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 130 'getelementptr' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 131 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 131 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_21 : Operation 132 [1/5] (5.66ns)   --->   "%r_V_12 = mul i93 %zext_ln1072_4, i93 %zext_ln1072_3"   --->   Operation 132 'mul' 'r_V_12' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln657_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_12, i32, i32"   --->   Operation 133 'partselect' 'trunc_ln657_5' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.17>
ST_22 : Operation 134 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 134 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1, i40 %tmp_4, i2"   --->   Operation 135 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1146_1 = zext i51 %lhs_V_2"   --->   Operation 136 'zext' 'zext_ln1146_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln657_4 = zext i36 %trunc_ln657_5"   --->   Operation 137 'zext' 'zext_ln657_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (2.98ns)   --->   "%add_ln657_2 = add i44 %zext_ln657_4, i44 %exp_Z2P_m_1_V"   --->   Operation 138 'add' 'add_ln657_2' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln657_5 = zext i44 %add_ln657_2"   --->   Operation 139 'zext' 'zext_ln657_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln1146_1, i52 %zext_ln657_5"   --->   Operation 140 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32, i32"   --->   Operation 141 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32, i32"   --->   Operation 142 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.66>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i50 %exp_Z1_hi_V"   --->   Operation 143 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 144 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [5/5] (5.66ns)   --->   "%r_V_15 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 145 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.66>
ST_24 : Operation 146 [4/5] (5.66ns)   --->   "%r_V_15 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 146 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.66>
ST_25 : Operation 147 [3/5] (5.66ns)   --->   "%r_V_15 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 147 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.66>
ST_26 : Operation 148 [2/5] (5.66ns)   --->   "%r_V_15 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 148 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.66>
ST_27 : Operation 149 [1/1] (3.36ns)   --->   "%ret_V = add i58, i58 %exp_Z1_V"   --->   Operation 149 'add' 'ret_V' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 150 [1/5] (5.66ns)   --->   "%r_V_15 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 150 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i58 %ret_V"   --->   Operation 151 'trunc' 'trunc_ln1146' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln1146_2 = trunc i58 %ret_V"   --->   Operation 152 'trunc' 'trunc_ln1146_2' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 6.58>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V, i49"   --->   Operation 153 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1146_2 = zext i100 %r_V_15"   --->   Operation 154 'zext' 'zext_ln1146_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1146_3 = zext i100 %r_V_15"   --->   Operation 155 'zext' 'zext_ln1146_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1146, i49"   --->   Operation 156 'bitconcatenate' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1146_4 = zext i100 %r_V_15"   --->   Operation 157 'zext' 'zext_ln1146_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln1146_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1146_2, i49"   --->   Operation 158 'bitconcatenate' 'trunc_ln1146_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (4.75ns)   --->   "%ret_V_7 = add i107 %zext_ln1146_2, i107 %lhs_V_4"   --->   Operation 159 'add' 'ret_V_7' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 160 [1/1] (4.69ns)   --->   "%add_ln1146_1 = add i105 %trunc_ln1146_1, i105 %zext_ln1146_4"   --->   Operation 160 'add' 'add_ln1146_1' <Predicate = true> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 161 [1/1] (4.72ns)   --->   "%add_ln1146_2 = add i106 %trunc_ln5, i106 %zext_ln1146_3"   --->   Operation 161 'add' 'add_ln1146_2' <Predicate = true> <Delay = 4.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_7, i32"   --->   Operation 162 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 163 [1/1] (1.67ns)   --->   "%r_exp_V_1 = add i13, i13 %r_exp_V"   --->   Operation 163 'add' 'r_exp_V_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 164 [1/1] (0.69ns)   --->   "%select_ln332 = select i1 %tmp_23, i13 %r_exp_V, i13 %r_exp_V_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 164 'select' 'select_ln332' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %select_ln332, i32, i32"   --->   Operation 165 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (1.13ns)   --->   "%icmp_ln844 = icmp_sgt  i3 %tmp_24, i3"   --->   Operation 166 'icmp' 'icmp_ln844' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i13 %select_ln332"   --->   Operation 167 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 5.53>
ST_29 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2"   --->   Operation 168 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%select_ln221 = select i1 %bit, i64, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:221]   --->   Operation 169 'select' 'select_ln221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 170 [1/1] (0.97ns)   --->   "%or_ln338 = or i1 %icmp_ln338_1, i1 %icmp_ln844" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 170 'or' 'or_ln338' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln253, i32"   --->   Operation 171 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln339 = select i1 %tmp_25, i64, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 172 'select' 'select_ln339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 173 [1/1] (2.09ns)   --->   "%icmp_ln848 = icmp_slt  i13 %select_ln332, i13"   --->   Operation 173 'icmp' 'icmp_ln848' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1146_2, i32, i32"   --->   Operation 174 'partselect' 'tmp' <Predicate = (tmp_23)> <Delay = 0.00>
ST_29 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%tmp_7 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1146_1, i32, i32"   --->   Operation 175 'partselect' 'tmp_7' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_29 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%tmp_V = select i1 %tmp_23, i52 %tmp, i52 %tmp_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 176 'select' 'tmp_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 177 [1/1] (1.63ns)   --->   "%p_Val2_34 = add i11, i11 %trunc_ln170"   --->   Operation 177 'add' 'p_Val2_34' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%p_Result_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1, i11 %p_Val2_34, i52 %tmp_V"   --->   Operation 178 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%bitcast_ln520 = bitcast i64 %p_Result_5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520]   --->   Operation 179 'bitcast' 'bitcast_ln520' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%and_ln832 = and i1 %icmp_ln828, i1 %icmp_ln832"   --->   Operation 180 'and' 'and_ln832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 181 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln832 = select i1 %and_ln832, i64 %select_ln221, i64 %bitcast_ln520"   --->   Operation 181 'select' 'select_ln832' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%xor_ln832 = xor i1 %icmp_ln832, i1"   --->   Operation 182 'xor' 'xor_ln832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln832_1 = and i1 %icmp_ln828, i1 %xor_ln832"   --->   Operation 183 'and' 'and_ln832_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 184 [1/1] (0.97ns)   --->   "%xor_ln828 = xor i1 %icmp_ln828, i1"   --->   Operation 184 'xor' 'xor_ln828' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%xor_ln338 = xor i1 %or_ln338, i1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 185 'xor' 'xor_ln338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%and_ln338 = and i1 %icmp_ln338, i1 %xor_ln338" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 186 'and' 'and_ln338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%or_ln844 = or i1 %icmp_ln338, i1 %icmp_ln844"   --->   Operation 187 'or' 'or_ln844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%xor_ln844 = xor i1 %or_ln844, i1"   --->   Operation 188 'xor' 'xor_ln844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%or_ln844_1 = or i1 %and_ln338, i1 %xor_ln844"   --->   Operation 189 'or' 'or_ln844_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%tmp23 = and i1 %or_ln844_1, i1 %xor_ln828"   --->   Operation 190 'and' 'tmp23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp13 = and i1 %tmp23, i1 %icmp_ln848"   --->   Operation 191 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%sel_tmp4 = select i1 %sel_tmp13, i64, i64"   --->   Operation 192 'select' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = or i1 %sel_tmp13, i1 %and_ln832_1"   --->   Operation 193 'or' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%sel_tmp14 = select i1 %empty, i64 %sel_tmp4, i64 %select_ln832"   --->   Operation 194 'select' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp20)   --->   "%and_ln338_1 = and i1 %icmp_ln338, i1 %or_ln338" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 195 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp20)   --->   "%xor_ln338_1 = xor i1 %icmp_ln338, i1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 196 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp20)   --->   "%and_ln844 = and i1 %icmp_ln844, i1 %xor_ln338_1"   --->   Operation 197 'and' 'and_ln844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp20)   --->   "%or_ln844_2 = or i1 %and_ln338_1, i1 %and_ln844"   --->   Operation 198 'or' 'or_ln844_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 199 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp20 = and i1 %or_ln844_2, i1 %xor_ln828"   --->   Operation 199 'and' 'sel_tmp20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 200 [1/1] (1.48ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp20, i64 %select_ln339, i64 %sel_tmp14"   --->   Operation 200 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 201 [1/1] (0.00ns)   --->   "%ret_ln368 = ret i64 %UnifiedRetVal" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368]   --->   Operation 201 'ret' 'ret_ln368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                                                             (read          ) [ 000000000000000000000000000000]
p_Val2_s                                                           (bitcast       ) [ 000000000000000000000000000000]
bit                                                                (bitselect     ) [ 011111111111111111111111111111]
p_Result_57                                                        (partselect    ) [ 000000000000000000000000000000]
p_Result_58                                                        (trunc         ) [ 000000000000000000000000000000]
icmp_ln828                                                         (icmp          ) [ 011111111111111111111111111111]
icmp_ln832                                                         (icmp          ) [ 011111111111111111111111111111]
zext_ln509                                                         (zext          ) [ 000000000000000000000000000000]
m_exp                                                              (add           ) [ 000000000000000000000000000000]
p_Result_59                                                        (bitconcatenate) [ 000000000000000000000000000000]
e_frac_1                                                           (sub           ) [ 000000000000000000000000000000]
select_ln253                                                       (select        ) [ 011111111111111111111111111111]
isNeg                                                              (bitselect     ) [ 011100000000000000000000000000]
sub_ln1311                                                         (sub           ) [ 000000000000000000000000000000]
sext_ln1311                                                        (sext          ) [ 000000000000000000000000000000]
ush                                                                (select        ) [ 011000000000000000000000000000]
icmp_ln338                                                         (icmp          ) [ 011111111111111111111111111111]
m_frac_l                                                           (bitconcatenate) [ 000000000000000000000000000000]
sext_ln256                                                         (sext          ) [ 010100000000000000000000000000]
sh_prom_i_i373_cast_cast_cast                                      (sext          ) [ 010100000000000000000000000000]
sh_prom_i_i373_cast_cast_cast_cast                                 (zext          ) [ 000000000000000000000000000000]
r_V                                                                (ashr          ) [ 000000000000000000000000000000]
r_V_6                                                              (shl           ) [ 000000000000000000000000000000]
m_fix                                                              (select        ) [ 000000000000000000000000000000]
m_fix_l_V                                                          (partselect    ) [ 010100000000000000000000000000]
m_fix_hi_V                                                         (partselect    ) [ 000000000000000000000000000000]
p_Result_60                                                        (bitselect     ) [ 010110000000000000000000000000]
sext_ln1070                                                        (sext          ) [ 010110000000000000000000000000]
trunc_ln657                                                        (trunc         ) [ 010111111111000000000000000000]
sh_prom_i_i353_cast_cast_cast_cast                                 (zext          ) [ 000000000000000000000000000000]
r_V_7                                                              (shl           ) [ 000000000000000000000000000000]
r_V_8                                                              (ashr          ) [ 000000000000000000000000000000]
select_ln1322                                                      (select        ) [ 000000000000000000000000000000]
shl_ln                                                             (bitconcatenate) [ 000000000000000000000000000000]
icmp_ln338_1                                                       (icmp          ) [ 010011111111111111111111111111]
r_V_14                                                             (mul           ) [ 010001000000000000000000000000]
rhs_V                                                              (bitconcatenate) [ 000000000000000000000000000000]
sext_ln1146                                                        (sext          ) [ 010001000000000000000000000000]
ret_V_8                                                            (add           ) [ 000000000000000000000000000000]
p_Result_cast                                                      (partselect    ) [ 000000000000000000000000000000]
p_Result_s                                                         (bitselect     ) [ 000000000000000000000000000000]
trunc_ln805                                                        (trunc         ) [ 000000000000000000000000000000]
icmp_ln805                                                         (icmp          ) [ 000000000000000000000000000000]
add_ln649                                                          (add           ) [ 000000000000000000000000000000]
select_ln804                                                       (select        ) [ 000000000000000000000000000000]
r_exp_V                                                            (select        ) [ 010000111111111111111111111110]
sext_ln1072                                                        (sext          ) [ 010000011110000000000000000000]
r_V_10                                                             (mul           ) [ 000000000000000000000000000000]
tmp_s                                                              (partselect    ) [ 010000000001000000000000000000]
and_ln                                                             (bitconcatenate) [ 000000000000000000000000000000]
m_diff                                                             (sub           ) [ 000000000000000000000000000000]
m_diff_hi_V                                                        (partselect    ) [ 010000000000111111111100000000]
Z2                                                                 (partselect    ) [ 010000000000111111111110000000]
Z3                                                                 (partselect    ) [ 010000000000110000000000000000]
Z4                                                                 (trunc         ) [ 010000000000100000000000000000]
Z4_ind_V                                                           (partselect    ) [ 000000000000000000000000000000]
zext_ln492_1                                                       (zext          ) [ 000000000000000000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 010000000000100000000000000000]
zext_ln492_2                                                       (zext          ) [ 000000000000000000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 (getelementptr ) [ 010000000000100000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load   (load          ) [ 000000000000000000000000000000]
f_Z4_V                                                             (partselect    ) [ 000000000000000000000000000000]
zext_ln657                                                         (zext          ) [ 000000000000000000000000000000]
zext_ln657_1                                                       (zext          ) [ 000000000000000000000000000000]
ret_V_9                                                            (add           ) [ 010000000000011110000000000000]
f_Z3_V                                                             (load          ) [ 010000000000010000000000000000]
ret_V_10                                                           (bitconcatenate) [ 010000000000001110000000000000]
zext_ln1072_1                                                      (zext          ) [ 010000000000001100000000000000]
zext_ln1072_2                                                      (zext          ) [ 010000000000001100000000000000]
r_V_11                                                             (mul           ) [ 000000000000000000000000000000]
trunc_ln657_4                                                      (partselect    ) [ 010000000000000010000000000000]
zext_ln492_3                                                       (zext          ) [ 000000000000000000000000000000]
table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 010000000000000010000000000000]
zext_ln1146                                                        (zext          ) [ 000000000000000000000000000000]
zext_ln657_2                                                       (zext          ) [ 000000000000000000000000000000]
add_ln657                                                          (add           ) [ 000000000000000000000000000000]
zext_ln657_3                                                       (zext          ) [ 000000000000000000000000000000]
exp_Z2P_m_1_V                                                      (add           ) [ 010000000000000001111110000000]
f_Z2_V                                                             (load          ) [ 000000000000000000000000000000]
tmp_4                                                              (partselect    ) [ 010000000000000001111110000000]
exp_Z2_m_1_V                                                       (bitconcatenate) [ 000000000000000000000000000000]
zext_ln1072_3                                                      (zext          ) [ 010000000000000000111100000000]
zext_ln1072_4                                                      (zext          ) [ 010000000000000000111100000000]
zext_ln492                                                         (zext          ) [ 000000000000000000000000000000]
table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr (getelementptr ) [ 010000000000000000000010000000]
r_V_12                                                             (mul           ) [ 000000000000000000000000000000]
trunc_ln657_5                                                      (partselect    ) [ 010000000000000000000010000000]
exp_Z1_V                                                           (load          ) [ 010000000000000000000001111100]
lhs_V_2                                                            (bitconcatenate) [ 000000000000000000000000000000]
zext_ln1146_1                                                      (zext          ) [ 000000000000000000000000000000]
zext_ln657_4                                                       (zext          ) [ 000000000000000000000000000000]
add_ln657_2                                                        (add           ) [ 000000000000000000000000000000]
zext_ln657_5                                                       (zext          ) [ 000000000000000000000000000000]
exp_Z1P_m_1_l_V                                                    (add           ) [ 000000000000000000000000000000]
exp_Z1P_m_1_V                                                      (partselect    ) [ 010000000000000000000001000000]
exp_Z1_hi_V                                                        (partselect    ) [ 010000000000000000000001000000]
zext_ln1070                                                        (zext          ) [ 010000000000000000000000111100]
zext_ln1072                                                        (zext          ) [ 010000000000000000000000111100]
ret_V                                                              (add           ) [ 010000000000000000000000000010]
r_V_15                                                             (mul           ) [ 010000000000000000000000000010]
trunc_ln1146                                                       (trunc         ) [ 010000000000000000000000000010]
trunc_ln1146_2                                                     (trunc         ) [ 010000000000000000000000000010]
lhs_V_4                                                            (bitconcatenate) [ 000000000000000000000000000000]
zext_ln1146_2                                                      (zext          ) [ 000000000000000000000000000000]
zext_ln1146_3                                                      (zext          ) [ 000000000000000000000000000000]
trunc_ln5                                                          (bitconcatenate) [ 000000000000000000000000000000]
zext_ln1146_4                                                      (zext          ) [ 000000000000000000000000000000]
trunc_ln1146_1                                                     (bitconcatenate) [ 000000000000000000000000000000]
ret_V_7                                                            (add           ) [ 000000000000000000000000000000]
add_ln1146_1                                                       (add           ) [ 010000000000000000000000000001]
add_ln1146_2                                                       (add           ) [ 010000000000000000000000000001]
tmp_23                                                             (bitselect     ) [ 010000000000000000000000000001]
r_exp_V_1                                                          (add           ) [ 000000000000000000000000000000]
select_ln332                                                       (select        ) [ 010000000000000000000000000001]
tmp_24                                                             (partselect    ) [ 000000000000000000000000000000]
icmp_ln844                                                         (icmp          ) [ 010000000000000000000000000001]
trunc_ln170                                                        (trunc         ) [ 010000000000000000000000000001]
specpipeline_ln0                                                   (specpipeline  ) [ 000000000000000000000000000000]
select_ln221                                                       (select        ) [ 000000000000000000000000000000]
or_ln338                                                           (or            ) [ 000000000000000000000000000000]
tmp_25                                                             (bitselect     ) [ 000000000000000000000000000000]
select_ln339                                                       (select        ) [ 000000000000000000000000000000]
icmp_ln848                                                         (icmp          ) [ 000000000000000000000000000000]
tmp                                                                (partselect    ) [ 000000000000000000000000000000]
tmp_7                                                              (partselect    ) [ 000000000000000000000000000000]
tmp_V                                                              (select        ) [ 000000000000000000000000000000]
p_Val2_34                                                          (add           ) [ 000000000000000000000000000000]
p_Result_5                                                         (bitconcatenate) [ 000000000000000000000000000000]
bitcast_ln520                                                      (bitcast       ) [ 000000000000000000000000000000]
and_ln832                                                          (and           ) [ 000000000000000000000000000000]
select_ln832                                                       (select        ) [ 000000000000000000000000000000]
xor_ln832                                                          (xor           ) [ 000000000000000000000000000000]
and_ln832_1                                                        (and           ) [ 000000000000000000000000000000]
xor_ln828                                                          (xor           ) [ 000000000000000000000000000000]
xor_ln338                                                          (xor           ) [ 000000000000000000000000000000]
and_ln338                                                          (and           ) [ 000000000000000000000000000000]
or_ln844                                                           (or            ) [ 000000000000000000000000000000]
xor_ln844                                                          (xor           ) [ 000000000000000000000000000000]
or_ln844_1                                                         (or            ) [ 000000000000000000000000000000]
tmp23                                                              (and           ) [ 000000000000000000000000000000]
sel_tmp13                                                          (and           ) [ 000000000000000000000000000000]
sel_tmp4                                                           (select        ) [ 000000000000000000000000000000]
empty                                                              (or            ) [ 000000000000000000000000000000]
sel_tmp14                                                          (select        ) [ 000000000000000000000000000000]
and_ln338_1                                                        (and           ) [ 000000000000000000000000000000]
xor_ln338_1                                                        (xor           ) [ 000000000000000000000000000000]
and_ln844                                                          (and           ) [ 000000000000000000000000000000]
or_ln844_2                                                         (or            ) [ 000000000000000000000000000000]
sel_tmp20                                                          (and           ) [ 000000000000000000000000000000]
UnifiedRetVal                                                      (select        ) [ 000000000000000000000000000000]
ret_ln368                                                          (ret           ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i2.i52"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i54.i7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i71.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i64.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i59.i58.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1004" name="x_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="26" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="0"/>
<pin id="224" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="225" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="226" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="26" slack="1"/>
<pin id="227" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load/11 f_Z3_V/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="26" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1/11 "/>
</bind>
</comp>

<comp id="237" class="1004" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="42" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/15 "/>
</bind>
</comp>

<comp id="250" class="1004" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="58" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/21 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/21 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Val2_s_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="bit_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_Result_57_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="0" index="3" bw="7" slack="0"/>
<pin id="280" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_57/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Result_58_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_58/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln828_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln832_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="52" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln832/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln509_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="0"/>
<pin id="303" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln509/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="m_exp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="0"/>
<pin id="307" dir="0" index="1" bw="11" slack="0"/>
<pin id="308" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Result_59_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="54" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="52" slack="0"/>
<pin id="315" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_59/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="e_frac_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="54" slack="0"/>
<pin id="322" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_1/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln253_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="54" slack="0"/>
<pin id="328" dir="0" index="2" bw="54" slack="0"/>
<pin id="329" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="isNeg_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="12" slack="0"/>
<pin id="336" dir="0" index="2" bw="5" slack="0"/>
<pin id="337" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sub_ln1311_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="0"/>
<pin id="343" dir="0" index="1" bw="11" slack="0"/>
<pin id="344" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln1311_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="0"/>
<pin id="349" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="ush_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="11" slack="0"/>
<pin id="354" dir="0" index="2" bw="12" slack="0"/>
<pin id="355" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln338_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="m_frac_l_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="61" slack="0"/>
<pin id="367" dir="0" index="1" bw="54" slack="1"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_frac_l/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln256_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="61" slack="0"/>
<pin id="374" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln256/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sh_prom_i_i373_cast_cast_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i373_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sh_prom_i_i373_cast_cast_cast_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="0"/>
<pin id="381" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i373_cast_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="r_V_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="61" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="r_V_6_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="61" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="m_fix_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="0" index="1" bw="71" slack="0"/>
<pin id="398" dir="0" index="2" bw="71" slack="0"/>
<pin id="399" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="m_fix_l_V_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="71" slack="0"/>
<pin id="405" dir="0" index="2" bw="4" slack="0"/>
<pin id="406" dir="0" index="3" bw="8" slack="0"/>
<pin id="407" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_l_V/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="m_fix_hi_V_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="71" slack="0"/>
<pin id="415" dir="0" index="2" bw="7" slack="0"/>
<pin id="416" dir="0" index="3" bw="8" slack="0"/>
<pin id="417" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Result_60_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="71" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_60/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln1070_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1070/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln657_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="71" slack="0"/>
<pin id="436" dir="1" index="1" bw="59" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sh_prom_i_i353_cast_cast_cast_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="12" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i353_cast_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="r_V_7_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="1"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_7/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="r_V_8_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="1"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_8/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln1322_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="2"/>
<pin id="453" dir="0" index="1" bw="64" slack="0"/>
<pin id="454" dir="0" index="2" bw="64" slack="0"/>
<pin id="455" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1322/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="shl_ln_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="71" slack="0"/>
<pin id="460" dir="0" index="1" bw="64" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln338_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="71" slack="0"/>
<pin id="468" dir="0" index="1" bw="61" slack="1"/>
<pin id="469" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338_1/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="rhs_V_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="19" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="2"/>
<pin id="474" dir="0" index="2" bw="18" slack="0"/>
<pin id="475" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln1146_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="19" slack="0"/>
<pin id="480" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Result_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="13" slack="0"/>
<pin id="484" dir="0" index="1" bw="31" slack="0"/>
<pin id="485" dir="0" index="2" bw="6" slack="0"/>
<pin id="486" dir="0" index="3" bw="6" slack="0"/>
<pin id="487" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_cast/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_Result_s_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="31" slack="0"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln805_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="0"/>
<pin id="500" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln805_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="18" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln649_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="13" slack="0"/>
<pin id="510" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln649/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln804_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="13" slack="0"/>
<pin id="516" dir="0" index="2" bw="13" slack="0"/>
<pin id="517" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln804/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="r_exp_V_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="13" slack="0"/>
<pin id="524" dir="0" index="2" bw="13" slack="0"/>
<pin id="525" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln1072_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="13" slack="1"/>
<pin id="531" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1072/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="71" slack="0"/>
<pin id="534" dir="0" index="1" bw="13" slack="0"/>
<pin id="535" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_s_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="58" slack="0"/>
<pin id="540" dir="0" index="1" bw="71" slack="0"/>
<pin id="541" dir="0" index="2" bw="5" slack="0"/>
<pin id="542" dir="0" index="3" bw="8" slack="0"/>
<pin id="543" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="548" class="1004" name="and_ln_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="59" slack="0"/>
<pin id="550" dir="0" index="1" bw="58" slack="1"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/11 "/>
</bind>
</comp>

<comp id="555" class="1004" name="m_diff_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="59" slack="9"/>
<pin id="557" dir="0" index="1" bw="59" slack="0"/>
<pin id="558" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff/11 "/>
</bind>
</comp>

<comp id="560" class="1004" name="m_diff_hi_V_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="59" slack="0"/>
<pin id="563" dir="0" index="2" bw="7" slack="0"/>
<pin id="564" dir="0" index="3" bw="7" slack="0"/>
<pin id="565" dir="1" index="4" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="Z2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="59" slack="0"/>
<pin id="573" dir="0" index="2" bw="7" slack="0"/>
<pin id="574" dir="0" index="3" bw="7" slack="0"/>
<pin id="575" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2/11 "/>
</bind>
</comp>

<comp id="580" class="1004" name="Z3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="59" slack="0"/>
<pin id="583" dir="0" index="2" bw="7" slack="0"/>
<pin id="584" dir="0" index="3" bw="7" slack="0"/>
<pin id="585" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="Z4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="59" slack="0"/>
<pin id="592" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/11 "/>
</bind>
</comp>

<comp id="594" class="1004" name="Z4_ind_V_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="59" slack="0"/>
<pin id="597" dir="0" index="2" bw="6" slack="0"/>
<pin id="598" dir="0" index="3" bw="7" slack="0"/>
<pin id="599" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind_V/11 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln492_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_1/11 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln492_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_2/11 "/>
</bind>
</comp>

<comp id="614" class="1004" name="f_Z4_V_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="0"/>
<pin id="616" dir="0" index="1" bw="26" slack="0"/>
<pin id="617" dir="0" index="2" bw="6" slack="0"/>
<pin id="618" dir="0" index="3" bw="6" slack="0"/>
<pin id="619" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4_V/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln657_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="35" slack="1"/>
<pin id="626" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/12 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln657_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_1/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="ret_V_9_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="0"/>
<pin id="633" dir="0" index="1" bw="35" slack="0"/>
<pin id="634" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/12 "/>
</bind>
</comp>

<comp id="637" class="1004" name="ret_V_10_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="43" slack="0"/>
<pin id="639" dir="0" index="1" bw="8" slack="2"/>
<pin id="640" dir="0" index="2" bw="1" slack="0"/>
<pin id="641" dir="0" index="3" bw="26" slack="1"/>
<pin id="642" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_10/13 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln1072_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="43" slack="0"/>
<pin id="647" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_1/13 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln1072_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="36" slack="1"/>
<pin id="651" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_2/13 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="36" slack="0"/>
<pin id="654" dir="0" index="1" bw="43" slack="0"/>
<pin id="655" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/13 "/>
</bind>
</comp>

<comp id="658" class="1004" name="trunc_ln657_4_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="20" slack="0"/>
<pin id="660" dir="0" index="1" bw="79" slack="0"/>
<pin id="661" dir="0" index="2" bw="7" slack="0"/>
<pin id="662" dir="0" index="3" bw="8" slack="0"/>
<pin id="663" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_4/15 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln492_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="4"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_3/15 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln1146_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="43" slack="3"/>
<pin id="674" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146/16 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln657_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="20" slack="1"/>
<pin id="677" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_2/16 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln657_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="20" slack="0"/>
<pin id="680" dir="0" index="1" bw="36" slack="4"/>
<pin id="681" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/16 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln657_3_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="36" slack="0"/>
<pin id="685" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_3/16 "/>
</bind>
</comp>

<comp id="687" class="1004" name="exp_Z2P_m_1_V_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="43" slack="0"/>
<pin id="689" dir="0" index="1" bw="36" slack="0"/>
<pin id="690" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/16 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_4_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="40" slack="0"/>
<pin id="695" dir="0" index="1" bw="42" slack="0"/>
<pin id="696" dir="0" index="2" bw="3" slack="0"/>
<pin id="697" dir="0" index="3" bw="7" slack="0"/>
<pin id="698" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/16 "/>
</bind>
</comp>

<comp id="703" class="1004" name="exp_Z2_m_1_V_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="49" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="6"/>
<pin id="706" dir="0" index="2" bw="1" slack="0"/>
<pin id="707" dir="0" index="3" bw="40" slack="1"/>
<pin id="708" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/17 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln1072_3_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="49" slack="0"/>
<pin id="713" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_3/17 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln1072_4_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="44" slack="1"/>
<pin id="717" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_4/17 "/>
</bind>
</comp>

<comp id="718" class="1004" name="grp_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="44" slack="0"/>
<pin id="720" dir="0" index="1" bw="49" slack="0"/>
<pin id="721" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/17 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln492_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="10"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492/21 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln657_5_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="36" slack="0"/>
<pin id="730" dir="0" index="1" bw="93" slack="0"/>
<pin id="731" dir="0" index="2" bw="7" slack="0"/>
<pin id="732" dir="0" index="3" bw="8" slack="0"/>
<pin id="733" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_5/21 "/>
</bind>
</comp>

<comp id="738" class="1004" name="lhs_V_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="51" slack="0"/>
<pin id="740" dir="0" index="1" bw="8" slack="11"/>
<pin id="741" dir="0" index="2" bw="1" slack="0"/>
<pin id="742" dir="0" index="3" bw="40" slack="6"/>
<pin id="743" dir="0" index="4" bw="1" slack="0"/>
<pin id="744" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/22 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln1146_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="51" slack="0"/>
<pin id="750" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_1/22 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln657_4_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="36" slack="1"/>
<pin id="754" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_4/22 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln657_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="36" slack="0"/>
<pin id="757" dir="0" index="1" bw="44" slack="6"/>
<pin id="758" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_2/22 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln657_5_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="44" slack="0"/>
<pin id="762" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_5/22 "/>
</bind>
</comp>

<comp id="764" class="1004" name="exp_Z1P_m_1_l_V_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="51" slack="0"/>
<pin id="766" dir="0" index="1" bw="44" slack="0"/>
<pin id="767" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/22 "/>
</bind>
</comp>

<comp id="770" class="1004" name="exp_Z1P_m_1_V_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="50" slack="0"/>
<pin id="772" dir="0" index="1" bw="52" slack="0"/>
<pin id="773" dir="0" index="2" bw="3" slack="0"/>
<pin id="774" dir="0" index="3" bw="7" slack="0"/>
<pin id="775" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/22 "/>
</bind>
</comp>

<comp id="780" class="1004" name="exp_Z1_hi_V_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="50" slack="0"/>
<pin id="782" dir="0" index="1" bw="58" slack="0"/>
<pin id="783" dir="0" index="2" bw="5" slack="0"/>
<pin id="784" dir="0" index="3" bw="7" slack="0"/>
<pin id="785" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/22 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln1070_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="50" slack="1"/>
<pin id="792" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/23 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln1072_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="50" slack="1"/>
<pin id="795" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/23 "/>
</bind>
</comp>

<comp id="796" class="1004" name="grp_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="50" slack="0"/>
<pin id="798" dir="0" index="1" bw="50" slack="0"/>
<pin id="799" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/23 "/>
</bind>
</comp>

<comp id="802" class="1004" name="ret_V_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="6" slack="0"/>
<pin id="804" dir="0" index="1" bw="58" slack="5"/>
<pin id="805" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/27 "/>
</bind>
</comp>

<comp id="807" class="1004" name="trunc_ln1146_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="58" slack="0"/>
<pin id="809" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146/27 "/>
</bind>
</comp>

<comp id="811" class="1004" name="trunc_ln1146_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="58" slack="0"/>
<pin id="813" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146_2/27 "/>
</bind>
</comp>

<comp id="815" class="1004" name="lhs_V_4_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="107" slack="0"/>
<pin id="817" dir="0" index="1" bw="58" slack="1"/>
<pin id="818" dir="0" index="2" bw="1" slack="0"/>
<pin id="819" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/28 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln1146_2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="100" slack="1"/>
<pin id="824" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_2/28 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln1146_3_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="100" slack="1"/>
<pin id="827" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_3/28 "/>
</bind>
</comp>

<comp id="828" class="1004" name="trunc_ln5_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="106" slack="0"/>
<pin id="830" dir="0" index="1" bw="57" slack="1"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln5/28 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln1146_4_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="100" slack="1"/>
<pin id="837" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_4/28 "/>
</bind>
</comp>

<comp id="838" class="1004" name="trunc_ln1146_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="105" slack="0"/>
<pin id="840" dir="0" index="1" bw="56" slack="1"/>
<pin id="841" dir="0" index="2" bw="1" slack="0"/>
<pin id="842" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1146_1/28 "/>
</bind>
</comp>

<comp id="845" class="1004" name="ret_V_7_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="100" slack="0"/>
<pin id="847" dir="0" index="1" bw="107" slack="0"/>
<pin id="848" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/28 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln1146_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="105" slack="0"/>
<pin id="853" dir="0" index="1" bw="100" slack="0"/>
<pin id="854" dir="1" index="2" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_1/28 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln1146_2_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="106" slack="0"/>
<pin id="859" dir="0" index="1" bw="100" slack="0"/>
<pin id="860" dir="1" index="2" bw="106" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_2/28 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_23_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="107" slack="0"/>
<pin id="866" dir="0" index="2" bw="8" slack="0"/>
<pin id="867" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/28 "/>
</bind>
</comp>

<comp id="871" class="1004" name="r_exp_V_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="13" slack="23"/>
<pin id="874" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V_1/28 "/>
</bind>
</comp>

<comp id="876" class="1004" name="select_ln332_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="13" slack="23"/>
<pin id="879" dir="0" index="2" bw="13" slack="0"/>
<pin id="880" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln332/28 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_24_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="3" slack="0"/>
<pin id="885" dir="0" index="1" bw="13" slack="0"/>
<pin id="886" dir="0" index="2" bw="5" slack="0"/>
<pin id="887" dir="0" index="3" bw="5" slack="0"/>
<pin id="888" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/28 "/>
</bind>
</comp>

<comp id="893" class="1004" name="icmp_ln844_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="3" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln844/28 "/>
</bind>
</comp>

<comp id="899" class="1004" name="trunc_ln170_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="13" slack="0"/>
<pin id="901" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170/28 "/>
</bind>
</comp>

<comp id="903" class="1004" name="select_ln221_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="28"/>
<pin id="905" dir="0" index="1" bw="64" slack="0"/>
<pin id="906" dir="0" index="2" bw="64" slack="0"/>
<pin id="907" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln221/29 "/>
</bind>
</comp>

<comp id="910" class="1004" name="or_ln338_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="26"/>
<pin id="912" dir="0" index="1" bw="1" slack="1"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln338/29 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_25_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="54" slack="28"/>
<pin id="917" dir="0" index="2" bw="7" slack="0"/>
<pin id="918" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/29 "/>
</bind>
</comp>

<comp id="921" class="1004" name="select_ln339_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="64" slack="0"/>
<pin id="924" dir="0" index="2" bw="64" slack="0"/>
<pin id="925" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln339/29 "/>
</bind>
</comp>

<comp id="929" class="1004" name="icmp_ln848_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="13" slack="1"/>
<pin id="931" dir="0" index="1" bw="11" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln848/29 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="52" slack="0"/>
<pin id="936" dir="0" index="1" bw="106" slack="1"/>
<pin id="937" dir="0" index="2" bw="7" slack="0"/>
<pin id="938" dir="0" index="3" bw="8" slack="0"/>
<pin id="939" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/29 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_7_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="52" slack="0"/>
<pin id="945" dir="0" index="1" bw="105" slack="1"/>
<pin id="946" dir="0" index="2" bw="7" slack="0"/>
<pin id="947" dir="0" index="3" bw="8" slack="0"/>
<pin id="948" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/29 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_V_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="0" index="1" bw="52" slack="0"/>
<pin id="955" dir="0" index="2" bw="52" slack="0"/>
<pin id="956" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/29 "/>
</bind>
</comp>

<comp id="959" class="1004" name="p_Val2_34_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="11" slack="0"/>
<pin id="961" dir="0" index="1" bw="11" slack="1"/>
<pin id="962" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_34/29 "/>
</bind>
</comp>

<comp id="964" class="1004" name="p_Result_5_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="64" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="0" index="2" bw="11" slack="0"/>
<pin id="968" dir="0" index="3" bw="52" slack="0"/>
<pin id="969" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/29 "/>
</bind>
</comp>

<comp id="974" class="1004" name="bitcast_ln520_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="64" slack="0"/>
<pin id="976" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln520/29 "/>
</bind>
</comp>

<comp id="978" class="1004" name="and_ln832_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="28"/>
<pin id="980" dir="0" index="1" bw="1" slack="28"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln832/29 "/>
</bind>
</comp>

<comp id="982" class="1004" name="select_ln832_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="64" slack="0"/>
<pin id="985" dir="0" index="2" bw="64" slack="0"/>
<pin id="986" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln832/29 "/>
</bind>
</comp>

<comp id="990" class="1004" name="xor_ln832_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="28"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln832/29 "/>
</bind>
</comp>

<comp id="995" class="1004" name="and_ln832_1_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="28"/>
<pin id="997" dir="0" index="1" bw="1" slack="0"/>
<pin id="998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln832_1/29 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="xor_ln828_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="28"/>
<pin id="1002" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln828/29 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="xor_ln338_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338/29 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="and_ln338_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="28"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338/29 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="or_ln844_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="28"/>
<pin id="1018" dir="0" index="1" bw="1" slack="1"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln844/29 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="xor_ln844_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844/29 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="or_ln844_1_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln844_1/29 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp23_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp23/29 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="sel_tmp13_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp13/29 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="sel_tmp4_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="0"/>
<pin id="1046" dir="0" index="1" bw="64" slack="0"/>
<pin id="1047" dir="0" index="2" bw="64" slack="0"/>
<pin id="1048" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/29 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="empty_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="1" slack="0"/>
<pin id="1055" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/29 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="sel_tmp14_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="64" slack="0"/>
<pin id="1061" dir="0" index="2" bw="64" slack="0"/>
<pin id="1062" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp14/29 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="and_ln338_1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="28"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338_1/29 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="xor_ln338_1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="28"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338_1/29 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="and_ln844_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="1"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln844/29 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="or_ln844_2_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln844_2/29 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="sel_tmp20_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp20/29 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="UnifiedRetVal_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="64" slack="0"/>
<pin id="1096" dir="0" index="2" bw="64" slack="0"/>
<pin id="1097" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal/29 "/>
</bind>
</comp>

<comp id="1101" class="1007" name="grp_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="31" slack="0"/>
<pin id="1103" dir="0" index="1" bw="16" slack="0"/>
<pin id="1104" dir="0" index="2" bw="19" slack="0"/>
<pin id="1105" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_14/2 ret_V_8/4 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="bit_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="28"/>
<pin id="1114" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="bit "/>
</bind>
</comp>

<comp id="1117" class="1005" name="icmp_ln828_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="28"/>
<pin id="1119" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="icmp_ln828 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="icmp_ln832_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="28"/>
<pin id="1126" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="icmp_ln832 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="select_ln253_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="54" slack="1"/>
<pin id="1132" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="select_ln253 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="isNeg_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="1"/>
<pin id="1138" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1142" class="1005" name="ush_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="12" slack="1"/>
<pin id="1144" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="1147" class="1005" name="icmp_ln338_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="28"/>
<pin id="1149" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="icmp_ln338 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="sext_ln256_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="71" slack="1"/>
<pin id="1157" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln256 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="sh_prom_i_i373_cast_cast_cast_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="1"/>
<pin id="1162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_prom_i_i373_cast_cast_cast "/>
</bind>
</comp>

<comp id="1165" class="1005" name="m_fix_l_V_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="64" slack="1"/>
<pin id="1167" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l_V "/>
</bind>
</comp>

<comp id="1171" class="1005" name="p_Result_60_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="2"/>
<pin id="1173" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_60 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="sext_ln1070_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="31" slack="1"/>
<pin id="1178" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1070 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="trunc_ln657_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="59" slack="9"/>
<pin id="1183" dir="1" index="1" bw="59" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln657 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="icmp_ln338_1_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="26"/>
<pin id="1188" dir="1" index="1" bw="1" slack="26"/>
</pin_list>
<bind>
<opset="icmp_ln338_1 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="sext_ln1146_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="31" slack="1"/>
<pin id="1193" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1146 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="r_exp_V_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="13" slack="1"/>
<pin id="1198" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V "/>
</bind>
</comp>

<comp id="1203" class="1005" name="sext_ln1072_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="71" slack="1"/>
<pin id="1205" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1072 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="tmp_s_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="58" slack="1"/>
<pin id="1210" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1213" class="1005" name="m_diff_hi_V_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="8" slack="10"/>
<pin id="1215" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1218" class="1005" name="Z2_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="8" slack="4"/>
<pin id="1220" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="Z2 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="Z3_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="2"/>
<pin id="1227" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="Z4_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="35" slack="1"/>
<pin id="1232" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="8" slack="1"/>
<pin id="1237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1240" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="8" slack="1"/>
<pin id="1242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="ret_V_9_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="36" slack="1"/>
<pin id="1247" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="f_Z3_V_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="26" slack="1"/>
<pin id="1253" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="f_Z3_V "/>
</bind>
</comp>

<comp id="1256" class="1005" name="ret_V_10_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="43" slack="3"/>
<pin id="1258" dir="1" index="1" bw="43" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_10 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="zext_ln1072_1_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="79" slack="1"/>
<pin id="1263" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_1 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="zext_ln1072_2_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="79" slack="1"/>
<pin id="1268" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_2 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="trunc_ln657_4_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="20" slack="1"/>
<pin id="1273" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657_4 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="8" slack="1"/>
<pin id="1278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1281" class="1005" name="exp_Z2P_m_1_V_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="44" slack="1"/>
<pin id="1283" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="1287" class="1005" name="tmp_4_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="40" slack="1"/>
<pin id="1289" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="zext_ln1072_3_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="93" slack="1"/>
<pin id="1295" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_3 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="zext_ln1072_4_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="93" slack="1"/>
<pin id="1300" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_4 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="1"/>
<pin id="1305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1308" class="1005" name="trunc_ln657_5_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="36" slack="1"/>
<pin id="1310" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657_5 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="exp_Z1_V_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="58" slack="5"/>
<pin id="1315" dir="1" index="1" bw="58" slack="5"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="1318" class="1005" name="exp_Z1P_m_1_V_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="50" slack="1"/>
<pin id="1320" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1323" class="1005" name="exp_Z1_hi_V_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="50" slack="1"/>
<pin id="1325" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="1328" class="1005" name="zext_ln1070_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="100" slack="1"/>
<pin id="1330" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1070 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="zext_ln1072_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="100" slack="1"/>
<pin id="1335" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="ret_V_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="58" slack="1"/>
<pin id="1340" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1343" class="1005" name="r_V_15_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="100" slack="1"/>
<pin id="1345" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="trunc_ln1146_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="57" slack="1"/>
<pin id="1352" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1146 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="trunc_ln1146_2_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="56" slack="1"/>
<pin id="1357" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1146_2 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="add_ln1146_1_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="105" slack="1"/>
<pin id="1362" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1146_1 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="add_ln1146_2_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="106" slack="1"/>
<pin id="1367" dir="1" index="1" bw="106" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1146_2 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="tmp_23_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="1"/>
<pin id="1372" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="select_ln332_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="13" slack="1"/>
<pin id="1377" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln332 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="icmp_ln844_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="1"/>
<pin id="1382" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln844 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="trunc_ln170_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="11" slack="1"/>
<pin id="1389" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln170 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="210"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="104" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="228"><net_src comp="212" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="104" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="104" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="104" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="206" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="263" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="263" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="275" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="285" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="22" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="275" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="24" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="28" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="285" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="30" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="311" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="267" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="311" pin="3"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="32" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="305" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="34" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="275" pin="4"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="333" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="305" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="305" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="42" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="375"><net_src comp="365" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="372" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="372" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="379" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="383" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="389" pin="2"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="44" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="395" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="418"><net_src comp="50" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="395" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="48" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="427"><net_src comp="54" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="395" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="48" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="412" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="395" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="438" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="441" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="58" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="451" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="60" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="62" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="64" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="66" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="490"><net_src comp="68" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="496"><net_src comp="70" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="68" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="505"><net_src comp="498" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="72" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="74" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="482" pin="4"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="501" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="482" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="507" pin="2"/><net_sink comp="513" pin=2"/></net>

<net id="526"><net_src comp="491" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="513" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="482" pin="4"/><net_sink comp="521" pin=2"/></net>

<net id="536"><net_src comp="76" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="544"><net_src comp="78" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="80" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="48" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="553"><net_src comp="82" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="84" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="86" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="555" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="88" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="90" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="576"><net_src comp="86" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="555" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="92" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="94" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="586"><net_src comp="86" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="555" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="96" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="98" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="593"><net_src comp="555" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="86" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="555" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="100" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="102" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="607"><net_src comp="594" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="612"><net_src comp="580" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="620"><net_src comp="106" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="219" pin="7"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="108" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="110" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="630"><net_src comp="614" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="624" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="112" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="114" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="648"><net_src comp="637" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="645" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="664"><net_src comp="116" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="118" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="120" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="671"><net_src comp="668" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="672" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="683" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="699"><net_src comp="122" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="244" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="124" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="702"><net_src comp="126" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="709"><net_src comp="128" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="84" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="714"><net_src comp="703" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="711" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="734"><net_src comp="130" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="718" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="132" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="134" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="745"><net_src comp="136" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="84" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="747"><net_src comp="138" pin="0"/><net_sink comp="738" pin=4"/></net>

<net id="751"><net_src comp="738" pin="5"/><net_sink comp="748" pin=0"/></net>

<net id="759"><net_src comp="752" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="748" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="760" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="776"><net_src comp="140" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="764" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="778"><net_src comp="124" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="779"><net_src comp="88" pin="0"/><net_sink comp="770" pin=3"/></net>

<net id="786"><net_src comp="142" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="257" pin="3"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="144" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="132" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="800"><net_src comp="793" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="790" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="146" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="802" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="802" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="148" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="150" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="833"><net_src comp="152" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="150" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="843"><net_src comp="154" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="150" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="849"><net_src comp="822" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="815" pin="3"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="838" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="835" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="828" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="825" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="156" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="845" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="158" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="875"><net_src comp="160" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="881"><net_src comp="863" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="871" pin="2"/><net_sink comp="876" pin=2"/></net>

<net id="889"><net_src comp="162" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="876" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="891"><net_src comp="164" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="892"><net_src comp="166" pin="0"/><net_sink comp="883" pin=3"/></net>

<net id="897"><net_src comp="883" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="168" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="902"><net_src comp="876" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="908"><net_src comp="180" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="909"><net_src comp="182" pin="0"/><net_sink comp="903" pin=2"/></net>

<net id="919"><net_src comp="184" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="186" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="926"><net_src comp="914" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="180" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="928"><net_src comp="182" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="933"><net_src comp="188" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="940"><net_src comp="190" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="192" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="942"><net_src comp="194" pin="0"/><net_sink comp="934" pin=3"/></net>

<net id="949"><net_src comp="196" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="186" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="951"><net_src comp="198" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="957"><net_src comp="934" pin="4"/><net_sink comp="952" pin=1"/></net>

<net id="958"><net_src comp="943" pin="4"/><net_sink comp="952" pin=2"/></net>

<net id="963"><net_src comp="36" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="970"><net_src comp="200" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="84" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="972"><net_src comp="959" pin="2"/><net_sink comp="964" pin=2"/></net>

<net id="973"><net_src comp="952" pin="3"/><net_sink comp="964" pin=3"/></net>

<net id="977"><net_src comp="964" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="987"><net_src comp="978" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="988"><net_src comp="903" pin="3"/><net_sink comp="982" pin=1"/></net>

<net id="989"><net_src comp="974" pin="1"/><net_sink comp="982" pin=2"/></net>

<net id="994"><net_src comp="202" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="999"><net_src comp="990" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1004"><net_src comp="202" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1009"><net_src comp="910" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="202" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="1005" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1024"><net_src comp="1016" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="202" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="1011" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="1026" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="1000" pin="2"/><net_sink comp="1032" pin=1"/></net>

<net id="1042"><net_src comp="1032" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="929" pin="2"/><net_sink comp="1038" pin=1"/></net>

<net id="1049"><net_src comp="1038" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="180" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1051"><net_src comp="204" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1056"><net_src comp="1038" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="995" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1063"><net_src comp="1052" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="1044" pin="3"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="982" pin="3"/><net_sink comp="1058" pin=2"/></net>

<net id="1070"><net_src comp="910" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1075"><net_src comp="202" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1080"><net_src comp="1071" pin="2"/><net_sink comp="1076" pin=1"/></net>

<net id="1085"><net_src comp="1066" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="1076" pin="2"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="1081" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="1000" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1098"><net_src comp="1087" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="921" pin="3"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="1058" pin="3"/><net_sink comp="1093" pin=2"/></net>

<net id="1106"><net_src comp="56" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="430" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1108"><net_src comp="478" pin="1"/><net_sink comp="1101" pin=2"/></net>

<net id="1109"><net_src comp="1101" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="1110"><net_src comp="1101" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="1111"><net_src comp="1101" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="1115"><net_src comp="267" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1120"><net_src comp="289" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1123"><net_src comp="1117" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1127"><net_src comp="295" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1133"><net_src comp="325" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1139"><net_src comp="333" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1145"><net_src comp="351" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1150"><net_src comp="359" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1153"><net_src comp="1147" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1154"><net_src comp="1147" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1158"><net_src comp="372" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="1163"><net_src comp="376" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1168"><net_src comp="402" pin="4"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1174"><net_src comp="422" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1179"><net_src comp="430" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1184"><net_src comp="434" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1189"><net_src comp="466" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1194"><net_src comp="478" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1199"><net_src comp="521" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1202"><net_src comp="1196" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1206"><net_src comp="529" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1211"><net_src comp="538" pin="4"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1216"><net_src comp="560" pin="4"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1221"><net_src comp="570" pin="4"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1224"><net_src comp="1218" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1228"><net_src comp="580" pin="4"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="1233"><net_src comp="590" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1238"><net_src comp="212" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1243"><net_src comp="229" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1248"><net_src comp="631" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1254"><net_src comp="219" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="637" pin=3"/></net>

<net id="1259"><net_src comp="637" pin="4"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1264"><net_src comp="645" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1269"><net_src comp="649" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1274"><net_src comp="658" pin="4"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1279"><net_src comp="237" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1284"><net_src comp="687" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1290"><net_src comp="693" pin="4"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="703" pin=3"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="738" pin=3"/></net>

<net id="1296"><net_src comp="711" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1301"><net_src comp="715" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1306"><net_src comp="250" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1311"><net_src comp="728" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1316"><net_src comp="257" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1321"><net_src comp="770" pin="4"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1326"><net_src comp="780" pin="4"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1331"><net_src comp="790" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1336"><net_src comp="793" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1341"><net_src comp="802" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1346"><net_src comp="796" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1349"><net_src comp="1343" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1353"><net_src comp="807" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1358"><net_src comp="811" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="1363"><net_src comp="851" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1368"><net_src comp="857" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1373"><net_src comp="863" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1378"><net_src comp="876" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1383"><net_src comp="893" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1386"><net_src comp="1380" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1390"><net_src comp="899" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="959" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp_generic<double> : x | {1 }
	Port: exp_generic<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {21 22 }
	Port: exp_generic<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {11 12 }
	Port: exp_generic<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {15 16 }
  - Chain level:
	State 1
		bit : 1
		p_Result_57 : 1
		p_Result_58 : 1
		icmp_ln828 : 2
		icmp_ln832 : 2
		zext_ln509 : 2
		m_exp : 3
		p_Result_59 : 2
		e_frac_1 : 3
		select_ln253 : 4
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		icmp_ln338 : 4
	State 2
		sext_ln256 : 1
		sh_prom_i_i373_cast_cast_cast_cast : 1
		r_V : 2
		r_V_6 : 2
		m_fix : 3
		m_fix_l_V : 4
		m_fix_hi_V : 4
		p_Result_60 : 4
		sext_ln1070 : 5
		r_V_14 : 6
		trunc_ln657 : 4
	State 3
		r_V_7 : 1
		r_V_8 : 1
		select_ln1322 : 2
		shl_ln : 3
		icmp_ln338_1 : 4
	State 4
		sext_ln1146 : 1
		ret_V_8 : 2
	State 5
		p_Result_cast : 1
		p_Result_s : 1
		trunc_ln805 : 1
		icmp_ln805 : 2
		add_ln649 : 2
		select_ln804 : 3
		r_exp_V : 4
	State 6
		r_V_10 : 1
	State 7
	State 8
	State 9
	State 10
		tmp_s : 1
	State 11
		m_diff : 1
		m_diff_hi_V : 2
		Z2 : 2
		Z3 : 2
		Z4 : 2
		Z4_ind_V : 2
		zext_ln492_1 : 3
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 4
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 5
		zext_ln492_2 : 3
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 : 4
		f_Z3_V : 5
	State 12
		f_Z4_V : 1
		zext_ln657_1 : 2
		ret_V_9 : 3
	State 13
		zext_ln1072_1 : 1
		r_V_11 : 2
	State 14
	State 15
		trunc_ln657_4 : 1
		table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		f_Z2_V : 2
	State 16
		add_ln657 : 1
		zext_ln657_3 : 2
		exp_Z2P_m_1_V : 3
		tmp_4 : 1
	State 17
		zext_ln1072_3 : 1
		r_V_12 : 2
	State 18
	State 19
	State 20
	State 21
		table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		exp_Z1_V : 2
		trunc_ln657_5 : 1
	State 22
		zext_ln1146_1 : 1
		add_ln657_2 : 1
		zext_ln657_5 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 23
		r_V_15 : 1
	State 24
	State 25
	State 26
	State 27
		trunc_ln1146 : 1
		trunc_ln1146_2 : 1
	State 28
		ret_V_7 : 1
		add_ln1146_1 : 1
		add_ln1146_2 : 1
		tmp_23 : 2
		select_ln332 : 3
		tmp_24 : 4
		icmp_ln844 : 5
		trunc_ln170 : 4
	State 29
		select_ln339 : 1
		tmp_V : 1
		p_Result_5 : 2
		bitcast_ln520 : 3
		select_ln832 : 4
		UnifiedRetVal : 1
		ret_ln368 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|          |                 grp_fu_532                |    4    |   441   |   256   |
|    mul   |                 grp_fu_652                |    6    |   230   |   147   |
|          |                 grp_fu_718                |    9    |   334   |    84   |
|          |                 grp_fu_796                |    9    |   340   |    86   |
|----------|-------------------------------------------|---------|---------|---------|
|          |                m_exp_fu_305               |    0    |    0    |    13   |
|          |              add_ln649_fu_507             |    0    |    0    |    17   |
|          |               ret_V_9_fu_631              |    0    |    0    |    42   |
|          |              add_ln657_fu_678             |    0    |    0    |    43   |
|          |            exp_Z2P_m_1_V_fu_687           |    0    |    0    |    50   |
|          |             add_ln657_2_fu_755            |    0    |    0    |    51   |
|    add   |           exp_Z1P_m_1_l_V_fu_764          |    0    |    0    |    58   |
|          |                ret_V_fu_802               |    0    |    0    |    65   |
|          |               ret_V_7_fu_845              |    0    |    0    |   114   |
|          |            add_ln1146_1_fu_851            |    0    |    0    |   112   |
|          |            add_ln1146_2_fu_857            |    0    |    0    |   113   |
|          |              r_exp_V_1_fu_871             |    0    |    0    |    17   |
|          |              p_Val2_34_fu_959             |    0    |    0    |    13   |
|----------|-------------------------------------------|---------|---------|---------|
|          |            select_ln253_fu_325            |    0    |    0    |    54   |
|          |                 ush_fu_351                |    0    |    0    |    12   |
|          |                m_fix_fu_395               |    0    |    0    |    71   |
|          |            select_ln1322_fu_451           |    0    |    0    |    64   |
|          |            select_ln804_fu_513            |    0    |    0    |    13   |
|          |               r_exp_V_fu_521              |    0    |    0    |    13   |
|  select  |            select_ln332_fu_876            |    0    |    0    |    13   |
|          |            select_ln221_fu_903            |    0    |    0    |    64   |
|          |            select_ln339_fu_921            |    0    |    0    |    64   |
|          |                tmp_V_fu_952               |    0    |    0    |    52   |
|          |            select_ln832_fu_982            |    0    |    0    |    64   |
|          |              sel_tmp4_fu_1044             |    0    |    0    |    64   |
|          |             sel_tmp14_fu_1058             |    0    |    0    |    64   |
|          |           UnifiedRetVal_fu_1093           |    0    |    0    |    64   |
|----------|-------------------------------------------|---------|---------|---------|
|   ashr   |                 r_V_fu_383                |    0    |    0    |   176   |
|          |                r_V_8_fu_446               |    0    |    0    |   182   |
|----------|-------------------------------------------|---------|---------|---------|
|    shl   |                r_V_6_fu_389               |    0    |    0    |   176   |
|          |                r_V_7_fu_441               |    0    |    0    |   182   |
|----------|-------------------------------------------|---------|---------|---------|
|          |             icmp_ln828_fu_289             |    0    |    0    |    13   |
|          |             icmp_ln832_fu_295             |    0    |    0    |    29   |
|          |             icmp_ln338_fu_359             |    0    |    0    |    13   |
|   icmp   |            icmp_ln338_1_fu_466            |    0    |    0    |    50   |
|          |             icmp_ln805_fu_501             |    0    |    0    |    18   |
|          |             icmp_ln844_fu_893             |    0    |    0    |    9    |
|          |             icmp_ln848_fu_929             |    0    |    0    |    13   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              e_frac_1_fu_319              |    0    |    0    |    61   |
|    sub   |             sub_ln1311_fu_341             |    0    |    0    |    13   |
|          |               m_diff_fu_555               |    0    |    0    |    66   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              and_ln832_fu_978             |    0    |    0    |    2    |
|          |             and_ln832_1_fu_995            |    0    |    0    |    2    |
|          |             and_ln338_fu_1011             |    0    |    0    |    2    |
|    and   |               tmp23_fu_1032               |    0    |    0    |    2    |
|          |             sel_tmp13_fu_1038             |    0    |    0    |    2    |
|          |            and_ln338_1_fu_1066            |    0    |    0    |    2    |
|          |             and_ln844_fu_1076             |    0    |    0    |    2    |
|          |             sel_tmp20_fu_1087             |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              or_ln338_fu_910              |    0    |    0    |    2    |
|          |              or_ln844_fu_1016             |    0    |    0    |    2    |
|    or    |             or_ln844_1_fu_1026            |    0    |    0    |    2    |
|          |               empty_fu_1052               |    0    |    0    |    2    |
|          |             or_ln844_2_fu_1081            |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              xor_ln832_fu_990             |    0    |    0    |    2    |
|          |             xor_ln828_fu_1000             |    0    |    0    |    2    |
|    xor   |             xor_ln338_fu_1005             |    0    |    0    |    2    |
|          |             xor_ln844_fu_1020             |    0    |    0    |    2    |
|          |            xor_ln338_1_fu_1071            |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|  muladd  |                grp_fu_1101                |    1    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   read   |             x_read_read_fu_206            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |                 bit_fu_267                |    0    |    0    |    0    |
|          |                isNeg_fu_333               |    0    |    0    |    0    |
| bitselect|             p_Result_60_fu_422            |    0    |    0    |    0    |
|          |             p_Result_s_fu_491             |    0    |    0    |    0    |
|          |               tmp_23_fu_863               |    0    |    0    |    0    |
|          |               tmp_25_fu_914               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             p_Result_57_fu_275            |    0    |    0    |    0    |
|          |              m_fix_l_V_fu_402             |    0    |    0    |    0    |
|          |             m_fix_hi_V_fu_412             |    0    |    0    |    0    |
|          |            p_Result_cast_fu_482           |    0    |    0    |    0    |
|          |                tmp_s_fu_538               |    0    |    0    |    0    |
|          |             m_diff_hi_V_fu_560            |    0    |    0    |    0    |
|          |                 Z2_fu_570                 |    0    |    0    |    0    |
|          |                 Z3_fu_580                 |    0    |    0    |    0    |
|partselect|              Z4_ind_V_fu_594              |    0    |    0    |    0    |
|          |               f_Z4_V_fu_614               |    0    |    0    |    0    |
|          |            trunc_ln657_4_fu_658           |    0    |    0    |    0    |
|          |                tmp_4_fu_693               |    0    |    0    |    0    |
|          |            trunc_ln657_5_fu_728           |    0    |    0    |    0    |
|          |            exp_Z1P_m_1_V_fu_770           |    0    |    0    |    0    |
|          |             exp_Z1_hi_V_fu_780            |    0    |    0    |    0    |
|          |               tmp_24_fu_883               |    0    |    0    |    0    |
|          |                 tmp_fu_934                |    0    |    0    |    0    |
|          |                tmp_7_fu_943               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             p_Result_58_fu_285            |    0    |    0    |    0    |
|          |             trunc_ln657_fu_434            |    0    |    0    |    0    |
|          |             trunc_ln805_fu_498            |    0    |    0    |    0    |
|   trunc  |                 Z4_fu_590                 |    0    |    0    |    0    |
|          |            trunc_ln1146_fu_807            |    0    |    0    |    0    |
|          |           trunc_ln1146_2_fu_811           |    0    |    0    |    0    |
|          |             trunc_ln170_fu_899            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             zext_ln509_fu_301             |    0    |    0    |    0    |
|          | sh_prom_i_i373_cast_cast_cast_cast_fu_379 |    0    |    0    |    0    |
|          | sh_prom_i_i353_cast_cast_cast_cast_fu_438 |    0    |    0    |    0    |
|          |            zext_ln492_1_fu_604            |    0    |    0    |    0    |
|          |            zext_ln492_2_fu_609            |    0    |    0    |    0    |
|          |             zext_ln657_fu_624             |    0    |    0    |    0    |
|          |            zext_ln657_1_fu_627            |    0    |    0    |    0    |
|          |            zext_ln1072_1_fu_645           |    0    |    0    |    0    |
|          |            zext_ln1072_2_fu_649           |    0    |    0    |    0    |
|          |            zext_ln492_3_fu_668            |    0    |    0    |    0    |
|          |             zext_ln1146_fu_672            |    0    |    0    |    0    |
|   zext   |            zext_ln657_2_fu_675            |    0    |    0    |    0    |
|          |            zext_ln657_3_fu_683            |    0    |    0    |    0    |
|          |            zext_ln1072_3_fu_711           |    0    |    0    |    0    |
|          |            zext_ln1072_4_fu_715           |    0    |    0    |    0    |
|          |             zext_ln492_fu_724             |    0    |    0    |    0    |
|          |            zext_ln1146_1_fu_748           |    0    |    0    |    0    |
|          |            zext_ln657_4_fu_752            |    0    |    0    |    0    |
|          |            zext_ln657_5_fu_760            |    0    |    0    |    0    |
|          |             zext_ln1070_fu_790            |    0    |    0    |    0    |
|          |             zext_ln1072_fu_793            |    0    |    0    |    0    |
|          |            zext_ln1146_2_fu_822           |    0    |    0    |    0    |
|          |            zext_ln1146_3_fu_825           |    0    |    0    |    0    |
|          |            zext_ln1146_4_fu_835           |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             p_Result_59_fu_311            |    0    |    0    |    0    |
|          |              m_frac_l_fu_365              |    0    |    0    |    0    |
|          |               shl_ln_fu_458               |    0    |    0    |    0    |
|          |                rhs_V_fu_471               |    0    |    0    |    0    |
|          |               and_ln_fu_548               |    0    |    0    |    0    |
|bitconcatenate|              ret_V_10_fu_637              |    0    |    0    |    0    |
|          |            exp_Z2_m_1_V_fu_703            |    0    |    0    |    0    |
|          |               lhs_V_2_fu_738              |    0    |    0    |    0    |
|          |               lhs_V_4_fu_815              |    0    |    0    |    0    |
|          |              trunc_ln5_fu_828             |    0    |    0    |    0    |
|          |           trunc_ln1146_1_fu_838           |    0    |    0    |    0    |
|          |             p_Result_5_fu_964             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             sext_ln1311_fu_347            |    0    |    0    |    0    |
|          |             sext_ln256_fu_372             |    0    |    0    |    0    |
|   sext   |    sh_prom_i_i373_cast_cast_cast_fu_376   |    0    |    0    |    0    |
|          |             sext_ln1070_fu_430            |    0    |    0    |    0    |
|          |             sext_ln1146_fu_478            |    0    |    0    |    0    |
|          |             sext_ln1072_fu_529            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |    29   |   1345  |   2994  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------+--------+
|                                                                           |   FF   |
+---------------------------------------------------------------------------+--------+
|                                Z2_reg_1218                                |    8   |
|                                Z3_reg_1225                                |    8   |
|                                Z4_reg_1230                                |   35   |
|                           add_ln1146_1_reg_1360                           |   105  |
|                           add_ln1146_2_reg_1365                           |   106  |
|                                bit_reg_1112                               |    1   |
|                           exp_Z1P_m_1_V_reg_1318                          |   50   |
|                             exp_Z1_V_reg_1313                             |   58   |
|                            exp_Z1_hi_V_reg_1323                           |   50   |
|                           exp_Z2P_m_1_V_reg_1281                          |   44   |
|                              f_Z3_V_reg_1251                              |   26   |
|                           icmp_ln338_1_reg_1186                           |    1   |
|                            icmp_ln338_reg_1147                            |    1   |
|                            icmp_ln828_reg_1117                            |    1   |
|                            icmp_ln832_reg_1124                            |    1   |
|                            icmp_ln844_reg_1380                            |    1   |
|                               isNeg_reg_1136                              |    1   |
|                            m_diff_hi_V_reg_1213                           |    8   |
|                             m_fix_l_V_reg_1165                            |   64   |
|                            p_Result_60_reg_1171                           |    1   |
|                              r_V_15_reg_1343                              |   100  |
|                              r_exp_V_reg_1196                             |   13   |
|                             ret_V_10_reg_1256                             |   43   |
|                              ret_V_9_reg_1245                             |   36   |
|                               ret_V_reg_1338                              |   58   |
|                           select_ln253_reg_1130                           |   54   |
|                           select_ln332_reg_1375                           |   13   |
|                            sext_ln1070_reg_1176                           |   31   |
|                            sext_ln1072_reg_1203                           |   71   |
|                            sext_ln1146_reg_1191                           |   31   |
|                            sext_ln256_reg_1155                            |   71   |
|                   sh_prom_i_i373_cast_cast_cast_reg_1160                  |   32   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1303|    8   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1276 |    8   |
|table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1240|    8   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1235 |    8   |
|                              tmp_23_reg_1370                              |    1   |
|                               tmp_4_reg_1287                              |   40   |
|                               tmp_s_reg_1208                              |   58   |
|                          trunc_ln1146_2_reg_1355                          |   56   |
|                           trunc_ln1146_reg_1350                           |   57   |
|                            trunc_ln170_reg_1387                           |   11   |
|                           trunc_ln657_4_reg_1271                          |   20   |
|                           trunc_ln657_5_reg_1308                          |   36   |
|                            trunc_ln657_reg_1181                           |   59   |
|                                ush_reg_1142                               |   12   |
|                            zext_ln1070_reg_1328                           |   100  |
|                           zext_ln1072_1_reg_1261                          |   79   |
|                           zext_ln1072_2_reg_1266                          |   79   |
|                           zext_ln1072_3_reg_1293                          |   93   |
|                           zext_ln1072_4_reg_1298                          |   93   |
|                            zext_ln1072_reg_1333                           |   100  |
+---------------------------------------------------------------------------+--------+
|                                   Total                                   |  2049  |
+---------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_219 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_219 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_244 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_257 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_532    |  p1  |   2  |  13  |   26   ||    9    |
|     grp_fu_652    |  p0  |   2  |  36  |   72   ||    9    |
|     grp_fu_652    |  p1  |   2  |  43  |   86   ||    9    |
|     grp_fu_718    |  p0  |   2  |  44  |   88   ||    9    |
|     grp_fu_718    |  p1  |   2  |  49  |   98   ||    9    |
|     grp_fu_796    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_796    |  p1  |   2  |  50  |   100  ||    9    |
|    grp_fu_1101    |  p1  |   3  |  16  |   48   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   666  || 21.2737 ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   29   |    -   |  1345  |  2994  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   114  |
|  Register |    -   |    -   |  2049  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   29   |   21   |  3394  |  3108  |
+-----------+--------+--------+--------+--------+
