/**
 * SPDX-License-Identifier: Apache-2.0
 * Copyright (c) Bao Project and Contributors. All rights reserved.
 */

#ifndef ARCH_PROFILE_SYSREGS_H
#define ARCH_PROFILE_SYSREGS_H

#include <bao.h>

#define mpuir_el2       S3_4_C0_C0_4
#define prselr_el2      S3_4_C6_C2_1
#define prbar_el2       S3_4_C6_C8_0
#define prlar_el2       S3_4_C6_C8_1
#define prenr_el2       S3_4_C6_C1_1
#define ich_misr_el2    S3_4_C12_C11_2
#define ich_eisr_el2    S3_4_C12_C11_3
#define ich_elrsr_el2   S3_4_C12_C11_5
#define icc_iar1_el1    S3_0_C12_C12_0
#define icc_eoir1_el1   S3_0_C12_C12_1
#define icc_dir_el1     S3_0_C12_C11_1
#define ich_vtr_el2     S3_4_C12_C11_1
#define icc_sre_el2     S3_4_C12_C9_5
#define icc_pmr_el1     S3_0_C4_C6_0
#define icc_bpr1_el1    S3_0_C12_C12_3
#define icc_ctlr_el1    S3_0_C12_C12_4
#define icc_igrpen1_el1 S3_0_C12_C12_7
#define ich_hcr_el2     S3_4_C12_C11_0
#define icc_sgi1r_el1   S3_0_C12_C11_5
#define ich_lr0_el2     S3_4_C12_C12_0
#define ich_lr1_el2     S3_4_C12_C12_1
#define ich_lr2_el2     S3_4_C12_C12_2
#define ich_lr3_el2     S3_4_C12_C12_3
#define ich_lr4_el2     S3_4_C12_C12_4
#define ich_lr5_el2     S3_4_C12_C12_5
#define ich_lr6_el2     S3_4_C12_C12_6
#define ich_lr7_el2     S3_4_C12_C12_7
#define ich_lr8_el2     S3_4_C12_C13_0
#define ich_lr9_el2     S3_4_C12_C13_1
#define ich_lr10_el2    S3_4_C12_C13_2
#define ich_lr11_el2    S3_4_C12_C13_3
#define ich_lr12_el2    S3_4_C12_C13_4
#define ich_lr13_el2    S3_4_C12_C13_5
#define ich_lr14_el2    S3_4_C12_C13_6
#define ich_lr15_el2    S3_4_C12_C13_7

#define prselr_el1      S3_0_C6_C2_1
#define mpuir_el1       S3_0_C0_C0_4
#define prbar0_el1      S3_0_C6_C8_0
#define prbar1_el1      S3_0_C6_C8_4
#define prbar2_el1      S3_0_C6_C9_0
#define prbar3_el1      S3_0_C6_C9_4
#define prbar4_el1      S3_0_C6_C10_0
#define prbar5_el1      S3_0_C6_C10_4
#define prbar6_el1      S3_0_C6_C12_0
#define prbar7_el1      S3_0_C6_C11_4
#define prbar8_el1      S3_0_C6_C12_0
#define prbar9_el1      S3_0_C6_C12_4
#define prbar10_el1     S3_0_C6_C13_0
#define prbar11_el1     S3_0_C6_C13_4
#define prbar12_el1     S3_0_C6_C14_0
#define prbar13_el1     S3_0_C6_C14_4
#define prbar14_el1     S3_0_C6_C15_0
#define prbar15_el1     S3_0_C6_C15_4
#define prlar0_el1      S3_0_C6_C8_1
#define prlar1_el1      S3_0_C6_C8_5
#define prlar2_el1      S3_0_C6_C9_1
#define prlar3_el1      S3_0_C6_C9_5
#define prlar4_el1      S3_0_C6_C10_1
#define prlar5_el1      S3_0_C6_C10_5
#define prlar6_el1      S3_0_C6_C12_1
#define prlar7_el1      S3_0_C6_C11_5
#define prlar8_el1      S3_0_C6_C12_1
#define prlar9_el1      S3_0_C6_C12_5
#define prlar10_el1     S3_0_C6_C13_1 
#define prlar11_el1     S3_0_C6_C13_5 
#define prlar12_el1     S3_0_C6_C14_1 
#define prlar13_el1     S3_0_C6_C14_5 
#define prlar14_el1     S3_0_C6_C15_1 
#define prlar15_el1     S3_0_C6_C15_5 

     
#ifndef __ASSEMBLER__

#define SYSREG_GEN_ACCESSORS_INNER(reg, name)                         \
    static inline unsigned long sysreg##reg##read(void)               \
    {                                                                 \
        unsigned long _temp;                                          \
        __asm__ volatile("mrs %0, " XSTR(name) "\n\r" : "=r"(_temp)); \
        return _temp;                                                 \
    }                                                                 \
    static inline void sysreg##reg##write(unsigned long val)          \
    {                                                                 \
        __asm__ volatile("msr " XSTR(name) ", %0\n\r" ::"r"(val));    \
    }

#define SYSREG_GEN_ACCESSORS_NAME(reg, name) SYSREG_GEN_ACCESSORS_INNER(_##reg##_, name)
#define SYSREG_GEN_ACCESSORS(reg) SYSREG_GEN_ACCESSORS_INNER(_##reg##_, reg)

SYSREG_GEN_ACCESSORS(esr_el2)
SYSREG_GEN_ACCESSORS(elr_el2)
SYSREG_GEN_ACCESSORS(far_el2)
SYSREG_GEN_ACCESSORS(hpfar_el2)
SYSREG_GEN_ACCESSORS(clidr_el1)
SYSREG_GEN_ACCESSORS(csselr_el1)
SYSREG_GEN_ACCESSORS(ccsidr_el1)
SYSREG_GEN_ACCESSORS(ccsidr2_el1)
SYSREG_GEN_ACCESSORS(ctr_el0)
SYSREG_GEN_ACCESSORS(mpidr_el1)
SYSREG_GEN_ACCESSORS(vmpidr_el2)
SYSREG_GEN_ACCESSORS(cntvoff_el2)
SYSREG_GEN_ACCESSORS(cntfrq_el0)
#ifdef MEM_PROT_MPU
/**
 * Armv8-R Aarch64 cores such as cortex-R82 only have a hypervisor secure timer.
 * So for this case we rename the secure timer to the "normal" one so we avoid
 * confusing conditional compilation in the timer code.
 */
SYSREG_GEN_ACCESSORS_NAME(cnthp_cval_el2, cnthps_cval_el2)
SYSREG_GEN_ACCESSORS_NAME(cnthp_ctl_el2, cnthps_ctl_el2)
#else
SYSREG_GEN_ACCESSORS(cnthp_cval_el2)
SYSREG_GEN_ACCESSORS(cnthp_ctl_el2)
#endif /* MEM_PROT_MPU */
SYSREG_GEN_ACCESSORS(cntpct_el0)
SYSREG_GEN_ACCESSORS(pmcr_el0)
SYSREG_GEN_ACCESSORS(par_el1)
SYSREG_GEN_ACCESSORS(tcr_el2)
SYSREG_GEN_ACCESSORS(ttbr0_el2)
SYSREG_GEN_ACCESSORS(mair_el2)
SYSREG_GEN_ACCESSORS(cptr_el2)
SYSREG_GEN_ACCESSORS(hstr_el2)
SYSREG_GEN_ACCESSORS(hcr_el2)
SYSREG_GEN_ACCESSORS(vtcr_el2)
SYSREG_GEN_ACCESSORS(vttbr_el2)
SYSREG_GEN_ACCESSORS(id_aa64mmfr0_el1)
SYSREG_GEN_ACCESSORS(id_aa64pfr0_el1)
SYSREG_GEN_ACCESSORS(tpidr_el2)
SYSREG_GEN_ACCESSORS(vsctlr_el2)
SYSREG_GEN_ACCESSORS(sctlr_el2)
SYSREG_GEN_ACCESSORS(spsr_el2)
SYSREG_GEN_ACCESSORS(mpuir_el2)
SYSREG_GEN_ACCESSORS(prselr_el2)
SYSREG_GEN_ACCESSORS(prbar_el2)
SYSREG_GEN_ACCESSORS(prlar_el2)
SYSREG_GEN_ACCESSORS(prenr_el2)
SYSREG_GEN_ACCESSORS(ich_misr_el2)
SYSREG_GEN_ACCESSORS(ich_eisr_el2)
SYSREG_GEN_ACCESSORS(ich_elrsr_el2)
SYSREG_GEN_ACCESSORS(icc_iar1_el1)
SYSREG_GEN_ACCESSORS(icc_eoir1_el1)
SYSREG_GEN_ACCESSORS(icc_dir_el1)
SYSREG_GEN_ACCESSORS(ich_vtr_el2)
SYSREG_GEN_ACCESSORS(icc_sre_el2)
SYSREG_GEN_ACCESSORS(icc_pmr_el1)
SYSREG_GEN_ACCESSORS(icc_bpr1_el1)
SYSREG_GEN_ACCESSORS(icc_ctlr_el1)
SYSREG_GEN_ACCESSORS(icc_igrpen1_el1)
SYSREG_GEN_ACCESSORS(ich_hcr_el2)
SYSREG_GEN_ACCESSORS(icc_sgi1r_el1)
SYSREG_GEN_ACCESSORS(ich_lr0_el2)
SYSREG_GEN_ACCESSORS(ich_lr1_el2)
SYSREG_GEN_ACCESSORS(ich_lr2_el2)
SYSREG_GEN_ACCESSORS(ich_lr3_el2)
SYSREG_GEN_ACCESSORS(ich_lr4_el2)
SYSREG_GEN_ACCESSORS(ich_lr5_el2)
SYSREG_GEN_ACCESSORS(ich_lr6_el2)
SYSREG_GEN_ACCESSORS(ich_lr7_el2)
SYSREG_GEN_ACCESSORS(ich_lr8_el2)
SYSREG_GEN_ACCESSORS(ich_lr9_el2)
SYSREG_GEN_ACCESSORS(ich_lr10_el2)
SYSREG_GEN_ACCESSORS(ich_lr11_el2)
SYSREG_GEN_ACCESSORS(ich_lr12_el2)
SYSREG_GEN_ACCESSORS(ich_lr13_el2)
SYSREG_GEN_ACCESSORS(ich_lr14_el2)
SYSREG_GEN_ACCESSORS(ich_lr15_el2)
SYSREG_GEN_ACCESSORS(ich_ap1r0_el2)
SYSREG_GEN_ACCESSORS(ich_ap1r1_el2)
SYSREG_GEN_ACCESSORS(ich_ap1r2_el2)
SYSREG_GEN_ACCESSORS(ich_ap1r3_el2)
SYSREG_GEN_ACCESSORS(ich_vmcr_el2)

SYSREG_GEN_ACCESSORS(sp_el0)
SYSREG_GEN_ACCESSORS(sp_el1)
SYSREG_GEN_ACCESSORS(sctlr_el1)
SYSREG_GEN_ACCESSORS(cntkctl_el1)
SYSREG_GEN_ACCESSORS(cntv_ctl_el0)
SYSREG_GEN_ACCESSORS(cntv_cval_el0)
SYSREG_GEN_ACCESSORS(cntv_tval_el0)
SYSREG_GEN_ACCESSORS(vbar_el1)
SYSREG_GEN_ACCESSORS(tcr_el1)
SYSREG_GEN_ACCESSORS(ttbr0_el1)
SYSREG_GEN_ACCESSORS(ttbr1_el1)
SYSREG_GEN_ACCESSORS(mair_el1)
SYSREG_GEN_ACCESSORS(amair_el1)
SYSREG_GEN_ACCESSORS(far_el1)
SYSREG_GEN_ACCESSORS(esr_el1)
SYSREG_GEN_ACCESSORS(elr_el1)
SYSREG_GEN_ACCESSORS(cpacr_el1)
SYSREG_GEN_ACCESSORS(contextidr_el1)
SYSREG_GEN_ACCESSORS(tpidr_el0)
SYSREG_GEN_ACCESSORS(tpidrro_el0)
SYSREG_GEN_ACCESSORS(tpidr_el1)
SYSREG_GEN_ACCESSORS(ifsr32_el2)
SYSREG_GEN_ACCESSORS(spsr_el1)
SYSREG_GEN_ACCESSORS(fpcr)
SYSREG_GEN_ACCESSORS(fpexc32_el2)
SYSREG_GEN_ACCESSORS(fpsr)

SYSREG_GEN_ACCESSORS(prselr_el1)
SYSREG_GEN_ACCESSORS(mpuir_el1)
SYSREG_GEN_ACCESSORS(prbar0_el1)
SYSREG_GEN_ACCESSORS(prbar1_el1)
SYSREG_GEN_ACCESSORS(prbar2_el1)
SYSREG_GEN_ACCESSORS(prbar3_el1)
SYSREG_GEN_ACCESSORS(prbar4_el1)
SYSREG_GEN_ACCESSORS(prbar5_el1)
SYSREG_GEN_ACCESSORS(prbar6_el1)
SYSREG_GEN_ACCESSORS(prbar7_el1)
SYSREG_GEN_ACCESSORS(prbar8_el1)
SYSREG_GEN_ACCESSORS(prbar9_el1)
SYSREG_GEN_ACCESSORS(prbar10_el1)
SYSREG_GEN_ACCESSORS(prbar11_el1)
SYSREG_GEN_ACCESSORS(prbar12_el1)
SYSREG_GEN_ACCESSORS(prbar13_el1)
SYSREG_GEN_ACCESSORS(prbar14_el1)
SYSREG_GEN_ACCESSORS(prbar15_el1)
SYSREG_GEN_ACCESSORS(prlar0_el1)
SYSREG_GEN_ACCESSORS(prlar1_el1)
SYSREG_GEN_ACCESSORS(prlar2_el1)
SYSREG_GEN_ACCESSORS(prlar3_el1)
SYSREG_GEN_ACCESSORS(prlar4_el1)
SYSREG_GEN_ACCESSORS(prlar5_el1)
SYSREG_GEN_ACCESSORS(prlar6_el1)
SYSREG_GEN_ACCESSORS(prlar7_el1)
SYSREG_GEN_ACCESSORS(prlar8_el1)
SYSREG_GEN_ACCESSORS(prlar9_el1)
SYSREG_GEN_ACCESSORS(prlar10_el1)
SYSREG_GEN_ACCESSORS(prlar11_el1)
SYSREG_GEN_ACCESSORS(prlar12_el1)
SYSREG_GEN_ACCESSORS(prlar13_el1)
SYSREG_GEN_ACCESSORS(prlar14_el1)
SYSREG_GEN_ACCESSORS(prlar15_el1)


static inline void arm_dc_civac(vaddr_t cache_addr)
{
    __asm__ volatile("dc civac, %0\n\t" ::"r"(cache_addr));
}

static inline void arm_at_s1e2w(vaddr_t vaddr)
{
    __asm__ volatile("at s1e2w, %0" ::"r"(vaddr));
}

static inline void arm_at_s12e1w(vaddr_t vaddr)
{
    __asm__ volatile("at s12e1w, %0" ::"r"(vaddr));
}

static inline void arm_tlbi_alle2is(void)
{
    __asm__ volatile("tlbi alle2is");
}

static inline void arm_tlbi_vmalls12e1is(void)
{
    __asm__ volatile("tlbi vmalls12e1is");
}

static inline void arm_tlbi_vae2is(vaddr_t vaddr)
{
    __asm__ volatile("tlbi vae2is, %0" ::"r"(vaddr >> 12));
}

static inline void arm_tlbi_ipas2e1is(vaddr_t vaddr)
{
    __asm__ volatile("tlbi ipas2e1is, %0" ::"r"(vaddr >> 12));
}

static inline void arm_clear_interrupt_flags(void)
{
__asm__ volatile("msr   daifclr, 0x3");
}

#endif /* |__ASSEMBLER__ */

#endif /* __ARCH_SYSREGS_H__ */
