V3 7
FL /usr/userfs/d/drm511/embs/spr/prac2/hdl/elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd 2014/02/18.13:49:03 P.40xd
EN clock_generator_0_v4_03_a/clock_generator 1392731627 \
      FL /usr/userfs/d/drm511/embs/spr/prac2/hdl/elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd \
      PB ieee/std_logic_1164 1350103243 PB ieee/NUMERIC_STD 1350103249 LB Unisim \
      PH unisim/VCOMPONENTS 1350103252 LB clock_generator_v4_03_a
AR clock_generator_0_v4_03_a/clock_generator/STRUCTURE 1392731628 \
      FL /usr/userfs/d/drm511/embs/spr/prac2/hdl/elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd \
      EN clock_generator_0_v4_03_a/clock_generator 1392731627 CP dcm_module \
      CP BUFG
