read -sv run_verilog_mid/adder_32b_9_88_458a00a36a8e1c012ef5b73fe39cd466.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_88_458a00a36a8e1c012ef5b73fe39cd466_yosys.v
