###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        92746   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        84283   # Number of read row buffer hits
num_read_cmds                  =        92746   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         8469   # Number of ACT commands
num_pre_cmds                   =         8458   # Number of PRE commands
num_ondemand_pres              =         1240   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6551574   # Cyles of rank active rank.0
rank_active_cycles.1           =      6031423   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3448426   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3968577   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        83827   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          351   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           55   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           15   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           19   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           23   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           28   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           12   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           13   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           13   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8390   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        51594   # Read request latency (cycles)
read_latency[40-59]            =        20362   # Read request latency (cycles)
read_latency[60-79]            =         6602   # Read request latency (cycles)
read_latency[80-99]            =         1994   # Read request latency (cycles)
read_latency[100-119]          =         1136   # Read request latency (cycles)
read_latency[120-139]          =          914   # Read request latency (cycles)
read_latency[140-159]          =          723   # Read request latency (cycles)
read_latency[160-179]          =          675   # Read request latency (cycles)
read_latency[180-199]          =          598   # Read request latency (cycles)
read_latency[200-]             =         8148   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.73952e+08   # Read energy
act_energy                     =  2.31712e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.65524e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.90492e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.08818e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.76361e+09   # Active standby energy rank.1
average_read_latency           =      80.2297   # Average read request latency (cycles)
average_interarrival           =      107.804   # Average request interarrival latency (cycles)
total_energy                   =  1.25137e+10   # Total energy (pJ)
average_power                  =      1251.37   # Average power (mW)
average_bandwidth              =     0.791433   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        86806   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        79927   # Number of read row buffer hits
num_read_cmds                  =        86806   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6882   # Number of ACT commands
num_pre_cmds                   =         6871   # Number of PRE commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6262111   # Cyles of rank active rank.0
rank_active_cycles.1           =      6218716   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3737889   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3781284   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        77715   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          444   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          116   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           40   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           20   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           17   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           23   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           22   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           14   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           13   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8382   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        52759   # Read request latency (cycles)
read_latency[40-59]            =        20067   # Read request latency (cycles)
read_latency[60-79]            =         5251   # Read request latency (cycles)
read_latency[80-99]            =         1571   # Read request latency (cycles)
read_latency[100-119]          =          950   # Read request latency (cycles)
read_latency[120-139]          =          726   # Read request latency (cycles)
read_latency[140-159]          =          601   # Read request latency (cycles)
read_latency[160-179]          =          525   # Read request latency (cycles)
read_latency[180-199]          =          461   # Read request latency (cycles)
read_latency[200-]             =         3895   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.50002e+08   # Read energy
act_energy                     =  1.88292e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.79419e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.81502e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.90756e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.88048e+09   # Active standby energy rank.1
average_read_latency           =      55.4712   # Average read request latency (cycles)
average_interarrival           =      115.181   # Average request interarrival latency (cycles)
total_energy                   =  1.24707e+10   # Total energy (pJ)
average_power                  =      1247.07   # Average power (mW)
average_bandwidth              =     0.740745   # Average bandwidth
