;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @0, @2
	SPL 300, 500
	SUB @0, @2
	SUB -700, 0
	SUB 0, -700
	SUB 0, -700
	MOV @-0, @2
	JMP 0, #2
	SUB @121, 106
	SUB 0, -700
	SUB @0, @2
	JMN <121, 103
	SPL 300, 500
	SPL 300, 500
	SUB @0, @2
	SUB @121, 106
	DJN -1, @-20
	SUB @-127, 100
	SPL @12, #0
	SUB @121, 106
	SUB @0, @2
	ADD 210, 60
	CMP 12, @19
	SPL 1, <802
	JMN 0, #2
	CMP 210, 60
	ADD 30, 9
	MOV -1, <-20
	SUB @127, 106
	SLT 1, <-1
	ADD 300, 270
	DJN -1, @-20
	MOV -1, <-20
	SLT 30, 9
	ADD 300, 270
	ADD 210, 60
	SUB -1, <-20
	ADD 210, 61
	SPL 0, <802
	MOV -1, <-20
	SPL 0, <802
	DAT <0, <140
	ADD 210, 60
	SPL 0, <802
	CMP -207, <-120
	JMZ @100, 170
