// Seed: 3769019652
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    output supply1 id_2,
    output tri0 id_3,
    output tri id_4,
    input tri id_5,
    input supply0 id_6,
    output wor id_7,
    input uwire module_0,
    input wor id_9,
    input uwire id_10
    , id_14,
    output tri1 id_11
    , id_15,
    output tri id_12
);
  logic id_16;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output tri   id_2,
    output wor   id_3,
    input  uwire id_4
    , id_7,
    input  uwire id_5
);
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_2,
      id_3,
      id_0,
      id_1,
      id_3,
      id_0,
      id_5,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_7 = 0;
endmodule
