[0m[[0m[31merror[0m] [0m[0mC:\Users\yuda\Desktop\soDLA\src\main\scala\cora\matrix_lib\CORA_MATRIX_MUL_m2m2m.scala:121:74: value io is not a member of chisel3.Bundle{val reg2dp_roundingMode: chisel3.core.UInt; val reg2dp_detectTininess: chisel3.core.Bool; val m2m2m_st: chisel3.core.Bool; val m2m2m_done: chisel3.core.Bool; val tr_a_actv_data: chisel3.core.Vec[chisel3.core.Vec[chisel3.core.UInt]]; val tr_a_actv_pvld: chisel3.core.Bool; val tr_b_actv_data: chisel3.core.Vec[chisel3.core.Vec[chisel3.core.UInt]]; val tr_b_actv_pvld: chisel3.core.Bool; val tr_c_actv_data: chisel3.core.Vec[chisel3.core.Vec[chisel3.core.UInt]]; val tr_c_actv_pvld: chisel3.core.Bool; val tr_out_data: chisel3.core.Vec[chisel3.core.Vec[chisel3.core.UInt]]; val tr_out_pvld: chisel3.core.Bool}[0m
[0m[[0m[31merror[0m] [0m[0m    io.tr_out_pvld := ShiftRegister(io.m2m2m_st & io.tr_a_actv_pvld & io.io.tr_b_actv_pvld, 2*conf.V2V_MAC_LATENCY, io.m2m2m_st & io.tr_a_actv_pvld & io.io.tr_b_actv_pvld) &[0m
[0m[[0m[31merror[0m] [0m[0m                                                                         ^[0m
[0m[[0m[31merror[0m] [0m[0mC:\Users\yuda\Desktop\soDLA\src\main\scala\cora\matrix_lib\CORA_MATRIX_MUL_m2m2m.scala:121:154: value io is not a member of chisel3.Bundle{val reg2dp_roundingMode: chisel3.core.UInt; val reg2dp_detectTininess: chisel3.core.Bool; val m2m2m_st: chisel3.core.Bool; val m2m2m_done: chisel3.core.Bool; val tr_a_actv_data: chisel3.core.Vec[chisel3.core.Vec[chisel3.core.UInt]]; val tr_a_actv_pvld: chisel3.core.Bool; val tr_b_actv_data: chisel3.core.Vec[chisel3.core.Vec[chisel3.core.UInt]]; val tr_b_actv_pvld: chisel3.core.Bool; val tr_c_actv_data: chisel3.core.Vec[chisel3.core.Vec[chisel3.core.UInt]]; val tr_c_actv_pvld: chisel3.core.Bool; val tr_out_data: chisel3.core.Vec[chisel3.core.Vec[chisel3.core.UInt]]; val tr_out_pvld: chisel3.core.Bool}[0m
[0m[[0m[31merror[0m] [0m[0m    io.tr_out_pvld := ShiftRegister(io.m2m2m_st & io.tr_a_actv_pvld & io.io.tr_b_actv_pvld, 2*conf.V2V_MAC_LATENCY, io.m2m2m_st & io.tr_a_actv_pvld & io.io.tr_b_actv_pvld) &[0m
[0m[[0m[31merror[0m] [0m[0m                                                                                                                                                         ^[0m
[0m[[0m[31merror[0m] [0m[0mtwo errors found[0m
