Warning (10268): Verilog HDL information at spi_master.v(17): always construct contains both blocking and non-blocking assignments File: /home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi_master.v Line: 17
Warning (10268): Verilog HDL information at spi_master.v(23): always construct contains both blocking and non-blocking assignments File: /home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi_master.v Line: 23
