Metric,Value
design__max_slew_violation__count__corner:nom_tt_025C_1v80,8
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,100
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.015135396271944046
power__switching__total,0.00900943111628294
power__leakage__total,4.007574361253319e-08
power__total,0.024144869297742844
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-4.074037
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-3.215011
timing__hold__ws__corner:nom_tt_025C_1v80,-3.024888
timing__setup__ws__corner:nom_tt_025C_1v80,-10.16112
timing__hold__tns__corner:nom_tt_025C_1v80,-16.253271
timing__setup__tns__corner:nom_tt_025C_1v80,-754.289978
timing__hold__wns__corner:nom_tt_025C_1v80,-3.024888
timing__setup__wns__corner:nom_tt_025C_1v80,-10.16112
timing__hold_vio__count__corner:nom_tt_025C_1v80,13
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,-2.917716
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,10
timing__setup_vio__count__corner:nom_tt_025C_1v80,343
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,-10.16112
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,157
design__max_slew_violation__count__corner:nom_ss_100C_1v60,198
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,100
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-7.773882
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-5.779132
timing__hold__ws__corner:nom_ss_100C_1v60,-5.427245
timing__setup__ws__corner:nom_ss_100C_1v60,-13.23243
timing__hold__tns__corner:nom_ss_100C_1v60,-33.667244
timing__setup__tns__corner:nom_ss_100C_1v60,-2582.612549
timing__hold__wns__corner:nom_ss_100C_1v60,-5.427245
timing__setup__wns__corner:nom_ss_100C_1v60,-13.23243
timing__hold_vio__count__corner:nom_ss_100C_1v60,16
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,-5.427245
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,13
timing__setup_vio__count__corner:nom_ss_100C_1v60,461
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-9.416206
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,53
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,100
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.630699
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-2.141315
timing__hold__ws__corner:nom_ff_n40C_1v95,-2.095313
timing__setup__ws__corner:nom_ff_n40C_1v95,-8.70239
timing__hold__tns__corner:nom_ff_n40C_1v95,-10.944016
timing__setup__tns__corner:nom_ff_n40C_1v95,-333.601471
timing__hold__wns__corner:nom_ff_n40C_1v95,-2.095313
timing__setup__wns__corner:nom_ff_n40C_1v95,-8.70239
timing__hold_vio__count__corner:nom_ff_n40C_1v95,14
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,-1.966253
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,11
timing__setup_vio__count__corner:nom_ff_n40C_1v95,247
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,-8.70239
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,143
design__max_slew_violation__count,236
design__max_fanout_violation__count,100
design__max_cap_violation__count,1
clock__skew__worst_hold,-2.606797
clock__skew__worst_setup,-5.846865
timing__hold__ws,-5.466083
timing__setup__ws,-13.435824
timing__hold__tns,-34.185276
timing__setup__tns,-2658.945557
timing__hold__wns,-5.466083
timing__setup__wns,-13.435824
timing__hold_vio__count,129
timing__hold_r2r__ws,-5.466083
timing__hold_r2r_vio__count,100
timing__setup_vio__count,3158
timing__setup_r2r__ws,-10.201233
timing__setup_r2r_vio__count,1066
design__die__bbox,0.0 0.0 300.0 300.0
design__core__bbox,5.52 10.88 294.4 288.32
flow__warnings__count,1
flow__errors__count,0
design__io,128
design__die__area,90000
design__core__area,80146.9
design__instance__count,3686
design__instance__area,28673.8
design__instance__count__stdcell,3686
design__instance__area__stdcell,28673.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.357765
design__instance__utilization__stdcell,0.357765
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,126
design__io__hpwl,16662966
timing__drv__floating__nets,3
timing__drv__floating__pins,0
design__instance__displacement__total,42.92
design__instance__displacement__mean,0.011
design__instance__displacement__max,6.9
route__wirelength__estimated,66195
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1412
route__net__special,2
route__drc_errors__iter:1,1253
route__wirelength__iter:1,77114
route__drc_errors__iter:2,319
route__wirelength__iter:2,76446
route__drc_errors__iter:3,231
route__wirelength__iter:3,76238
route__drc_errors__iter:4,6
route__wirelength__iter:4,76234
route__drc_errors__iter:5,0
route__wirelength__iter:5,76236
route__drc_errors,0
route__wirelength,76236
route__vias,12920
route__vias__singlecut,12920
route__vias__multicut,0
design__disconnected_pin__count,31
design__critical_disconnected_pin__count,0
route__wirelength__max,737.98
timing__unannotated_net__count__corner:nom_tt_025C_1v80,28
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,28
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,28
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,8
design__max_fanout_violation__count__corner:min_tt_025C_1v80,100
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-4.042123
clock__skew__worst_setup__corner:min_tt_025C_1v80,-3.173236
timing__hold__ws__corner:min_tt_025C_1v80,-2.977844
timing__setup__ws__corner:min_tt_025C_1v80,-10.121764
timing__hold__tns__corner:min_tt_025C_1v80,-16.127548
timing__setup__tns__corner:min_tt_025C_1v80,-734.173645
timing__hold__wns__corner:min_tt_025C_1v80,-2.977844
timing__setup__wns__corner:min_tt_025C_1v80,-10.121764
timing__hold_vio__count__corner:min_tt_025C_1v80,13
timing__hold_r2r__ws__corner:min_tt_025C_1v80,-2.942687
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,10
timing__setup_vio__count__corner:min_tt_025C_1v80,339
timing__setup_r2r__ws__corner:min_tt_025C_1v80,-10.121764
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,162
timing__unannotated_net__count__corner:min_tt_025C_1v80,28
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,110
design__max_fanout_violation__count__corner:min_ss_100C_1v60,100
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-7.718907
clock__skew__worst_setup__corner:min_ss_100C_1v60,-5.709543
timing__hold__ws__corner:min_ss_100C_1v60,-5.466083
timing__setup__ws__corner:min_ss_100C_1v60,-13.062757
timing__hold__tns__corner:min_ss_100C_1v60,-33.278465
timing__setup__tns__corner:min_ss_100C_1v60,-2514.190674
timing__hold__wns__corner:min_ss_100C_1v60,-5.466083
timing__setup__wns__corner:min_ss_100C_1v60,-13.062757
timing__hold_vio__count__corner:min_ss_100C_1v60,16
timing__hold_r2r__ws__corner:min_ss_100C_1v60,-5.466083
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,13
timing__setup_vio__count__corner:min_ss_100C_1v60,460
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-9.291986
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,53
timing__unannotated_net__count__corner:min_ss_100C_1v60,28
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,100
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.606797
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-2.112643
timing__hold__ws__corner:min_ff_n40C_1v95,-2.062735
timing__setup__ws__corner:min_ff_n40C_1v95,-8.641481
timing__hold__tns__corner:min_ff_n40C_1v95,-10.848679
timing__setup__tns__corner:min_ff_n40C_1v95,-322.555695
timing__hold__wns__corner:min_ff_n40C_1v95,-2.062735
timing__setup__wns__corner:min_ff_n40C_1v95,-8.641481
timing__hold_vio__count__corner:min_ff_n40C_1v95,15
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,-1.979085
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,11
timing__setup_vio__count__corner:min_ff_n40C_1v95,246
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,-8.641481
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,142
timing__unannotated_net__count__corner:min_ff_n40C_1v95,28
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,8
design__max_fanout_violation__count__corner:max_tt_025C_1v80,100
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-4.116372
clock__skew__worst_setup__corner:max_tt_025C_1v80,-3.257838
timing__hold__ws__corner:max_tt_025C_1v80,-3.076572
timing__setup__ws__corner:max_tt_025C_1v80,-10.201233
timing__hold__tns__corner:max_tt_025C_1v80,-16.445066
timing__setup__tns__corner:max_tt_025C_1v80,-777.483582
timing__hold__wns__corner:max_tt_025C_1v80,-3.076572
timing__setup__wns__corner:max_tt_025C_1v80,-10.201233
timing__hold_vio__count__corner:max_tt_025C_1v80,13
timing__hold_r2r__ws__corner:max_tt_025C_1v80,-2.908621
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,10
timing__setup_vio__count__corner:max_tt_025C_1v80,348
timing__setup_r2r__ws__corner:max_tt_025C_1v80,-10.201233
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,157
timing__unannotated_net__count__corner:max_tt_025C_1v80,28
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,236
design__max_fanout_violation__count__corner:max_ss_100C_1v60,100
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-7.834862
clock__skew__worst_setup__corner:max_ss_100C_1v60,-5.846865
timing__hold__ws__corner:max_ss_100C_1v60,-5.400346
timing__setup__ws__corner:max_ss_100C_1v60,-13.435824
timing__hold__tns__corner:max_ss_100C_1v60,-34.185276
timing__setup__tns__corner:max_ss_100C_1v60,-2658.945557
timing__hold__wns__corner:max_ss_100C_1v60,-5.400346
timing__setup__wns__corner:max_ss_100C_1v60,-13.435824
timing__hold_vio__count__corner:max_ss_100C_1v60,16
timing__hold_r2r__ws__corner:max_ss_100C_1v60,-5.400346
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,12
timing__setup_vio__count__corner:max_ss_100C_1v60,462
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-9.528488
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,51
timing__unannotated_net__count__corner:max_ss_100C_1v60,28
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,100
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.663077
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-2.17495
timing__hold__ws__corner:max_ff_n40C_1v95,-2.133706
timing__setup__ws__corner:max_ff_n40C_1v95,-8.770992
timing__hold__tns__corner:max_ff_n40C_1v95,-11.098307
timing__setup__tns__corner:max_ff_n40C_1v95,-346.317047
timing__hold__wns__corner:max_ff_n40C_1v95,-2.133706
timing__setup__wns__corner:max_ff_n40C_1v95,-8.770992
timing__hold_vio__count__corner:max_ff_n40C_1v95,13
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,-1.96375
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,10
timing__setup_vio__count__corner:max_ff_n40C_1v95,252
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,-8.770992
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,148
timing__unannotated_net__count__corner:max_ff_n40C_1v95,28
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,28
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7973
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79924
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00270214
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00255909
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000723297
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00255909
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000764000000000000030649094373558227744069881737232208251953125
ir__drop__worst,0.002700000000000000142941214420488904579542577266693115234375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
