module ALU_tb;
    reg [31:0] in1;
    reg [31:0] in2;
    reg [2:0]  sel;
    
    wire [31:0] ans;
    
    ALU uut(
        .in1(in1),
        .in2(in2),
        .sel(sel),
        .ans(ans)
     );
     
   initial begin 
   
   sel = 3'b001;
   in1 = 32'b00000000000000000000000000000111;
   in2 = 32'b00000000000000000000000000000011;
   
   #300
   
   sel = 3'b001;
   in1 = 32'b00000000000000000000000000000011;
   in2 = 32'b00000000000000000000000000000111;
          
   end 
   
  endmodule
