
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000035                       # Number of seconds simulated
sim_ticks                                    35275000                       # Number of ticks simulated
final_tick                                   35275000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  70623                       # Simulator instruction rate (inst/s)
host_op_rate                                    82629                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              231128260                       # Simulator tick rate (ticks/s)
host_mem_usage                                 642764                       # Number of bytes of host memory used
host_seconds                                     0.15                       # Real time elapsed on the host
sim_insts                                       10777                       # Number of instructions simulated
sim_ops                                         12610                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           34304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           34176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              68480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        34304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        11520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           11520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           180                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                180                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          972473423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          968844791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1941318214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     972473423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        972473423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       326576896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            326576896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       326576896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         972473423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         968844791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2267895110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1071                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        180                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1071                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      180                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  61504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   68544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                11520                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    110                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    51                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      35248500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1071                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  180                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    336.410256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   205.949819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.692211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           60     30.77%     30.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     24.10%     54.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29     14.87%     69.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      7.18%     76.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      3.59%     80.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.54%     82.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.54%     83.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.05%     85.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28     14.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          195                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    121.831888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.767979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.166667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.162485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.408248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5     83.33%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     16.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     11370000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                29388750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4805000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11831.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30581.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1743.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       175.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1943.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    326.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      758                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      94                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.87                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      28176.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   922320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   503250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 4087200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 628560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21206565                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               246000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               29628135                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            943.158171                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       312000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30074750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   453600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   247500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2542800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             21163815                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               284250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               26726205                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            850.746618                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE       295750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      30092250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                    5339                       # Number of BP lookups
system.cpu.branchPred.condPredicted              3541                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1002                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1540                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     903                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.636364                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     522                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 45                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   12                       # Number of system calls
system.cpu.numCycles                            70551                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              12074                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          27254                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        5339                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               1425                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         23824                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2055                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  200                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           374                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          697                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      8830                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   345                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              38196                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.826788                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.192528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    23372     61.19%     61.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5736     15.02%     76.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1420      3.72%     79.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7668     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                38196                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.075676                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.386302                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    11823                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 14033                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     11143                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   440                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    757                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  676                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   289                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  23100                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2968                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    757                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    14037                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    8337                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2945                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      9283                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  2837                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  20792                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   871                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   277                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     23                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     88                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2347                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               22002                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 95074                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            24070                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 13027                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     8975                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 46                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             46                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1285                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 3980                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2958                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                46                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      19710                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     16885                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               363                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            7172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        18470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         38196                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.442062                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.837259                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28230     73.91%     73.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4717     12.35%     86.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3667      9.60%     95.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1494      3.91%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  88      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           38196                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1021     31.93%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1009     31.55%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1168     36.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 10845     64.23%     64.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.03%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3451     20.44%     84.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2584     15.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  16885                       # Type of FU issued
system.cpu.iq.rate                           0.239330                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        3198                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.189399                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              75483                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             26954                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        15434                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  44                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  20055                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               15                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1762                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          869                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    757                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1859                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   263                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               19789                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  3980                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2958                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 46                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   247                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             73                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          693                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  766                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 15880                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  3002                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1005                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                         5464                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     2734                       # Number of branches executed
system.cpu.iew.exec_stores                       2462                       # Number of stores executed
system.cpu.iew.exec_rate                     0.225085                       # Inst execution rate
system.cpu.iew.wb_sent                          15520                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         15450                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      7715                       # num instructions producing a value
system.cpu.iew.wb_consumers                     12663                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.218991                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.609255                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            6140                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               732                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        36983                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.340967                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.030842                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        31063     83.99%     83.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3039      8.22%     92.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1310      3.54%     95.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          638      1.73%     97.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          434      1.17%     98.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          147      0.40%     99.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           90      0.24%     99.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           70      0.19%     99.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          192      0.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        36983                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                10777                       # Number of instructions committed
system.cpu.commit.committedOps                  12610                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           4307                       # Number of memory references committed
system.cpu.commit.loads                          2218                       # Number of loads committed
system.cpu.commit.membars                          26                       # Number of memory barriers committed
system.cpu.commit.branches                       2195                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     10933                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  202                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             8298     65.80%     65.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.04%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2218     17.59%     83.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2089     16.57%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             12610                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   192                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        55398                       # The number of ROB reads
system.cpu.rob.rob_writes                       38716                       # The number of ROB writes
system.cpu.timesIdled                             462                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       10777                       # Number of Instructions Simulated
system.cpu.committedOps                         12610                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.546441                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.546441                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.152755                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.152755                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    17080                       # number of integer regfile reads
system.cpu.int_regfile_writes                    9066                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                     55314                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6767                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    5749                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     53                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               518                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.844670                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3779                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               534                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.076779                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            524750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.844670                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.990292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             39398                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            39398                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data         2148                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2148                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         1581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1581                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           24                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           26                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          3729                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3729                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         3729                       # number of overall hits
system.cpu.dcache.overall_hits::total            3729                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           652                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          425                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1077                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1077                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1077                       # number of overall misses
system.cpu.dcache.overall_misses::total          1077                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     34910500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34910500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     21785750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21785750                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        45000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        45000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     56696250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     56696250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     56696250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     56696250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         2800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         2006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         4806                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4806                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         4806                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4806                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.232857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.232857                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.211864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.211864                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.224095                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.224095                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.224095                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.224095                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53543.711656                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53543.711656                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51260.588235                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51260.588235                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        22500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        22500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52642.757660                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52642.757660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52642.757660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52642.757660                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2515                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              36                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    69.861111                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          180                       # number of writebacks
system.cpu.dcache.writebacks::total               180                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          233                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          310                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          543                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          543                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          419                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          534                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          534                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     22588500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22588500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      5821000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5821000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     28409500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28409500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     28409500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28409500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.149643                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.149643                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.057328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.057328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.111111                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.111111                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.111111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.111111                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53910.501193                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53910.501193                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50617.391304                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50617.391304                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53201.310861                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53201.310861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53201.310861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53201.310861                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               142                       # number of replacements
system.cpu.icache.tags.tagsinuse           225.641217                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                8169                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               536                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.240672                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   225.641217                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.440706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.440706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             18188                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            18188                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst         8169                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8169                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          8169                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8169                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         8169                       # number of overall hits
system.cpu.icache.overall_hits::total            8169                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          657                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           657                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          657                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            657                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          657                       # number of overall misses
system.cpu.icache.overall_misses::total           657                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     35307989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35307989                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     35307989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35307989                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     35307989                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35307989                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         8826                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8826                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         8826                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8826                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         8826                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8826                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.074439                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074439                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.074439                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074439                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.074439                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074439                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53741.231355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53741.231355                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53741.231355                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53741.231355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53741.231355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53741.231355                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12216                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               155                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.812903                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          120                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          537                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          537                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          537                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          537                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          537                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     30116242                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30116242                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     30116242                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30116242                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     30116242                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30116242                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.060843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.060843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.060843                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.060843                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.060843                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.060843                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 56082.387337                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56082.387337                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 56082.387337                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56082.387337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 56082.387337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56082.387337                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 956                       # Transaction distribution
system.membus.trans_dist::ReadResp                955                       # Transaction distribution
system.membus.trans_dist::Writeback               180                       # Transaction distribution
system.membus.trans_dist::ReadExReq               115                       # Transaction distribution
system.membus.trans_dist::ReadExResp              115                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        34304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        45696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   80000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              1251                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    1251    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1251                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2246500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2852250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2825000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
