-- generated by newgenasym Mon Nov 16 09:57:30 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ina128 is
    port (    
	\+in\:     INOUT  STD_LOGIC;    
	\+v\:      INOUT  STD_LOGIC;    
	\-in\:     INOUT  STD_LOGIC;    
	\-v\:      INOUT  STD_LOGIC;    
	REF:       INOUT  STD_LOGIC;    
	RG1:       INOUT  STD_LOGIC;    
	RG2:       INOUT  STD_LOGIC;    
	VO:        INOUT  STD_LOGIC);
end ina128;
