
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000b88  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000d10  08000d18  00001d18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000d10  08000d10  00001d18  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000d10  08000d10  00001d18  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000d10  08000d18  00001d18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d10  08000d10  00001d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000d14  08000d14  00001d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001d18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001d18  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001d18  2**0
                  CONTENTS, READONLY
 13 .debug_info   000011e8  00000000  00000000  00001d42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004d6  00000000  00000000  00002f2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000140  00000000  00000000  00003400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000e4  00000000  00000000  00003540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000022d9  00000000  00000000  00003624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000190a  00000000  00000000  000058fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000097c5  00000000  00000000  00007207  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000109cc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000044c  00000000  00000000  00010a10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  00010e5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000cf8 	.word	0x08000cf8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000cf8 	.word	0x08000cf8

080001c8 <SPI2_GPIOInits>:

//Arduino LED
#define LED_PIN					9

void SPI2_GPIOInits(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;
	SPIPins.pGPIOx = GPIOB;
 80001ce:	4b14      	ldr	r3, [pc, #80]	@ (8000220 <SPI2_GPIOInits+0x58>)
 80001d0:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALT;
 80001d2:	2302      	movs	r3, #2
 80001d4:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 80001d6:	2305      	movs	r3, #5
 80001d8:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80001da:	2300      	movs	r3, #0
 80001dc:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80001de:	2300      	movs	r3, #0
 80001e0:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80001e2:	2302      	movs	r3, #2
 80001e4:	72bb      	strb	r3, [r7, #10]

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 80001e6:	230d      	movs	r3, #13
 80001e8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80001ea:	1d3b      	adds	r3, r7, #4
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 fa45 	bl	800067c <GPIO_Init>

	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 80001f2:	230f      	movs	r3, #15
 80001f4:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80001f6:	1d3b      	adds	r3, r7, #4
 80001f8:	4618      	mov	r0, r3
 80001fa:	f000 fa3f 	bl	800067c <GPIO_Init>

	//MISO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
 80001fe:	230e      	movs	r3, #14
 8000200:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000202:	1d3b      	adds	r3, r7, #4
 8000204:	4618      	mov	r0, r3
 8000206:	f000 fa39 	bl	800067c <GPIO_Init>

	//NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 800020a:	230c      	movs	r3, #12
 800020c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800020e:	1d3b      	adds	r3, r7, #4
 8000210:	4618      	mov	r0, r3
 8000212:	f000 fa33 	bl	800067c <GPIO_Init>
}
 8000216:	bf00      	nop
 8000218:	3710      	adds	r7, #16
 800021a:	46bd      	mov	sp, r7
 800021c:	bd80      	pop	{r7, pc}
 800021e:	bf00      	nop
 8000220:	40020400 	.word	0x40020400

08000224 <SPI2_Inits>:

void SPI2_Inits(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b084      	sub	sp, #16
 8000228:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2handle;

	SPI2handle.pSPIx = SPI2;
 800022a:	4b0b      	ldr	r3, [pc, #44]	@ (8000258 <SPI2_Inits+0x34>)
 800022c:	607b      	str	r3, [r7, #4]

	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800022e:	2301      	movs	r3, #1
 8000230:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000232:	2301      	movs	r3, #1
 8000234:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV32; //Generates sclk of 2MHz
 8000236:	2304      	movs	r3, #4
 8000238:	72bb      	strb	r3, [r7, #10]
	//SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 800023a:	2300      	movs	r3, #0
 800023c:	733b      	strb	r3, [r7, #12]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 800023e:	2300      	movs	r3, #0
 8000240:	737b      	strb	r3, [r7, #13]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_DI; //Hardware slave management enabled for NSS pin
 8000242:	2300      	movs	r3, #0
 8000244:	73bb      	strb	r3, [r7, #14]

	SPI_Init(&SPI2handle);
 8000246:	1d3b      	adds	r3, r7, #4
 8000248:	4618      	mov	r0, r3
 800024a:	f000 fc23 	bl	8000a94 <SPI_Init>
}
 800024e:	bf00      	nop
 8000250:	3710      	adds	r7, #16
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}
 8000256:	bf00      	nop
 8000258:	40003800 	.word	0x40003800

0800025c <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b086      	sub	sp, #24
 8000260:	af00      	add	r7, sp, #0
	//Button in PA0 configuration
	GPIO_Handle_t GPIOBtn,GpioLed;

	GPIOBtn.pGPIOx = GPIOA;
 8000262:	4b13      	ldr	r3, [pc, #76]	@ (80002b0 <GPIO_ButtonInit+0x54>)
 8000264:	60fb      	str	r3, [r7, #12]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 8000266:	2300      	movs	r3, #0
 8000268:	743b      	strb	r3, [r7, #16]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 800026a:	2300      	movs	r3, #0
 800026c:	747b      	strb	r3, [r7, #17]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800026e:	2302      	movs	r3, #2
 8000270:	74bb      	strb	r3, [r7, #18]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000272:	2300      	movs	r3, #0
 8000274:	74fb      	strb	r3, [r7, #19]

	GPIO_Init(&GPIOBtn);
 8000276:	f107 030c 	add.w	r3, r7, #12
 800027a:	4618      	mov	r0, r3
 800027c:	f000 f9fe 	bl	800067c <GPIO_Init>

	//this is led gpio configuration
	GpioLed.pGPIOx = GPIOD;
 8000280:	4b0c      	ldr	r3, [pc, #48]	@ (80002b4 <GPIO_ButtonInit+0x58>)
 8000282:	603b      	str	r3, [r7, #0]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000284:	230c      	movs	r3, #12
 8000286:	713b      	strb	r3, [r7, #4]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000288:	2301      	movs	r3, #1
 800028a:	717b      	strb	r3, [r7, #5]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800028c:	2302      	movs	r3, #2
 800028e:	71bb      	strb	r3, [r7, #6]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 8000290:	2301      	movs	r3, #1
 8000292:	723b      	strb	r3, [r7, #8]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000294:	2300      	movs	r3, #0
 8000296:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOD,ENABLE);
 8000298:	2101      	movs	r1, #1
 800029a:	4806      	ldr	r0, [pc, #24]	@ (80002b4 <GPIO_ButtonInit+0x58>)
 800029c:	f000 f904 	bl	80004a8 <GPIO_PeriClockControl>

	GPIO_Init(&GpioLed);
 80002a0:	463b      	mov	r3, r7
 80002a2:	4618      	mov	r0, r3
 80002a4:	f000 f9ea 	bl	800067c <GPIO_Init>
}
 80002a8:	bf00      	nop
 80002aa:	3718      	adds	r7, #24
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bd80      	pop	{r7, pc}
 80002b0:	40020000 	.word	0x40020000
 80002b4:	40020c00 	.word	0x40020c00

080002b8 <delay>:

void delay(void)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000/2 ; i ++);
 80002be:	2300      	movs	r3, #0
 80002c0:	607b      	str	r3, [r7, #4]
 80002c2:	e002      	b.n	80002ca <delay+0x12>
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	3301      	adds	r3, #1
 80002c8:	607b      	str	r3, [r7, #4]
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	4a04      	ldr	r2, [pc, #16]	@ (80002e0 <delay+0x28>)
 80002ce:	4293      	cmp	r3, r2
 80002d0:	d9f8      	bls.n	80002c4 <delay+0xc>
}
 80002d2:	bf00      	nop
 80002d4:	bf00      	nop
 80002d6:	370c      	adds	r7, #12
 80002d8:	46bd      	mov	sp, r7
 80002da:	bc80      	pop	{r7}
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	0003d08f 	.word	0x0003d08f

080002e4 <SPI_VerifyResponse>:

uint8_t SPI_VerifyResponse (uint8_t ackbyte)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	4603      	mov	r3, r0
 80002ec:	71fb      	strb	r3, [r7, #7]
	if(ackbyte == (uint8_t)0xF5)
 80002ee:	79fb      	ldrb	r3, [r7, #7]
 80002f0:	2bf5      	cmp	r3, #245	@ 0xf5
 80002f2:	d101      	bne.n	80002f8 <SPI_VerifyResponse+0x14>
	{
		//ack
		return 1;
 80002f4:	2301      	movs	r3, #1
 80002f6:	e000      	b.n	80002fa <SPI_VerifyResponse+0x16>
	}

	//nack
	return 0;
 80002f8:	2300      	movs	r3, #0
}
 80002fa:	4618      	mov	r0, r3
 80002fc:	370c      	adds	r7, #12
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr

08000304 <main>:

int main (void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0
	uint8_t dummy_write = 0xff;
 800030a:	23ff      	movs	r3, #255	@ 0xff
 800030c:	73fb      	strb	r3, [r7, #15]
	uint8_t dummy_read;

	GPIO_ButtonInit();
 800030e:	f7ff ffa5 	bl	800025c <GPIO_ButtonInit>
	//This function is used to initialize the GPIO pins to behave as SPI2 pins
	SPI2_GPIOInits();
 8000312:	f7ff ff59 	bl	80001c8 <SPI2_GPIOInits>

	//SPI2 Configuration
	SPI2_Inits();
 8000316:	f7ff ff85 	bl	8000224 <SPI2_Inits>
	 * making SSOE 1 does NSS output enable.
	 * The NSS pin is automatically managed by the HW.
	 * i.e. when SPE=1, NSS will be pulled to low
	 * and NSS pin will be high when SPE=0
	 */
	SPI_SSOEConfig(SPI2,ENABLE);
 800031a:	2101      	movs	r1, #1
 800031c:	484b      	ldr	r0, [pc, #300]	@ (800044c <main+0x148>)
 800031e:	f000 fc74 	bl	8000c0a <SPI_SSOEConfig>

	while(1)
	{
		//wait until the button is pressed to start the communication
		while(!GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0));
 8000322:	bf00      	nop
 8000324:	2100      	movs	r1, #0
 8000326:	484a      	ldr	r0, [pc, #296]	@ (8000450 <main+0x14c>)
 8000328:	f000 fb44 	bl	80009b4 <GPIO_ReadFromInputPin>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0f8      	beq.n	8000324 <main+0x20>
		//Debouncing purpose wait
		delay();
 8000332:	f7ff ffc1 	bl	80002b8 <delay>

		//enable the SPI2 peripheral
		SPI_PeripheralControl(SPI2,ENABLE);
 8000336:	2101      	movs	r1, #1
 8000338:	4844      	ldr	r0, [pc, #272]	@ (800044c <main+0x148>)
 800033a:	f000 fc4b 	bl	8000bd4 <SPI_PeripheralControl>

		//1. CMD_LED_CTRL <pin no(1)>	<value(1)>
		uint8_t commandcode = COMMAND_LED_CTRL;
 800033e:	2350      	movs	r3, #80	@ 0x50
 8000340:	737b      	strb	r3, [r7, #13]
		uint8_t ackbyte;
		uint8_t args[2];

		//send command
		SPI_SendData(SPI2, &commandcode, 1);
 8000342:	f107 030d 	add.w	r3, r7, #13
 8000346:	2201      	movs	r2, #1
 8000348:	4619      	mov	r1, r3
 800034a:	4840      	ldr	r0, [pc, #256]	@ (800044c <main+0x148>)
 800034c:	f000 fc0b 	bl	8000b66 <SPI_SendData>

		//do dummy read to clear off the RXNE (as per each transmitted byte, the Rx buffer in master it also filled).
		SPI_ReceiveData(SPI2, &dummy_read, 1);
 8000350:	f107 030e 	add.w	r3, r7, #14
 8000354:	2201      	movs	r2, #1
 8000356:	4619      	mov	r1, r3
 8000358:	483c      	ldr	r0, [pc, #240]	@ (800044c <main+0x148>)
 800035a:	f000 fc71 	bl	8000c40 <SPI_ReceiveData>

		//send some dummy bits (1byte) to fetch the response from the slave.
		SPI_SendData(SPI2, &dummy_write, 1);
 800035e:	f107 030f 	add.w	r3, r7, #15
 8000362:	2201      	movs	r2, #1
 8000364:	4619      	mov	r1, r3
 8000366:	4839      	ldr	r0, [pc, #228]	@ (800044c <main+0x148>)
 8000368:	f000 fbfd 	bl	8000b66 <SPI_SendData>
		//Read the ack byte received
		SPI_ReceiveData(SPI2, &ackbyte, 1);
 800036c:	f107 030c 	add.w	r3, r7, #12
 8000370:	2201      	movs	r2, #1
 8000372:	4619      	mov	r1, r3
 8000374:	4835      	ldr	r0, [pc, #212]	@ (800044c <main+0x148>)
 8000376:	f000 fc63 	bl	8000c40 <SPI_ReceiveData>

		//if ack send arguments
		if (SPI_VerifyResponse(ackbyte))
 800037a:	7b3b      	ldrb	r3, [r7, #12]
 800037c:	4618      	mov	r0, r3
 800037e:	f7ff ffb1 	bl	80002e4 <SPI_VerifyResponse>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d011      	beq.n	80003ac <main+0xa8>
		{
			//send arguments
			args[0] = LED_PIN;
 8000388:	2309      	movs	r3, #9
 800038a:	723b      	strb	r3, [r7, #8]
			args[1] = LED_ON;
 800038c:	2301      	movs	r3, #1
 800038e:	727b      	strb	r3, [r7, #9]
			SPI_SendData(SPI2, args, 2);
 8000390:	f107 0308 	add.w	r3, r7, #8
 8000394:	2202      	movs	r2, #2
 8000396:	4619      	mov	r1, r3
 8000398:	482c      	ldr	r0, [pc, #176]	@ (800044c <main+0x148>)
 800039a:	f000 fbe4 	bl	8000b66 <SPI_SendData>
			SPI_ReceiveData(SPI2,args,2);
 800039e:	f107 0308 	add.w	r3, r7, #8
 80003a2:	2202      	movs	r2, #2
 80003a4:	4619      	mov	r1, r3
 80003a6:	4829      	ldr	r0, [pc, #164]	@ (800044c <main+0x148>)
 80003a8:	f000 fc4a 	bl	8000c40 <SPI_ReceiveData>


		//2. CMD_SENSOR_READ <analog pin number(1)>

		//wait until the button is pressed to start the communication
		while(!GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0));
 80003ac:	bf00      	nop
 80003ae:	2100      	movs	r1, #0
 80003b0:	4827      	ldr	r0, [pc, #156]	@ (8000450 <main+0x14c>)
 80003b2:	f000 faff 	bl	80009b4 <GPIO_ReadFromInputPin>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d0f8      	beq.n	80003ae <main+0xaa>
		//Debouncing purpose wait
		delay();
 80003bc:	f7ff ff7c 	bl	80002b8 <delay>

		commandcode = COMMAND_SENSOR_READ;
 80003c0:	2351      	movs	r3, #81	@ 0x51
 80003c2:	737b      	strb	r3, [r7, #13]
		//send command
		SPI_SendData(SPI2, &commandcode, 1);
 80003c4:	f107 030d 	add.w	r3, r7, #13
 80003c8:	2201      	movs	r2, #1
 80003ca:	4619      	mov	r1, r3
 80003cc:	481f      	ldr	r0, [pc, #124]	@ (800044c <main+0x148>)
 80003ce:	f000 fbca 	bl	8000b66 <SPI_SendData>

		//do dummy read to clear off the RXNE (as per each transmitted byte, the Rx buffer in master it also filled).
		SPI_ReceiveData(SPI2, &dummy_read, 1);
 80003d2:	f107 030e 	add.w	r3, r7, #14
 80003d6:	2201      	movs	r2, #1
 80003d8:	4619      	mov	r1, r3
 80003da:	481c      	ldr	r0, [pc, #112]	@ (800044c <main+0x148>)
 80003dc:	f000 fc30 	bl	8000c40 <SPI_ReceiveData>

		//send some dummy bits (1byte) to fetch the response from the slave.
		SPI_SendData(SPI2, &dummy_write, 1);
 80003e0:	f107 030f 	add.w	r3, r7, #15
 80003e4:	2201      	movs	r2, #1
 80003e6:	4619      	mov	r1, r3
 80003e8:	4818      	ldr	r0, [pc, #96]	@ (800044c <main+0x148>)
 80003ea:	f000 fbbc 	bl	8000b66 <SPI_SendData>
		//Read the ack byte received
		SPI_ReceiveData(SPI2, &ackbyte, 1);
 80003ee:	f107 030c 	add.w	r3, r7, #12
 80003f2:	2201      	movs	r2, #1
 80003f4:	4619      	mov	r1, r3
 80003f6:	4815      	ldr	r0, [pc, #84]	@ (800044c <main+0x148>)
 80003f8:	f000 fc22 	bl	8000c40 <SPI_ReceiveData>

		//if ack send arguments
		if (SPI_VerifyResponse(ackbyte))
 80003fc:	7b3b      	ldrb	r3, [r7, #12]
 80003fe:	4618      	mov	r0, r3
 8000400:	f7ff ff70 	bl	80002e4 <SPI_VerifyResponse>
 8000404:	4603      	mov	r3, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d08b      	beq.n	8000322 <main+0x1e>
		{
			//send arguments
			args[0] = ANALOG_PIN0;
 800040a:	2300      	movs	r3, #0
 800040c:	723b      	strb	r3, [r7, #8]
			SPI_SendData(SPI2, args, 1);
 800040e:	f107 0308 	add.w	r3, r7, #8
 8000412:	2201      	movs	r2, #1
 8000414:	4619      	mov	r1, r3
 8000416:	480d      	ldr	r0, [pc, #52]	@ (800044c <main+0x148>)
 8000418:	f000 fba5 	bl	8000b66 <SPI_SendData>

			//do dummy read to clear off the RXNE (as per each transmitted byte, the Rx buffer in master it also filled).
			SPI_ReceiveData(SPI2, &dummy_read, 1);
 800041c:	f107 030e 	add.w	r3, r7, #14
 8000420:	2201      	movs	r2, #1
 8000422:	4619      	mov	r1, r3
 8000424:	4809      	ldr	r0, [pc, #36]	@ (800044c <main+0x148>)
 8000426:	f000 fc0b 	bl	8000c40 <SPI_ReceiveData>

			//insert some delay so that slave can ready with the data
			delay();
 800042a:	f7ff ff45 	bl	80002b8 <delay>

			//send some dummy bits (1byte) to fetch the response from the slave.
			SPI_SendData(SPI2, &dummy_write, 1);
 800042e:	f107 030f 	add.w	r3, r7, #15
 8000432:	2201      	movs	r2, #1
 8000434:	4619      	mov	r1, r3
 8000436:	4805      	ldr	r0, [pc, #20]	@ (800044c <main+0x148>)
 8000438:	f000 fb95 	bl	8000b66 <SPI_SendData>

			uint8_t analog_read;
			//Read the data from sensor
			SPI_ReceiveData(SPI2, &analog_read, 1);
 800043c:	1dfb      	adds	r3, r7, #7
 800043e:	2201      	movs	r2, #1
 8000440:	4619      	mov	r1, r3
 8000442:	4802      	ldr	r0, [pc, #8]	@ (800044c <main+0x148>)
 8000444:	f000 fbfc 	bl	8000c40 <SPI_ReceiveData>
	{
 8000448:	e76b      	b.n	8000322 <main+0x1e>
 800044a:	bf00      	nop
 800044c:	40003800 	.word	0x40003800
 8000450:	40020000 	.word	0x40020000

08000454 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000454:	480d      	ldr	r0, [pc, #52]	@ (800048c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000456:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000458:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800045c:	480c      	ldr	r0, [pc, #48]	@ (8000490 <LoopForever+0x6>)
  ldr r1, =_edata
 800045e:	490d      	ldr	r1, [pc, #52]	@ (8000494 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000460:	4a0d      	ldr	r2, [pc, #52]	@ (8000498 <LoopForever+0xe>)
  movs r3, #0
 8000462:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000464:	e002      	b.n	800046c <LoopCopyDataInit>

08000466 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000466:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000468:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800046a:	3304      	adds	r3, #4

0800046c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800046c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800046e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000470:	d3f9      	bcc.n	8000466 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000472:	4a0a      	ldr	r2, [pc, #40]	@ (800049c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000474:	4c0a      	ldr	r4, [pc, #40]	@ (80004a0 <LoopForever+0x16>)
  movs r3, #0
 8000476:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000478:	e001      	b.n	800047e <LoopFillZerobss>

0800047a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800047a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800047c:	3204      	adds	r2, #4

0800047e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800047e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000480:	d3fb      	bcc.n	800047a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000482:	f000 fc15 	bl	8000cb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000486:	f7ff ff3d 	bl	8000304 <main>

0800048a <LoopForever>:

LoopForever:
  b LoopForever
 800048a:	e7fe      	b.n	800048a <LoopForever>
  ldr   r0, =_estack
 800048c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000490:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000494:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000498:	08000d18 	.word	0x08000d18
  ldr r2, =_sbss
 800049c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80004a0:	2000001c 	.word	0x2000001c

080004a4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004a4:	e7fe      	b.n	80004a4 <ADC_IRQHandler>
	...

080004a8 <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80004a8:	b480      	push	{r7}
 80004aa:	b083      	sub	sp, #12
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
 80004b0:	460b      	mov	r3, r1
 80004b2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80004b4:	78fb      	ldrb	r3, [r7, #3]
 80004b6:	2b01      	cmp	r3, #1
 80004b8:	d162      	bne.n	8000580 <GPIO_PeriClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	4a65      	ldr	r2, [pc, #404]	@ (8000654 <GPIO_PeriClockControl+0x1ac>)
 80004be:	4293      	cmp	r3, r2
 80004c0:	d106      	bne.n	80004d0 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80004c2:	4b65      	ldr	r3, [pc, #404]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80004c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004c6:	4a64      	ldr	r2, [pc, #400]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80004c8:	f043 0301 	orr.w	r3, r3, #1
 80004cc:	6313      	str	r3, [r2, #48]	@ 0x30
			{
				GPIOI_PCLK_DI();
			}
		}
	}
}
 80004ce:	e0bc      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
		}else if(pGPIOx == GPIOB)
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	4a62      	ldr	r2, [pc, #392]	@ (800065c <GPIO_PeriClockControl+0x1b4>)
 80004d4:	4293      	cmp	r3, r2
 80004d6:	d106      	bne.n	80004e6 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80004d8:	4b5f      	ldr	r3, [pc, #380]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80004da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004dc:	4a5e      	ldr	r2, [pc, #376]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80004de:	f043 0302 	orr.w	r3, r3, #2
 80004e2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004e4:	e0b1      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
		}else if(pGPIOx == GPIOC)
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	4a5d      	ldr	r2, [pc, #372]	@ (8000660 <GPIO_PeriClockControl+0x1b8>)
 80004ea:	4293      	cmp	r3, r2
 80004ec:	d106      	bne.n	80004fc <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80004ee:	4b5a      	ldr	r3, [pc, #360]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80004f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004f2:	4a59      	ldr	r2, [pc, #356]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80004f4:	f043 0304 	orr.w	r3, r3, #4
 80004f8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004fa:	e0a6      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
		}else if(pGPIOx == GPIOD)
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	4a59      	ldr	r2, [pc, #356]	@ (8000664 <GPIO_PeriClockControl+0x1bc>)
 8000500:	4293      	cmp	r3, r2
 8000502:	d106      	bne.n	8000512 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000504:	4b54      	ldr	r3, [pc, #336]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000508:	4a53      	ldr	r2, [pc, #332]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 800050a:	f043 0308 	orr.w	r3, r3, #8
 800050e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000510:	e09b      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
		}else if(pGPIOx == GPIOE)
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	4a54      	ldr	r2, [pc, #336]	@ (8000668 <GPIO_PeriClockControl+0x1c0>)
 8000516:	4293      	cmp	r3, r2
 8000518:	d106      	bne.n	8000528 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800051a:	4b4f      	ldr	r3, [pc, #316]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 800051c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800051e:	4a4e      	ldr	r2, [pc, #312]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000520:	f043 0310 	orr.w	r3, r3, #16
 8000524:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000526:	e090      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
		}else if(pGPIOx == GPIOF)
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	4a50      	ldr	r2, [pc, #320]	@ (800066c <GPIO_PeriClockControl+0x1c4>)
 800052c:	4293      	cmp	r3, r2
 800052e:	d106      	bne.n	800053e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000530:	4b49      	ldr	r3, [pc, #292]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000534:	4a48      	ldr	r2, [pc, #288]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000536:	f043 0320 	orr.w	r3, r3, #32
 800053a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800053c:	e085      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
		}else if(pGPIOx == GPIOG)
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	4a4b      	ldr	r2, [pc, #300]	@ (8000670 <GPIO_PeriClockControl+0x1c8>)
 8000542:	4293      	cmp	r3, r2
 8000544:	d106      	bne.n	8000554 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000546:	4b44      	ldr	r3, [pc, #272]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800054a:	4a43      	ldr	r2, [pc, #268]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 800054c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000550:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000552:	e07a      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
		}else if(pGPIOx == GPIOH)
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	4a47      	ldr	r2, [pc, #284]	@ (8000674 <GPIO_PeriClockControl+0x1cc>)
 8000558:	4293      	cmp	r3, r2
 800055a:	d106      	bne.n	800056a <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 800055c:	4b3e      	ldr	r3, [pc, #248]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 800055e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000560:	4a3d      	ldr	r2, [pc, #244]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000562:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000566:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000568:	e06f      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
		}else if(pGPIOx == GPIOI)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4a42      	ldr	r2, [pc, #264]	@ (8000678 <GPIO_PeriClockControl+0x1d0>)
 800056e:	4293      	cmp	r3, r2
 8000570:	d16b      	bne.n	800064a <GPIO_PeriClockControl+0x1a2>
			GPIOI_PCLK_EN();
 8000572:	4b39      	ldr	r3, [pc, #228]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000576:	4a38      	ldr	r2, [pc, #224]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000578:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800057c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800057e:	e064      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
	if(EnorDi == DISABLE)
 8000580:	78fb      	ldrb	r3, [r7, #3]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d161      	bne.n	800064a <GPIO_PeriClockControl+0x1a2>
			if(pGPIOx == GPIOA)
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	4a32      	ldr	r2, [pc, #200]	@ (8000654 <GPIO_PeriClockControl+0x1ac>)
 800058a:	4293      	cmp	r3, r2
 800058c:	d106      	bne.n	800059c <GPIO_PeriClockControl+0xf4>
				GPIOA_PCLK_DI();
 800058e:	4b32      	ldr	r3, [pc, #200]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000592:	4a31      	ldr	r2, [pc, #196]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000594:	f023 0301 	bic.w	r3, r3, #1
 8000598:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800059a:	e056      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
			}else if(pGPIOx == GPIOB)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4a2f      	ldr	r2, [pc, #188]	@ (800065c <GPIO_PeriClockControl+0x1b4>)
 80005a0:	4293      	cmp	r3, r2
 80005a2:	d106      	bne.n	80005b2 <GPIO_PeriClockControl+0x10a>
				GPIOB_PCLK_DI();
 80005a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80005a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a8:	4a2b      	ldr	r2, [pc, #172]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80005aa:	f023 0302 	bic.w	r3, r3, #2
 80005ae:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005b0:	e04b      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
			}else if(pGPIOx == GPIOC)
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	4a2a      	ldr	r2, [pc, #168]	@ (8000660 <GPIO_PeriClockControl+0x1b8>)
 80005b6:	4293      	cmp	r3, r2
 80005b8:	d106      	bne.n	80005c8 <GPIO_PeriClockControl+0x120>
				GPIOC_PCLK_DI();
 80005ba:	4b27      	ldr	r3, [pc, #156]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80005bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005be:	4a26      	ldr	r2, [pc, #152]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80005c0:	f023 0304 	bic.w	r3, r3, #4
 80005c4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005c6:	e040      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
			}else if(pGPIOx == GPIOD)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	4a26      	ldr	r2, [pc, #152]	@ (8000664 <GPIO_PeriClockControl+0x1bc>)
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d106      	bne.n	80005de <GPIO_PeriClockControl+0x136>
				GPIOD_PCLK_DI();
 80005d0:	4b21      	ldr	r3, [pc, #132]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80005d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d4:	4a20      	ldr	r2, [pc, #128]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80005d6:	f023 0308 	bic.w	r3, r3, #8
 80005da:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005dc:	e035      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
			}else if(pGPIOx == GPIOE)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	4a21      	ldr	r2, [pc, #132]	@ (8000668 <GPIO_PeriClockControl+0x1c0>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d106      	bne.n	80005f4 <GPIO_PeriClockControl+0x14c>
				GPIOE_PCLK_DI();
 80005e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ea:	4a1b      	ldr	r2, [pc, #108]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80005ec:	f023 0310 	bic.w	r3, r3, #16
 80005f0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005f2:	e02a      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
			}else if(pGPIOx == GPIOF)
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4a1d      	ldr	r2, [pc, #116]	@ (800066c <GPIO_PeriClockControl+0x1c4>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d106      	bne.n	800060a <GPIO_PeriClockControl+0x162>
				GPIOF_PCLK_DI();
 80005fc:	4b16      	ldr	r3, [pc, #88]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 80005fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000600:	4a15      	ldr	r2, [pc, #84]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000602:	f023 0320 	bic.w	r3, r3, #32
 8000606:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000608:	e01f      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
			}else if(pGPIOx == GPIOG)
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	4a18      	ldr	r2, [pc, #96]	@ (8000670 <GPIO_PeriClockControl+0x1c8>)
 800060e:	4293      	cmp	r3, r2
 8000610:	d106      	bne.n	8000620 <GPIO_PeriClockControl+0x178>
				GPIOG_PCLK_DI();
 8000612:	4b11      	ldr	r3, [pc, #68]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000616:	4a10      	ldr	r2, [pc, #64]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000618:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800061c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800061e:	e014      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
			}else if(pGPIOx == GPIOH)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	4a14      	ldr	r2, [pc, #80]	@ (8000674 <GPIO_PeriClockControl+0x1cc>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d106      	bne.n	8000636 <GPIO_PeriClockControl+0x18e>
				GPIOH_PCLK_DI();
 8000628:	4b0b      	ldr	r3, [pc, #44]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 800062a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062c:	4a0a      	ldr	r2, [pc, #40]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 800062e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000632:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000634:	e009      	b.n	800064a <GPIO_PeriClockControl+0x1a2>
			}else if(pGPIOx == GPIOI)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	4a0f      	ldr	r2, [pc, #60]	@ (8000678 <GPIO_PeriClockControl+0x1d0>)
 800063a:	4293      	cmp	r3, r2
 800063c:	d105      	bne.n	800064a <GPIO_PeriClockControl+0x1a2>
				GPIOI_PCLK_DI();
 800063e:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000642:	4a05      	ldr	r2, [pc, #20]	@ (8000658 <GPIO_PeriClockControl+0x1b0>)
 8000644:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000648:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800064a:	bf00      	nop
 800064c:	370c      	adds	r7, #12
 800064e:	46bd      	mov	sp, r7
 8000650:	bc80      	pop	{r7}
 8000652:	4770      	bx	lr
 8000654:	40020000 	.word	0x40020000
 8000658:	40023800 	.word	0x40023800
 800065c:	40020400 	.word	0x40020400
 8000660:	40020800 	.word	0x40020800
 8000664:	40020c00 	.word	0x40020c00
 8000668:	40021000 	.word	0x40021000
 800066c:	40021400 	.word	0x40021400
 8000670:	40021800 	.word	0x40021800
 8000674:	40021c00 	.word	0x40021c00
 8000678:	40022000 	.word	0x40022000

0800067c <GPIO_Init>:
 *
 * @Note              -  none

 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b086      	sub	sp, #24
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;	//temp. register
 8000684:	2300      	movs	r3, #0
 8000686:	617b      	str	r3, [r7, #20]

	//enable the peripheral clock

	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2101      	movs	r1, #1
 800068e:	4618      	mov	r0, r3
 8000690:	f7ff ff0a 	bl	80004a8 <GPIO_PeriClockControl>
	//1. Configure the mode of the GPIO Pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	795b      	ldrb	r3, [r3, #5]
 8000698:	2b03      	cmp	r3, #3
 800069a:	d820      	bhi.n	80006de <GPIO_Init+0x62>
	{
		//Non Interrupts modes
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	795b      	ldrb	r3, [r3, #5]
 80006a0:	461a      	mov	r2, r3
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	791b      	ldrb	r3, [r3, #4]
 80006a6:	005b      	lsls	r3, r3, #1
 80006a8:	fa02 f303 	lsl.w	r3, r2, r3
 80006ac:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear bit positions when later want to set
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	681a      	ldr	r2, [r3, #0]
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	791b      	ldrb	r3, [r3, #4]
 80006b8:	005b      	lsls	r3, r3, #1
 80006ba:	2103      	movs	r1, #3
 80006bc:	fa01 f303 	lsl.w	r3, r1, r3
 80006c0:	43db      	mvns	r3, r3
 80006c2:	4619      	mov	r1, r3
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	400a      	ands	r2, r1
 80006ca:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; // Set bit position to the desired configuration
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	6819      	ldr	r1, [r3, #0]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	697a      	ldr	r2, [r7, #20]
 80006d8:	430a      	orrs	r2, r1
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	e0cb      	b.n	8000876 <GPIO_Init+0x1fa>

	}else
	{
		//Interrup modes
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	795b      	ldrb	r3, [r3, #5]
 80006e2:	2b04      	cmp	r3, #4
 80006e4:	d117      	bne.n	8000716 <GPIO_Init+0x9a>
		{
			//1.Configure the FSTR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006e6:	4b4b      	ldr	r3, [pc, #300]	@ (8000814 <GPIO_Init+0x198>)
 80006e8:	68db      	ldr	r3, [r3, #12]
 80006ea:	687a      	ldr	r2, [r7, #4]
 80006ec:	7912      	ldrb	r2, [r2, #4]
 80006ee:	4611      	mov	r1, r2
 80006f0:	2201      	movs	r2, #1
 80006f2:	408a      	lsls	r2, r1
 80006f4:	4611      	mov	r1, r2
 80006f6:	4a47      	ldr	r2, [pc, #284]	@ (8000814 <GPIO_Init+0x198>)
 80006f8:	430b      	orrs	r3, r1
 80006fa:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006fc:	4b45      	ldr	r3, [pc, #276]	@ (8000814 <GPIO_Init+0x198>)
 80006fe:	689b      	ldr	r3, [r3, #8]
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	7912      	ldrb	r2, [r2, #4]
 8000704:	4611      	mov	r1, r2
 8000706:	2201      	movs	r2, #1
 8000708:	408a      	lsls	r2, r1
 800070a:	43d2      	mvns	r2, r2
 800070c:	4611      	mov	r1, r2
 800070e:	4a41      	ldr	r2, [pc, #260]	@ (8000814 <GPIO_Init+0x198>)
 8000710:	400b      	ands	r3, r1
 8000712:	6093      	str	r3, [r2, #8]
 8000714:	e035      	b.n	8000782 <GPIO_Init+0x106>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	795b      	ldrb	r3, [r3, #5]
 800071a:	2b05      	cmp	r3, #5
 800071c:	d117      	bne.n	800074e <GPIO_Init+0xd2>
		{
			//1. Configure the RTST
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800071e:	4b3d      	ldr	r3, [pc, #244]	@ (8000814 <GPIO_Init+0x198>)
 8000720:	689b      	ldr	r3, [r3, #8]
 8000722:	687a      	ldr	r2, [r7, #4]
 8000724:	7912      	ldrb	r2, [r2, #4]
 8000726:	4611      	mov	r1, r2
 8000728:	2201      	movs	r2, #1
 800072a:	408a      	lsls	r2, r1
 800072c:	4611      	mov	r1, r2
 800072e:	4a39      	ldr	r2, [pc, #228]	@ (8000814 <GPIO_Init+0x198>)
 8000730:	430b      	orrs	r3, r1
 8000732:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000734:	4b37      	ldr	r3, [pc, #220]	@ (8000814 <GPIO_Init+0x198>)
 8000736:	68db      	ldr	r3, [r3, #12]
 8000738:	687a      	ldr	r2, [r7, #4]
 800073a:	7912      	ldrb	r2, [r2, #4]
 800073c:	4611      	mov	r1, r2
 800073e:	2201      	movs	r2, #1
 8000740:	408a      	lsls	r2, r1
 8000742:	43d2      	mvns	r2, r2
 8000744:	4611      	mov	r1, r2
 8000746:	4a33      	ldr	r2, [pc, #204]	@ (8000814 <GPIO_Init+0x198>)
 8000748:	400b      	ands	r3, r1
 800074a:	60d3      	str	r3, [r2, #12]
 800074c:	e019      	b.n	8000782 <GPIO_Init+0x106>
		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	795b      	ldrb	r3, [r3, #5]
 8000752:	2b06      	cmp	r3, #6
 8000754:	d115      	bne.n	8000782 <GPIO_Init+0x106>
		{
			//1. Configure both FTSR and RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000756:	4b2f      	ldr	r3, [pc, #188]	@ (8000814 <GPIO_Init+0x198>)
 8000758:	689b      	ldr	r3, [r3, #8]
 800075a:	687a      	ldr	r2, [r7, #4]
 800075c:	7912      	ldrb	r2, [r2, #4]
 800075e:	4611      	mov	r1, r2
 8000760:	2201      	movs	r2, #1
 8000762:	408a      	lsls	r2, r1
 8000764:	4611      	mov	r1, r2
 8000766:	4a2b      	ldr	r2, [pc, #172]	@ (8000814 <GPIO_Init+0x198>)
 8000768:	430b      	orrs	r3, r1
 800076a:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800076c:	4b29      	ldr	r3, [pc, #164]	@ (8000814 <GPIO_Init+0x198>)
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	7912      	ldrb	r2, [r2, #4]
 8000774:	4611      	mov	r1, r2
 8000776:	2201      	movs	r2, #1
 8000778:	408a      	lsls	r2, r1
 800077a:	4611      	mov	r1, r2
 800077c:	4a25      	ldr	r2, [pc, #148]	@ (8000814 <GPIO_Init+0x198>)
 800077e:	430b      	orrs	r3, r1
 8000780:	60d3      	str	r3, [r2, #12]
		}
		//2. Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4; //Gives us the EXTI [n] where we have to configure
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	791b      	ldrb	r3, [r3, #4]
 8000786:	089b      	lsrs	r3, r3, #2
 8000788:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;	//Gives us the bit position of the EXTIn
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	791b      	ldrb	r3, [r3, #4]
 800078e:	f003 0303 	and.w	r3, r3, #3
 8000792:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a1f      	ldr	r2, [pc, #124]	@ (8000818 <GPIO_Init+0x19c>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d04e      	beq.n	800083c <GPIO_Init+0x1c0>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4a1e      	ldr	r2, [pc, #120]	@ (800081c <GPIO_Init+0x1a0>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d032      	beq.n	800080e <GPIO_Init+0x192>
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a1c      	ldr	r2, [pc, #112]	@ (8000820 <GPIO_Init+0x1a4>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d02b      	beq.n	800080a <GPIO_Init+0x18e>
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4a1b      	ldr	r2, [pc, #108]	@ (8000824 <GPIO_Init+0x1a8>)
 80007b8:	4293      	cmp	r3, r2
 80007ba:	d024      	beq.n	8000806 <GPIO_Init+0x18a>
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a19      	ldr	r2, [pc, #100]	@ (8000828 <GPIO_Init+0x1ac>)
 80007c2:	4293      	cmp	r3, r2
 80007c4:	d01d      	beq.n	8000802 <GPIO_Init+0x186>
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a18      	ldr	r2, [pc, #96]	@ (800082c <GPIO_Init+0x1b0>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d016      	beq.n	80007fe <GPIO_Init+0x182>
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a16      	ldr	r2, [pc, #88]	@ (8000830 <GPIO_Init+0x1b4>)
 80007d6:	4293      	cmp	r3, r2
 80007d8:	d00f      	beq.n	80007fa <GPIO_Init+0x17e>
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4a15      	ldr	r2, [pc, #84]	@ (8000834 <GPIO_Init+0x1b8>)
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d008      	beq.n	80007f6 <GPIO_Init+0x17a>
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a13      	ldr	r2, [pc, #76]	@ (8000838 <GPIO_Init+0x1bc>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d101      	bne.n	80007f2 <GPIO_Init+0x176>
 80007ee:	2308      	movs	r3, #8
 80007f0:	e025      	b.n	800083e <GPIO_Init+0x1c2>
 80007f2:	2300      	movs	r3, #0
 80007f4:	e023      	b.n	800083e <GPIO_Init+0x1c2>
 80007f6:	2307      	movs	r3, #7
 80007f8:	e021      	b.n	800083e <GPIO_Init+0x1c2>
 80007fa:	2306      	movs	r3, #6
 80007fc:	e01f      	b.n	800083e <GPIO_Init+0x1c2>
 80007fe:	2305      	movs	r3, #5
 8000800:	e01d      	b.n	800083e <GPIO_Init+0x1c2>
 8000802:	2304      	movs	r3, #4
 8000804:	e01b      	b.n	800083e <GPIO_Init+0x1c2>
 8000806:	2303      	movs	r3, #3
 8000808:	e019      	b.n	800083e <GPIO_Init+0x1c2>
 800080a:	2302      	movs	r3, #2
 800080c:	e017      	b.n	800083e <GPIO_Init+0x1c2>
 800080e:	2301      	movs	r3, #1
 8000810:	e015      	b.n	800083e <GPIO_Init+0x1c2>
 8000812:	bf00      	nop
 8000814:	40013c00 	.word	0x40013c00
 8000818:	40020000 	.word	0x40020000
 800081c:	40020400 	.word	0x40020400
 8000820:	40020800 	.word	0x40020800
 8000824:	40020c00 	.word	0x40020c00
 8000828:	40021000 	.word	0x40021000
 800082c:	40021400 	.word	0x40021400
 8000830:	40021800 	.word	0x40021800
 8000834:	40021c00 	.word	0x40021c00
 8000838:	40022000 	.word	0x40022000
 800083c:	2300      	movs	r3, #0
 800083e:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000840:	4b59      	ldr	r3, [pc, #356]	@ (80009a8 <GPIO_Init+0x32c>)
 8000842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000844:	4a58      	ldr	r2, [pc, #352]	@ (80009a8 <GPIO_Init+0x32c>)
 8000846:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800084a:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << (temp2 * 4);
 800084c:	7c7a      	ldrb	r2, [r7, #17]
 800084e:	7cbb      	ldrb	r3, [r7, #18]
 8000850:	009b      	lsls	r3, r3, #2
 8000852:	fa02 f103 	lsl.w	r1, r2, r3
 8000856:	4a55      	ldr	r2, [pc, #340]	@ (80009ac <GPIO_Init+0x330>)
 8000858:	7cfb      	ldrb	r3, [r7, #19]
 800085a:	3302      	adds	r3, #2
 800085c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. Enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000860:	4b53      	ldr	r3, [pc, #332]	@ (80009b0 <GPIO_Init+0x334>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	687a      	ldr	r2, [r7, #4]
 8000866:	7912      	ldrb	r2, [r2, #4]
 8000868:	4611      	mov	r1, r2
 800086a:	2201      	movs	r2, #1
 800086c:	408a      	lsls	r2, r1
 800086e:	4611      	mov	r1, r2
 8000870:	4a4f      	ldr	r2, [pc, #316]	@ (80009b0 <GPIO_Init+0x334>)
 8000872:	430b      	orrs	r3, r1
 8000874:	6013      	str	r3, [r2, #0]
	}

	//2. Configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	799b      	ldrb	r3, [r3, #6]
 800087a:	461a      	mov	r2, r3
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	791b      	ldrb	r3, [r3, #4]
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	fa02 f303 	lsl.w	r3, r2, r3
 8000886:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear bit positions when later want to set
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	689a      	ldr	r2, [r3, #8]
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	791b      	ldrb	r3, [r3, #4]
 8000892:	005b      	lsls	r3, r3, #1
 8000894:	2103      	movs	r1, #3
 8000896:	fa01 f303 	lsl.w	r3, r1, r3
 800089a:	43db      	mvns	r3, r3
 800089c:	4619      	mov	r1, r3
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	400a      	ands	r2, r1
 80008a4:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;// Set bit position to the desired configuration
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	6899      	ldr	r1, [r3, #8]
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	697a      	ldr	r2, [r7, #20]
 80008b2:	430a      	orrs	r2, r1
 80008b4:	609a      	str	r2, [r3, #8]

	//3. Configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	79db      	ldrb	r3, [r3, #7]
 80008ba:	461a      	mov	r2, r3
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	791b      	ldrb	r3, [r3, #4]
 80008c0:	005b      	lsls	r3, r3, #1
 80008c2:	fa02 f303 	lsl.w	r3, r2, r3
 80008c6:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear bit positions when later want to set
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	68da      	ldr	r2, [r3, #12]
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	791b      	ldrb	r3, [r3, #4]
 80008d2:	005b      	lsls	r3, r3, #1
 80008d4:	2103      	movs	r1, #3
 80008d6:	fa01 f303 	lsl.w	r3, r1, r3
 80008da:	43db      	mvns	r3, r3
 80008dc:	4619      	mov	r1, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	400a      	ands	r2, r1
 80008e4:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;// Set bit position to the desired configuration
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	68d9      	ldr	r1, [r3, #12]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	697a      	ldr	r2, [r7, #20]
 80008f2:	430a      	orrs	r2, r1
 80008f4:	60da      	str	r2, [r3, #12]

	//4. Configure the OpType
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	7a1b      	ldrb	r3, [r3, #8]
 80008fa:	461a      	mov	r2, r3
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	791b      	ldrb	r3, [r3, #4]
 8000900:	fa02 f303 	lsl.w	r3, r2, r3
 8000904:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Clear bit positions when later want to set
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	685a      	ldr	r2, [r3, #4]
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	791b      	ldrb	r3, [r3, #4]
 8000910:	4619      	mov	r1, r3
 8000912:	2301      	movs	r3, #1
 8000914:	408b      	lsls	r3, r1
 8000916:	43db      	mvns	r3, r3
 8000918:	4619      	mov	r1, r3
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	400a      	ands	r2, r1
 8000920:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;// Set bit position to the desired configuration
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	6859      	ldr	r1, [r3, #4]
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	697a      	ldr	r2, [r7, #20]
 800092e:	430a      	orrs	r2, r1
 8000930:	605a      	str	r2, [r3, #4]

	//5. Configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALT)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	795b      	ldrb	r3, [r3, #5]
 8000936:	2b02      	cmp	r3, #2
 8000938:	d131      	bne.n	800099e <GPIO_Init+0x322>
	{
		uint8_t temp1, temp2; //temp1: to select between AFR[0] low reg, or AFR[1] High reg. temp2 to know how many bits to shift
		temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8);
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	791b      	ldrb	r3, [r3, #4]
 800093e:	08db      	lsrs	r3, r3, #3
 8000940:	743b      	strb	r3, [r7, #16]
		temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8);
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	791b      	ldrb	r3, [r3, #4]
 8000946:	f003 0307 	and.w	r3, r3, #7
 800094a:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	7c3a      	ldrb	r2, [r7, #16]
 8000952:	3208      	adds	r2, #8
 8000954:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000958:	7bfb      	ldrb	r3, [r7, #15]
 800095a:	009b      	lsls	r3, r3, #2
 800095c:	220f      	movs	r2, #15
 800095e:	fa02 f303 	lsl.w	r3, r2, r3
 8000962:	43db      	mvns	r3, r3
 8000964:	4618      	mov	r0, r3
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	7c3a      	ldrb	r2, [r7, #16]
 800096c:	4001      	ands	r1, r0
 800096e:	3208      	adds	r2, #8
 8000970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	7c3a      	ldrb	r2, [r7, #16]
 800097a:	3208      	adds	r2, #8
 800097c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	7a5b      	ldrb	r3, [r3, #9]
 8000984:	461a      	mov	r2, r3
 8000986:	7bfb      	ldrb	r3, [r7, #15]
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	fa02 f303 	lsl.w	r3, r2, r3
 800098e:	4618      	mov	r0, r3
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	7c3a      	ldrb	r2, [r7, #16]
 8000996:	4301      	orrs	r1, r0
 8000998:	3208      	adds	r2, #8
 800099a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 800099e:	bf00      	nop
 80009a0:	3718      	adds	r7, #24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	40023800 	.word	0x40023800
 80009ac:	40013800 	.word	0x40013800
 80009b0:	40013c00 	.word	0x40013c00

080009b4 <GPIO_ReadFromInputPin>:
 *
 * @Note              -  none

 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b085      	sub	sp, #20
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	460b      	mov	r3, r1
 80009be:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	//Right-shift n times (number of desired pin) to bit 0. Then mask the rest with 0
	value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x00000001);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	691a      	ldr	r2, [r3, #16]
 80009c4:	78fb      	ldrb	r3, [r7, #3]
 80009c6:	fa22 f303 	lsr.w	r3, r2, r3
 80009ca:	b2db      	uxtb	r3, r3
 80009cc:	f003 0301 	and.w	r3, r3, #1
 80009d0:	73fb      	strb	r3, [r7, #15]
	return value;
 80009d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3714      	adds	r7, #20
 80009d8:	46bd      	mov	sp, r7
 80009da:	bc80      	pop	{r7}
 80009dc:	4770      	bx	lr
	...

080009e0 <SPI_PeriClockControl>:
 *
 * @Note              -  none

 */
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
 80009e8:	460b      	mov	r3, r1
 80009ea:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80009ec:	78fb      	ldrb	r3, [r7, #3]
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d120      	bne.n	8000a34 <SPI_PeriClockControl+0x54>
	{
		if(pSPIx == SPI1)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	4a23      	ldr	r2, [pc, #140]	@ (8000a84 <SPI_PeriClockControl+0xa4>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d106      	bne.n	8000a08 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 80009fa:	4b23      	ldr	r3, [pc, #140]	@ (8000a88 <SPI_PeriClockControl+0xa8>)
 80009fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009fe:	4a22      	ldr	r2, [pc, #136]	@ (8000a88 <SPI_PeriClockControl+0xa8>)
 8000a00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a04:	6453      	str	r3, [r2, #68]	@ 0x44
			{
				SPI3_PCLK_DI();
			}
		}
	}
}
 8000a06:	e038      	b.n	8000a7a <SPI_PeriClockControl+0x9a>
		}else if(pSPIx == SPI2)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	4a20      	ldr	r2, [pc, #128]	@ (8000a8c <SPI_PeriClockControl+0xac>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d106      	bne.n	8000a1e <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 8000a10:	4b1d      	ldr	r3, [pc, #116]	@ (8000a88 <SPI_PeriClockControl+0xa8>)
 8000a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a14:	4a1c      	ldr	r2, [pc, #112]	@ (8000a88 <SPI_PeriClockControl+0xa8>)
 8000a16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a1a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a1c:	e02d      	b.n	8000a7a <SPI_PeriClockControl+0x9a>
		}else if(pSPIx == SPI3)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4a1b      	ldr	r2, [pc, #108]	@ (8000a90 <SPI_PeriClockControl+0xb0>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d129      	bne.n	8000a7a <SPI_PeriClockControl+0x9a>
			SPI3_PCLK_EN();
 8000a26:	4b18      	ldr	r3, [pc, #96]	@ (8000a88 <SPI_PeriClockControl+0xa8>)
 8000a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a2a:	4a17      	ldr	r2, [pc, #92]	@ (8000a88 <SPI_PeriClockControl+0xa8>)
 8000a2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a30:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a32:	e022      	b.n	8000a7a <SPI_PeriClockControl+0x9a>
	if(EnorDi == DISABLE)
 8000a34:	78fb      	ldrb	r3, [r7, #3]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d11f      	bne.n	8000a7a <SPI_PeriClockControl+0x9a>
			if(pSPIx == SPI1)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4a11      	ldr	r2, [pc, #68]	@ (8000a84 <SPI_PeriClockControl+0xa4>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d106      	bne.n	8000a50 <SPI_PeriClockControl+0x70>
				SPI1_PCLK_DI();
 8000a42:	4b11      	ldr	r3, [pc, #68]	@ (8000a88 <SPI_PeriClockControl+0xa8>)
 8000a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a46:	4a10      	ldr	r2, [pc, #64]	@ (8000a88 <SPI_PeriClockControl+0xa8>)
 8000a48:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000a4c:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000a4e:	e014      	b.n	8000a7a <SPI_PeriClockControl+0x9a>
			}else if(pSPIx == SPI2)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	4a0e      	ldr	r2, [pc, #56]	@ (8000a8c <SPI_PeriClockControl+0xac>)
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d106      	bne.n	8000a66 <SPI_PeriClockControl+0x86>
				SPI2_PCLK_DI();
 8000a58:	4b0b      	ldr	r3, [pc, #44]	@ (8000a88 <SPI_PeriClockControl+0xa8>)
 8000a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5c:	4a0a      	ldr	r2, [pc, #40]	@ (8000a88 <SPI_PeriClockControl+0xa8>)
 8000a5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000a62:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a64:	e009      	b.n	8000a7a <SPI_PeriClockControl+0x9a>
			}else if(pSPIx == SPI3)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4a09      	ldr	r2, [pc, #36]	@ (8000a90 <SPI_PeriClockControl+0xb0>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d105      	bne.n	8000a7a <SPI_PeriClockControl+0x9a>
				SPI3_PCLK_DI();
 8000a6e:	4b06      	ldr	r3, [pc, #24]	@ (8000a88 <SPI_PeriClockControl+0xa8>)
 8000a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a72:	4a05      	ldr	r2, [pc, #20]	@ (8000a88 <SPI_PeriClockControl+0xa8>)
 8000a74:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000a78:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a7a:	bf00      	nop
 8000a7c:	370c      	adds	r7, #12
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bc80      	pop	{r7}
 8000a82:	4770      	bx	lr
 8000a84:	40013000 	.word	0x40013000
 8000a88:	40023800 	.word	0x40023800
 8000a8c:	40003800 	.word	0x40003800
 8000a90:	40003c00 	.word	0x40003c00

08000a94 <SPI_Init>:
 *
 * @Note              -  none

 */
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
	//Configure the SPI_CR1 register
	uint32_t tempreg = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60fb      	str	r3, [r7, #12]

	//enable the SPI peripheral clock
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f7ff ff9a 	bl	80009e0 <SPI_PeriClockControl>

	//1. Configure the device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	791b      	ldrb	r3, [r3, #4]
 8000ab0:	009b      	lsls	r3, r3, #2
 8000ab2:	68fa      	ldr	r2, [r7, #12]
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	60fb      	str	r3, [r7, #12]

	//2. Configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	795b      	ldrb	r3, [r3, #5]
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d104      	bne.n	8000aca <SPI_Init+0x36>
	{
		//bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000ac6:	60fb      	str	r3, [r7, #12]
 8000ac8:	e014      	b.n	8000af4 <SPI_Init+0x60>
	}else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	795b      	ldrb	r3, [r3, #5]
 8000ace:	2b02      	cmp	r3, #2
 8000ad0:	d104      	bne.n	8000adc <SPI_Init+0x48>
	{
		//bidi mode should be set
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ad8:	60fb      	str	r3, [r7, #12]
 8000ada:	e00b      	b.n	8000af4 <SPI_Init+0x60>
	}else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	795b      	ldrb	r3, [r3, #5]
 8000ae0:	2b03      	cmp	r3, #3
 8000ae2:	d107      	bne.n	8000af4 <SPI_Init+0x60>
	{
		//BIDI should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000aea:	60fb      	str	r3, [r7, #12]
		//RXONLY bit should be set
		tempreg |= (1 << SPI_CR1_RXONLY);
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000af2:	60fb      	str	r3, [r7, #12]
	}

	//3. Configure the Serial clock speed (baud rate)
	tempreg |= (pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	799b      	ldrb	r3, [r3, #6]
 8000af8:	00db      	lsls	r3, r3, #3
 8000afa:	68fa      	ldr	r2, [r7, #12]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	60fb      	str	r3, [r7, #12]

	//4. Configure the DFF (data frame format)
	tempreg |= (pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF);
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	79db      	ldrb	r3, [r3, #7]
 8000b04:	02db      	lsls	r3, r3, #11
 8000b06:	68fa      	ldr	r2, [r7, #12]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	60fb      	str	r3, [r7, #12]

	//5. Configure the CPOL (clock polarity)
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	7a1b      	ldrb	r3, [r3, #8]
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	68fa      	ldr	r2, [r7, #12]
 8000b14:	4313      	orrs	r3, r2
 8000b16:	60fb      	str	r3, [r7, #12]

	//6. Configure the CPHA (Clock Phase)
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	7a5b      	ldrb	r3, [r3, #9]
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	4313      	orrs	r3, r2
 8000b22:	60fb      	str	r3, [r7, #12]

	//7. Configure the SSM (Software Slave management)
	tempreg |= (pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	7a9b      	ldrb	r3, [r3, #10]
 8000b28:	025b      	lsls	r3, r3, #9
 8000b2a:	68fa      	ldr	r2, [r7, #12]
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	60fb      	str	r3, [r7, #12]

	//Set the value of the tempreg containing the configuration of the SPI to the CR1 register
	pSPIHandle->pSPIx->CR1 = tempreg;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	68fa      	ldr	r2, [r7, #12]
 8000b36:	601a      	str	r2, [r3, #0]
}
 8000b38:	bf00      	nop
 8000b3a:	3710      	adds	r7, #16
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <SPI_GetFlagStatus>:
 *
 * @Note              -  none

 */
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	689a      	ldr	r2, [r3, #8]
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	4013      	ands	r3, r2
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000b56:	2301      	movs	r3, #1
 8000b58:	e000      	b.n	8000b5c <SPI_GetFlagStatus+0x1c>
	}

	return FLAG_RESET;
 8000b5a:	2300      	movs	r3, #0
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bc80      	pop	{r7}
 8000b64:	4770      	bx	lr

08000b66 <SPI_SendData>:
 *
 * @Note              -  This is a blocking call

 */
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len)
{
 8000b66:	b580      	push	{r7, lr}
 8000b68:	b084      	sub	sp, #16
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	60f8      	str	r0, [r7, #12]
 8000b6e:	60b9      	str	r1, [r7, #8]
 8000b70:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 8000b72:	e027      	b.n	8000bc4 <SPI_SendData+0x5e>
	{
		//1. wait until the TXE is set
		while(SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 8000b74:	bf00      	nop
 8000b76:	2102      	movs	r1, #2
 8000b78:	68f8      	ldr	r0, [r7, #12]
 8000b7a:	f7ff ffe1 	bl	8000b40 <SPI_GetFlagStatus>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d0f8      	beq.n	8000b76 <SPI_SendData+0x10>

		//2.Check if data frame format is 8 bits or 16 bits (DFF from CR1)
		if((pSPIx->CR1 & (1 << SPI_CR1_DFF)))
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d00e      	beq.n	8000bae <SPI_SendData+0x48>
		{
			//16 bit DFF = 1
			//1.1 Load DR with 2 byte of data
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	881b      	ldrh	r3, [r3, #0]
 8000b94:	461a      	mov	r2, r3
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	60da      	str	r2, [r3, #12]
			//1.2 Decrement Len 2 bytes
			Len --;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	3b01      	subs	r3, #1
 8000b9e:	607b      	str	r3, [r7, #4]
			Len --;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	3b01      	subs	r3, #1
 8000ba4:	607b      	str	r3, [r7, #4]
			//1.3 Increment the buffer address 2 byte
			(uint16_t*)pTxBuffer++;
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	60bb      	str	r3, [r7, #8]
 8000bac:	e00a      	b.n	8000bc4 <SPI_SendData+0x5e>

		}else
		{
			//8 bit DFF = 0
			//1.1 Load DR with 1 byte of data
			pSPIx->DR = *pTxBuffer;
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	60da      	str	r2, [r3, #12]
			//1.2 Decrement Len 1 byte
			Len--;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	3b01      	subs	r3, #1
 8000bbc:	607b      	str	r3, [r7, #4]
			//1.3 Increment the buffer address 1 byte
			pTxBuffer++;
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d1d4      	bne.n	8000b74 <SPI_SendData+0xe>

		}
	}
}
 8000bca:	bf00      	nop
 8000bcc:	bf00      	nop
 8000bce:	3710      	adds	r7, #16
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <SPI_PeripheralControl>:
 *
 * @Note              -

 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	460b      	mov	r3, r1
 8000bde:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000be0:	78fb      	ldrb	r3, [r7, #3]
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d106      	bne.n	8000bf4 <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SPE); //Enables the peripheral
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	601a      	str	r2, [r3, #0]
	}else
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE); //Disables the peripheral
	}
}
 8000bf2:	e005      	b.n	8000c00 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE); //Disables the peripheral
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	601a      	str	r2, [r3, #0]
}
 8000c00:	bf00      	nop
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bc80      	pop	{r7}
 8000c08:	4770      	bx	lr

08000c0a <SPI_SSOEConfig>:
 *
 * @Note              -

 */
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	b083      	sub	sp, #12
 8000c0e:	af00      	add	r7, sp, #0
 8000c10:	6078      	str	r0, [r7, #4]
 8000c12:	460b      	mov	r3, r1
 8000c14:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000c16:	78fb      	ldrb	r3, [r7, #3]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d106      	bne.n	8000c2a <SPI_SSOEConfig+0x20>
	{
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	f043 0204 	orr.w	r2, r3, #4
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	605a      	str	r2, [r3, #4]
	}else
	{
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 8000c28:	e005      	b.n	8000c36 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f023 0204 	bic.w	r2, r3, #4
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	605a      	str	r2, [r3, #4]
}
 8000c36:	bf00      	nop
 8000c38:	370c      	adds	r7, #12
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bc80      	pop	{r7}
 8000c3e:	4770      	bx	lr

08000c40 <SPI_ReceiveData>:
 * @Note              -

 */
void SPI_ReceiveData(SPI_RegDef_t *pSPIx, uint8_t *pRxBuffer, uint32_t Len)

{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 8000c4c:	e027      	b.n	8000c9e <SPI_ReceiveData+0x5e>
	{
		//1. wait until the RXNE is set
		while(SPI_GetFlagStatus(pSPIx, SPI_RXNE_FLAG) == FLAG_RESET);
 8000c4e:	bf00      	nop
 8000c50:	2101      	movs	r1, #1
 8000c52:	68f8      	ldr	r0, [r7, #12]
 8000c54:	f7ff ff74 	bl	8000b40 <SPI_GetFlagStatus>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d0f8      	beq.n	8000c50 <SPI_ReceiveData+0x10>

		//2.Check if data frame format is 8 bits or 16 bits (DFF from CR1)
		if((pSPIx->CR1 & (1 << SPI_CR1_DFF)))
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d00e      	beq.n	8000c88 <SPI_ReceiveData+0x48>
		{
			//16 bit DFF = 1
			//1.1 Load the data from DR to RxBuffer address
			*((uint16_t*)pRxBuffer) = pSPIx->DR;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	68db      	ldr	r3, [r3, #12]
 8000c6e:	b29a      	uxth	r2, r3
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	801a      	strh	r2, [r3, #0]
			//1.2 Decrement Len 2 bytes
			Len --;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	3b01      	subs	r3, #1
 8000c78:	607b      	str	r3, [r7, #4]
			Len --;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	3b01      	subs	r3, #1
 8000c7e:	607b      	str	r3, [r7, #4]
			//1.3 Increment the buffer address 2 byte
			(uint16_t*)pRxBuffer++;
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	3301      	adds	r3, #1
 8000c84:	60bb      	str	r3, [r7, #8]
 8000c86:	e00a      	b.n	8000c9e <SPI_ReceiveData+0x5e>

		}else
		{
			//8 bit DFF = 0
			//1.1 Load DR with 1 byte of data
			*((uint16_t*)pRxBuffer) = pSPIx->DR;
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	b29a      	uxth	r2, r3
 8000c8e:	68bb      	ldr	r3, [r7, #8]
 8000c90:	801a      	strh	r2, [r3, #0]
			//1.2 Decrement Len 1 byte
			Len--;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	3b01      	subs	r3, #1
 8000c96:	607b      	str	r3, [r7, #4]
			//1.3 Increment the buffer address 1 byte
			pRxBuffer++;
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d1d4      	bne.n	8000c4e <SPI_ReceiveData+0xe>

		}
	}
}
 8000ca4:	bf00      	nop
 8000ca6:	bf00      	nop
 8000ca8:	3710      	adds	r7, #16
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
	...

08000cb0 <__libc_init_array>:
 8000cb0:	b570      	push	{r4, r5, r6, lr}
 8000cb2:	4d0d      	ldr	r5, [pc, #52]	@ (8000ce8 <__libc_init_array+0x38>)
 8000cb4:	4c0d      	ldr	r4, [pc, #52]	@ (8000cec <__libc_init_array+0x3c>)
 8000cb6:	1b64      	subs	r4, r4, r5
 8000cb8:	10a4      	asrs	r4, r4, #2
 8000cba:	2600      	movs	r6, #0
 8000cbc:	42a6      	cmp	r6, r4
 8000cbe:	d109      	bne.n	8000cd4 <__libc_init_array+0x24>
 8000cc0:	4d0b      	ldr	r5, [pc, #44]	@ (8000cf0 <__libc_init_array+0x40>)
 8000cc2:	4c0c      	ldr	r4, [pc, #48]	@ (8000cf4 <__libc_init_array+0x44>)
 8000cc4:	f000 f818 	bl	8000cf8 <_init>
 8000cc8:	1b64      	subs	r4, r4, r5
 8000cca:	10a4      	asrs	r4, r4, #2
 8000ccc:	2600      	movs	r6, #0
 8000cce:	42a6      	cmp	r6, r4
 8000cd0:	d105      	bne.n	8000cde <__libc_init_array+0x2e>
 8000cd2:	bd70      	pop	{r4, r5, r6, pc}
 8000cd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cd8:	4798      	blx	r3
 8000cda:	3601      	adds	r6, #1
 8000cdc:	e7ee      	b.n	8000cbc <__libc_init_array+0xc>
 8000cde:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ce2:	4798      	blx	r3
 8000ce4:	3601      	adds	r6, #1
 8000ce6:	e7f2      	b.n	8000cce <__libc_init_array+0x1e>
 8000ce8:	08000d10 	.word	0x08000d10
 8000cec:	08000d10 	.word	0x08000d10
 8000cf0:	08000d10 	.word	0x08000d10
 8000cf4:	08000d14 	.word	0x08000d14

08000cf8 <_init>:
 8000cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cfa:	bf00      	nop
 8000cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cfe:	bc08      	pop	{r3}
 8000d00:	469e      	mov	lr, r3
 8000d02:	4770      	bx	lr

08000d04 <_fini>:
 8000d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d06:	bf00      	nop
 8000d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d0a:	bc08      	pop	{r3}
 8000d0c:	469e      	mov	lr, r3
 8000d0e:	4770      	bx	lr
