
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//size_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004018d0 <.init>:
  4018d0:	stp	x29, x30, [sp, #-16]!
  4018d4:	mov	x29, sp
  4018d8:	bl	4023c0 <ferror@plt+0x630>
  4018dc:	ldp	x29, x30, [sp], #16
  4018e0:	ret

Disassembly of section .plt:

00000000004018f0 <memcpy@plt-0x20>:
  4018f0:	stp	x16, x30, [sp, #-16]!
  4018f4:	adrp	x16, 416000 <ferror@plt+0x14270>
  4018f8:	ldr	x17, [x16, #4088]
  4018fc:	add	x16, x16, #0xff8
  401900:	br	x17
  401904:	nop
  401908:	nop
  40190c:	nop

0000000000401910 <memcpy@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15270>
  401914:	ldr	x17, [x16]
  401918:	add	x16, x16, #0x0
  40191c:	br	x17

0000000000401920 <memmove@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15270>
  401924:	ldr	x17, [x16, #8]
  401928:	add	x16, x16, #0x8
  40192c:	br	x17

0000000000401930 <mkstemps@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15270>
  401934:	ldr	x17, [x16, #16]
  401938:	add	x16, x16, #0x10
  40193c:	br	x17

0000000000401940 <strlen@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15270>
  401944:	ldr	x17, [x16, #24]
  401948:	add	x16, x16, #0x18
  40194c:	br	x17

0000000000401950 <fputs@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15270>
  401954:	ldr	x17, [x16, #32]
  401958:	add	x16, x16, #0x20
  40195c:	br	x17

0000000000401960 <bfd_scan_vma@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15270>
  401964:	ldr	x17, [x16, #40]
  401968:	add	x16, x16, #0x28
  40196c:	br	x17

0000000000401970 <exit@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15270>
  401974:	ldr	x17, [x16, #48]
  401978:	add	x16, x16, #0x30
  40197c:	br	x17

0000000000401980 <bfd_core_file_failing_command@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15270>
  401984:	ldr	x17, [x16, #56]
  401988:	add	x16, x16, #0x38
  40198c:	br	x17

0000000000401990 <bfd_arch_list@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15270>
  401994:	ldr	x17, [x16, #64]
  401998:	add	x16, x16, #0x40
  40199c:	br	x17

00000000004019a0 <bfd_set_default_target@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019a4:	ldr	x17, [x16, #72]
  4019a8:	add	x16, x16, #0x48
  4019ac:	br	x17

00000000004019b0 <ftell@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019b4:	ldr	x17, [x16, #80]
  4019b8:	add	x16, x16, #0x50
  4019bc:	br	x17

00000000004019c0 <sprintf@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019c4:	ldr	x17, [x16, #88]
  4019c8:	add	x16, x16, #0x58
  4019cc:	br	x17

00000000004019d0 <putc@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019d4:	ldr	x17, [x16, #96]
  4019d8:	add	x16, x16, #0x60
  4019dc:	br	x17

00000000004019e0 <fputc@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019e4:	ldr	x17, [x16, #104]
  4019e8:	add	x16, x16, #0x68
  4019ec:	br	x17

00000000004019f0 <ctime@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019f4:	ldr	x17, [x16, #112]
  4019f8:	add	x16, x16, #0x70
  4019fc:	br	x17

0000000000401a00 <bfd_openr@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a04:	ldr	x17, [x16, #120]
  401a08:	add	x16, x16, #0x78
  401a0c:	br	x17

0000000000401a10 <fclose@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a14:	ldr	x17, [x16, #128]
  401a18:	add	x16, x16, #0x80
  401a1c:	br	x17

0000000000401a20 <fopen@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a24:	ldr	x17, [x16, #136]
  401a28:	add	x16, x16, #0x88
  401a2c:	br	x17

0000000000401a30 <xrealloc@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a34:	ldr	x17, [x16, #144]
  401a38:	add	x16, x16, #0x90
  401a3c:	br	x17

0000000000401a40 <bindtextdomain@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a44:	ldr	x17, [x16, #152]
  401a48:	add	x16, x16, #0x98
  401a4c:	br	x17

0000000000401a50 <bfd_target_list@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a54:	ldr	x17, [x16, #160]
  401a58:	add	x16, x16, #0xa0
  401a5c:	br	x17

0000000000401a60 <__libc_start_main@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a64:	ldr	x17, [x16, #168]
  401a68:	add	x16, x16, #0xa8
  401a6c:	br	x17

0000000000401a70 <bfd_get_error@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a74:	ldr	x17, [x16, #176]
  401a78:	add	x16, x16, #0xb0
  401a7c:	br	x17

0000000000401a80 <memset@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a84:	ldr	x17, [x16, #184]
  401a88:	add	x16, x16, #0xb8
  401a8c:	br	x17

0000000000401a90 <xmalloc@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a94:	ldr	x17, [x16, #192]
  401a98:	add	x16, x16, #0xc0
  401a9c:	br	x17

0000000000401aa0 <bfd_set_error@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401aa4:	ldr	x17, [x16, #200]
  401aa8:	add	x16, x16, #0xc8
  401aac:	br	x17

0000000000401ab0 <xmalloc_set_program_name@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ab4:	ldr	x17, [x16, #208]
  401ab8:	add	x16, x16, #0xd0
  401abc:	br	x17

0000000000401ac0 <xstrdup@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ac4:	ldr	x17, [x16, #216]
  401ac8:	add	x16, x16, #0xd8
  401acc:	br	x17

0000000000401ad0 <bfd_init@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ad4:	ldr	x17, [x16, #224]
  401ad8:	add	x16, x16, #0xe0
  401adc:	br	x17

0000000000401ae0 <strerror@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ae4:	ldr	x17, [x16, #232]
  401ae8:	add	x16, x16, #0xe8
  401aec:	br	x17

0000000000401af0 <close@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401af4:	ldr	x17, [x16, #240]
  401af8:	add	x16, x16, #0xf0
  401afc:	br	x17

0000000000401b00 <strrchr@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b04:	ldr	x17, [x16, #248]
  401b08:	add	x16, x16, #0xf8
  401b0c:	br	x17

0000000000401b10 <__gmon_start__@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b14:	ldr	x17, [x16, #256]
  401b18:	add	x16, x16, #0x100
  401b1c:	br	x17

0000000000401b20 <bfd_set_format@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b24:	ldr	x17, [x16, #264]
  401b28:	add	x16, x16, #0x108
  401b2c:	br	x17

0000000000401b30 <mkdtemp@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b34:	ldr	x17, [x16, #272]
  401b38:	add	x16, x16, #0x110
  401b3c:	br	x17

0000000000401b40 <fseek@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b44:	ldr	x17, [x16, #280]
  401b48:	add	x16, x16, #0x118
  401b4c:	br	x17

0000000000401b50 <abort@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b54:	ldr	x17, [x16, #288]
  401b58:	add	x16, x16, #0x120
  401b5c:	br	x17

0000000000401b60 <access@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b64:	ldr	x17, [x16, #296]
  401b68:	add	x16, x16, #0x128
  401b6c:	br	x17

0000000000401b70 <bfd_close_all_done@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b74:	ldr	x17, [x16, #304]
  401b78:	add	x16, x16, #0x130
  401b7c:	br	x17

0000000000401b80 <puts@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b84:	ldr	x17, [x16, #312]
  401b88:	add	x16, x16, #0x138
  401b8c:	br	x17

0000000000401b90 <textdomain@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b94:	ldr	x17, [x16, #320]
  401b98:	add	x16, x16, #0x140
  401b9c:	br	x17

0000000000401ba0 <getopt_long@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ba4:	ldr	x17, [x16, #328]
  401ba8:	add	x16, x16, #0x148
  401bac:	br	x17

0000000000401bb0 <strcmp@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401bb4:	ldr	x17, [x16, #336]
  401bb8:	add	x16, x16, #0x150
  401bbc:	br	x17

0000000000401bc0 <bfd_printable_arch_mach@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401bc4:	ldr	x17, [x16, #344]
  401bc8:	add	x16, x16, #0x158
  401bcc:	br	x17

0000000000401bd0 <strtol@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401bd4:	ldr	x17, [x16, #352]
  401bd8:	add	x16, x16, #0x160
  401bdc:	br	x17

0000000000401be0 <fread@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401be4:	ldr	x17, [x16, #360]
  401be8:	add	x16, x16, #0x168
  401bec:	br	x17

0000000000401bf0 <bfd_iterate_over_targets@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401bf4:	ldr	x17, [x16, #368]
  401bf8:	add	x16, x16, #0x170
  401bfc:	br	x17

0000000000401c00 <free@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c04:	ldr	x17, [x16, #376]
  401c08:	add	x16, x16, #0x178
  401c0c:	br	x17

0000000000401c10 <bfd_openw@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c14:	ldr	x17, [x16, #384]
  401c18:	add	x16, x16, #0x180
  401c1c:	br	x17

0000000000401c20 <fwrite@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c24:	ldr	x17, [x16, #392]
  401c28:	add	x16, x16, #0x188
  401c2c:	br	x17

0000000000401c30 <bfd_set_error_program_name@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c34:	ldr	x17, [x16, #400]
  401c38:	add	x16, x16, #0x190
  401c3c:	br	x17

0000000000401c40 <fflush@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c44:	ldr	x17, [x16, #408]
  401c48:	add	x16, x16, #0x198
  401c4c:	br	x17

0000000000401c50 <strcpy@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c54:	ldr	x17, [x16, #416]
  401c58:	add	x16, x16, #0x1a0
  401c5c:	br	x17

0000000000401c60 <mkstemp@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c64:	ldr	x17, [x16, #424]
  401c68:	add	x16, x16, #0x1a8
  401c6c:	br	x17

0000000000401c70 <xexit@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c74:	ldr	x17, [x16, #432]
  401c78:	add	x16, x16, #0x1b0
  401c7c:	br	x17

0000000000401c80 <bfd_close@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c84:	ldr	x17, [x16, #440]
  401c88:	add	x16, x16, #0x1b8
  401c8c:	br	x17

0000000000401c90 <bfd_check_format_matches@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c94:	ldr	x17, [x16, #448]
  401c98:	add	x16, x16, #0x1c0
  401c9c:	br	x17

0000000000401ca0 <bfd_errmsg@plt>:
  401ca0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ca4:	ldr	x17, [x16, #456]
  401ca8:	add	x16, x16, #0x1c8
  401cac:	br	x17

0000000000401cb0 <dcgettext@plt>:
  401cb0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401cb4:	ldr	x17, [x16, #464]
  401cb8:	add	x16, x16, #0x1d0
  401cbc:	br	x17

0000000000401cc0 <bfd_check_format@plt>:
  401cc0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401cc4:	ldr	x17, [x16, #472]
  401cc8:	add	x16, x16, #0x1d8
  401ccc:	br	x17

0000000000401cd0 <bfd_openr_next_archived_file@plt>:
  401cd0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401cd4:	ldr	x17, [x16, #480]
  401cd8:	add	x16, x16, #0x1e0
  401cdc:	br	x17

0000000000401ce0 <vfprintf@plt>:
  401ce0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ce4:	ldr	x17, [x16, #488]
  401ce8:	add	x16, x16, #0x1e8
  401cec:	br	x17

0000000000401cf0 <printf@plt>:
  401cf0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401cf4:	ldr	x17, [x16, #496]
  401cf8:	add	x16, x16, #0x1f0
  401cfc:	br	x17

0000000000401d00 <bfd_map_over_sections@plt>:
  401d00:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d04:	ldr	x17, [x16, #504]
  401d08:	add	x16, x16, #0x1f8
  401d0c:	br	x17

0000000000401d10 <__assert_fail@plt>:
  401d10:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d14:	ldr	x17, [x16, #512]
  401d18:	add	x16, x16, #0x200
  401d1c:	br	x17

0000000000401d20 <__errno_location@plt>:
  401d20:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d24:	ldr	x17, [x16, #520]
  401d28:	add	x16, x16, #0x208
  401d2c:	br	x17

0000000000401d30 <getenv@plt>:
  401d30:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d34:	ldr	x17, [x16, #528]
  401d38:	add	x16, x16, #0x210
  401d3c:	br	x17

0000000000401d40 <putchar@plt>:
  401d40:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d44:	ldr	x17, [x16, #536]
  401d48:	add	x16, x16, #0x218
  401d4c:	br	x17

0000000000401d50 <__xstat@plt>:
  401d50:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d54:	ldr	x17, [x16, #544]
  401d58:	add	x16, x16, #0x220
  401d5c:	br	x17

0000000000401d60 <unlink@plt>:
  401d60:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d64:	ldr	x17, [x16, #552]
  401d68:	add	x16, x16, #0x228
  401d6c:	br	x17

0000000000401d70 <fprintf@plt>:
  401d70:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d74:	ldr	x17, [x16, #560]
  401d78:	add	x16, x16, #0x230
  401d7c:	br	x17

0000000000401d80 <setlocale@plt>:
  401d80:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d84:	ldr	x17, [x16, #568]
  401d88:	add	x16, x16, #0x238
  401d8c:	br	x17

0000000000401d90 <ferror@plt>:
  401d90:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d94:	ldr	x17, [x16, #576]
  401d98:	add	x16, x16, #0x240
  401d9c:	br	x17

Disassembly of section .text:

0000000000401da0 <.text>:
  401da0:	stp	x29, x30, [sp, #-112]!
  401da4:	mov	x29, sp
  401da8:	stp	x19, x20, [sp, #16]
  401dac:	adrp	x19, 404000 <ferror@plt+0x2270>
  401db0:	add	x19, x19, #0xe48
  401db4:	stp	x21, x22, [sp, #32]
  401db8:	stp	x23, x24, [sp, #48]
  401dbc:	stp	x25, x26, [sp, #64]
  401dc0:	str	x27, [sp, #80]
  401dc4:	str	x1, [sp, #96]
  401dc8:	mov	x1, x19
  401dcc:	str	w0, [sp, #108]
  401dd0:	mov	w0, #0x5                   	// #5
  401dd4:	bl	401d80 <setlocale@plt>
  401dd8:	mov	x1, x19
  401ddc:	mov	w0, #0x0                   	// #0
  401de0:	bl	401d80 <setlocale@plt>
  401de4:	adrp	x19, 405000 <ferror@plt+0x3270>
  401de8:	adrp	x1, 405000 <ferror@plt+0x3270>
  401dec:	add	x1, x1, #0x2d8
  401df0:	add	x19, x19, #0x2f0
  401df4:	mov	x0, x19
  401df8:	bl	401a40 <bindtextdomain@plt>
  401dfc:	mov	x0, x19
  401e00:	bl	401b90 <textdomain@plt>
  401e04:	ldr	x0, [sp, #96]
  401e08:	adrp	x19, 417000 <ferror@plt+0x15270>
  401e0c:	ldr	x0, [x0]
  401e10:	str	x0, [x19, #2184]
  401e14:	bl	401ab0 <xmalloc_set_program_name@plt>
  401e18:	ldr	x0, [x19, #2184]
  401e1c:	bl	401c30 <bfd_set_error_program_name@plt>
  401e20:	add	x1, sp, #0x60
  401e24:	add	x0, sp, #0x6c
  401e28:	bl	4046c0 <ferror@plt+0x2930>
  401e2c:	bl	401ad0 <bfd_init@plt>
  401e30:	cmp	w0, #0x118
  401e34:	b.ne	402358 <ferror@plt+0x5c8>  // b.any
  401e38:	adrp	x20, 417000 <ferror@plt+0x15270>
  401e3c:	adrp	x19, 405000 <ferror@plt+0x3270>
  401e40:	adrp	x21, 417000 <ferror@plt+0x15270>
  401e44:	add	x20, x20, #0x258
  401e48:	add	x19, x19, #0x368
  401e4c:	add	x21, x21, #0x7e8
  401e50:	mov	w22, #0x1                   	// #1
  401e54:	mov	w24, #0x2                   	// #2
  401e58:	adrp	x23, 417000 <ferror@plt+0x15270>
  401e5c:	bl	4034d0 <ferror@plt+0x1740>
  401e60:	ldr	w0, [sp, #108]
  401e64:	mov	x3, x20
  401e68:	ldr	x1, [sp, #96]
  401e6c:	mov	x2, x19
  401e70:	mov	x4, #0x0                   	// #0
  401e74:	bl	401ba0 <getopt_long@plt>
  401e78:	cmn	w0, #0x1
  401e7c:	b.eq	401ed0 <ferror@plt+0x140>  // b.none
  401e80:	cmp	w0, #0x6f
  401e84:	b.eq	40217c <ferror@plt+0x3ec>  // b.none
  401e88:	b.le	402100 <ferror@plt+0x370>
  401e8c:	cmp	w0, #0xc8
  401e90:	b.eq	40218c <ferror@plt+0x3fc>  // b.none
  401e94:	b.le	4020d8 <ferror@plt+0x348>
  401e98:	cmp	w0, #0xc9
  401e9c:	b.eq	4021e4 <ferror@plt+0x454>  // b.none
  401ea0:	cmp	w0, #0xca
  401ea4:	b.ne	401e60 <ferror@plt+0xd0>  // b.any
  401ea8:	ldr	x0, [x23, #872]
  401eac:	str	x0, [x21, #120]
  401eb0:	ldr	w0, [sp, #108]
  401eb4:	mov	x3, x20
  401eb8:	ldr	x1, [sp, #96]
  401ebc:	mov	x2, x19
  401ec0:	mov	x4, #0x0                   	// #0
  401ec4:	bl	401ba0 <getopt_long@plt>
  401ec8:	cmn	w0, #0x1
  401ecc:	b.ne	401e80 <ferror@plt+0xf0>  // b.any
  401ed0:	adrp	x25, 417000 <ferror@plt+0x15270>
  401ed4:	add	x23, x25, #0x7e8
  401ed8:	ldr	w0, [x23, #128]
  401edc:	cbnz	w0, 40225c <ferror@plt+0x4cc>
  401ee0:	ldr	w0, [x23, #132]
  401ee4:	cbnz	w0, 402348 <ferror@plt+0x5b8>
  401ee8:	adrp	x22, 417000 <ferror@plt+0x15270>
  401eec:	ldr	w1, [sp, #108]
  401ef0:	ldr	w0, [x22, #880]
  401ef4:	cmp	w0, w1
  401ef8:	b.eq	40227c <ferror@plt+0x4ec>  // b.none
  401efc:	add	x22, x22, #0x370
  401f00:	mov	w26, #0x2                   	// #2
  401f04:	mov	w24, #0x1                   	// #1
  401f08:	b.ge	401fdc <ferror@plt+0x24c>  // b.tcont
  401f0c:	nop
  401f10:	ldr	x1, [sp, #96]
  401f14:	add	w2, w0, #0x1
  401f18:	ldr	x27, [x1, w0, sxtw #3]
  401f1c:	str	w2, [x22]
  401f20:	mov	x0, x27
  401f24:	bl	403d48 <ferror@plt+0x1fb8>
  401f28:	cmp	x0, #0x0
  401f2c:	b.le	402238 <ferror@plt+0x4a8>
  401f30:	ldr	x1, [x23, #120]
  401f34:	mov	x0, x27
  401f38:	bl	401a00 <bfd_openr@plt>
  401f3c:	mov	x21, x0
  401f40:	cbz	x0, 402230 <ferror@plt+0x4a0>
  401f44:	mov	w1, #0x2                   	// #2
  401f48:	bl	401cc0 <bfd_check_format@plt>
  401f4c:	cbz	w0, 402240 <ferror@plt+0x4b0>
  401f50:	mov	w0, #0x0                   	// #0
  401f54:	bl	401aa0 <bfd_set_error@plt>
  401f58:	mov	x0, x21
  401f5c:	mov	x20, #0x0                   	// #0
  401f60:	mov	x1, x20
  401f64:	bl	401cd0 <bfd_openr_next_archived_file@plt>
  401f68:	mov	x19, x0
  401f6c:	cbz	x0, 401fa8 <ferror@plt+0x218>
  401f70:	bl	402ea8 <ferror@plt+0x1118>
  401f74:	cbz	x20, 401f88 <ferror@plt+0x1f8>
  401f78:	mov	x0, x20
  401f7c:	bl	401c80 <bfd_close@plt>
  401f80:	cmp	x20, x19
  401f84:	b.eq	401fc0 <ferror@plt+0x230>  // b.none
  401f88:	mov	x20, x19
  401f8c:	mov	w0, #0x0                   	// #0
  401f90:	bl	401aa0 <bfd_set_error@plt>
  401f94:	mov	x1, x20
  401f98:	mov	x0, x21
  401f9c:	bl	401cd0 <bfd_openr_next_archived_file@plt>
  401fa0:	mov	x19, x0
  401fa4:	cbnz	x0, 401f70 <ferror@plt+0x1e0>
  401fa8:	bl	401a70 <bfd_get_error@plt>
  401fac:	cmp	w0, #0x9
  401fb0:	b.ne	40224c <ferror@plt+0x4bc>  // b.any
  401fb4:	cbz	x20, 401fc0 <ferror@plt+0x230>
  401fb8:	mov	x0, x20
  401fbc:	bl	401c80 <bfd_close@plt>
  401fc0:	mov	x0, x21
  401fc4:	bl	401c80 <bfd_close@plt>
  401fc8:	cbz	w0, 402230 <ferror@plt+0x4a0>
  401fcc:	ldr	w0, [x22]
  401fd0:	ldr	w1, [sp, #108]
  401fd4:	cmp	w0, w1
  401fd8:	b.lt	401f10 <ferror@plt+0x180>  // b.tstop
  401fdc:	ldr	w0, [x23, #84]
  401fe0:	cbz	w0, 4020b8 <ferror@plt+0x328>
  401fe4:	ldr	w0, [x25, #2024]
  401fe8:	tst	w0, #0xfffffffd
  401fec:	b.ne	4020b8 <ferror@plt+0x328>  // b.any
  401ff0:	ldp	x1, x2, [x23, #88]
  401ff4:	cmp	w0, #0x0
  401ff8:	mov	w3, #0xa                   	// #10
  401ffc:	mov	w20, #0x7                   	// #7
  402000:	ldr	x22, [x23, #104]
  402004:	csel	w20, w20, w3, eq  // eq = none
  402008:	mov	w3, #0x20                  	// #32
  40200c:	adrp	x21, 417000 <ferror@plt+0x15270>
  402010:	add	x2, x1, x2
  402014:	mov	w0, w20
  402018:	add	x22, x2, x22
  40201c:	mov	w19, #0x9                   	// #9
  402020:	csel	w19, w19, w3, eq  // eq = none
  402024:	bl	4025d0 <ferror@plt+0x840>
  402028:	ldr	x1, [x21, #888]
  40202c:	mov	w0, w19
  402030:	bl	4019d0 <putc@plt>
  402034:	ldr	x1, [x23, #96]
  402038:	mov	w0, w20
  40203c:	bl	4025d0 <ferror@plt+0x840>
  402040:	ldr	x1, [x21, #888]
  402044:	mov	w0, w19
  402048:	bl	4019d0 <putc@plt>
  40204c:	ldr	x1, [x23, #104]
  402050:	mov	w0, w20
  402054:	bl	4025d0 <ferror@plt+0x840>
  402058:	ldr	x1, [x21, #888]
  40205c:	mov	w0, w19
  402060:	bl	4019d0 <putc@plt>
  402064:	ldr	w0, [x25, #2024]
  402068:	cbnz	w0, 40226c <ferror@plt+0x4dc>
  40206c:	ldr	w2, [x23, #32]
  402070:	adrp	x0, 405000 <ferror@plt+0x3270>
  402074:	adrp	x1, 405000 <ferror@plt+0x3270>
  402078:	add	x0, x0, #0x210
  40207c:	cmp	w2, #0x1
  402080:	add	x1, x1, #0x200
  402084:	csel	x0, x1, x0, eq  // eq = none
  402088:	mov	x2, x22
  40208c:	mov	x1, x22
  402090:	bl	401cf0 <printf@plt>
  402094:	ldr	x1, [x21, #888]
  402098:	mov	w0, w19
  40209c:	bl	4019d0 <putc@plt>
  4020a0:	ldr	x3, [x21, #888]
  4020a4:	adrp	x0, 405000 <ferror@plt+0x3270>
  4020a8:	mov	x2, #0x9                   	// #9
  4020ac:	add	x0, x0, #0x380
  4020b0:	mov	x1, #0x1                   	// #1
  4020b4:	bl	401c20 <fwrite@plt>
  4020b8:	ldr	w0, [x23, #112]
  4020bc:	ldp	x19, x20, [sp, #16]
  4020c0:	ldp	x21, x22, [sp, #32]
  4020c4:	ldp	x23, x24, [sp, #48]
  4020c8:	ldp	x25, x26, [sp, #64]
  4020cc:	ldr	x27, [sp, #80]
  4020d0:	ldp	x29, x30, [sp], #112
  4020d4:	ret
  4020d8:	cmp	w0, #0x76
  4020dc:	b.eq	402130 <ferror@plt+0x3a0>  // b.none
  4020e0:	cmp	w0, #0x78
  4020e4:	b.ne	4020f0 <ferror@plt+0x360>  // b.any
  4020e8:	str	w24, [x21, #32]
  4020ec:	b	401e60 <ferror@plt+0xd0>
  4020f0:	cmp	w0, #0x74
  4020f4:	b.ne	401e60 <ferror@plt+0xd0>  // b.any
  4020f8:	str	w22, [x21, #84]
  4020fc:	b	401e60 <ferror@plt+0xd0>
  402100:	cmp	w0, #0x47
  402104:	b.eq	402174 <ferror@plt+0x3e4>  // b.none
  402108:	b.le	402138 <ferror@plt+0x3a8>
  40210c:	cmp	w0, #0x64
  402110:	b.ne	40211c <ferror@plt+0x38c>  // b.any
  402114:	str	wzr, [x21, #32]
  402118:	b	401e60 <ferror@plt+0xd0>
  40211c:	b.gt	402168 <ferror@plt+0x3d8>
  402120:	cmp	w0, #0x48
  402124:	b.eq	402158 <ferror@plt+0x3c8>  // b.none
  402128:	cmp	w0, #0x56
  40212c:	b.ne	401e60 <ferror@plt+0xd0>  // b.any
  402130:	str	w22, [x21, #128]
  402134:	b	401e60 <ferror@plt+0xd0>
  402138:	cmp	w0, #0x41
  40213c:	b.eq	402184 <ferror@plt+0x3f4>  // b.none
  402140:	cmp	w0, #0x42
  402144:	b.ne	402150 <ferror@plt+0x3c0>  // b.any
  402148:	str	wzr, [x21]
  40214c:	b	401e60 <ferror@plt+0xd0>
  402150:	cmp	w0, #0x3f
  402154:	b.ne	401e60 <ferror@plt+0xd0>  // b.any
  402158:	adrp	x0, 417000 <ferror@plt+0x15270>
  40215c:	mov	w1, #0x1                   	// #1
  402160:	ldr	x0, [x0, #864]
  402164:	bl	4024e0 <ferror@plt+0x750>
  402168:	cmp	w0, #0x68
  40216c:	b.ne	401e60 <ferror@plt+0xd0>  // b.any
  402170:	b	402158 <ferror@plt+0x3c8>
  402174:	str	w24, [x21]
  402178:	b	401e60 <ferror@plt+0xd0>
  40217c:	str	w22, [x21, #32]
  402180:	b	401e60 <ferror@plt+0xd0>
  402184:	str	w22, [x21]
  402188:	b	401e60 <ferror@plt+0xd0>
  40218c:	ldr	x0, [x23, #872]
  402190:	ldrb	w0, [x0]
  402194:	sub	w0, w0, #0x42
  402198:	and	w1, w0, #0xff
  40219c:	cmp	w1, #0x31
  4021a0:	b.hi	4021c4 <ferror@plt+0x434>  // b.pmore
  4021a4:	mov	x0, #0x1                   	// #1
  4021a8:	lsl	x0, x0, x1
  4021ac:	tst	x0, #0x2000000020
  4021b0:	b.ne	402174 <ferror@plt+0x3e4>  // b.any
  4021b4:	tst	x0, #0x2000000020000
  4021b8:	b.ne	402184 <ferror@plt+0x3f4>  // b.any
  4021bc:	tst	x0, #0x100000001
  4021c0:	b.ne	402148 <ferror@plt+0x3b8>  // b.any
  4021c4:	mov	w2, #0x5                   	// #5
  4021c8:	adrp	x1, 405000 <ferror@plt+0x3270>
  4021cc:	mov	x0, #0x0                   	// #0
  4021d0:	add	x1, x1, #0x328
  4021d4:	bl	401cb0 <dcgettext@plt>
  4021d8:	ldr	x1, [x23, #872]
  4021dc:	bl	403400 <ferror@plt+0x1670>
  4021e0:	b	402158 <ferror@plt+0x3c8>
  4021e4:	ldr	x0, [x23, #872]
  4021e8:	mov	w2, #0xa                   	// #10
  4021ec:	mov	x1, #0x0                   	// #0
  4021f0:	add	x25, x23, #0x368
  4021f4:	bl	401bd0 <strtol@plt>
  4021f8:	cmp	w0, #0xa
  4021fc:	b.eq	402114 <ferror@plt+0x384>  // b.none
  402200:	cmp	w0, #0x10
  402204:	b.eq	4020e8 <ferror@plt+0x358>  // b.none
  402208:	cmp	w0, #0x8
  40220c:	b.eq	40217c <ferror@plt+0x3ec>  // b.none
  402210:	mov	w2, #0x5                   	// #5
  402214:	adrp	x1, 405000 <ferror@plt+0x3270>
  402218:	mov	x0, #0x0                   	// #0
  40221c:	add	x1, x1, #0x350
  402220:	bl	401cb0 <dcgettext@plt>
  402224:	ldr	x1, [x25]
  402228:	bl	403400 <ferror@plt+0x1670>
  40222c:	b	402158 <ferror@plt+0x3c8>
  402230:	mov	x0, x27
  402234:	bl	402fb8 <ferror@plt+0x1228>
  402238:	str	w24, [x23, #112]
  40223c:	b	401fcc <ferror@plt+0x23c>
  402240:	mov	x0, x21
  402244:	bl	402ea8 <ferror@plt+0x1118>
  402248:	b	401fc0 <ferror@plt+0x230>
  40224c:	ldr	x0, [x21]
  402250:	bl	402fb8 <ferror@plt+0x1228>
  402254:	str	w26, [x23, #112]
  402258:	b	401fb4 <ferror@plt+0x224>
  40225c:	adrp	x0, 405000 <ferror@plt+0x3270>
  402260:	add	x0, x0, #0x240
  402264:	bl	404180 <ferror@plt+0x23f0>
  402268:	b	401ee0 <ferror@plt+0x150>
  40226c:	mov	w0, w20
  402270:	mov	x1, x22
  402274:	bl	4025d0 <ferror@plt+0x840>
  402278:	b	402094 <ferror@plt+0x304>
  40227c:	adrp	x22, 405000 <ferror@plt+0x3270>
  402280:	add	x22, x22, #0x378
  402284:	mov	x0, x22
  402288:	bl	403d48 <ferror@plt+0x1fb8>
  40228c:	cmp	x0, #0x0
  402290:	b.le	402310 <ferror@plt+0x580>
  402294:	ldr	x1, [x23, #120]
  402298:	mov	x0, x22
  40229c:	bl	401a00 <bfd_openr@plt>
  4022a0:	mov	x21, x0
  4022a4:	cbz	x0, 402308 <ferror@plt+0x578>
  4022a8:	mov	w1, #0x2                   	// #2
  4022ac:	bl	401cc0 <bfd_check_format@plt>
  4022b0:	cbz	w0, 4022f4 <ferror@plt+0x564>
  4022b4:	mov	x20, #0x0                   	// #0
  4022b8:	mov	w0, #0x0                   	// #0
  4022bc:	bl	401aa0 <bfd_set_error@plt>
  4022c0:	mov	x1, x20
  4022c4:	mov	x0, x21
  4022c8:	bl	401cd0 <bfd_openr_next_archived_file@plt>
  4022cc:	mov	x19, x0
  4022d0:	cbz	x0, 40231c <ferror@plt+0x58c>
  4022d4:	bl	402ea8 <ferror@plt+0x1118>
  4022d8:	cbz	x20, 4022ec <ferror@plt+0x55c>
  4022dc:	mov	x0, x20
  4022e0:	bl	401c80 <bfd_close@plt>
  4022e4:	cmp	x20, x19
  4022e8:	b.eq	4022fc <ferror@plt+0x56c>  // b.none
  4022ec:	mov	x20, x19
  4022f0:	b	4022b8 <ferror@plt+0x528>
  4022f4:	mov	x0, x21
  4022f8:	bl	402ea8 <ferror@plt+0x1118>
  4022fc:	mov	x0, x21
  402300:	bl	401c80 <bfd_close@plt>
  402304:	cbnz	w0, 401fdc <ferror@plt+0x24c>
  402308:	mov	x0, x22
  40230c:	bl	402fb8 <ferror@plt+0x1228>
  402310:	mov	w0, #0x1                   	// #1
  402314:	str	w0, [x23, #112]
  402318:	b	401fdc <ferror@plt+0x24c>
  40231c:	bl	401a70 <bfd_get_error@plt>
  402320:	cmp	w0, #0x9
  402324:	b.eq	402338 <ferror@plt+0x5a8>  // b.none
  402328:	ldr	x0, [x21]
  40232c:	bl	402fb8 <ferror@plt+0x1228>
  402330:	mov	w0, #0x2                   	// #2
  402334:	str	w0, [x23, #112]
  402338:	cbz	x20, 4022fc <ferror@plt+0x56c>
  40233c:	mov	x0, x20
  402340:	bl	401c80 <bfd_close@plt>
  402344:	b	4022fc <ferror@plt+0x56c>
  402348:	adrp	x0, 417000 <ferror@plt+0x15270>
  40234c:	mov	w1, #0x0                   	// #0
  402350:	ldr	x0, [x0, #888]
  402354:	bl	4024e0 <ferror@plt+0x750>
  402358:	adrp	x1, 405000 <ferror@plt+0x3270>
  40235c:	add	x1, x1, #0x300
  402360:	mov	w2, #0x5                   	// #5
  402364:	mov	x0, #0x0                   	// #0
  402368:	bl	401cb0 <dcgettext@plt>
  40236c:	bl	403388 <ferror@plt+0x15f8>
  402370:	mov	x29, #0x0                   	// #0
  402374:	mov	x30, #0x0                   	// #0
  402378:	mov	x5, x0
  40237c:	ldr	x1, [sp]
  402380:	add	x2, sp, #0x8
  402384:	mov	x6, sp
  402388:	movz	x0, #0x0, lsl #48
  40238c:	movk	x0, #0x0, lsl #32
  402390:	movk	x0, #0x40, lsl #16
  402394:	movk	x0, #0x1da0
  402398:	movz	x3, #0x0, lsl #48
  40239c:	movk	x3, #0x0, lsl #32
  4023a0:	movk	x3, #0x40, lsl #16
  4023a4:	movk	x3, #0x4d78
  4023a8:	movz	x4, #0x0, lsl #48
  4023ac:	movk	x4, #0x0, lsl #32
  4023b0:	movk	x4, #0x40, lsl #16
  4023b4:	movk	x4, #0x4df8
  4023b8:	bl	401a60 <__libc_start_main@plt>
  4023bc:	bl	401b50 <abort@plt>
  4023c0:	adrp	x0, 416000 <ferror@plt+0x14270>
  4023c4:	ldr	x0, [x0, #4064]
  4023c8:	cbz	x0, 4023d0 <ferror@plt+0x640>
  4023cc:	b	401b10 <__gmon_start__@plt>
  4023d0:	ret
  4023d4:	nop
  4023d8:	adrp	x0, 417000 <ferror@plt+0x15270>
  4023dc:	add	x0, x0, #0x358
  4023e0:	adrp	x1, 417000 <ferror@plt+0x15270>
  4023e4:	add	x1, x1, #0x358
  4023e8:	cmp	x1, x0
  4023ec:	b.eq	402404 <ferror@plt+0x674>  // b.none
  4023f0:	adrp	x1, 404000 <ferror@plt+0x2270>
  4023f4:	ldr	x1, [x1, #3608]
  4023f8:	cbz	x1, 402404 <ferror@plt+0x674>
  4023fc:	mov	x16, x1
  402400:	br	x16
  402404:	ret
  402408:	adrp	x0, 417000 <ferror@plt+0x15270>
  40240c:	add	x0, x0, #0x358
  402410:	adrp	x1, 417000 <ferror@plt+0x15270>
  402414:	add	x1, x1, #0x358
  402418:	sub	x1, x1, x0
  40241c:	lsr	x2, x1, #63
  402420:	add	x1, x2, x1, asr #3
  402424:	cmp	xzr, x1, asr #1
  402428:	asr	x1, x1, #1
  40242c:	b.eq	402444 <ferror@plt+0x6b4>  // b.none
  402430:	adrp	x2, 404000 <ferror@plt+0x2270>
  402434:	ldr	x2, [x2, #3616]
  402438:	cbz	x2, 402444 <ferror@plt+0x6b4>
  40243c:	mov	x16, x2
  402440:	br	x16
  402444:	ret
  402448:	stp	x29, x30, [sp, #-32]!
  40244c:	mov	x29, sp
  402450:	str	x19, [sp, #16]
  402454:	adrp	x19, 417000 <ferror@plt+0x15270>
  402458:	ldrb	w0, [x19, #2016]
  40245c:	cbnz	w0, 40246c <ferror@plt+0x6dc>
  402460:	bl	4023d8 <ferror@plt+0x648>
  402464:	mov	w0, #0x1                   	// #1
  402468:	strb	w0, [x19, #2016]
  40246c:	ldr	x19, [sp, #16]
  402470:	ldp	x29, x30, [sp], #32
  402474:	ret
  402478:	b	402408 <ferror@plt+0x678>
  40247c:	nop
  402480:	ldr	w2, [x1, #32]
  402484:	tbz	w2, #0, 4024a4 <ferror@plt+0x714>
  402488:	adrp	x0, 417000 <ferror@plt+0x15270>
  40248c:	ldr	x3, [x1, #56]
  402490:	tbz	w2, #4, 4024a8 <ferror@plt+0x718>
  402494:	add	x0, x0, #0x7e8
  402498:	ldr	x1, [x0, #8]
  40249c:	add	x1, x1, x3
  4024a0:	str	x1, [x0, #8]
  4024a4:	ret
  4024a8:	ldr	w1, [x0, #2024]
  4024ac:	cbnz	w1, 4024b4 <ferror@plt+0x724>
  4024b0:	tbnz	w2, #3, 402494 <ferror@plt+0x704>
  4024b4:	add	x0, x0, #0x7e8
  4024b8:	tbz	w2, #8, 4024cc <ferror@plt+0x73c>
  4024bc:	ldr	x1, [x0, #16]
  4024c0:	add	x1, x1, x3
  4024c4:	str	x1, [x0, #16]
  4024c8:	ret
  4024cc:	ldr	x1, [x0, #24]
  4024d0:	add	x1, x1, x3
  4024d4:	str	x1, [x0, #24]
  4024d8:	ret
  4024dc:	nop
  4024e0:	stp	x29, x30, [sp, #-48]!
  4024e4:	mov	w2, #0x5                   	// #5
  4024e8:	mov	x29, sp
  4024ec:	str	x21, [sp, #32]
  4024f0:	adrp	x21, 417000 <ferror@plt+0x15270>
  4024f4:	stp	x19, x20, [sp, #16]
  4024f8:	mov	x19, x0
  4024fc:	mov	w20, w1
  402500:	mov	x0, #0x0                   	// #0
  402504:	adrp	x1, 404000 <ferror@plt+0x2270>
  402508:	add	x1, x1, #0xe28
  40250c:	bl	401cb0 <dcgettext@plt>
  402510:	ldr	x2, [x21, #2184]
  402514:	mov	x1, x0
  402518:	mov	x0, x19
  40251c:	bl	401d70 <fprintf@plt>
  402520:	mov	w2, #0x5                   	// #5
  402524:	adrp	x1, 404000 <ferror@plt+0x2270>
  402528:	mov	x0, #0x0                   	// #0
  40252c:	add	x1, x1, #0xe50
  402530:	bl	401cb0 <dcgettext@plt>
  402534:	mov	x1, x0
  402538:	mov	x0, x19
  40253c:	bl	401d70 <fprintf@plt>
  402540:	mov	w2, #0x5                   	// #5
  402544:	adrp	x1, 404000 <ferror@plt+0x2270>
  402548:	mov	x0, #0x0                   	// #0
  40254c:	add	x1, x1, #0xe88
  402550:	bl	401cb0 <dcgettext@plt>
  402554:	mov	x1, x0
  402558:	mov	x0, x19
  40255c:	bl	401d70 <fprintf@plt>
  402560:	mov	w2, #0x5                   	// #5
  402564:	adrp	x1, 404000 <ferror@plt+0x2270>
  402568:	mov	x0, #0x0                   	// #0
  40256c:	add	x1, x1, #0xec0
  402570:	bl	401cb0 <dcgettext@plt>
  402574:	mov	x1, x0
  402578:	adrp	x2, 405000 <ferror@plt+0x3270>
  40257c:	mov	x0, x19
  402580:	add	x2, x2, #0x110
  402584:	bl	401d70 <fprintf@plt>
  402588:	ldr	x0, [x21, #2184]
  40258c:	mov	x1, x19
  402590:	bl	4035c8 <ferror@plt+0x1838>
  402594:	cbz	w20, 4025a0 <ferror@plt+0x810>
  402598:	mov	w0, w20
  40259c:	bl	401970 <exit@plt>
  4025a0:	mov	w2, #0x5                   	// #5
  4025a4:	adrp	x1, 405000 <ferror@plt+0x3270>
  4025a8:	mov	x0, #0x0                   	// #0
  4025ac:	add	x1, x1, #0x120
  4025b0:	bl	401cb0 <dcgettext@plt>
  4025b4:	mov	x1, x0
  4025b8:	adrp	x2, 405000 <ferror@plt+0x3270>
  4025bc:	mov	x0, x19
  4025c0:	add	x2, x2, #0x138
  4025c4:	bl	401d70 <fprintf@plt>
  4025c8:	b	402598 <ferror@plt+0x808>
  4025cc:	nop
  4025d0:	stp	x29, x30, [sp, #-80]!
  4025d4:	adrp	x2, 417000 <ferror@plt+0x15270>
  4025d8:	mov	x29, sp
  4025dc:	str	x19, [sp, #16]
  4025e0:	mov	w19, w0
  4025e4:	ldr	w0, [x2, #2056]
  4025e8:	mov	x2, x1
  4025ec:	cbz	w0, 402630 <ferror@plt+0x8a0>
  4025f0:	cmp	w0, #0x1
  4025f4:	adrp	x1, 405000 <ferror@plt+0x3270>
  4025f8:	adrp	x3, 405000 <ferror@plt+0x3270>
  4025fc:	add	x1, x1, #0x170
  402600:	add	x3, x3, #0x168
  402604:	csel	x1, x3, x1, eq  // eq = none
  402608:	add	x0, sp, #0x28
  40260c:	bl	4019c0 <sprintf@plt>
  402610:	add	x2, sp, #0x28
  402614:	mov	w1, w19
  402618:	adrp	x0, 405000 <ferror@plt+0x3270>
  40261c:	add	x0, x0, #0x178
  402620:	bl	401cf0 <printf@plt>
  402624:	ldr	x19, [sp, #16]
  402628:	ldp	x29, x30, [sp], #80
  40262c:	ret
  402630:	adrp	x3, 405000 <ferror@plt+0x3270>
  402634:	add	x1, x3, #0x160
  402638:	b	402608 <ferror@plt+0x878>
  40263c:	nop
  402640:	stp	x29, x30, [sp, #-32]!
  402644:	adrp	x0, 417000 <ferror@plt+0x15270>
  402648:	add	x0, x0, #0x5b0
  40264c:	mov	x29, sp
  402650:	stp	x19, x20, [sp, #16]
  402654:	mov	x19, x1
  402658:	ldr	w1, [x1, #32]
  40265c:	cmp	w1, #0x0
  402660:	ccmp	x19, x0, #0x4, ne  // ne = any
  402664:	b.ne	402674 <ferror@plt+0x8e4>  // b.any
  402668:	ldp	x19, x20, [sp, #16]
  40266c:	ldp	x29, x30, [sp], #32
  402670:	ret
  402674:	tst	x1, #0x1000
  402678:	adrp	x0, 417000 <ferror@plt+0x15270>
  40267c:	add	x0, x0, #0x498
  402680:	ccmp	x19, x0, #0x4, eq  // eq = none
  402684:	b.eq	402668 <ferror@plt+0x8d8>  // b.none
  402688:	ldr	x0, [x19]
  40268c:	ldr	x20, [x19, #56]
  402690:	bl	401940 <strlen@plt>
  402694:	adrp	x1, 417000 <ferror@plt+0x15270>
  402698:	add	x1, x1, #0x7e8
  40269c:	ldr	w2, [x1, #36]
  4026a0:	cmp	w0, w2
  4026a4:	b.le	4026ac <ferror@plt+0x91c>
  4026a8:	str	w0, [x1, #36]
  4026ac:	ldp	x0, x3, [x1, #40]
  4026b0:	ldr	x2, [x19, #40]
  4026b4:	add	x0, x0, x20
  4026b8:	str	x0, [x1, #40]
  4026bc:	cmp	x2, x3
  4026c0:	b.ls	402668 <ferror@plt+0x8d8>  // b.plast
  4026c4:	str	x2, [x1, #48]
  4026c8:	b	402668 <ferror@plt+0x8d8>
  4026cc:	nop
  4026d0:	mov	x3, x1
  4026d4:	ldr	w1, [x1, #32]
  4026d8:	adrp	x0, 417000 <ferror@plt+0x15270>
  4026dc:	add	x0, x0, #0x5b0
  4026e0:	cmp	w1, #0x0
  4026e4:	ccmp	x3, x0, #0x4, ne  // ne = any
  4026e8:	b.ne	4026f0 <ferror@plt+0x960>  // b.any
  4026ec:	ret
  4026f0:	tst	x1, #0x1000
  4026f4:	adrp	x0, 417000 <ferror@plt+0x15270>
  4026f8:	add	x0, x0, #0x498
  4026fc:	ccmp	x3, x0, #0x4, eq  // eq = none
  402700:	b.eq	4026ec <ferror@plt+0x95c>  // b.none
  402704:	stp	x29, x30, [sp, #-96]!
  402708:	adrp	x0, 405000 <ferror@plt+0x3270>
  40270c:	add	x0, x0, #0x180
  402710:	mov	x29, sp
  402714:	stp	x19, x20, [sp, #16]
  402718:	adrp	x19, 417000 <ferror@plt+0x15270>
  40271c:	add	x19, x19, #0x7e8
  402720:	ldr	x20, [x3, #56]
  402724:	stp	x21, x22, [sp, #32]
  402728:	ldr	w1, [x19, #36]
  40272c:	ldr	x4, [x19, #40]
  402730:	ldr	x2, [x3]
  402734:	ldr	x21, [x3, #40]
  402738:	add	x3, x4, x20
  40273c:	str	x3, [x19, #40]
  402740:	bl	401cf0 <printf@plt>
  402744:	ldr	w22, [x19, #56]
  402748:	ldr	w0, [x19, #32]
  40274c:	cbz	w0, 4027f0 <ferror@plt+0xa60>
  402750:	cmp	w0, #0x1
  402754:	adrp	x1, 405000 <ferror@plt+0x3270>
  402758:	adrp	x0, 405000 <ferror@plt+0x3270>
  40275c:	add	x1, x1, #0x168
  402760:	add	x0, x0, #0x170
  402764:	csel	x1, x1, x0, eq  // eq = none
  402768:	mov	x2, x20
  40276c:	add	x0, sp, #0x38
  402770:	bl	4019c0 <sprintf@plt>
  402774:	adrp	x20, 405000 <ferror@plt+0x3270>
  402778:	mov	w1, w22
  40277c:	add	x2, sp, #0x38
  402780:	add	x20, x20, #0x178
  402784:	mov	x0, x20
  402788:	bl	401cf0 <printf@plt>
  40278c:	adrp	x0, 405000 <ferror@plt+0x3270>
  402790:	add	x0, x0, #0x188
  402794:	bl	401cf0 <printf@plt>
  402798:	ldr	w0, [x19, #32]
  40279c:	ldr	w19, [x19, #60]
  4027a0:	cbz	w0, 4027fc <ferror@plt+0xa6c>
  4027a4:	cmp	w0, #0x1
  4027a8:	adrp	x1, 405000 <ferror@plt+0x3270>
  4027ac:	adrp	x0, 405000 <ferror@plt+0x3270>
  4027b0:	add	x1, x1, #0x168
  4027b4:	add	x0, x0, #0x170
  4027b8:	csel	x1, x1, x0, eq  // eq = none
  4027bc:	mov	x2, x21
  4027c0:	add	x0, sp, #0x38
  4027c4:	bl	4019c0 <sprintf@plt>
  4027c8:	add	x2, sp, #0x38
  4027cc:	mov	w1, w19
  4027d0:	mov	x0, x20
  4027d4:	bl	401cf0 <printf@plt>
  4027d8:	mov	w0, #0xa                   	// #10
  4027dc:	bl	401d40 <putchar@plt>
  4027e0:	ldp	x19, x20, [sp, #16]
  4027e4:	ldp	x21, x22, [sp, #32]
  4027e8:	ldp	x29, x30, [sp], #96
  4027ec:	ret
  4027f0:	adrp	x1, 405000 <ferror@plt+0x3270>
  4027f4:	add	x1, x1, #0x160
  4027f8:	b	402768 <ferror@plt+0x9d8>
  4027fc:	adrp	x1, 405000 <ferror@plt+0x3270>
  402800:	add	x1, x1, #0x160
  402804:	b	4027bc <ferror@plt+0xa2c>
  402808:	stp	x29, x30, [sp, #-144]!
  40280c:	mov	x29, sp
  402810:	stp	x19, x20, [sp, #16]
  402814:	stp	x25, x26, [sp, #64]
  402818:	adrp	x25, 417000 <ferror@plt+0x15270>
  40281c:	add	x19, x25, #0x7e8
  402820:	stp	x21, x22, [sp, #32]
  402824:	mov	x21, x0
  402828:	ldr	w1, [x19, #64]
  40282c:	cbnz	w1, 402c20 <ferror@plt+0xe90>
  402830:	ldr	w0, [x25, #2024]
  402834:	cmp	w0, #0x1
  402838:	b.eq	402a64 <ferror@plt+0xcd4>  // b.none
  40283c:	cmp	w0, #0x0
  402840:	mov	w1, #0x9                   	// #9
  402844:	mov	w0, #0x7                   	// #7
  402848:	stp	x23, x24, [sp, #48]
  40284c:	mov	x2, #0x0                   	// #0
  402850:	str	x27, [sp, #80]
  402854:	mov	w23, #0x20                  	// #32
  402858:	mov	w24, #0xa                   	// #10
  40285c:	csel	w23, w23, w1, ne  // ne = any
  402860:	csel	w24, w24, w0, ne  // ne = any
  402864:	adrp	x1, 402000 <ferror@plt+0x270>
  402868:	mov	x0, x21
  40286c:	add	x1, x1, #0x480
  402870:	stp	xzr, xzr, [x19, #8]
  402874:	str	xzr, [x19, #24]
  402878:	bl	401d00 <bfd_map_over_sections@plt>
  40287c:	ldr	x0, [x19, #24]
  402880:	ldr	x2, [x19, #72]
  402884:	ldr	w1, [x19, #80]
  402888:	add	x0, x0, x2
  40288c:	str	x0, [x19, #24]
  402890:	add	w2, w1, #0x1
  402894:	str	w2, [x19, #80]
  402898:	cbnz	w1, 4028c8 <ferror@plt+0xb38>
  40289c:	ldr	w0, [x25, #2024]
  4028a0:	cbnz	w0, 402e4c <ferror@plt+0x10bc>
  4028a4:	ldr	w2, [x19, #32]
  4028a8:	adrp	x1, 405000 <ferror@plt+0x3270>
  4028ac:	add	x1, x1, #0x1c8
  4028b0:	adrp	x0, 405000 <ferror@plt+0x3270>
  4028b4:	cmp	w2, #0x1
  4028b8:	add	x0, x0, #0x190
  4028bc:	csel	x0, x0, x1, eq  // eq = none
  4028c0:	bl	401b80 <puts@plt>
  4028c4:	ldr	x0, [x19, #24]
  4028c8:	ldp	x2, x1, [x19, #8]
  4028cc:	ldr	w3, [x19, #84]
  4028d0:	add	x27, x2, x1
  4028d4:	add	x27, x27, x0
  4028d8:	cbz	w3, 4028f8 <ferror@plt+0xb68>
  4028dc:	ldp	x5, x4, [x19, #88]
  4028e0:	ldr	x3, [x19, #104]
  4028e4:	add	x0, x3, x0
  4028e8:	str	x0, [x19, #104]
  4028ec:	add	x5, x5, x2
  4028f0:	add	x1, x4, x1
  4028f4:	stp	x5, x1, [x19, #88]
  4028f8:	ldr	w0, [x19, #32]
  4028fc:	cbnz	w0, 402a48 <ferror@plt+0xcb8>
  402900:	adrp	x1, 405000 <ferror@plt+0x3270>
  402904:	add	x1, x1, #0x160
  402908:	add	x20, sp, #0x68
  40290c:	adrp	x26, 417000 <ferror@plt+0x15270>
  402910:	mov	x0, x20
  402914:	adrp	x22, 405000 <ferror@plt+0x3270>
  402918:	bl	4019c0 <sprintf@plt>
  40291c:	add	x22, x22, #0x178
  402920:	mov	x2, x20
  402924:	mov	w1, w24
  402928:	mov	x0, x22
  40292c:	bl	401cf0 <printf@plt>
  402930:	ldr	x1, [x26, #888]
  402934:	mov	w0, w23
  402938:	bl	4019d0 <putc@plt>
  40293c:	ldr	w0, [x19, #32]
  402940:	ldr	x2, [x19, #16]
  402944:	cbz	w0, 402cd0 <ferror@plt+0xf40>
  402948:	cmp	w0, #0x1
  40294c:	adrp	x1, 405000 <ferror@plt+0x3270>
  402950:	adrp	x0, 405000 <ferror@plt+0x3270>
  402954:	add	x1, x1, #0x168
  402958:	add	x0, x0, #0x170
  40295c:	csel	x1, x1, x0, eq  // eq = none
  402960:	mov	x0, x20
  402964:	bl	4019c0 <sprintf@plt>
  402968:	mov	x2, x20
  40296c:	mov	w1, w24
  402970:	mov	x0, x22
  402974:	bl	401cf0 <printf@plt>
  402978:	ldr	x1, [x26, #888]
  40297c:	mov	w0, w23
  402980:	bl	4019d0 <putc@plt>
  402984:	ldr	w0, [x19, #32]
  402988:	ldr	x2, [x19, #24]
  40298c:	cbz	w0, 402cc4 <ferror@plt+0xf34>
  402990:	cmp	w0, #0x1
  402994:	adrp	x1, 405000 <ferror@plt+0x3270>
  402998:	adrp	x0, 405000 <ferror@plt+0x3270>
  40299c:	add	x1, x1, #0x168
  4029a0:	add	x0, x0, #0x170
  4029a4:	csel	x1, x1, x0, eq  // eq = none
  4029a8:	mov	x0, x20
  4029ac:	bl	4019c0 <sprintf@plt>
  4029b0:	mov	x2, x20
  4029b4:	mov	w1, w24
  4029b8:	mov	x0, x22
  4029bc:	bl	401cf0 <printf@plt>
  4029c0:	ldr	x1, [x26, #888]
  4029c4:	mov	w0, w23
  4029c8:	bl	4019d0 <putc@plt>
  4029cc:	ldr	w0, [x25, #2024]
  4029d0:	cbnz	w0, 402cf8 <ferror@plt+0xf68>
  4029d4:	ldr	w2, [x19, #32]
  4029d8:	adrp	x1, 405000 <ferror@plt+0x3270>
  4029dc:	adrp	x0, 405000 <ferror@plt+0x3270>
  4029e0:	add	x1, x1, #0x210
  4029e4:	cmp	w2, #0x1
  4029e8:	add	x0, x0, #0x200
  4029ec:	csel	x0, x0, x1, eq  // eq = none
  4029f0:	mov	x2, x27
  4029f4:	mov	x1, x27
  4029f8:	bl	401cf0 <printf@plt>
  4029fc:	ldr	x1, [x26, #888]
  402a00:	mov	w0, w23
  402a04:	bl	4019d0 <putc@plt>
  402a08:	ldr	x1, [x26, #888]
  402a0c:	ldr	x0, [x21]
  402a10:	bl	401950 <fputs@plt>
  402a14:	ldr	x0, [x21, #208]
  402a18:	cbz	x0, 402cdc <ferror@plt+0xf4c>
  402a1c:	ldr	x1, [x0]
  402a20:	adrp	x0, 405000 <ferror@plt+0x3270>
  402a24:	add	x0, x0, #0x228
  402a28:	bl	401cf0 <printf@plt>
  402a2c:	ldp	x19, x20, [sp, #16]
  402a30:	ldp	x21, x22, [sp, #32]
  402a34:	ldp	x23, x24, [sp, #48]
  402a38:	ldp	x25, x26, [sp, #64]
  402a3c:	ldr	x27, [sp, #80]
  402a40:	ldp	x29, x30, [sp], #144
  402a44:	ret
  402a48:	cmp	w0, #0x1
  402a4c:	adrp	x1, 405000 <ferror@plt+0x3270>
  402a50:	adrp	x0, 405000 <ferror@plt+0x3270>
  402a54:	add	x1, x1, #0x168
  402a58:	add	x0, x0, #0x170
  402a5c:	csel	x1, x1, x0, eq  // eq = none
  402a60:	b	402908 <ferror@plt+0xb78>
  402a64:	mov	x0, x21
  402a68:	adrp	x1, 402000 <ferror@plt+0x270>
  402a6c:	mov	x2, #0x0                   	// #0
  402a70:	add	x1, x1, #0x640
  402a74:	str	wzr, [x19, #36]
  402a78:	stp	xzr, xzr, [x19, #40]
  402a7c:	bl	401d00 <bfd_map_over_sections@plt>
  402a80:	ldr	w0, [x19, #64]
  402a84:	cbz	w0, 402aac <ferror@plt+0xd1c>
  402a88:	ldr	w0, [x19, #36]
  402a8c:	cmp	w0, #0x4
  402a90:	b.gt	402a9c <ferror@plt+0xd0c>
  402a94:	mov	w0, #0x5                   	// #5
  402a98:	str	w0, [x19, #36]
  402a9c:	ldr	x0, [x19, #40]
  402aa0:	ldr	x1, [x19, #72]
  402aa4:	add	x0, x0, x1
  402aa8:	str	x0, [x19, #40]
  402aac:	ldr	w0, [x19, #32]
  402ab0:	ldr	x2, [x19, #48]
  402ab4:	cbnz	w0, 402d38 <ferror@plt+0xfa8>
  402ab8:	adrp	x1, 405000 <ferror@plt+0x3270>
  402abc:	add	x1, x1, #0x160
  402ac0:	add	x20, sp, #0x68
  402ac4:	mov	x0, x20
  402ac8:	bl	4019c0 <sprintf@plt>
  402acc:	mov	x0, x20
  402ad0:	bl	401940 <strlen@plt>
  402ad4:	ldr	w1, [x19, #32]
  402ad8:	cmp	x0, #0x3
  402adc:	mov	w2, #0x4                   	// #4
  402ae0:	csel	w0, w0, w2, hi  // hi = pmore
  402ae4:	str	w0, [x19, #60]
  402ae8:	ldr	x2, [x19, #40]
  402aec:	cbz	w1, 402d60 <ferror@plt+0xfd0>
  402af0:	cmp	w1, #0x1
  402af4:	adrp	x0, 405000 <ferror@plt+0x3270>
  402af8:	adrp	x1, 405000 <ferror@plt+0x3270>
  402afc:	add	x0, x0, #0x170
  402b00:	add	x1, x1, #0x168
  402b04:	csel	x1, x1, x0, eq  // eq = none
  402b08:	mov	x0, x20
  402b0c:	bl	4019c0 <sprintf@plt>
  402b10:	mov	x0, x20
  402b14:	bl	401940 <strlen@plt>
  402b18:	cmp	x0, #0x3
  402b1c:	mov	w2, #0x4                   	// #4
  402b20:	ldr	x1, [x21]
  402b24:	csel	w2, w0, w2, hi  // hi = pmore
  402b28:	adrp	x0, 405000 <ferror@plt+0x3270>
  402b2c:	add	x0, x0, #0x220
  402b30:	str	xzr, [x19, #40]
  402b34:	str	w2, [x19, #56]
  402b38:	bl	401cf0 <printf@plt>
  402b3c:	ldr	x0, [x21, #208]
  402b40:	cbz	x0, 402b54 <ferror@plt+0xdc4>
  402b44:	ldr	x1, [x0]
  402b48:	adrp	x0, 405000 <ferror@plt+0x3270>
  402b4c:	add	x0, x0, #0x228
  402b50:	bl	401cf0 <printf@plt>
  402b54:	ldr	w1, [x19, #36]
  402b58:	adrp	x6, 405000 <ferror@plt+0x3270>
  402b5c:	ldp	w3, w5, [x19, #56]
  402b60:	add	x6, x6, #0x238
  402b64:	adrp	x4, 405000 <ferror@plt+0x3270>
  402b68:	add	x4, x4, #0x240
  402b6c:	adrp	x2, 405000 <ferror@plt+0x3270>
  402b70:	adrp	x0, 405000 <ferror@plt+0x3270>
  402b74:	add	x2, x2, #0x248
  402b78:	add	x0, x0, #0x250
  402b7c:	bl	401cf0 <printf@plt>
  402b80:	mov	x0, x21
  402b84:	adrp	x1, 402000 <ferror@plt+0x270>
  402b88:	mov	x2, #0x0                   	// #0
  402b8c:	add	x1, x1, #0x6d0
  402b90:	bl	401d00 <bfd_map_over_sections@plt>
  402b94:	ldr	w0, [x19, #64]
  402b98:	cbnz	w0, 402d78 <ferror@plt+0xfe8>
  402b9c:	adrp	x21, 405000 <ferror@plt+0x3270>
  402ba0:	adrp	x22, 405000 <ferror@plt+0x3270>
  402ba4:	add	x21, x21, #0x180
  402ba8:	add	x22, x22, #0x178
  402bac:	ldr	w1, [x19, #36]
  402bb0:	mov	x0, x21
  402bb4:	adrp	x2, 405000 <ferror@plt+0x3270>
  402bb8:	add	x2, x2, #0x270
  402bbc:	bl	401cf0 <printf@plt>
  402bc0:	ldr	w0, [x19, #32]
  402bc4:	ldr	x2, [x19, #40]
  402bc8:	ldr	w19, [x19, #56]
  402bcc:	cbz	w0, 402d6c <ferror@plt+0xfdc>
  402bd0:	cmp	w0, #0x1
  402bd4:	adrp	x1, 405000 <ferror@plt+0x3270>
  402bd8:	adrp	x0, 405000 <ferror@plt+0x3270>
  402bdc:	add	x1, x1, #0x168
  402be0:	add	x0, x0, #0x170
  402be4:	csel	x1, x1, x0, eq  // eq = none
  402be8:	mov	x0, x20
  402bec:	bl	4019c0 <sprintf@plt>
  402bf0:	mov	x2, x20
  402bf4:	mov	w1, w19
  402bf8:	mov	x0, x22
  402bfc:	bl	401cf0 <printf@plt>
  402c00:	adrp	x0, 405000 <ferror@plt+0x3270>
  402c04:	add	x0, x0, #0x108
  402c08:	bl	401b80 <puts@plt>
  402c0c:	ldp	x19, x20, [sp, #16]
  402c10:	ldp	x21, x22, [sp, #32]
  402c14:	ldp	x25, x26, [sp, #64]
  402c18:	ldp	x29, x30, [sp], #144
  402c1c:	ret
  402c20:	ldr	w1, [x0, #72]
  402c24:	mov	w2, #0x52                  	// #82
  402c28:	str	xzr, [x19, #72]
  402c2c:	and	w1, w1, w2
  402c30:	cmp	w1, #0x10
  402c34:	b.ne	402830 <ferror@plt+0xaa0>  // b.any
  402c38:	ldr	x1, [x0, #8]
  402c3c:	ldr	x1, [x1, #496]
  402c40:	blr	x1
  402c44:	cmp	x0, #0x0
  402c48:	b.lt	402e98 <ferror@plt+0x1108>  // b.tstop
  402c4c:	mov	x20, #0x0                   	// #0
  402c50:	b.ne	402e8c <ferror@plt+0x10fc>  // b.any
  402c54:	ldr	x2, [x21, #8]
  402c58:	mov	x1, x20
  402c5c:	mov	x0, x21
  402c60:	ldr	x2, [x2, #504]
  402c64:	blr	x2
  402c68:	tbnz	x0, #63, 402e98 <ferror@plt+0x1108>
  402c6c:	sub	x2, x0, #0x1
  402c70:	cbz	x0, 402cb8 <ferror@plt+0xf28>
  402c74:	ldr	x1, [x19, #72]
  402c78:	mov	w5, #0x0                   	// #0
  402c7c:	nop
  402c80:	ldr	x3, [x20, x2, lsl #3]
  402c84:	ldr	x4, [x3, #32]
  402c88:	ldr	w4, [x4, #32]
  402c8c:	tbz	w4, #12, 402ca4 <ferror@plt+0xf14>
  402c90:	ldr	w0, [x3, #24]
  402c94:	tbnz	w0, #8, 402ca4 <ferror@plt+0xf14>
  402c98:	ldr	x0, [x3, #16]
  402c9c:	mov	w5, #0x1                   	// #1
  402ca0:	add	x1, x1, x0
  402ca4:	sub	x2, x2, #0x1
  402ca8:	cmn	x2, #0x1
  402cac:	b.ne	402c80 <ferror@plt+0xef0>  // b.any
  402cb0:	cbz	w5, 402cb8 <ferror@plt+0xf28>
  402cb4:	str	x1, [x19, #72]
  402cb8:	mov	x0, x20
  402cbc:	bl	401c00 <free@plt>
  402cc0:	b	402830 <ferror@plt+0xaa0>
  402cc4:	adrp	x1, 405000 <ferror@plt+0x3270>
  402cc8:	add	x1, x1, #0x160
  402ccc:	b	4029a8 <ferror@plt+0xc18>
  402cd0:	adrp	x1, 405000 <ferror@plt+0x3270>
  402cd4:	add	x1, x1, #0x160
  402cd8:	b	402960 <ferror@plt+0xbd0>
  402cdc:	ldp	x19, x20, [sp, #16]
  402ce0:	ldp	x21, x22, [sp, #32]
  402ce4:	ldp	x23, x24, [sp, #48]
  402ce8:	ldp	x25, x26, [sp, #64]
  402cec:	ldr	x27, [sp, #80]
  402cf0:	ldp	x29, x30, [sp], #144
  402cf4:	ret
  402cf8:	ldr	w0, [x19, #32]
  402cfc:	cbz	w0, 402d54 <ferror@plt+0xfc4>
  402d00:	cmp	w0, #0x1
  402d04:	adrp	x1, 405000 <ferror@plt+0x3270>
  402d08:	adrp	x0, 405000 <ferror@plt+0x3270>
  402d0c:	add	x1, x1, #0x168
  402d10:	add	x0, x0, #0x170
  402d14:	csel	x1, x1, x0, eq  // eq = none
  402d18:	mov	x2, x27
  402d1c:	mov	x0, x20
  402d20:	bl	4019c0 <sprintf@plt>
  402d24:	mov	x2, x20
  402d28:	mov	w1, w24
  402d2c:	mov	x0, x22
  402d30:	bl	401cf0 <printf@plt>
  402d34:	b	4029fc <ferror@plt+0xc6c>
  402d38:	cmp	w0, #0x1
  402d3c:	adrp	x1, 405000 <ferror@plt+0x3270>
  402d40:	adrp	x0, 405000 <ferror@plt+0x3270>
  402d44:	add	x1, x1, #0x168
  402d48:	add	x0, x0, #0x170
  402d4c:	csel	x1, x1, x0, eq  // eq = none
  402d50:	b	402ac0 <ferror@plt+0xd30>
  402d54:	adrp	x1, 405000 <ferror@plt+0x3270>
  402d58:	add	x1, x1, #0x160
  402d5c:	b	402d18 <ferror@plt+0xf88>
  402d60:	adrp	x1, 405000 <ferror@plt+0x3270>
  402d64:	add	x1, x1, #0x160
  402d68:	b	402b08 <ferror@plt+0xd78>
  402d6c:	adrp	x1, 405000 <ferror@plt+0x3270>
  402d70:	add	x1, x1, #0x160
  402d74:	b	402be8 <ferror@plt+0xe58>
  402d78:	ldr	x3, [x19, #40]
  402d7c:	adrp	x21, 405000 <ferror@plt+0x3270>
  402d80:	ldr	x22, [x19, #72]
  402d84:	add	x21, x21, #0x180
  402d88:	ldr	w1, [x19, #36]
  402d8c:	mov	x0, x21
  402d90:	add	x3, x3, x22
  402d94:	stp	x23, x24, [sp, #48]
  402d98:	adrp	x2, 405000 <ferror@plt+0x3270>
  402d9c:	add	x2, x2, #0x268
  402da0:	str	x3, [x19, #40]
  402da4:	bl	401cf0 <printf@plt>
  402da8:	ldr	w23, [x19, #56]
  402dac:	ldr	w0, [x19, #32]
  402db0:	cbz	w0, 402e80 <ferror@plt+0x10f0>
  402db4:	cmp	w0, #0x1
  402db8:	adrp	x1, 405000 <ferror@plt+0x3270>
  402dbc:	adrp	x0, 405000 <ferror@plt+0x3270>
  402dc0:	add	x1, x1, #0x168
  402dc4:	add	x0, x0, #0x170
  402dc8:	csel	x1, x1, x0, eq  // eq = none
  402dcc:	mov	x2, x22
  402dd0:	mov	x0, x20
  402dd4:	bl	4019c0 <sprintf@plt>
  402dd8:	adrp	x22, 405000 <ferror@plt+0x3270>
  402ddc:	mov	w1, w23
  402de0:	mov	x2, x20
  402de4:	add	x22, x22, #0x178
  402de8:	mov	x0, x22
  402dec:	bl	401cf0 <printf@plt>
  402df0:	adrp	x0, 405000 <ferror@plt+0x3270>
  402df4:	add	x0, x0, #0x188
  402df8:	bl	401cf0 <printf@plt>
  402dfc:	ldr	w23, [x19, #60]
  402e00:	ldr	w0, [x19, #32]
  402e04:	cbz	w0, 402e74 <ferror@plt+0x10e4>
  402e08:	cmp	w0, #0x1
  402e0c:	adrp	x1, 405000 <ferror@plt+0x3270>
  402e10:	adrp	x0, 405000 <ferror@plt+0x3270>
  402e14:	add	x1, x1, #0x168
  402e18:	add	x0, x0, #0x170
  402e1c:	csel	x1, x1, x0, eq  // eq = none
  402e20:	mov	x2, #0x0                   	// #0
  402e24:	mov	x0, x20
  402e28:	bl	4019c0 <sprintf@plt>
  402e2c:	mov	w1, w23
  402e30:	mov	x2, x20
  402e34:	mov	x0, x22
  402e38:	bl	401cf0 <printf@plt>
  402e3c:	mov	w0, #0xa                   	// #10
  402e40:	bl	401d40 <putchar@plt>
  402e44:	ldp	x23, x24, [sp, #48]
  402e48:	b	402bac <ferror@plt+0xe1c>
  402e4c:	adrp	x0, 405000 <ferror@plt+0x3270>
  402e50:	add	x0, x0, #0x278
  402e54:	bl	401b80 <puts@plt>
  402e58:	ldp	x2, x1, [x19, #8]
  402e5c:	ldr	w3, [x19, #84]
  402e60:	ldr	x0, [x19, #24]
  402e64:	add	x27, x2, x1
  402e68:	add	x27, x27, x0
  402e6c:	cbz	w3, 4028f8 <ferror@plt+0xb68>
  402e70:	b	4028dc <ferror@plt+0xb4c>
  402e74:	adrp	x1, 405000 <ferror@plt+0x3270>
  402e78:	add	x1, x1, #0x160
  402e7c:	b	402e20 <ferror@plt+0x1090>
  402e80:	adrp	x1, 405000 <ferror@plt+0x3270>
  402e84:	add	x1, x1, #0x160
  402e88:	b	402dcc <ferror@plt+0x103c>
  402e8c:	bl	401a90 <xmalloc@plt>
  402e90:	mov	x20, x0
  402e94:	b	402c54 <ferror@plt+0xec4>
  402e98:	ldr	x0, [x21]
  402e9c:	stp	x23, x24, [sp, #48]
  402ea0:	str	x27, [sp, #80]
  402ea4:	bl	4032f8 <ferror@plt+0x1568>
  402ea8:	stp	x29, x30, [sp, #-48]!
  402eac:	mov	w1, #0x2                   	// #2
  402eb0:	mov	x29, sp
  402eb4:	str	x19, [sp, #16]
  402eb8:	mov	x19, x0
  402ebc:	bl	401cc0 <bfd_check_format@plt>
  402ec0:	cbz	w0, 402ed0 <ferror@plt+0x1140>
  402ec4:	ldr	x19, [sp, #16]
  402ec8:	ldp	x29, x30, [sp], #48
  402ecc:	ret
  402ed0:	add	x2, sp, #0x28
  402ed4:	mov	x0, x19
  402ed8:	mov	w1, #0x1                   	// #1
  402edc:	bl	401c90 <bfd_check_format_matches@plt>
  402ee0:	cbnz	w0, 402f80 <ferror@plt+0x11f0>
  402ee4:	bl	401a70 <bfd_get_error@plt>
  402ee8:	cmp	w0, #0xd
  402eec:	b.eq	402f9c <ferror@plt+0x120c>  // b.none
  402ef0:	add	x2, sp, #0x28
  402ef4:	mov	x0, x19
  402ef8:	mov	w1, #0x3                   	// #3
  402efc:	bl	401c90 <bfd_check_format_matches@plt>
  402f00:	cbnz	w0, 402f30 <ferror@plt+0x11a0>
  402f04:	ldr	x0, [x19]
  402f08:	bl	402fb8 <ferror@plt+0x1228>
  402f0c:	bl	401a70 <bfd_get_error@plt>
  402f10:	cmp	w0, #0xd
  402f14:	b.eq	402fa4 <ferror@plt+0x1214>  // b.none
  402f18:	adrp	x0, 417000 <ferror@plt+0x15270>
  402f1c:	mov	w1, #0x3                   	// #3
  402f20:	ldr	x19, [sp, #16]
  402f24:	str	w1, [x0, #2136]
  402f28:	ldp	x29, x30, [sp], #48
  402f2c:	ret
  402f30:	mov	x0, x19
  402f34:	bl	402808 <ferror@plt+0xa78>
  402f38:	adrp	x3, 417000 <ferror@plt+0x15270>
  402f3c:	mov	x1, #0x1                   	// #1
  402f40:	mov	x2, #0xb                   	// #11
  402f44:	adrp	x0, 405000 <ferror@plt+0x3270>
  402f48:	ldr	x3, [x3, #888]
  402f4c:	add	x0, x0, #0x2b0
  402f50:	bl	401c20 <fwrite@plt>
  402f54:	mov	x0, x19
  402f58:	bl	401980 <bfd_core_file_failing_command@plt>
  402f5c:	mov	x1, x0
  402f60:	cbz	x0, 402f70 <ferror@plt+0x11e0>
  402f64:	adrp	x0, 405000 <ferror@plt+0x3270>
  402f68:	add	x0, x0, #0x2c0
  402f6c:	bl	401cf0 <printf@plt>
  402f70:	adrp	x0, 405000 <ferror@plt+0x3270>
  402f74:	add	x0, x0, #0x2d0
  402f78:	bl	401b80 <puts@plt>
  402f7c:	b	402ec4 <ferror@plt+0x1134>
  402f80:	mov	x0, x19
  402f84:	bl	402808 <ferror@plt+0xa78>
  402f88:	mov	w0, #0xa                   	// #10
  402f8c:	bl	401d40 <putchar@plt>
  402f90:	ldr	x19, [sp, #16]
  402f94:	ldp	x29, x30, [sp], #48
  402f98:	ret
  402f9c:	ldr	x0, [x19]
  402fa0:	bl	402fb8 <ferror@plt+0x1228>
  402fa4:	ldr	x0, [sp, #40]
  402fa8:	bl	403530 <ferror@plt+0x17a0>
  402fac:	ldr	x0, [sp, #40]
  402fb0:	bl	401c00 <free@plt>
  402fb4:	b	402f18 <ferror@plt+0x1188>
  402fb8:	stp	x29, x30, [sp, #-32]!
  402fbc:	mov	x29, sp
  402fc0:	stp	x19, x20, [sp, #16]
  402fc4:	mov	x19, x0
  402fc8:	bl	401a70 <bfd_get_error@plt>
  402fcc:	cbnz	w0, 403024 <ferror@plt+0x1294>
  402fd0:	adrp	x1, 405000 <ferror@plt+0x3270>
  402fd4:	mov	w2, #0x5                   	// #5
  402fd8:	add	x1, x1, #0x3c8
  402fdc:	mov	x0, #0x0                   	// #0
  402fe0:	bl	401cb0 <dcgettext@plt>
  402fe4:	mov	x20, x0
  402fe8:	adrp	x0, 417000 <ferror@plt+0x15270>
  402fec:	ldr	x0, [x0, #888]
  402ff0:	bl	401c40 <fflush@plt>
  402ff4:	cbz	x19, 40303c <ferror@plt+0x12ac>
  402ff8:	mov	x4, x20
  402ffc:	mov	x3, x19
  403000:	adrp	x1, 417000 <ferror@plt+0x15270>
  403004:	adrp	x0, 417000 <ferror@plt+0x15270>
  403008:	ldp	x19, x20, [sp, #16]
  40300c:	ldp	x29, x30, [sp], #32
  403010:	ldr	x2, [x1, #2184]
  403014:	adrp	x1, 405000 <ferror@plt+0x3270>
  403018:	ldr	x0, [x0, #864]
  40301c:	add	x1, x1, #0x3e0
  403020:	b	401d70 <fprintf@plt>
  403024:	bl	401ca0 <bfd_errmsg@plt>
  403028:	mov	x20, x0
  40302c:	adrp	x0, 417000 <ferror@plt+0x15270>
  403030:	ldr	x0, [x0, #888]
  403034:	bl	401c40 <fflush@plt>
  403038:	cbnz	x19, 402ff8 <ferror@plt+0x1268>
  40303c:	mov	x3, x20
  403040:	adrp	x2, 417000 <ferror@plt+0x15270>
  403044:	adrp	x0, 417000 <ferror@plt+0x15270>
  403048:	adrp	x1, 405000 <ferror@plt+0x3270>
  40304c:	ldp	x19, x20, [sp, #16]
  403050:	add	x1, x1, #0x920
  403054:	ldp	x29, x30, [sp], #32
  403058:	ldr	x2, [x2, #2184]
  40305c:	ldr	x0, [x0, #864]
  403060:	b	401d70 <fprintf@plt>
  403064:	nop
  403068:	stp	x29, x30, [sp, #-80]!
  40306c:	mov	x29, sp
  403070:	stp	x21, x22, [sp, #32]
  403074:	mov	x21, x1
  403078:	ldr	w1, [x1, #12]
  40307c:	stp	x19, x20, [sp, #16]
  403080:	mov	w20, #0x60                  	// #96
  403084:	add	w1, w1, #0x1
  403088:	stp	x23, x24, [sp, #48]
  40308c:	mov	x22, x0
  403090:	ldr	x2, [x21, #16]
  403094:	smull	x0, w1, w20
  403098:	str	w1, [x21, #12]
  40309c:	cmp	x2, x0
  4030a0:	b.cs	4030e8 <ferror@plt+0x1358>  // b.hs, b.nlast
  4030a4:	mov	w19, #0xc0                  	// #192
  4030a8:	cmp	w1, #0x3f
  4030ac:	ldr	x0, [x21, #24]
  4030b0:	smull	x1, w1, w19
  4030b4:	mov	x19, #0x3000                	// #12288
  4030b8:	csel	x19, x1, x19, gt
  4030bc:	mov	x1, x19
  4030c0:	bl	401a30 <xrealloc@plt>
  4030c4:	ldr	x2, [x21, #16]
  4030c8:	str	x0, [x21, #24]
  4030cc:	mov	w1, #0x0                   	// #0
  4030d0:	add	x0, x0, x2
  4030d4:	sub	x2, x19, x2
  4030d8:	bl	401a80 <memset@plt>
  4030dc:	str	x19, [x21, #16]
  4030e0:	ldr	w0, [x21, #12]
  4030e4:	smull	x0, w0, w20
  4030e8:	ldr	x3, [x21, #24]
  4030ec:	adrp	x1, 405000 <ferror@plt+0x3270>
  4030f0:	ldr	x4, [x22]
  4030f4:	add	x3, x3, x0
  4030f8:	add	x1, x1, #0x3f0
  4030fc:	mov	w2, #0x5                   	// #5
  403100:	mov	x0, #0x0                   	// #0
  403104:	stur	x4, [x3, #-96]
  403108:	bl	401cb0 <dcgettext@plt>
  40310c:	mov	x19, x0
  403110:	ldr	w1, [x22, #16]
  403114:	ldr	x23, [x22]
  403118:	cbz	w1, 403278 <ferror@plt+0x14e8>
  40311c:	cmp	w1, #0x1
  403120:	b.eq	403294 <ferror@plt+0x1504>  // b.none
  403124:	adrp	x1, 405000 <ferror@plt+0x3270>
  403128:	mov	w2, #0x5                   	// #5
  40312c:	add	x1, x1, #0x430
  403130:	mov	x0, #0x0                   	// #0
  403134:	bl	401cb0 <dcgettext@plt>
  403138:	mov	x20, x0
  40313c:	ldr	w0, [x22, #12]
  403140:	cbz	w0, 40325c <ferror@plt+0x14cc>
  403144:	cmp	w0, #0x1
  403148:	b.ne	403240 <ferror@plt+0x14b0>  // b.any
  40314c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403150:	mov	w2, #0x5                   	// #5
  403154:	add	x1, x1, #0x420
  403158:	mov	x0, #0x0                   	// #0
  40315c:	bl	401cb0 <dcgettext@plt>
  403160:	mov	x3, x0
  403164:	mov	x2, x20
  403168:	mov	x1, x23
  40316c:	mov	x0, x19
  403170:	bl	401cf0 <printf@plt>
  403174:	ldr	x0, [x21]
  403178:	ldr	x1, [x22]
  40317c:	bl	401c10 <bfd_openw@plt>
  403180:	mov	x20, x0
  403184:	cbz	x0, 4032b0 <ferror@plt+0x1520>
  403188:	mov	w1, #0x1                   	// #1
  40318c:	mov	w19, #0x2                   	// #2
  403190:	bl	401b20 <bfd_set_format@plt>
  403194:	cbz	w0, 4032d8 <ferror@plt+0x1548>
  403198:	adrp	x22, 405000 <ferror@plt+0x3270>
  40319c:	mov	x24, #0xffffffffffffffa0    	// #-96
  4031a0:	add	x22, x22, #0x448
  4031a4:	mov	w23, #0x1                   	// #1
  4031a8:	str	x25, [sp, #64]
  4031ac:	mov	w25, #0x60                  	// #96
  4031b0:	b	4031c0 <ferror@plt+0x1430>
  4031b4:	add	w19, w19, #0x1
  4031b8:	cmp	w19, #0x59
  4031bc:	b.eq	40321c <ferror@plt+0x148c>  // b.none
  4031c0:	ldr	x3, [x20, #8]
  4031c4:	mov	w1, w19
  4031c8:	mov	x0, x20
  4031cc:	mov	x2, #0x0                   	// #0
  4031d0:	ldr	x3, [x3, #656]
  4031d4:	blr	x3
  4031d8:	cbz	w0, 4031b4 <ferror@plt+0x1424>
  4031dc:	mov	w0, w19
  4031e0:	mov	x1, #0x0                   	// #0
  4031e4:	bl	401bc0 <bfd_printable_arch_mach@plt>
  4031e8:	mov	x1, x0
  4031ec:	mov	x0, x22
  4031f0:	bl	401cf0 <printf@plt>
  4031f4:	ldr	w2, [x21, #12]
  4031f8:	sub	w0, w19, #0x2
  4031fc:	ldr	x1, [x21, #24]
  403200:	add	w19, w19, #0x1
  403204:	cmp	w19, #0x59
  403208:	smaddl	x2, w2, w25, x24
  40320c:	add	x1, x1, x2
  403210:	add	x0, x1, x0
  403214:	strb	w23, [x0, #8]
  403218:	b.ne	4031c0 <ferror@plt+0x1430>  // b.any
  40321c:	ldr	x25, [sp, #64]
  403220:	mov	x0, x20
  403224:	bl	401b70 <bfd_close_all_done@plt>
  403228:	ldr	w0, [x21, #8]
  40322c:	ldp	x19, x20, [sp, #16]
  403230:	ldp	x21, x22, [sp, #32]
  403234:	ldp	x23, x24, [sp, #48]
  403238:	ldp	x29, x30, [sp], #80
  40323c:	ret
  403240:	adrp	x1, 405000 <ferror@plt+0x3270>
  403244:	mov	w2, #0x5                   	// #5
  403248:	add	x1, x1, #0x430
  40324c:	mov	x0, #0x0                   	// #0
  403250:	bl	401cb0 <dcgettext@plt>
  403254:	mov	x3, x0
  403258:	b	403164 <ferror@plt+0x13d4>
  40325c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403260:	mov	w2, #0x5                   	// #5
  403264:	add	x1, x1, #0x410
  403268:	mov	x0, #0x0                   	// #0
  40326c:	bl	401cb0 <dcgettext@plt>
  403270:	mov	x3, x0
  403274:	b	403164 <ferror@plt+0x13d4>
  403278:	adrp	x1, 405000 <ferror@plt+0x3270>
  40327c:	mov	w2, #0x5                   	// #5
  403280:	add	x1, x1, #0x410
  403284:	mov	x0, #0x0                   	// #0
  403288:	bl	401cb0 <dcgettext@plt>
  40328c:	mov	x20, x0
  403290:	b	40313c <ferror@plt+0x13ac>
  403294:	adrp	x1, 405000 <ferror@plt+0x3270>
  403298:	mov	w2, #0x5                   	// #5
  40329c:	add	x1, x1, #0x420
  4032a0:	mov	x0, #0x0                   	// #0
  4032a4:	bl	401cb0 <dcgettext@plt>
  4032a8:	mov	x20, x0
  4032ac:	b	40313c <ferror@plt+0x13ac>
  4032b0:	ldr	x0, [x21]
  4032b4:	bl	402fb8 <ferror@plt+0x1228>
  4032b8:	mov	w1, #0x1                   	// #1
  4032bc:	str	w1, [x21, #8]
  4032c0:	mov	w0, w1
  4032c4:	ldp	x19, x20, [sp, #16]
  4032c8:	ldp	x21, x22, [sp, #32]
  4032cc:	ldp	x23, x24, [sp, #48]
  4032d0:	ldp	x29, x30, [sp], #80
  4032d4:	ret
  4032d8:	bl	401a70 <bfd_get_error@plt>
  4032dc:	cmp	w0, #0x5
  4032e0:	b.eq	403220 <ferror@plt+0x1490>  // b.none
  4032e4:	ldr	x0, [x22]
  4032e8:	bl	402fb8 <ferror@plt+0x1228>
  4032ec:	mov	w0, #0x1                   	// #1
  4032f0:	str	w0, [x21, #8]
  4032f4:	b	403220 <ferror@plt+0x1490>
  4032f8:	stp	x29, x30, [sp, #-16]!
  4032fc:	mov	x29, sp
  403300:	bl	402fb8 <ferror@plt+0x1228>
  403304:	mov	w0, #0x1                   	// #1
  403308:	bl	401c70 <xexit@plt>
  40330c:	nop
  403310:	stp	x29, x30, [sp, #-80]!
  403314:	adrp	x2, 417000 <ferror@plt+0x15270>
  403318:	mov	x29, sp
  40331c:	str	x21, [sp, #32]
  403320:	mov	x21, x0
  403324:	ldr	x0, [x2, #888]
  403328:	stp	x19, x20, [sp, #16]
  40332c:	mov	x19, x1
  403330:	adrp	x20, 417000 <ferror@plt+0x15270>
  403334:	bl	401c40 <fflush@plt>
  403338:	adrp	x2, 417000 <ferror@plt+0x15270>
  40333c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403340:	ldr	x0, [x20, #864]
  403344:	add	x1, x1, #0x450
  403348:	ldr	x2, [x2, #2184]
  40334c:	bl	401d70 <fprintf@plt>
  403350:	ldp	x6, x7, [x19]
  403354:	mov	x1, x21
  403358:	ldp	x4, x5, [x19, #16]
  40335c:	add	x2, sp, #0x30
  403360:	ldr	x0, [x20, #864]
  403364:	stp	x6, x7, [sp, #48]
  403368:	stp	x4, x5, [sp, #64]
  40336c:	bl	401ce0 <vfprintf@plt>
  403370:	ldr	x1, [x20, #864]
  403374:	mov	w0, #0xa                   	// #10
  403378:	ldp	x19, x20, [sp, #16]
  40337c:	ldr	x21, [sp, #32]
  403380:	ldp	x29, x30, [sp], #80
  403384:	b	4019d0 <putc@plt>
  403388:	stp	x29, x30, [sp, #-272]!
  40338c:	mov	w9, #0xffffffc8            	// #-56
  403390:	mov	w8, #0xffffff80            	// #-128
  403394:	mov	x29, sp
  403398:	add	x10, sp, #0xd0
  40339c:	add	x11, sp, #0x110
  4033a0:	stp	x11, x11, [sp, #48]
  4033a4:	str	x10, [sp, #64]
  4033a8:	stp	w9, w8, [sp, #72]
  4033ac:	ldp	x10, x11, [sp, #48]
  4033b0:	stp	x1, x2, [sp, #216]
  4033b4:	add	x1, sp, #0x10
  4033b8:	ldp	x8, x9, [sp, #64]
  4033bc:	stp	x10, x11, [sp, #16]
  4033c0:	stp	x8, x9, [sp, #32]
  4033c4:	str	q0, [sp, #80]
  4033c8:	str	q1, [sp, #96]
  4033cc:	str	q2, [sp, #112]
  4033d0:	str	q3, [sp, #128]
  4033d4:	str	q4, [sp, #144]
  4033d8:	str	q5, [sp, #160]
  4033dc:	str	q6, [sp, #176]
  4033e0:	str	q7, [sp, #192]
  4033e4:	stp	x3, x4, [sp, #232]
  4033e8:	stp	x5, x6, [sp, #248]
  4033ec:	str	x7, [sp, #264]
  4033f0:	bl	403310 <ferror@plt+0x1580>
  4033f4:	mov	w0, #0x1                   	// #1
  4033f8:	bl	401c70 <xexit@plt>
  4033fc:	nop
  403400:	stp	x29, x30, [sp, #-320]!
  403404:	adrp	x8, 417000 <ferror@plt+0x15270>
  403408:	mov	w9, #0xffffffc8            	// #-56
  40340c:	mov	x29, sp
  403410:	add	x10, sp, #0x100
  403414:	add	x11, sp, #0x140
  403418:	stp	x19, x20, [sp, #16]
  40341c:	mov	x20, x0
  403420:	adrp	x19, 417000 <ferror@plt+0x15270>
  403424:	ldr	x0, [x8, #888]
  403428:	mov	w8, #0xffffff80            	// #-128
  40342c:	stp	x11, x11, [sp, #64]
  403430:	str	x10, [sp, #80]
  403434:	stp	w9, w8, [sp, #88]
  403438:	ldp	x10, x11, [sp, #64]
  40343c:	stp	x10, x11, [sp, #96]
  403440:	ldp	x8, x9, [sp, #80]
  403444:	stp	x8, x9, [sp, #112]
  403448:	str	q0, [sp, #128]
  40344c:	str	q1, [sp, #144]
  403450:	str	q2, [sp, #160]
  403454:	str	q3, [sp, #176]
  403458:	str	q4, [sp, #192]
  40345c:	str	q5, [sp, #208]
  403460:	str	q6, [sp, #224]
  403464:	str	q7, [sp, #240]
  403468:	stp	x1, x2, [sp, #264]
  40346c:	stp	x3, x4, [sp, #280]
  403470:	stp	x5, x6, [sp, #296]
  403474:	str	x7, [sp, #312]
  403478:	bl	401c40 <fflush@plt>
  40347c:	adrp	x2, 417000 <ferror@plt+0x15270>
  403480:	adrp	x1, 405000 <ferror@plt+0x3270>
  403484:	ldr	x0, [x19, #864]
  403488:	add	x1, x1, #0x450
  40348c:	ldr	x2, [x2, #2184]
  403490:	bl	401d70 <fprintf@plt>
  403494:	ldp	x6, x7, [sp, #96]
  403498:	add	x2, sp, #0x20
  40349c:	ldp	x4, x5, [sp, #112]
  4034a0:	mov	x1, x20
  4034a4:	ldr	x0, [x19, #864]
  4034a8:	stp	x6, x7, [sp, #32]
  4034ac:	stp	x4, x5, [sp, #48]
  4034b0:	bl	401ce0 <vfprintf@plt>
  4034b4:	ldr	x1, [x19, #864]
  4034b8:	mov	w0, #0xa                   	// #10
  4034bc:	bl	4019d0 <putc@plt>
  4034c0:	ldp	x19, x20, [sp, #16]
  4034c4:	ldp	x29, x30, [sp], #320
  4034c8:	ret
  4034cc:	nop
  4034d0:	stp	x29, x30, [sp, #-32]!
  4034d4:	mov	x29, sp
  4034d8:	stp	x19, x20, [sp, #16]
  4034dc:	adrp	x19, 405000 <ferror@plt+0x3270>
  4034e0:	add	x19, x19, #0x458
  4034e4:	mov	x0, x19
  4034e8:	bl	4019a0 <bfd_set_default_target@plt>
  4034ec:	cbz	w0, 4034fc <ferror@plt+0x176c>
  4034f0:	ldp	x19, x20, [sp, #16]
  4034f4:	ldp	x29, x30, [sp], #32
  4034f8:	ret
  4034fc:	adrp	x1, 405000 <ferror@plt+0x3270>
  403500:	add	x1, x1, #0x478
  403504:	mov	w2, #0x5                   	// #5
  403508:	mov	x0, #0x0                   	// #0
  40350c:	bl	401cb0 <dcgettext@plt>
  403510:	mov	x20, x0
  403514:	bl	401a70 <bfd_get_error@plt>
  403518:	bl	401ca0 <bfd_errmsg@plt>
  40351c:	mov	x2, x0
  403520:	mov	x1, x19
  403524:	mov	x0, x20
  403528:	bl	403388 <ferror@plt+0x15f8>
  40352c:	nop
  403530:	stp	x29, x30, [sp, #-48]!
  403534:	adrp	x1, 417000 <ferror@plt+0x15270>
  403538:	mov	x29, sp
  40353c:	stp	x19, x20, [sp, #16]
  403540:	mov	x19, x0
  403544:	ldr	x0, [x1, #888]
  403548:	stp	x21, x22, [sp, #32]
  40354c:	adrp	x22, 417000 <ferror@plt+0x15270>
  403550:	bl	401c40 <fflush@plt>
  403554:	mov	w2, #0x5                   	// #5
  403558:	adrp	x1, 405000 <ferror@plt+0x3270>
  40355c:	ldr	x20, [x22, #864]
  403560:	add	x1, x1, #0x4a8
  403564:	mov	x0, #0x0                   	// #0
  403568:	bl	401cb0 <dcgettext@plt>
  40356c:	adrp	x2, 417000 <ferror@plt+0x15270>
  403570:	mov	x1, x0
  403574:	mov	x0, x20
  403578:	ldr	x2, [x2, #2184]
  40357c:	bl	401d70 <fprintf@plt>
  403580:	ldr	x2, [x19]
  403584:	cbz	x2, 4035ac <ferror@plt+0x181c>
  403588:	adrp	x20, 405000 <ferror@plt+0x3270>
  40358c:	add	x21, x22, #0x360
  403590:	add	x20, x20, #0x648
  403594:	nop
  403598:	ldr	x0, [x21]
  40359c:	mov	x1, x20
  4035a0:	bl	401d70 <fprintf@plt>
  4035a4:	ldr	x2, [x19, #8]!
  4035a8:	cbnz	x2, 403598 <ferror@plt+0x1808>
  4035ac:	ldr	x1, [x22, #864]
  4035b0:	mov	w0, #0xa                   	// #10
  4035b4:	ldp	x19, x20, [sp, #16]
  4035b8:	ldp	x21, x22, [sp, #32]
  4035bc:	ldp	x29, x30, [sp], #48
  4035c0:	b	4019e0 <fputc@plt>
  4035c4:	nop
  4035c8:	stp	x29, x30, [sp, #-48]!
  4035cc:	mov	x29, sp
  4035d0:	stp	x19, x20, [sp, #16]
  4035d4:	mov	x20, x1
  4035d8:	stp	x21, x22, [sp, #32]
  4035dc:	cbz	x0, 40365c <ferror@plt+0x18cc>
  4035e0:	mov	x19, x0
  4035e4:	mov	w2, #0x5                   	// #5
  4035e8:	adrp	x1, 405000 <ferror@plt+0x3270>
  4035ec:	mov	x0, #0x0                   	// #0
  4035f0:	add	x1, x1, #0x4d8
  4035f4:	bl	401cb0 <dcgettext@plt>
  4035f8:	mov	x2, x19
  4035fc:	mov	x1, x0
  403600:	mov	x0, x20
  403604:	bl	401d70 <fprintf@plt>
  403608:	bl	401a50 <bfd_target_list@plt>
  40360c:	mov	x22, x0
  403610:	ldr	x2, [x0]
  403614:	cbz	x2, 40363c <ferror@plt+0x18ac>
  403618:	adrp	x21, 405000 <ferror@plt+0x3270>
  40361c:	add	x19, x0, #0x8
  403620:	add	x21, x21, #0x648
  403624:	nop
  403628:	mov	x1, x21
  40362c:	mov	x0, x20
  403630:	bl	401d70 <fprintf@plt>
  403634:	ldr	x2, [x19], #8
  403638:	cbnz	x2, 403628 <ferror@plt+0x1898>
  40363c:	mov	x1, x20
  403640:	mov	w0, #0xa                   	// #10
  403644:	bl	4019e0 <fputc@plt>
  403648:	mov	x0, x22
  40364c:	ldp	x19, x20, [sp, #16]
  403650:	ldp	x21, x22, [sp, #32]
  403654:	ldp	x29, x30, [sp], #48
  403658:	b	401c00 <free@plt>
  40365c:	mov	w2, #0x5                   	// #5
  403660:	adrp	x1, 405000 <ferror@plt+0x3270>
  403664:	add	x1, x1, #0x4c0
  403668:	bl	401cb0 <dcgettext@plt>
  40366c:	mov	x1, x0
  403670:	mov	x0, x20
  403674:	bl	401d70 <fprintf@plt>
  403678:	b	403608 <ferror@plt+0x1878>
  40367c:	nop
  403680:	stp	x29, x30, [sp, #-48]!
  403684:	mov	x29, sp
  403688:	stp	x19, x20, [sp, #16]
  40368c:	mov	x20, x1
  403690:	stp	x21, x22, [sp, #32]
  403694:	cbz	x0, 403714 <ferror@plt+0x1984>
  403698:	mov	x19, x0
  40369c:	mov	w2, #0x5                   	// #5
  4036a0:	adrp	x1, 405000 <ferror@plt+0x3270>
  4036a4:	mov	x0, #0x0                   	// #0
  4036a8:	add	x1, x1, #0x510
  4036ac:	bl	401cb0 <dcgettext@plt>
  4036b0:	mov	x2, x19
  4036b4:	mov	x1, x0
  4036b8:	mov	x0, x20
  4036bc:	bl	401d70 <fprintf@plt>
  4036c0:	bl	401990 <bfd_arch_list@plt>
  4036c4:	mov	x22, x0
  4036c8:	ldr	x2, [x0]
  4036cc:	cbz	x2, 4036f4 <ferror@plt+0x1964>
  4036d0:	adrp	x21, 405000 <ferror@plt+0x3270>
  4036d4:	mov	x19, x0
  4036d8:	add	x21, x21, #0x648
  4036dc:	nop
  4036e0:	mov	x1, x21
  4036e4:	mov	x0, x20
  4036e8:	bl	401d70 <fprintf@plt>
  4036ec:	ldr	x2, [x19, #8]!
  4036f0:	cbnz	x2, 4036e0 <ferror@plt+0x1950>
  4036f4:	mov	x1, x20
  4036f8:	mov	w0, #0xa                   	// #10
  4036fc:	bl	4019e0 <fputc@plt>
  403700:	mov	x0, x22
  403704:	ldp	x19, x20, [sp, #16]
  403708:	ldp	x21, x22, [sp, #32]
  40370c:	ldp	x29, x30, [sp], #48
  403710:	b	401c00 <free@plt>
  403714:	mov	w2, #0x5                   	// #5
  403718:	adrp	x1, 405000 <ferror@plt+0x3270>
  40371c:	add	x1, x1, #0x4f0
  403720:	bl	401cb0 <dcgettext@plt>
  403724:	mov	x1, x0
  403728:	mov	x0, x20
  40372c:	bl	401d70 <fprintf@plt>
  403730:	b	4036c0 <ferror@plt+0x1930>
  403734:	nop
  403738:	stp	x29, x30, [sp, #-192]!
  40373c:	mov	w2, #0x5                   	// #5
  403740:	adrp	x1, 405000 <ferror@plt+0x3270>
  403744:	mov	x29, sp
  403748:	add	x1, x1, #0x530
  40374c:	mov	x0, #0x0                   	// #0
  403750:	stp	x19, x20, [sp, #16]
  403754:	bl	401cb0 <dcgettext@plt>
  403758:	adrp	x1, 405000 <ferror@plt+0x3270>
  40375c:	add	x1, x1, #0x550
  403760:	bl	401cf0 <printf@plt>
  403764:	mov	x0, #0x0                   	// #0
  403768:	bl	404d68 <ferror@plt+0x2fd8>
  40376c:	mov	x2, x0
  403770:	add	x1, sp, #0xa0
  403774:	adrp	x0, 403000 <ferror@plt+0x1270>
  403778:	add	x0, x0, #0x68
  40377c:	str	x2, [sp, #160]
  403780:	str	xzr, [sp, #168]
  403784:	stp	xzr, xzr, [sp, #176]
  403788:	bl	401bf0 <bfd_iterate_over_targets@plt>
  40378c:	ldr	x0, [sp, #160]
  403790:	bl	401d60 <unlink@plt>
  403794:	ldr	x0, [sp, #160]
  403798:	bl	401c00 <free@plt>
  40379c:	ldr	w19, [sp, #168]
  4037a0:	cbz	w19, 4037b4 <ferror@plt+0x1a24>
  4037a4:	mov	w0, w19
  4037a8:	ldp	x19, x20, [sp, #16]
  4037ac:	ldp	x29, x30, [sp], #192
  4037b0:	ret
  4037b4:	mov	w20, #0x2                   	// #2
  4037b8:	stp	x21, x22, [sp, #32]
  4037bc:	stp	x23, x24, [sp, #48]
  4037c0:	stp	x25, x26, [sp, #64]
  4037c4:	mov	w26, #0x0                   	// #0
  4037c8:	stp	x27, x28, [sp, #80]
  4037cc:	nop
  4037d0:	mov	x1, #0x0                   	// #0
  4037d4:	mov	w0, w20
  4037d8:	bl	401bc0 <bfd_printable_arch_mach@plt>
  4037dc:	add	w20, w20, #0x1
  4037e0:	bl	401940 <strlen@plt>
  4037e4:	cmp	w26, w0
  4037e8:	csel	w26, w26, w0, ge  // ge = tcont
  4037ec:	cmp	w20, #0x59
  4037f0:	b.ne	4037d0 <ferror@plt+0x1a40>  // b.any
  4037f4:	adrp	x0, 405000 <ferror@plt+0x3270>
  4037f8:	add	x0, x0, #0x568
  4037fc:	bl	401d30 <getenv@plt>
  403800:	cbz	x0, 403818 <ferror@plt+0x1a88>
  403804:	mov	w2, #0xa                   	// #10
  403808:	mov	x1, #0x0                   	// #0
  40380c:	bl	401bd0 <strtol@plt>
  403810:	mov	w2, w0
  403814:	cbnz	w0, 40381c <ferror@plt+0x1a8c>
  403818:	mov	w2, #0x50                  	// #80
  40381c:	ldr	w1, [sp, #172]
  403820:	cmp	w1, #0x0
  403824:	b.le	403a54 <ferror@plt+0x1cc4>
  403828:	sub	w2, w2, w26
  40382c:	adrp	x28, 405000 <ferror@plt+0x3270>
  403830:	sub	w0, w2, #0x1
  403834:	adrp	x27, 405000 <ferror@plt+0x3270>
  403838:	adrp	x23, 417000 <ferror@plt+0x15270>
  40383c:	adrp	x2, 405000 <ferror@plt+0x3270>
  403840:	add	x28, x28, #0x570
  403844:	add	x2, x2, #0x580
  403848:	add	x27, x27, #0x578
  40384c:	add	x23, x23, #0x378
  403850:	str	w0, [sp, #124]
  403854:	adrp	x0, 405000 <ferror@plt+0x3270>
  403858:	add	x0, x0, #0x5d0
  40385c:	str	x2, [sp, #128]
  403860:	add	w2, w26, #0x1
  403864:	str	x0, [sp, #144]
  403868:	adrp	x0, 405000 <ferror@plt+0x3270>
  40386c:	add	x0, x0, #0x590
  403870:	str	x0, [sp, #136]
  403874:	str	w2, [sp, #152]
  403878:	mov	w24, #0x60                  	// #96
  40387c:	ldr	w22, [sp, #124]
  403880:	ldr	x21, [sp, #184]
  403884:	smull	x24, w19, w24
  403888:	sxtw	x25, w19
  40388c:	mov	w20, w19
  403890:	add	x21, x21, x24
  403894:	nop
  403898:	ldr	x0, [x21]
  40389c:	sub	w22, w22, #0x1
  4038a0:	add	x21, x21, #0x60
  4038a4:	str	w1, [sp, #104]
  4038a8:	bl	401940 <strlen@plt>
  4038ac:	subs	w22, w22, w0
  4038b0:	b.mi	4038c4 <ferror@plt+0x1b34>  // b.first
  4038b4:	ldr	w1, [sp, #104]
  4038b8:	add	w20, w20, #0x1
  4038bc:	cmp	w1, w20
  4038c0:	b.gt	403898 <ferror@plt+0x1b08>
  4038c4:	ldr	w1, [sp, #152]
  4038c8:	mov	x2, x28
  4038cc:	mov	x0, x27
  4038d0:	bl	401cf0 <printf@plt>
  4038d4:	cmp	w20, w19
  4038d8:	b.eq	403a78 <ferror@plt+0x1ce8>  // b.none
  4038dc:	mvn	w21, w19
  4038e0:	add	x25, x25, #0x1
  4038e4:	add	w0, w21, w20
  4038e8:	mov	x2, x24
  4038ec:	add	x0, x0, x25
  4038f0:	add	x0, x0, x0, lsl #1
  4038f4:	lsl	x22, x0, #5
  4038f8:	ldr	x1, [sp, #184]
  4038fc:	ldr	x0, [sp, #144]
  403900:	ldr	x1, [x1, x2]
  403904:	add	x2, x2, #0x60
  403908:	stp	x2, x2, [sp, #104]
  40390c:	bl	401cf0 <printf@plt>
  403910:	ldr	x2, [sp, #104]
  403914:	cmp	x22, x2
  403918:	b.ne	4038f8 <ferror@plt+0x1b68>  // b.any
  40391c:	add	w21, w21, w20
  403920:	mov	w0, #0xa                   	// #10
  403924:	add	x25, x21, x25
  403928:	mov	w22, #0x2                   	// #2
  40392c:	ldr	x1, [x23]
  403930:	add	x25, x25, x25, lsl #1
  403934:	lsl	x25, x25, #5
  403938:	bl	4019d0 <putc@plt>
  40393c:	nop
  403940:	mov	x1, #0x0                   	// #0
  403944:	mov	w0, w22
  403948:	bl	401bc0 <bfd_printable_arch_mach@plt>
  40394c:	ldr	x1, [sp, #128]
  403950:	bl	401bb0 <strcmp@plt>
  403954:	cbnz	w0, 403978 <ferror@plt+0x1be8>
  403958:	add	w22, w22, #0x1
  40395c:	cmp	w22, #0x59
  403960:	b.ne	403940 <ferror@plt+0x1bb0>  // b.any
  403964:	ldr	w1, [sp, #172]
  403968:	cmp	w1, w20
  40396c:	b.le	403a54 <ferror@plt+0x1cc4>
  403970:	mov	w19, w20
  403974:	b	403878 <ferror@plt+0x1ae8>
  403978:	mov	x1, #0x0                   	// #0
  40397c:	mov	w0, w22
  403980:	bl	401bc0 <bfd_printable_arch_mach@plt>
  403984:	mov	x2, x0
  403988:	ldr	x0, [sp, #136]
  40398c:	mov	w1, w26
  403990:	bl	401cf0 <printf@plt>
  403994:	cmp	w20, w19
  403998:	b.eq	403a40 <ferror@plt+0x1cb0>  // b.none
  40399c:	sub	w0, w22, #0x2
  4039a0:	str	x0, [sp, #104]
  4039a4:	ldr	x0, [sp, #184]
  4039a8:	mov	x21, x24
  4039ac:	ldr	x3, [sp, #104]
  4039b0:	add	x2, x0, x21
  4039b4:	ldr	x1, [x23]
  4039b8:	add	x2, x2, x3
  4039bc:	ldr	x0, [x0, x21]
  4039c0:	ldrb	w2, [x2, #8]
  4039c4:	cbz	w2, 403a04 <ferror@plt+0x1c74>
  4039c8:	bl	401950 <fputs@plt>
  4039cc:	ldr	x1, [x23]
  4039d0:	add	x21, x21, #0x60
  4039d4:	cmp	x21, x25
  4039d8:	b.eq	403a48 <ferror@plt+0x1cb8>  // b.none
  4039dc:	mov	w0, #0x20                  	// #32
  4039e0:	bl	4019d0 <putc@plt>
  4039e4:	ldr	x0, [sp, #184]
  4039e8:	ldr	x3, [sp, #104]
  4039ec:	add	x2, x0, x21
  4039f0:	ldr	x1, [x23]
  4039f4:	add	x2, x2, x3
  4039f8:	ldr	x0, [x0, x21]
  4039fc:	ldrb	w2, [x2, #8]
  403a00:	cbnz	w2, 4039c8 <ferror@plt+0x1c38>
  403a04:	str	x1, [sp, #112]
  403a08:	bl	401940 <strlen@plt>
  403a0c:	sub	w2, w0, #0x1
  403a10:	ldr	x1, [sp, #112]
  403a14:	cbz	w0, 4039d0 <ferror@plt+0x1c40>
  403a18:	sub	w2, w2, #0x1
  403a1c:	mov	w0, #0x2d                  	// #45
  403a20:	str	w2, [sp, #112]
  403a24:	str	w2, [sp, #156]
  403a28:	bl	4019d0 <putc@plt>
  403a2c:	ldr	w2, [sp, #112]
  403a30:	ldr	x1, [x23]
  403a34:	cmn	w2, #0x1
  403a38:	b.ne	403a18 <ferror@plt+0x1c88>  // b.any
  403a3c:	b	4039d0 <ferror@plt+0x1c40>
  403a40:	ldr	x1, [x23]
  403a44:	nop
  403a48:	mov	w0, #0xa                   	// #10
  403a4c:	bl	4019d0 <putc@plt>
  403a50:	b	403958 <ferror@plt+0x1bc8>
  403a54:	ldr	w19, [sp, #168]
  403a58:	ldp	x21, x22, [sp, #32]
  403a5c:	mov	w0, w19
  403a60:	ldp	x19, x20, [sp, #16]
  403a64:	ldp	x23, x24, [sp, #48]
  403a68:	ldp	x25, x26, [sp, #64]
  403a6c:	ldp	x27, x28, [sp, #80]
  403a70:	ldp	x29, x30, [sp], #192
  403a74:	ret
  403a78:	add	x25, x25, #0x1
  403a7c:	mvn	w21, w20
  403a80:	b	40391c <ferror@plt+0x1b8c>
  403a84:	nop
  403a88:	stp	x29, x30, [sp, #-240]!
  403a8c:	mov	x29, sp
  403a90:	stp	x19, x20, [sp, #16]
  403a94:	mov	x20, x0
  403a98:	mov	x19, x1
  403a9c:	stp	x21, x22, [sp, #32]
  403aa0:	mov	w21, w3
  403aa4:	cbz	w2, 403ac0 <ferror@plt+0x1d30>
  403aa8:	ldr	x2, [x19, #8]
  403aac:	add	x1, sp, #0x70
  403ab0:	mov	x0, x19
  403ab4:	ldr	x2, [x2, #480]
  403ab8:	blr	x2
  403abc:	cbz	w0, 403b30 <ferror@plt+0x1da0>
  403ac0:	ldr	x0, [x19]
  403ac4:	mov	x1, x20
  403ac8:	bl	401950 <fputs@plt>
  403acc:	cbz	w21, 403ae0 <ferror@plt+0x1d50>
  403ad0:	ldrb	w0, [x19, #76]
  403ad4:	tbz	w0, #7, 403afc <ferror@plt+0x1d6c>
  403ad8:	ldr	x2, [x19, #96]
  403adc:	cbnz	x2, 403b04 <ferror@plt+0x1d74>
  403ae0:	mov	x1, x20
  403ae4:	mov	w0, #0xa                   	// #10
  403ae8:	bl	4019e0 <fputc@plt>
  403aec:	ldp	x19, x20, [sp, #16]
  403af0:	ldp	x21, x22, [sp, #32]
  403af4:	ldp	x29, x30, [sp], #240
  403af8:	ret
  403afc:	ldr	x2, [x19, #88]
  403b00:	cbz	x2, 403ae0 <ferror@plt+0x1d50>
  403b04:	mov	x0, x20
  403b08:	adrp	x1, 405000 <ferror@plt+0x3270>
  403b0c:	add	x1, x1, #0x5d8
  403b10:	bl	401d70 <fprintf@plt>
  403b14:	mov	x1, x20
  403b18:	mov	w0, #0xa                   	// #10
  403b1c:	bl	4019e0 <fputc@plt>
  403b20:	ldp	x19, x20, [sp, #16]
  403b24:	ldp	x21, x22, [sp, #32]
  403b28:	ldp	x29, x30, [sp], #240
  403b2c:	ret
  403b30:	ldr	x1, [sp, #200]
  403b34:	add	x0, sp, #0x30
  403b38:	str	x1, [sp, #48]
  403b3c:	bl	4019f0 <ctime@plt>
  403b40:	mov	x2, x0
  403b44:	cbz	x0, 403b98 <ferror@plt+0x1e08>
  403b48:	add	x22, sp, #0x48
  403b4c:	add	x3, x2, #0x14
  403b50:	adrp	x1, 405000 <ferror@plt+0x3270>
  403b54:	mov	x0, x22
  403b58:	add	x1, x1, #0x5b0
  403b5c:	add	x2, x2, #0x4
  403b60:	bl	4019c0 <sprintf@plt>
  403b64:	ldr	w0, [sp, #128]
  403b68:	add	x1, sp, #0x38
  403b6c:	bl	4041d8 <ferror@plt+0x2448>
  403b70:	strb	wzr, [sp, #66]
  403b74:	ldp	w3, w4, [sp, #136]
  403b78:	add	x2, sp, #0x39
  403b7c:	ldr	x5, [sp, #160]
  403b80:	mov	x6, x22
  403b84:	mov	x0, x20
  403b88:	adrp	x1, 405000 <ferror@plt+0x3270>
  403b8c:	add	x1, x1, #0x5c0
  403b90:	bl	401d70 <fprintf@plt>
  403b94:	b	403ac0 <ferror@plt+0x1d30>
  403b98:	mov	w2, #0x5                   	// #5
  403b9c:	add	x22, sp, #0x48
  403ba0:	adrp	x1, 405000 <ferror@plt+0x3270>
  403ba4:	add	x1, x1, #0x598
  403ba8:	bl	401cb0 <dcgettext@plt>
  403bac:	mov	x1, x0
  403bb0:	mov	x0, x22
  403bb4:	bl	4019c0 <sprintf@plt>
  403bb8:	b	403b64 <ferror@plt+0x1dd4>
  403bbc:	nop
  403bc0:	stp	x29, x30, [sp, #-32]!
  403bc4:	mov	w1, #0x2f                  	// #47
  403bc8:	mov	x29, sp
  403bcc:	stp	x19, x20, [sp, #16]
  403bd0:	mov	x20, x0
  403bd4:	bl	401b00 <strrchr@plt>
  403bd8:	cbz	x0, 403c44 <ferror@plt+0x1eb4>
  403bdc:	sub	x19, x0, x20
  403be0:	add	x0, x19, #0xb
  403be4:	bl	401a90 <xmalloc@plt>
  403be8:	mov	x1, x20
  403bec:	mov	x2, x19
  403bf0:	mov	x20, x0
  403bf4:	bl	401910 <memcpy@plt>
  403bf8:	add	x2, x19, #0x1
  403bfc:	mov	w0, #0x2f                  	// #47
  403c00:	add	x2, x20, x2
  403c04:	strb	w0, [x20, x19]
  403c08:	adrp	x1, 405000 <ferror@plt+0x3270>
  403c0c:	add	x1, x1, #0x5e0
  403c10:	mov	x0, x20
  403c14:	ldr	x3, [x1]
  403c18:	str	x3, [x2]
  403c1c:	ldrb	w1, [x1, #8]
  403c20:	strb	w1, [x2, #8]
  403c24:	bl	401c60 <mkstemp@plt>
  403c28:	cmn	w0, #0x1
  403c2c:	b.eq	403c58 <ferror@plt+0x1ec8>  // b.none
  403c30:	bl	401af0 <close@plt>
  403c34:	mov	x0, x20
  403c38:	ldp	x19, x20, [sp, #16]
  403c3c:	ldp	x29, x30, [sp], #32
  403c40:	ret
  403c44:	mov	x0, #0x9                   	// #9
  403c48:	bl	401a90 <xmalloc@plt>
  403c4c:	mov	x20, x0
  403c50:	mov	x2, x0
  403c54:	b	403c08 <ferror@plt+0x1e78>
  403c58:	mov	x0, x20
  403c5c:	mov	x20, #0x0                   	// #0
  403c60:	bl	401c00 <free@plt>
  403c64:	b	403c34 <ferror@plt+0x1ea4>
  403c68:	stp	x29, x30, [sp, #-32]!
  403c6c:	mov	w1, #0x2f                  	// #47
  403c70:	mov	x29, sp
  403c74:	stp	x19, x20, [sp, #16]
  403c78:	mov	x20, x0
  403c7c:	bl	401b00 <strrchr@plt>
  403c80:	cbz	x0, 403cd8 <ferror@plt+0x1f48>
  403c84:	sub	x19, x0, x20
  403c88:	add	x0, x19, #0xb
  403c8c:	bl	401a90 <xmalloc@plt>
  403c90:	mov	x1, x20
  403c94:	mov	x2, x19
  403c98:	mov	x20, x0
  403c9c:	bl	401910 <memcpy@plt>
  403ca0:	add	x2, x19, #0x1
  403ca4:	mov	w0, #0x2f                  	// #47
  403ca8:	add	x2, x20, x2
  403cac:	strb	w0, [x20, x19]
  403cb0:	adrp	x1, 405000 <ferror@plt+0x3270>
  403cb4:	add	x1, x1, #0x5e0
  403cb8:	mov	x0, x20
  403cbc:	ldr	x3, [x1]
  403cc0:	str	x3, [x2]
  403cc4:	ldrb	w1, [x1, #8]
  403cc8:	strb	w1, [x2, #8]
  403ccc:	ldp	x19, x20, [sp, #16]
  403cd0:	ldp	x29, x30, [sp], #32
  403cd4:	b	401b30 <mkdtemp@plt>
  403cd8:	mov	x0, #0x9                   	// #9
  403cdc:	bl	401a90 <xmalloc@plt>
  403ce0:	mov	x20, x0
  403ce4:	mov	x2, x0
  403ce8:	b	403cb0 <ferror@plt+0x1f20>
  403cec:	nop
  403cf0:	stp	x29, x30, [sp, #-48]!
  403cf4:	mov	w2, #0x0                   	// #0
  403cf8:	mov	x29, sp
  403cfc:	stp	x19, x20, [sp, #16]
  403d00:	mov	x19, x1
  403d04:	mov	x20, x0
  403d08:	add	x1, sp, #0x28
  403d0c:	bl	401960 <bfd_scan_vma@plt>
  403d10:	ldr	x1, [sp, #40]
  403d14:	ldrb	w1, [x1]
  403d18:	cbnz	w1, 403d28 <ferror@plt+0x1f98>
  403d1c:	ldp	x19, x20, [sp, #16]
  403d20:	ldp	x29, x30, [sp], #48
  403d24:	ret
  403d28:	mov	w2, #0x5                   	// #5
  403d2c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403d30:	mov	x0, #0x0                   	// #0
  403d34:	add	x1, x1, #0x5f0
  403d38:	bl	401cb0 <dcgettext@plt>
  403d3c:	mov	x2, x20
  403d40:	mov	x1, x19
  403d44:	bl	403388 <ferror@plt+0x15f8>
  403d48:	cbz	x0, 403e44 <ferror@plt+0x20b4>
  403d4c:	stp	x29, x30, [sp, #-160]!
  403d50:	mov	x1, x0
  403d54:	mov	x29, sp
  403d58:	add	x2, sp, #0x20
  403d5c:	stp	x19, x20, [sp, #16]
  403d60:	mov	x19, x0
  403d64:	mov	w0, #0x0                   	// #0
  403d68:	bl	401d50 <__xstat@plt>
  403d6c:	tbnz	w0, #31, 403d9c <ferror@plt+0x200c>
  403d70:	ldr	w0, [sp, #48]
  403d74:	and	w0, w0, #0xf000
  403d78:	cmp	w0, #0x4, lsl #12
  403d7c:	b.eq	403e70 <ferror@plt+0x20e0>  // b.none
  403d80:	cmp	w0, #0x8, lsl #12
  403d84:	b.ne	403e20 <ferror@plt+0x2090>  // b.any
  403d88:	ldr	x0, [sp, #80]
  403d8c:	tbnz	x0, #63, 403e4c <ferror@plt+0x20bc>
  403d90:	ldp	x19, x20, [sp, #16]
  403d94:	ldp	x29, x30, [sp], #160
  403d98:	ret
  403d9c:	bl	401d20 <__errno_location@plt>
  403da0:	mov	x20, x0
  403da4:	ldr	w0, [x0]
  403da8:	cmp	w0, #0x2
  403dac:	b.eq	403df4 <ferror@plt+0x2064>  // b.none
  403db0:	mov	w2, #0x5                   	// #5
  403db4:	adrp	x1, 405000 <ferror@plt+0x3270>
  403db8:	mov	x0, #0x0                   	// #0
  403dbc:	add	x1, x1, #0x620
  403dc0:	bl	401cb0 <dcgettext@plt>
  403dc4:	mov	x1, x0
  403dc8:	ldr	w0, [x20]
  403dcc:	mov	x20, x1
  403dd0:	bl	401ae0 <strerror@plt>
  403dd4:	mov	x2, x0
  403dd8:	mov	x1, x19
  403ddc:	mov	x0, x20
  403de0:	bl	403400 <ferror@plt+0x1670>
  403de4:	mov	x0, #0xffffffffffffffff    	// #-1
  403de8:	ldp	x19, x20, [sp, #16]
  403dec:	ldp	x29, x30, [sp], #160
  403df0:	ret
  403df4:	mov	w2, #0x5                   	// #5
  403df8:	adrp	x1, 405000 <ferror@plt+0x3270>
  403dfc:	mov	x0, #0x0                   	// #0
  403e00:	add	x1, x1, #0x608
  403e04:	bl	401cb0 <dcgettext@plt>
  403e08:	mov	x1, x19
  403e0c:	bl	403400 <ferror@plt+0x1670>
  403e10:	mov	x0, #0xffffffffffffffff    	// #-1
  403e14:	ldp	x19, x20, [sp, #16]
  403e18:	ldp	x29, x30, [sp], #160
  403e1c:	ret
  403e20:	mov	w2, #0x5                   	// #5
  403e24:	adrp	x1, 405000 <ferror@plt+0x3270>
  403e28:	mov	x0, #0x0                   	// #0
  403e2c:	add	x1, x1, #0x670
  403e30:	bl	401cb0 <dcgettext@plt>
  403e34:	mov	x1, x19
  403e38:	bl	403400 <ferror@plt+0x1670>
  403e3c:	mov	x0, #0xffffffffffffffff    	// #-1
  403e40:	b	403d90 <ferror@plt+0x2000>
  403e44:	mov	x0, #0xffffffffffffffff    	// #-1
  403e48:	ret
  403e4c:	mov	w2, #0x5                   	// #5
  403e50:	adrp	x1, 405000 <ferror@plt+0x3270>
  403e54:	mov	x0, #0x0                   	// #0
  403e58:	add	x1, x1, #0x698
  403e5c:	bl	401cb0 <dcgettext@plt>
  403e60:	mov	x1, x19
  403e64:	bl	403400 <ferror@plt+0x1670>
  403e68:	mov	x0, #0xffffffffffffffff    	// #-1
  403e6c:	b	403d90 <ferror@plt+0x2000>
  403e70:	mov	w2, #0x5                   	// #5
  403e74:	adrp	x1, 405000 <ferror@plt+0x3270>
  403e78:	mov	x0, #0x0                   	// #0
  403e7c:	add	x1, x1, #0x650
  403e80:	bl	401cb0 <dcgettext@plt>
  403e84:	mov	x1, x19
  403e88:	bl	403400 <ferror@plt+0x1670>
  403e8c:	mov	x0, #0xffffffffffffffff    	// #-1
  403e90:	b	403d90 <ferror@plt+0x2000>
  403e94:	nop
  403e98:	stp	x29, x30, [sp, #-64]!
  403e9c:	mov	x29, sp
  403ea0:	stp	x19, x20, [sp, #16]
  403ea4:	cbz	x0, 403f6c <ferror@plt+0x21dc>
  403ea8:	mov	x19, x0
  403eac:	ldr	x0, [x0, #208]
  403eb0:	cbz	x0, 403f50 <ferror@plt+0x21c0>
  403eb4:	ldrb	w1, [x0, #76]
  403eb8:	tbnz	w1, #7, 403f50 <ferror@plt+0x21c0>
  403ebc:	stp	x21, x22, [sp, #32]
  403ec0:	ldr	x21, [x0]
  403ec4:	stp	x23, x24, [sp, #48]
  403ec8:	adrp	x24, 417000 <ferror@plt+0x15270>
  403ecc:	mov	x0, x21
  403ed0:	bl	401940 <strlen@plt>
  403ed4:	ldr	x23, [x19]
  403ed8:	mov	x20, x0
  403edc:	add	x22, x24, #0x870
  403ee0:	mov	x0, x23
  403ee4:	bl	401940 <strlen@plt>
  403ee8:	ldr	x1, [x24, #2160]
  403eec:	add	x20, x20, x0
  403ef0:	add	x20, x20, #0x3
  403ef4:	cmp	x1, x20
  403ef8:	b.cc	403f2c <ferror@plt+0x219c>  // b.lo, b.ul, b.last
  403efc:	ldr	x0, [x22, #8]
  403f00:	mov	x3, x23
  403f04:	mov	x2, x21
  403f08:	adrp	x1, 405000 <ferror@plt+0x3270>
  403f0c:	add	x1, x1, #0x700
  403f10:	bl	4019c0 <sprintf@plt>
  403f14:	ldr	x0, [x22, #8]
  403f18:	ldp	x19, x20, [sp, #16]
  403f1c:	ldp	x21, x22, [sp, #32]
  403f20:	ldp	x23, x24, [sp, #48]
  403f24:	ldp	x29, x30, [sp], #64
  403f28:	ret
  403f2c:	cbnz	x1, 403f60 <ferror@plt+0x21d0>
  403f30:	add	x0, x20, x20, lsr #1
  403f34:	str	x0, [x24, #2160]
  403f38:	bl	401a90 <xmalloc@plt>
  403f3c:	str	x0, [x22, #8]
  403f40:	ldr	x1, [x19, #208]
  403f44:	ldr	x23, [x19]
  403f48:	ldr	x21, [x1]
  403f4c:	b	403f00 <ferror@plt+0x2170>
  403f50:	ldr	x0, [x19]
  403f54:	ldp	x19, x20, [sp, #16]
  403f58:	ldp	x29, x30, [sp], #64
  403f5c:	ret
  403f60:	ldr	x0, [x22, #8]
  403f64:	bl	401c00 <free@plt>
  403f68:	b	403f30 <ferror@plt+0x21a0>
  403f6c:	adrp	x3, 405000 <ferror@plt+0x3270>
  403f70:	adrp	x1, 405000 <ferror@plt+0x3270>
  403f74:	adrp	x0, 405000 <ferror@plt+0x3270>
  403f78:	add	x3, x3, #0x730
  403f7c:	add	x1, x1, #0x6d8
  403f80:	add	x0, x0, #0x6f0
  403f84:	mov	w2, #0x281                 	// #641
  403f88:	stp	x21, x22, [sp, #32]
  403f8c:	stp	x23, x24, [sp, #48]
  403f90:	bl	401d10 <__assert_fail@plt>
  403f94:	nop
  403f98:	stp	x29, x30, [sp, #-288]!
  403f9c:	mov	x29, sp
  403fa0:	stp	x19, x20, [sp, #16]
  403fa4:	mov	x19, x0
  403fa8:	stp	x21, x22, [sp, #32]
  403fac:	mov	x22, x2
  403fb0:	mov	x21, x3
  403fb4:	stp	x23, x24, [sp, #48]
  403fb8:	mov	x23, x1
  403fbc:	str	q0, [sp, #128]
  403fc0:	str	q1, [sp, #144]
  403fc4:	str	q2, [sp, #160]
  403fc8:	str	q3, [sp, #176]
  403fcc:	str	q4, [sp, #192]
  403fd0:	str	q5, [sp, #208]
  403fd4:	str	q6, [sp, #224]
  403fd8:	str	q7, [sp, #240]
  403fdc:	stp	x4, x5, [sp, #256]
  403fe0:	stp	x6, x7, [sp, #272]
  403fe4:	bl	401a70 <bfd_get_error@plt>
  403fe8:	cbnz	w0, 4040e8 <ferror@plt+0x2358>
  403fec:	adrp	x1, 405000 <ferror@plt+0x3270>
  403ff0:	mov	w2, #0x5                   	// #5
  403ff4:	add	x1, x1, #0x3c8
  403ff8:	mov	x0, #0x0                   	// #0
  403ffc:	bl	401cb0 <dcgettext@plt>
  404000:	mov	x24, x0
  404004:	adrp	x0, 417000 <ferror@plt+0x15270>
  404008:	adrp	x20, 417000 <ferror@plt+0x15270>
  40400c:	ldr	x0, [x0, #888]
  404010:	bl	401c40 <fflush@plt>
  404014:	adrp	x0, 417000 <ferror@plt+0x15270>
  404018:	add	x4, sp, #0x100
  40401c:	ldr	x1, [x20, #864]
  404020:	add	x5, sp, #0x120
  404024:	ldr	x0, [x0, #2184]
  404028:	mov	w3, #0xffffffe0            	// #-32
  40402c:	mov	w2, #0xffffff80            	// #-128
  404030:	stp	x5, x5, [sp, #96]
  404034:	str	x4, [sp, #112]
  404038:	stp	w3, w2, [sp, #120]
  40403c:	bl	401950 <fputs@plt>
  404040:	cbz	x23, 40406c <ferror@plt+0x22dc>
  404044:	cbz	x19, 4040f4 <ferror@plt+0x2364>
  404048:	ldr	x0, [x20, #864]
  40404c:	cbz	x22, 404070 <ferror@plt+0x22e0>
  404050:	ldr	x3, [x22]
  404054:	cbz	x3, 404070 <ferror@plt+0x22e0>
  404058:	mov	x2, x19
  40405c:	adrp	x1, 405000 <ferror@plt+0x3270>
  404060:	add	x1, x1, #0x708
  404064:	bl	401d70 <fprintf@plt>
  404068:	b	404080 <ferror@plt+0x22f0>
  40406c:	ldr	x0, [x20, #864]
  404070:	adrp	x1, 405000 <ferror@plt+0x3270>
  404074:	mov	x2, x19
  404078:	add	x1, x1, #0x718
  40407c:	bl	401d70 <fprintf@plt>
  404080:	ldr	x0, [x20, #864]
  404084:	cbz	x21, 4040c4 <ferror@plt+0x2334>
  404088:	mov	x3, x0
  40408c:	mov	x2, #0x2                   	// #2
  404090:	mov	x1, #0x1                   	// #1
  404094:	adrp	x0, 405000 <ferror@plt+0x3270>
  404098:	add	x0, x0, #0x720
  40409c:	bl	401c20 <fwrite@plt>
  4040a0:	ldp	x6, x7, [sp, #96]
  4040a4:	mov	x1, x21
  4040a8:	ldp	x4, x5, [sp, #112]
  4040ac:	add	x2, sp, #0x40
  4040b0:	ldr	x0, [x20, #864]
  4040b4:	stp	x6, x7, [sp, #64]
  4040b8:	stp	x4, x5, [sp, #80]
  4040bc:	bl	401ce0 <vfprintf@plt>
  4040c0:	ldr	x0, [x20, #864]
  4040c4:	mov	x2, x24
  4040c8:	adrp	x1, 405000 <ferror@plt+0x3270>
  4040cc:	add	x1, x1, #0x728
  4040d0:	bl	401d70 <fprintf@plt>
  4040d4:	ldp	x19, x20, [sp, #16]
  4040d8:	ldp	x21, x22, [sp, #32]
  4040dc:	ldp	x23, x24, [sp, #48]
  4040e0:	ldp	x29, x30, [sp], #288
  4040e4:	ret
  4040e8:	bl	401ca0 <bfd_errmsg@plt>
  4040ec:	mov	x24, x0
  4040f0:	b	404004 <ferror@plt+0x2274>
  4040f4:	mov	x0, x23
  4040f8:	bl	403e98 <ferror@plt+0x2108>
  4040fc:	mov	x19, x0
  404100:	b	404048 <ferror@plt+0x22b8>
  404104:	nop
  404108:	ldrb	w1, [x0]
  40410c:	cmp	w1, #0x2f
  404110:	b.eq	404174 <ferror@plt+0x23e4>  // b.none
  404114:	cbz	w1, 404144 <ferror@plt+0x23b4>
  404118:	cmp	w1, #0x2e
  40411c:	b.eq	40414c <ferror@plt+0x23bc>  // b.none
  404120:	cmp	w1, #0x2f
  404124:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404128:	b.eq	404138 <ferror@plt+0x23a8>  // b.none
  40412c:	ldrb	w1, [x0, #1]!
  404130:	b	404120 <ferror@plt+0x2390>
  404134:	ldrb	w1, [x0, #1]!
  404138:	cmp	w1, #0x2f
  40413c:	b.eq	404134 <ferror@plt+0x23a4>  // b.none
  404140:	cbnz	w1, 404118 <ferror@plt+0x2388>
  404144:	mov	w0, #0x1                   	// #1
  404148:	ret
  40414c:	ldrb	w1, [x0, #1]
  404150:	cmp	w1, #0x2e
  404154:	b.eq	404160 <ferror@plt+0x23d0>  // b.none
  404158:	add	x0, x0, #0x1
  40415c:	b	404120 <ferror@plt+0x2390>
  404160:	ldrb	w1, [x0, #2]
  404164:	add	x0, x0, #0x2
  404168:	cmp	w1, #0x2f
  40416c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404170:	b.ne	40412c <ferror@plt+0x239c>  // b.any
  404174:	mov	w0, #0x0                   	// #0
  404178:	ret
  40417c:	nop
  404180:	stp	x29, x30, [sp, #-16]!
  404184:	mov	x1, x0
  404188:	adrp	x2, 405000 <ferror@plt+0x3270>
  40418c:	mov	x29, sp
  404190:	add	x2, x2, #0x550
  404194:	adrp	x0, 405000 <ferror@plt+0x3270>
  404198:	add	x0, x0, #0x750
  40419c:	bl	401cf0 <printf@plt>
  4041a0:	adrp	x1, 405000 <ferror@plt+0x3270>
  4041a4:	add	x1, x1, #0x760
  4041a8:	mov	w2, #0x5                   	// #5
  4041ac:	mov	x0, #0x0                   	// #0
  4041b0:	bl	401cb0 <dcgettext@plt>
  4041b4:	bl	401cf0 <printf@plt>
  4041b8:	adrp	x1, 405000 <ferror@plt+0x3270>
  4041bc:	add	x1, x1, #0x798
  4041c0:	mov	w2, #0x5                   	// #5
  4041c4:	mov	x0, #0x0                   	// #0
  4041c8:	bl	401cb0 <dcgettext@plt>
  4041cc:	bl	401cf0 <printf@plt>
  4041d0:	mov	w0, #0x0                   	// #0
  4041d4:	bl	401970 <exit@plt>
  4041d8:	and	x2, x0, #0xf000
  4041dc:	mov	w6, #0x64                  	// #100
  4041e0:	cmp	x2, #0x4, lsl #12
  4041e4:	b.eq	404228 <ferror@plt+0x2498>  // b.none
  4041e8:	cmp	x2, #0xa, lsl #12
  4041ec:	mov	w6, #0x6c                  	// #108
  4041f0:	b.eq	404228 <ferror@plt+0x2498>  // b.none
  4041f4:	cmp	x2, #0x6, lsl #12
  4041f8:	mov	w6, #0x62                  	// #98
  4041fc:	b.eq	404228 <ferror@plt+0x2498>  // b.none
  404200:	cmp	x2, #0x2, lsl #12
  404204:	mov	w6, #0x63                  	// #99
  404208:	b.eq	404228 <ferror@plt+0x2498>  // b.none
  40420c:	cmp	x2, #0xc, lsl #12
  404210:	mov	w6, #0x73                  	// #115
  404214:	b.eq	404228 <ferror@plt+0x2498>  // b.none
  404218:	cmp	x2, #0x1, lsl #12
  40421c:	mov	w6, #0x70                  	// #112
  404220:	mov	w2, #0x2d                  	// #45
  404224:	csel	w6, w6, w2, eq  // eq = none
  404228:	tst	x0, #0x100
  40422c:	mov	w2, #0x2d                  	// #45
  404230:	mov	w5, #0x72                  	// #114
  404234:	csel	w11, w5, w2, ne  // ne = any
  404238:	tst	x0, #0x80
  40423c:	mov	w4, #0x77                  	// #119
  404240:	csel	w10, w4, w2, ne  // ne = any
  404244:	tst	x0, #0x40
  404248:	mov	w3, #0x78                  	// #120
  40424c:	csel	w7, w3, w2, ne  // ne = any
  404250:	tst	x0, #0x20
  404254:	strb	w6, [x1]
  404258:	csel	w9, w5, w2, ne  // ne = any
  40425c:	tst	x0, #0x10
  404260:	csel	w8, w4, w2, ne  // ne = any
  404264:	tst	x0, #0x8
  404268:	csel	w6, w3, w2, ne  // ne = any
  40426c:	tst	x0, #0x4
  404270:	csel	w5, w5, w2, ne  // ne = any
  404274:	tst	x0, #0x2
  404278:	csel	w4, w4, w2, ne  // ne = any
  40427c:	tst	x0, #0x1
  404280:	csel	w2, w3, w2, ne  // ne = any
  404284:	strb	w11, [x1, #1]
  404288:	strb	w10, [x1, #2]
  40428c:	strb	w7, [x1, #3]
  404290:	strb	w9, [x1, #4]
  404294:	strb	w8, [x1, #5]
  404298:	strb	w6, [x1, #6]
  40429c:	strb	w5, [x1, #7]
  4042a0:	strb	w4, [x1, #8]
  4042a4:	strb	w2, [x1, #9]
  4042a8:	tbz	w0, #11, 4042c0 <ferror@plt+0x2530>
  4042ac:	cmp	w7, w3
  4042b0:	mov	w4, #0x73                  	// #115
  4042b4:	mov	w3, #0x53                  	// #83
  4042b8:	csel	w3, w3, w4, ne  // ne = any
  4042bc:	strb	w3, [x1, #3]
  4042c0:	tbz	w0, #10, 4042d8 <ferror@plt+0x2548>
  4042c4:	cmp	w6, #0x78
  4042c8:	mov	w4, #0x73                  	// #115
  4042cc:	mov	w3, #0x53                  	// #83
  4042d0:	csel	w3, w3, w4, ne  // ne = any
  4042d4:	strb	w3, [x1, #6]
  4042d8:	tbz	w0, #9, 4042f0 <ferror@plt+0x2560>
  4042dc:	cmp	w2, #0x78
  4042e0:	mov	w0, #0x54                  	// #84
  4042e4:	mov	w2, #0x74                  	// #116
  4042e8:	csel	w0, w0, w2, ne  // ne = any
  4042ec:	strb	w0, [x1, #9]
  4042f0:	ret
  4042f4:	nop
  4042f8:	stp	x29, x30, [sp, #-48]!
  4042fc:	mov	x29, sp
  404300:	str	x21, [sp, #32]
  404304:	cbz	x0, 4043a0 <ferror@plt+0x2610>
  404308:	stp	x19, x20, [sp, #16]
  40430c:	mov	x20, x0
  404310:	ldr	x0, [x0]
  404314:	cbz	x0, 404380 <ferror@plt+0x25f0>
  404318:	sub	x3, x20, #0x8
  40431c:	mov	x1, #0x1                   	// #1
  404320:	mov	w0, w1
  404324:	add	x1, x1, #0x1
  404328:	ldr	x2, [x3, x1, lsl #3]
  40432c:	cbnz	x2, 404320 <ferror@plt+0x2590>
  404330:	add	w0, w0, #0x1
  404334:	sbfiz	x0, x0, #3, #32
  404338:	bl	401a90 <xmalloc@plt>
  40433c:	mov	x21, x0
  404340:	ldr	x0, [x20]
  404344:	cbz	x0, 404398 <ferror@plt+0x2608>
  404348:	mov	x19, #0x0                   	// #0
  40434c:	nop
  404350:	bl	401ac0 <xstrdup@plt>
  404354:	str	x0, [x21, x19]
  404358:	add	x19, x19, #0x8
  40435c:	ldr	x0, [x20, x19]
  404360:	cbnz	x0, 404350 <ferror@plt+0x25c0>
  404364:	add	x19, x21, x19
  404368:	str	xzr, [x19]
  40436c:	ldp	x19, x20, [sp, #16]
  404370:	mov	x0, x21
  404374:	ldr	x21, [sp, #32]
  404378:	ldp	x29, x30, [sp], #48
  40437c:	ret
  404380:	mov	x0, #0x8                   	// #8
  404384:	bl	401a90 <xmalloc@plt>
  404388:	mov	x21, x0
  40438c:	ldr	x0, [x20]
  404390:	cbnz	x0, 404348 <ferror@plt+0x25b8>
  404394:	nop
  404398:	mov	x19, x21
  40439c:	b	404368 <ferror@plt+0x25d8>
  4043a0:	mov	x21, #0x0                   	// #0
  4043a4:	b	404370 <ferror@plt+0x25e0>
  4043a8:	cbz	x0, 4043e4 <ferror@plt+0x2654>
  4043ac:	stp	x29, x30, [sp, #-32]!
  4043b0:	mov	x29, sp
  4043b4:	stp	x19, x20, [sp, #16]
  4043b8:	mov	x20, x0
  4043bc:	ldr	x0, [x0]
  4043c0:	cbz	x0, 4043d4 <ferror@plt+0x2644>
  4043c4:	mov	x19, x20
  4043c8:	bl	401c00 <free@plt>
  4043cc:	ldr	x0, [x19, #8]!
  4043d0:	cbnz	x0, 4043c8 <ferror@plt+0x2638>
  4043d4:	mov	x0, x20
  4043d8:	ldp	x19, x20, [sp, #16]
  4043dc:	ldp	x29, x30, [sp], #32
  4043e0:	b	401c00 <free@plt>
  4043e4:	ret
  4043e8:	stp	x29, x30, [sp, #-96]!
  4043ec:	mov	x29, sp
  4043f0:	stp	x27, x28, [sp, #80]
  4043f4:	mov	x28, #0x0                   	// #0
  4043f8:	cbz	x0, 404508 <ferror@plt+0x2778>
  4043fc:	stp	x19, x20, [sp, #16]
  404400:	mov	x19, x0
  404404:	mov	x20, #0x0                   	// #0
  404408:	stp	x21, x22, [sp, #32]
  40440c:	adrp	x21, 416000 <ferror@plt+0x14270>
  404410:	mov	x28, #0x0                   	// #0
  404414:	stp	x23, x24, [sp, #48]
  404418:	mov	w27, #0x0                   	// #0
  40441c:	mov	w23, #0x0                   	// #0
  404420:	stp	x25, x26, [sp, #64]
  404424:	bl	401940 <strlen@plt>
  404428:	add	x0, x0, #0x1
  40442c:	bl	401a90 <xmalloc@plt>
  404430:	mov	x22, x0
  404434:	ldrb	w1, [x19]
  404438:	mov	w25, #0x0                   	// #0
  40443c:	ldr	x2, [x21, #4056]
  404440:	mov	w24, #0x0                   	// #0
  404444:	ldrh	w2, [x2, w1, sxtw #1]
  404448:	and	w4, w2, #0x40
  40444c:	nop
  404450:	cbz	w4, 404464 <ferror@plt+0x26d4>
  404454:	ldr	x3, [x21, #4056]
  404458:	ldrb	w1, [x19, #1]!
  40445c:	ldrh	w2, [x3, w1, sxtw #1]
  404460:	tbnz	w2, #6, 404458 <ferror@plt+0x26c8>
  404464:	lsl	x26, x20, #3
  404468:	cbz	w27, 404590 <ferror@plt+0x2800>
  40446c:	sub	w0, w27, #0x1
  404470:	cmp	w0, w20
  404474:	b.le	404590 <ferror@plt+0x2800>
  404478:	add	x26, x28, x26
  40447c:	cbz	w1, 4045b8 <ferror@plt+0x2828>
  404480:	ldr	x4, [x21, #4056]
  404484:	mov	x2, x22
  404488:	ldrh	w3, [x4, w1, sxtw #1]
  40448c:	tbz	w3, #6, 40449c <ferror@plt+0x270c>
  404490:	orr	w3, w25, w24
  404494:	orr	w3, w3, w23
  404498:	cbz	w3, 404518 <ferror@plt+0x2788>
  40449c:	cbz	w23, 404528 <ferror@plt+0x2798>
  4044a0:	mov	w23, #0x0                   	// #0
  4044a4:	strb	w1, [x2], #1
  4044a8:	ldrb	w1, [x19, #1]!
  4044ac:	cbnz	w1, 404488 <ferror@plt+0x26f8>
  4044b0:	strb	wzr, [x2]
  4044b4:	mov	x0, x22
  4044b8:	bl	401ac0 <xstrdup@plt>
  4044bc:	stp	x0, xzr, [x26]
  4044c0:	ldr	x3, [x21, #4056]
  4044c4:	ldrb	w1, [x19]
  4044c8:	ldrh	w2, [x3, w1, sxtw #1]
  4044cc:	and	w4, w2, #0x40
  4044d0:	tbz	w2, #6, 4044e8 <ferror@plt+0x2758>
  4044d4:	nop
  4044d8:	ldrb	w1, [x19, #1]!
  4044dc:	ldrh	w2, [x3, w1, sxtw #1]
  4044e0:	and	w4, w2, #0x40
  4044e4:	tbnz	w2, #6, 4044d8 <ferror@plt+0x2748>
  4044e8:	add	x20, x20, #0x1
  4044ec:	cbnz	w1, 404450 <ferror@plt+0x26c0>
  4044f0:	mov	x0, x22
  4044f4:	bl	401c00 <free@plt>
  4044f8:	ldp	x19, x20, [sp, #16]
  4044fc:	ldp	x21, x22, [sp, #32]
  404500:	ldp	x23, x24, [sp, #48]
  404504:	ldp	x25, x26, [sp, #64]
  404508:	mov	x0, x28
  40450c:	ldp	x27, x28, [sp, #80]
  404510:	ldp	x29, x30, [sp], #96
  404514:	ret
  404518:	mov	w25, #0x0                   	// #0
  40451c:	mov	w24, #0x0                   	// #0
  404520:	mov	w23, #0x0                   	// #0
  404524:	b	4044b0 <ferror@plt+0x2720>
  404528:	cmp	w1, #0x5c
  40452c:	b.eq	40454c <ferror@plt+0x27bc>  // b.none
  404530:	cbz	w24, 404554 <ferror@plt+0x27c4>
  404534:	cmp	w1, #0x27
  404538:	b.eq	404544 <ferror@plt+0x27b4>  // b.none
  40453c:	strb	w1, [x2], #1
  404540:	b	4044a8 <ferror@plt+0x2718>
  404544:	mov	w24, #0x0                   	// #0
  404548:	b	4044a8 <ferror@plt+0x2718>
  40454c:	mov	w23, #0x1                   	// #1
  404550:	b	4044a8 <ferror@plt+0x2718>
  404554:	cbz	w25, 40456c <ferror@plt+0x27dc>
  404558:	mov	w23, w24
  40455c:	cmp	w1, #0x22
  404560:	b.ne	40453c <ferror@plt+0x27ac>  // b.any
  404564:	mov	w25, #0x0                   	// #0
  404568:	b	4044a8 <ferror@plt+0x2718>
  40456c:	mov	w23, w25
  404570:	cmp	w1, #0x27
  404574:	mov	w24, #0x1                   	// #1
  404578:	b.eq	4044a8 <ferror@plt+0x2718>  // b.none
  40457c:	cmp	w1, #0x22
  404580:	b.eq	4045d4 <ferror@plt+0x2844>  // b.none
  404584:	mov	w24, w25
  404588:	strb	w1, [x2], #1
  40458c:	b	4044a8 <ferror@plt+0x2718>
  404590:	cbz	x28, 4045c0 <ferror@plt+0x2830>
  404594:	lsl	w27, w27, #1
  404598:	mov	x0, x28
  40459c:	sbfiz	x1, x27, #3, #32
  4045a0:	bl	401a30 <xrealloc@plt>
  4045a4:	mov	x28, x0
  4045a8:	str	xzr, [x28, x26]
  4045ac:	add	x26, x28, x26
  4045b0:	ldrb	w1, [x19]
  4045b4:	cbnz	w1, 404480 <ferror@plt+0x26f0>
  4045b8:	mov	x2, x22
  4045bc:	b	4044b0 <ferror@plt+0x2720>
  4045c0:	mov	x0, #0x40                  	// #64
  4045c4:	mov	w27, #0x8                   	// #8
  4045c8:	bl	401a90 <xmalloc@plt>
  4045cc:	mov	x28, x0
  4045d0:	b	4045a8 <ferror@plt+0x2818>
  4045d4:	mov	w24, w25
  4045d8:	mov	w25, #0x1                   	// #1
  4045dc:	b	4044a8 <ferror@plt+0x2718>
  4045e0:	cbz	x1, 4046b8 <ferror@plt+0x2928>
  4045e4:	stp	x29, x30, [sp, #-80]!
  4045e8:	mov	x29, sp
  4045ec:	stp	x21, x22, [sp, #32]
  4045f0:	ldr	x21, [x0]
  4045f4:	stp	x23, x24, [sp, #48]
  4045f8:	mov	x24, x0
  4045fc:	cbz	x21, 4046b0 <ferror@plt+0x2920>
  404600:	adrp	x22, 416000 <ferror@plt+0x14270>
  404604:	stp	x19, x20, [sp, #16]
  404608:	mov	x20, x1
  40460c:	ldr	x22, [x22, #4056]
  404610:	mov	w23, #0x22                  	// #34
  404614:	str	x25, [sp, #64]
  404618:	mov	w25, #0x27                  	// #39
  40461c:	ldrb	w19, [x21]
  404620:	cbnz	w19, 404630 <ferror@plt+0x28a0>
  404624:	b	40468c <ferror@plt+0x28fc>
  404628:	ldrb	w19, [x21, #1]!
  40462c:	cbz	w19, 40468c <ferror@plt+0x28fc>
  404630:	ldrh	w2, [x22, w19, sxtw #1]
  404634:	mov	x1, x20
  404638:	mov	w0, #0x5c                  	// #92
  40463c:	tbnz	w2, #6, 404650 <ferror@plt+0x28c0>
  404640:	cmp	w19, w0
  404644:	ccmp	w19, w25, #0x4, ne  // ne = any
  404648:	ccmp	w19, w23, #0x4, ne  // ne = any
  40464c:	b.ne	40465c <ferror@plt+0x28cc>  // b.any
  404650:	bl	4019e0 <fputc@plt>
  404654:	cmn	w0, #0x1
  404658:	b.eq	404670 <ferror@plt+0x28e0>  // b.none
  40465c:	mov	w0, w19
  404660:	mov	x1, x20
  404664:	bl	4019e0 <fputc@plt>
  404668:	cmn	w0, #0x1
  40466c:	b.ne	404628 <ferror@plt+0x2898>  // b.any
  404670:	ldp	x19, x20, [sp, #16]
  404674:	mov	w0, #0x1                   	// #1
  404678:	ldr	x25, [sp, #64]
  40467c:	ldp	x21, x22, [sp, #32]
  404680:	ldp	x23, x24, [sp, #48]
  404684:	ldp	x29, x30, [sp], #80
  404688:	ret
  40468c:	mov	x1, x20
  404690:	mov	w0, #0xa                   	// #10
  404694:	bl	4019e0 <fputc@plt>
  404698:	cmn	w0, #0x1
  40469c:	b.eq	404670 <ferror@plt+0x28e0>  // b.none
  4046a0:	ldr	x21, [x24, #8]!
  4046a4:	cbnz	x21, 40461c <ferror@plt+0x288c>
  4046a8:	ldp	x19, x20, [sp, #16]
  4046ac:	ldr	x25, [sp, #64]
  4046b0:	mov	w0, #0x0                   	// #0
  4046b4:	b	40467c <ferror@plt+0x28ec>
  4046b8:	mov	w0, #0x1                   	// #1
  4046bc:	ret
  4046c0:	stp	x29, x30, [sp, #-288]!
  4046c4:	mov	x29, sp
  4046c8:	ldr	w3, [x0]
  4046cc:	stp	x23, x24, [sp, #48]
  4046d0:	mov	x24, x0
  4046d4:	cmp	w3, #0x1
  4046d8:	ldr	x0, [x1]
  4046dc:	str	x0, [sp, #152]
  4046e0:	b.le	404848 <ferror@plt+0x2ab8>
  4046e4:	stp	x27, x28, [sp, #80]
  4046e8:	adrp	x27, 416000 <ferror@plt+0x14270>
  4046ec:	mov	w23, #0x0                   	// #0
  4046f0:	stp	x21, x22, [sp, #32]
  4046f4:	mov	x21, x1
  4046f8:	ldr	x1, [x27, #4056]
  4046fc:	mov	w27, #0x1                   	// #1
  404700:	stp	x19, x20, [sp, #16]
  404704:	mov	w20, #0x7d0                 	// #2000
  404708:	stp	x25, x26, [sp, #64]
  40470c:	adrp	x26, 405000 <ferror@plt+0x3270>
  404710:	add	x25, sp, #0xa0
  404714:	add	x26, x26, #0x8c0
  404718:	str	x1, [sp, #96]
  40471c:	b	404810 <ferror@plt+0x2a80>
  404720:	subs	w20, w20, #0x1
  404724:	b.eq	4049d4 <ferror@plt+0x2c44>  // b.none
  404728:	add	x28, x1, #0x1
  40472c:	mov	x2, x25
  404730:	mov	x1, x28
  404734:	mov	w0, #0x0                   	// #0
  404738:	bl	401d50 <__xstat@plt>
  40473c:	tbnz	w0, #31, 404854 <ferror@plt+0x2ac4>
  404740:	ldr	w0, [sp, #176]
  404744:	and	w0, w0, #0xf000
  404748:	cmp	w0, #0x4, lsl #12
  40474c:	b.eq	4049f8 <ferror@plt+0x2c68>  // b.none
  404750:	mov	x0, x28
  404754:	mov	x1, x26
  404758:	bl	401a20 <fopen@plt>
  40475c:	mov	x28, x0
  404760:	cbz	x0, 404854 <ferror@plt+0x2ac4>
  404764:	mov	w2, #0x2                   	// #2
  404768:	mov	x1, #0x0                   	// #0
  40476c:	bl	401b40 <fseek@plt>
  404770:	cmn	w0, #0x1
  404774:	b.eq	4047f0 <ferror@plt+0x2a60>  // b.none
  404778:	mov	x0, x28
  40477c:	bl	4019b0 <ftell@plt>
  404780:	str	x0, [sp, #104]
  404784:	cmn	x0, #0x1
  404788:	b.eq	4047f0 <ferror@plt+0x2a60>  // b.none
  40478c:	mov	x0, x28
  404790:	mov	w2, #0x0                   	// #0
  404794:	mov	x1, #0x0                   	// #0
  404798:	bl	401b40 <fseek@plt>
  40479c:	cmn	w0, #0x1
  4047a0:	b.eq	4047f0 <ferror@plt+0x2a60>  // b.none
  4047a4:	ldr	x5, [sp, #104]
  4047a8:	str	x5, [sp, #112]
  4047ac:	add	x0, x5, #0x1
  4047b0:	bl	401a90 <xmalloc@plt>
  4047b4:	str	x0, [sp, #104]
  4047b8:	ldr	x5, [sp, #112]
  4047bc:	mov	x1, #0x1                   	// #1
  4047c0:	mov	x3, x28
  4047c4:	mov	x2, x5
  4047c8:	bl	401be0 <fread@plt>
  4047cc:	mov	x1, x0
  4047d0:	ldr	x5, [sp, #112]
  4047d4:	cmp	x5, x0
  4047d8:	b.eq	404864 <ferror@plt+0x2ad4>  // b.none
  4047dc:	mov	x0, x28
  4047e0:	str	x1, [sp, #112]
  4047e4:	bl	401d90 <ferror@plt>
  4047e8:	cbz	w0, 404860 <ferror@plt+0x2ad0>
  4047ec:	nop
  4047f0:	mov	x0, x28
  4047f4:	bl	401a10 <fclose@plt>
  4047f8:	ldr	w3, [x24]
  4047fc:	mov	w23, w27
  404800:	add	w27, w27, #0x1
  404804:	cmp	w27, w3
  404808:	b.ge	404838 <ferror@plt+0x2aa8>  // b.tcont
  40480c:	ldr	x0, [x21]
  404810:	sxtw	x19, w27
  404814:	sbfiz	x22, x27, #3, #32
  404818:	ldr	x1, [x0, x19, lsl #3]
  40481c:	ldrb	w2, [x1]
  404820:	cmp	w2, #0x40
  404824:	b.eq	404720 <ferror@plt+0x2990>  // b.none
  404828:	mov	w23, w27
  40482c:	add	w27, w27, #0x1
  404830:	cmp	w27, w3
  404834:	b.lt	40480c <ferror@plt+0x2a7c>  // b.tstop
  404838:	ldp	x19, x20, [sp, #16]
  40483c:	ldp	x21, x22, [sp, #32]
  404840:	ldp	x25, x26, [sp, #64]
  404844:	ldp	x27, x28, [sp, #80]
  404848:	ldp	x23, x24, [sp, #48]
  40484c:	ldp	x29, x30, [sp], #288
  404850:	ret
  404854:	ldr	w3, [x24]
  404858:	mov	w23, w27
  40485c:	b	40482c <ferror@plt+0x2a9c>
  404860:	ldr	x1, [sp, #112]
  404864:	ldr	x0, [sp, #104]
  404868:	strb	wzr, [x0, x1]
  40486c:	mov	x1, x0
  404870:	ldrb	w0, [x0]
  404874:	cbnz	w0, 404884 <ferror@plt+0x2af4>
  404878:	b	404978 <ferror@plt+0x2be8>
  40487c:	ldrb	w0, [x1, #1]!
  404880:	cbz	w0, 404978 <ferror@plt+0x2be8>
  404884:	ldr	x2, [sp, #96]
  404888:	ldrh	w0, [x2, w0, sxtw #1]
  40488c:	tbnz	w0, #6, 40487c <ferror@plt+0x2aec>
  404890:	ldr	x0, [sp, #104]
  404894:	bl	4043e8 <ferror@plt+0x2658>
  404898:	mov	x5, x0
  40489c:	ldr	x9, [x21]
  4048a0:	ldr	x0, [sp, #152]
  4048a4:	cmp	x9, x0
  4048a8:	b.eq	404a20 <ferror@plt+0x2c90>  // b.none
  4048ac:	ldr	x1, [x5]
  4048b0:	cbz	x1, 4049c0 <ferror@plt+0x2c30>
  4048b4:	mov	x1, #0x0                   	// #0
  4048b8:	add	x1, x1, #0x1
  4048bc:	lsl	x6, x1, #3
  4048c0:	ldr	x2, [x5, x1, lsl #3]
  4048c4:	cbnz	x2, 4048b8 <ferror@plt+0x2b28>
  4048c8:	add	x7, x19, x1
  4048cc:	mov	w8, w1
  4048d0:	lsl	x7, x7, #3
  4048d4:	ldr	x0, [x9, x19, lsl #3]
  4048d8:	stp	x5, x1, [sp, #112]
  4048dc:	stp	x6, x7, [sp, #128]
  4048e0:	str	w8, [sp, #148]
  4048e4:	bl	401c00 <free@plt>
  4048e8:	ldrsw	x2, [x24]
  4048ec:	ldr	x1, [sp, #120]
  4048f0:	add	x2, x2, #0x1
  4048f4:	ldr	x0, [x21]
  4048f8:	add	x1, x2, x1
  4048fc:	lsl	x1, x1, #3
  404900:	bl	401a30 <xrealloc@plt>
  404904:	mov	x1, x0
  404908:	ldr	w2, [x24]
  40490c:	add	x4, x22, #0x8
  404910:	ldr	x7, [sp, #136]
  404914:	sub	w2, w2, w27
  404918:	str	x1, [x21]
  40491c:	add	x1, x1, x4
  404920:	add	x0, x0, x7
  404924:	sbfiz	x2, x2, #3, #32
  404928:	bl	401920 <memmove@plt>
  40492c:	mov	w27, w23
  404930:	ldr	x5, [sp, #112]
  404934:	ldr	x6, [sp, #128]
  404938:	mov	x1, x5
  40493c:	ldr	x0, [x21]
  404940:	mov	x2, x6
  404944:	add	x0, x0, x22
  404948:	bl	401910 <memcpy@plt>
  40494c:	ldr	w1, [x24]
  404950:	ldr	w8, [sp, #148]
  404954:	sub	w1, w1, #0x1
  404958:	ldr	x5, [sp, #112]
  40495c:	add	w1, w1, w8
  404960:	str	w1, [x24]
  404964:	mov	x0, x5
  404968:	bl	401c00 <free@plt>
  40496c:	ldr	x0, [sp, #104]
  404970:	bl	401c00 <free@plt>
  404974:	b	4047f0 <ferror@plt+0x2a60>
  404978:	mov	x0, #0x8                   	// #8
  40497c:	bl	401a90 <xmalloc@plt>
  404980:	mov	x5, x0
  404984:	ldr	x9, [x21]
  404988:	ldr	x0, [sp, #152]
  40498c:	str	xzr, [x5]
  404990:	cmp	x0, x9
  404994:	b.ne	4049c0 <ferror@plt+0x2c30>  // b.any
  404998:	str	x5, [sp, #112]
  40499c:	bl	4042f8 <ferror@plt+0x2568>
  4049a0:	mov	x7, x22
  4049a4:	mov	x9, x0
  4049a8:	mov	w8, #0x0                   	// #0
  4049ac:	mov	x1, #0x0                   	// #0
  4049b0:	mov	x6, #0x0                   	// #0
  4049b4:	str	x0, [x21]
  4049b8:	ldr	x5, [sp, #112]
  4049bc:	b	4048d4 <ferror@plt+0x2b44>
  4049c0:	mov	x7, x22
  4049c4:	mov	w8, #0x0                   	// #0
  4049c8:	mov	x1, #0x0                   	// #0
  4049cc:	mov	x6, #0x0                   	// #0
  4049d0:	b	4048d4 <ferror@plt+0x2b44>
  4049d4:	adrp	x3, 416000 <ferror@plt+0x14270>
  4049d8:	adrp	x1, 405000 <ferror@plt+0x3270>
  4049dc:	ldr	x2, [x0]
  4049e0:	add	x1, x1, #0x860
  4049e4:	ldr	x3, [x3, #4048]
  4049e8:	ldr	x0, [x3]
  4049ec:	bl	401d70 <fprintf@plt>
  4049f0:	mov	w0, #0x1                   	// #1
  4049f4:	bl	401c70 <xexit@plt>
  4049f8:	adrp	x0, 416000 <ferror@plt+0x14270>
  4049fc:	adrp	x1, 405000 <ferror@plt+0x3270>
  404a00:	ldr	x2, [x21]
  404a04:	add	x1, x1, #0x890
  404a08:	ldr	x0, [x0, #4048]
  404a0c:	ldr	x2, [x2]
  404a10:	ldr	x0, [x0]
  404a14:	bl	401d70 <fprintf@plt>
  404a18:	mov	w0, #0x1                   	// #1
  404a1c:	bl	401c70 <xexit@plt>
  404a20:	ldr	x1, [x5]
  404a24:	stp	x1, x5, [sp, #112]
  404a28:	ldr	x0, [sp, #152]
  404a2c:	bl	4042f8 <ferror@plt+0x2568>
  404a30:	mov	x9, x0
  404a34:	str	x0, [x21]
  404a38:	ldp	x1, x5, [sp, #112]
  404a3c:	b	4048b0 <ferror@plt+0x2b20>
  404a40:	mov	x1, x0
  404a44:	cbz	x0, 404a70 <ferror@plt+0x2ce0>
  404a48:	ldr	x2, [x1]
  404a4c:	mov	w0, #0x0                   	// #0
  404a50:	cbz	x2, 404a6c <ferror@plt+0x2cdc>
  404a54:	sub	x1, x1, #0x8
  404a58:	mov	x2, #0x1                   	// #1
  404a5c:	mov	w0, w2
  404a60:	add	x2, x2, #0x1
  404a64:	ldr	x3, [x1, x2, lsl #3]
  404a68:	cbnz	x3, 404a5c <ferror@plt+0x2ccc>
  404a6c:	ret
  404a70:	mov	w0, #0x0                   	// #0
  404a74:	ret
  404a78:	stp	x29, x30, [sp, #-64]!
  404a7c:	mov	x29, sp
  404a80:	stp	x21, x22, [sp, #32]
  404a84:	adrp	x21, 417000 <ferror@plt+0x15270>
  404a88:	stp	x19, x20, [sp, #16]
  404a8c:	ldr	x19, [x21, #2176]
  404a90:	cbz	x19, 404aa8 <ferror@plt+0x2d18>
  404a94:	mov	x0, x19
  404a98:	ldp	x19, x20, [sp, #16]
  404a9c:	ldp	x21, x22, [sp, #32]
  404aa0:	ldp	x29, x30, [sp], #64
  404aa4:	ret
  404aa8:	adrp	x0, 405000 <ferror@plt+0x3270>
  404aac:	add	x0, x0, #0x8d8
  404ab0:	str	x23, [sp, #48]
  404ab4:	bl	401d30 <getenv@plt>
  404ab8:	mov	x20, x0
  404abc:	cbz	x0, 404b34 <ferror@plt+0x2da4>
  404ac0:	mov	w1, #0x7                   	// #7
  404ac4:	bl	401b60 <access@plt>
  404ac8:	cbnz	w0, 404b34 <ferror@plt+0x2da4>
  404acc:	adrp	x0, 405000 <ferror@plt+0x3270>
  404ad0:	add	x0, x0, #0x8e0
  404ad4:	bl	401d30 <getenv@plt>
  404ad8:	adrp	x0, 405000 <ferror@plt+0x3270>
  404adc:	add	x0, x0, #0x8e8
  404ae0:	bl	401d30 <getenv@plt>
  404ae4:	mov	x0, x20
  404ae8:	bl	401940 <strlen@plt>
  404aec:	mov	x22, x0
  404af0:	add	w0, w0, #0x2
  404af4:	add	w23, w22, #0x1
  404af8:	and	x22, x22, #0xffffffff
  404afc:	bl	401a90 <xmalloc@plt>
  404b00:	mov	x19, x0
  404b04:	mov	x1, x20
  404b08:	bl	401c50 <strcpy@plt>
  404b0c:	mov	w0, #0x2f                  	// #47
  404b10:	str	x19, [x21, #2176]
  404b14:	strb	w0, [x19, x22]
  404b18:	mov	x0, x19
  404b1c:	strb	wzr, [x19, x23]
  404b20:	ldp	x19, x20, [sp, #16]
  404b24:	ldp	x21, x22, [sp, #32]
  404b28:	ldr	x23, [sp, #48]
  404b2c:	ldp	x29, x30, [sp], #64
  404b30:	ret
  404b34:	adrp	x0, 405000 <ferror@plt+0x3270>
  404b38:	add	x0, x0, #0x8e0
  404b3c:	bl	401d30 <getenv@plt>
  404b40:	mov	x20, x0
  404b44:	cbz	x0, 404b54 <ferror@plt+0x2dc4>
  404b48:	mov	w1, #0x7                   	// #7
  404b4c:	bl	401b60 <access@plt>
  404b50:	cbz	w0, 404ad8 <ferror@plt+0x2d48>
  404b54:	adrp	x0, 405000 <ferror@plt+0x3270>
  404b58:	add	x0, x0, #0x8e8
  404b5c:	bl	401d30 <getenv@plt>
  404b60:	mov	x20, x0
  404b64:	cbz	x0, 404b74 <ferror@plt+0x2de4>
  404b68:	mov	w1, #0x7                   	// #7
  404b6c:	bl	401b60 <access@plt>
  404b70:	cbz	w0, 404ae4 <ferror@plt+0x2d54>
  404b74:	adrp	x20, 405000 <ferror@plt+0x3270>
  404b78:	add	x20, x20, #0x8d0
  404b7c:	mov	x0, x20
  404b80:	mov	w1, #0x7                   	// #7
  404b84:	bl	401b60 <access@plt>
  404b88:	cbnz	w0, 404b9c <ferror@plt+0x2e0c>
  404b8c:	mov	x22, #0x4                   	// #4
  404b90:	mov	x23, #0x5                   	// #5
  404b94:	mov	x0, #0x6                   	// #6
  404b98:	b	404afc <ferror@plt+0x2d6c>
  404b9c:	adrp	x20, 405000 <ferror@plt+0x3270>
  404ba0:	add	x20, x20, #0x928
  404ba4:	add	x19, x20, #0x10
  404ba8:	mov	w1, #0x7                   	// #7
  404bac:	mov	x0, x19
  404bb0:	bl	401b60 <access@plt>
  404bb4:	cbnz	w0, 404bcc <ferror@plt+0x2e3c>
  404bb8:	mov	x20, x19
  404bbc:	mov	x22, #0x8                   	// #8
  404bc0:	mov	x23, #0x9                   	// #9
  404bc4:	mov	x0, #0xa                   	// #10
  404bc8:	b	404afc <ferror@plt+0x2d6c>
  404bcc:	mov	x0, x20
  404bd0:	mov	w1, #0x7                   	// #7
  404bd4:	bl	401b60 <access@plt>
  404bd8:	cbnz	w0, 404bec <ferror@plt+0x2e5c>
  404bdc:	mov	x22, #0x8                   	// #8
  404be0:	mov	x23, #0x9                   	// #9
  404be4:	mov	x0, #0xa                   	// #10
  404be8:	b	404afc <ferror@plt+0x2d6c>
  404bec:	add	x20, x20, #0x20
  404bf0:	mov	w1, #0x7                   	// #7
  404bf4:	mov	x0, x20
  404bf8:	bl	401b60 <access@plt>
  404bfc:	cbz	w0, 404b8c <ferror@plt+0x2dfc>
  404c00:	adrp	x0, 405000 <ferror@plt+0x3270>
  404c04:	mov	x22, #0x1                   	// #1
  404c08:	add	x20, x0, #0x8c8
  404c0c:	mov	x23, #0x2                   	// #2
  404c10:	mov	x0, #0x3                   	// #3
  404c14:	b	404afc <ferror@plt+0x2d6c>
  404c18:	stp	x29, x30, [sp, #-80]!
  404c1c:	mov	x29, sp
  404c20:	stp	x19, x20, [sp, #16]
  404c24:	stp	x21, x22, [sp, #32]
  404c28:	mov	x22, x0
  404c2c:	mov	x21, x1
  404c30:	stp	x23, x24, [sp, #48]
  404c34:	str	x25, [sp, #64]
  404c38:	bl	404a78 <ferror@plt+0x2ce8>
  404c3c:	mov	x23, x0
  404c40:	cbz	x22, 404d04 <ferror@plt+0x2f74>
  404c44:	mov	x0, x22
  404c48:	bl	401940 <strlen@plt>
  404c4c:	sxtw	x24, w0
  404c50:	add	x20, x24, #0x7
  404c54:	cbz	x21, 404d18 <ferror@plt+0x2f88>
  404c58:	mov	x0, x21
  404c5c:	bl	401940 <strlen@plt>
  404c60:	mov	w25, w0
  404c64:	sxtw	x19, w0
  404c68:	mov	x0, x23
  404c6c:	bl	401940 <strlen@plt>
  404c70:	mov	x2, x0
  404c74:	add	x0, x20, x19
  404c78:	add	x0, x0, w2, sxtw
  404c7c:	sxtw	x19, w2
  404c80:	bl	401a90 <xmalloc@plt>
  404c84:	mov	x20, x0
  404c88:	mov	x1, x23
  404c8c:	bl	401c50 <strcpy@plt>
  404c90:	mov	x1, x22
  404c94:	add	x0, x20, x19
  404c98:	bl	401c50 <strcpy@plt>
  404c9c:	adrp	x3, 405000 <ferror@plt+0x3270>
  404ca0:	add	x3, x3, #0x8f8
  404ca4:	add	x2, x19, x24
  404ca8:	mov	x1, x21
  404cac:	add	x4, x20, x2
  404cb0:	add	x0, x2, #0x6
  404cb4:	ldr	w5, [x3]
  404cb8:	add	x0, x20, x0
  404cbc:	str	w5, [x20, x2]
  404cc0:	ldur	w2, [x3, #3]
  404cc4:	stur	w2, [x4, #3]
  404cc8:	bl	401c50 <strcpy@plt>
  404ccc:	mov	w1, w25
  404cd0:	mov	x0, x20
  404cd4:	bl	401930 <mkstemps@plt>
  404cd8:	cmn	w0, #0x1
  404cdc:	b.eq	404d2c <ferror@plt+0x2f9c>  // b.none
  404ce0:	bl	401af0 <close@plt>
  404ce4:	cbnz	w0, 404d60 <ferror@plt+0x2fd0>
  404ce8:	mov	x0, x20
  404cec:	ldp	x19, x20, [sp, #16]
  404cf0:	ldp	x21, x22, [sp, #32]
  404cf4:	ldp	x23, x24, [sp, #48]
  404cf8:	ldr	x25, [sp, #64]
  404cfc:	ldp	x29, x30, [sp], #80
  404d00:	ret
  404d04:	adrp	x22, 405000 <ferror@plt+0x3270>
  404d08:	mov	x20, #0x9                   	// #9
  404d0c:	add	x22, x22, #0x8f0
  404d10:	mov	x24, #0x2                   	// #2
  404d14:	cbnz	x21, 404c58 <ferror@plt+0x2ec8>
  404d18:	adrp	x21, 404000 <ferror@plt+0x2270>
  404d1c:	mov	w25, #0x0                   	// #0
  404d20:	add	x21, x21, #0xe48
  404d24:	mov	x19, #0x0                   	// #0
  404d28:	b	404c68 <ferror@plt+0x2ed8>
  404d2c:	adrp	x0, 416000 <ferror@plt+0x14270>
  404d30:	ldr	x0, [x0, #4048]
  404d34:	ldr	x19, [x0]
  404d38:	bl	401d20 <__errno_location@plt>
  404d3c:	ldr	w0, [x0]
  404d40:	bl	401ae0 <strerror@plt>
  404d44:	mov	x3, x0
  404d48:	mov	x2, x23
  404d4c:	adrp	x1, 405000 <ferror@plt+0x3270>
  404d50:	add	x1, x1, #0x900
  404d54:	mov	x0, x19
  404d58:	bl	401d70 <fprintf@plt>
  404d5c:	bl	401b50 <abort@plt>
  404d60:	bl	401b50 <abort@plt>
  404d64:	nop
  404d68:	mov	x1, x0
  404d6c:	mov	x0, #0x0                   	// #0
  404d70:	b	404c18 <ferror@plt+0x2e88>
  404d74:	nop
  404d78:	stp	x29, x30, [sp, #-64]!
  404d7c:	mov	x29, sp
  404d80:	stp	x19, x20, [sp, #16]
  404d84:	adrp	x20, 416000 <ferror@plt+0x14270>
  404d88:	add	x20, x20, #0xdb0
  404d8c:	stp	x21, x22, [sp, #32]
  404d90:	adrp	x21, 416000 <ferror@plt+0x14270>
  404d94:	add	x21, x21, #0xda8
  404d98:	sub	x20, x20, x21
  404d9c:	mov	w22, w0
  404da0:	stp	x23, x24, [sp, #48]
  404da4:	mov	x23, x1
  404da8:	mov	x24, x2
  404dac:	bl	4018d0 <memcpy@plt-0x40>
  404db0:	cmp	xzr, x20, asr #3
  404db4:	b.eq	404de0 <ferror@plt+0x3050>  // b.none
  404db8:	asr	x20, x20, #3
  404dbc:	mov	x19, #0x0                   	// #0
  404dc0:	ldr	x3, [x21, x19, lsl #3]
  404dc4:	mov	x2, x24
  404dc8:	add	x19, x19, #0x1
  404dcc:	mov	x1, x23
  404dd0:	mov	w0, w22
  404dd4:	blr	x3
  404dd8:	cmp	x20, x19
  404ddc:	b.ne	404dc0 <ferror@plt+0x3030>  // b.any
  404de0:	ldp	x19, x20, [sp, #16]
  404de4:	ldp	x21, x22, [sp, #32]
  404de8:	ldp	x23, x24, [sp, #48]
  404dec:	ldp	x29, x30, [sp], #64
  404df0:	ret
  404df4:	nop
  404df8:	ret

Disassembly of section .fini:

0000000000404dfc <.fini>:
  404dfc:	stp	x29, x30, [sp, #-16]!
  404e00:	mov	x29, sp
  404e04:	ldp	x29, x30, [sp], #16
  404e08:	ret
