<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Lab5_Section2: PDB_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Lab5_Section2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_p_d_b___type.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_p_d_b___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">PDB_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html">PDB Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_d_b__structs___g_r_o_u_p.html">PDB struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k20_d5_8h_source.html">MK20D5.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a27b752c3fb14fa47cda9b911dda18eb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a27b752c3fb14fa47cda9b911dda18eb5">SC</a></td></tr>
<tr class="memdesc:a27b752c3fb14fa47cda9b911dda18eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Status and Control Register  <a href="#a27b752c3fb14fa47cda9b911dda18eb5">More...</a><br /></td></tr>
<tr class="separator:a27b752c3fb14fa47cda9b911dda18eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69113e63275302871696253eb33d1aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#ae69113e63275302871696253eb33d1aa">MOD</a></td></tr>
<tr class="memdesc:ae69113e63275302871696253eb33d1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Modulus Register  <a href="#ae69113e63275302871696253eb33d1aa">More...</a><br /></td></tr>
<tr class="separator:ae69113e63275302871696253eb33d1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0196244d0c47eaf8fb40c53a3babd8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#ac0196244d0c47eaf8fb40c53a3babd8e">CNT</a></td></tr>
<tr class="memdesc:ac0196244d0c47eaf8fb40c53a3babd8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Counter Register  <a href="#ac0196244d0c47eaf8fb40c53a3babd8e">More...</a><br /></td></tr>
<tr class="separator:ac0196244d0c47eaf8fb40c53a3babd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc0a5fd26a50498ff744ccfc90425a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a0cc0a5fd26a50498ff744ccfc90425a9">IDLY</a></td></tr>
<tr class="memdesc:a0cc0a5fd26a50498ff744ccfc90425a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Interrupt Delay Register  <a href="#a0cc0a5fd26a50498ff744ccfc90425a9">More...</a><br /></td></tr>
<tr class="separator:a0cc0a5fd26a50498ff744ccfc90425a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88920c18c6291359e7f555b3c4002bfd"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:adc35409d0da57550e2985bf417b72aeb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#a08fc04ae996dc8dcbb0d61921b486a68">C1</a></td></tr>
<tr class="memdesc:adc35409d0da57550e2985bf417b72aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: Channel Control Register 1  <a href="#adc35409d0da57550e2985bf417b72aeb">More...</a><br /></td></tr>
<tr class="separator:adc35409d0da57550e2985bf417b72aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc3a92ea91e6923e27ad3cbe54af3d53"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#ac3e33b249de9772accd3ea93c70ea9a3">S</a></td></tr>
<tr class="memdesc:adc3a92ea91e6923e27ad3cbe54af3d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: Channel Status Register  <a href="#adc3a92ea91e6923e27ad3cbe54af3d53">More...</a><br /></td></tr>
<tr class="separator:adc3a92ea91e6923e27ad3cbe54af3d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a049e883c25dfdad61c89140da8f3c1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#a69946ad125ceb0ca8b7b6724e83f1c80">DLY</a> [<a class="el" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html#ga92fcafb0da11b7d2a8a5740281ffbdcb">PDB_DLY_COUNT</a>]</td></tr>
<tr class="memdesc:a4a049e883c25dfdad61c89140da8f3c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0018: Channel Delay Register  <a href="#a4a049e883c25dfdad61c89140da8f3c1">More...</a><br /></td></tr>
<tr class="separator:a4a049e883c25dfdad61c89140da8f3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9adb8abde997f1a48b2023d0fe42006"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#a8f867134b96823fab792916830421f3b">RESERVED_0</a> [24]</td></tr>
<tr class="memdesc:ae9adb8abde997f1a48b2023d0fe42006"><td class="mdescLeft">&#160;</td><td class="mdescRight">0020: 0x18 bytes  <a href="#ae9adb8abde997f1a48b2023d0fe42006">More...</a><br /></td></tr>
<tr class="separator:ae9adb8abde997f1a48b2023d0fe42006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88920c18c6291359e7f555b3c4002bfd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a88920c18c6291359e7f555b3c4002bfd">CH</a> [<a class="el" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html#ga08f3c32e2166b314f400e1fc6203bc61">PDB_CH_COUNT</a>]</td></tr>
<tr class="memdesc:a88920c18c6291359e7f555b3c4002bfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: (cluster: size=0x0028, 40)  <a href="#a88920c18c6291359e7f555b3c4002bfd">More...</a><br /></td></tr>
<tr class="separator:a88920c18c6291359e7f555b3c4002bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e578c467850da2cf3975ea71db8326"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a16e578c467850da2cf3975ea71db8326">RESERVED_1</a> [344]</td></tr>
<tr class="memdesc:a16e578c467850da2cf3975ea71db8326"><td class="mdescLeft">&#160;</td><td class="mdescRight">0038: 0x158 bytes  <a href="#a16e578c467850da2cf3975ea71db8326">More...</a><br /></td></tr>
<tr class="separator:a16e578c467850da2cf3975ea71db8326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cea78677c2f36e8ad10791dfcb9b086"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a5cea78677c2f36e8ad10791dfcb9b086">POEN</a></td></tr>
<tr class="memdesc:a5cea78677c2f36e8ad10791dfcb9b086"><td class="mdescLeft">&#160;</td><td class="mdescRight">0190: Pulse-Out Enable Register  <a href="#a5cea78677c2f36e8ad10791dfcb9b086">More...</a><br /></td></tr>
<tr class="separator:a5cea78677c2f36e8ad10791dfcb9b086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9210dd5702f26fa23c495a606c5ef3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af7832365aa14fab4c1aa0c29ff92d0b2"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:aec49c506ac075cdea8328b236dbc640b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab15ce372381ae260eee45f6b254e3cf5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#a1623f02a441b87df485d025c17668dcf">DLY2</a></td></tr>
<tr class="memdesc:ab15ce372381ae260eee45f6b254e3cf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 0194: (size=0004)  <a href="#ab15ce372381ae260eee45f6b254e3cf5">More...</a><br /></td></tr>
<tr class="separator:ab15ce372381ae260eee45f6b254e3cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24b7f5b6d350ef65bdf1a1ed293bec1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#a1fd8e2e764b43468f3eaa7a91dabb224">DLY1</a></td></tr>
<tr class="memdesc:ad24b7f5b6d350ef65bdf1a1ed293bec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0196: Pulse-Out 1 Delay Register  <a href="#ad24b7f5b6d350ef65bdf1a1ed293bec1">More...</a><br /></td></tr>
<tr class="separator:ad24b7f5b6d350ef65bdf1a1ed293bec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec49c506ac075cdea8328b236dbc640b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aec49c506ac075cdea8328b236dbc640b"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 0194: (size=0004)  <a href="#aec49c506ac075cdea8328b236dbc640b">More...</a><br /></td></tr>
<tr class="separator:aec49c506ac075cdea8328b236dbc640b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7efdc1778ca457dd6cf1267cd817682"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#aa905462b71e14b8b3463936fd43f881f">PODLY</a></td></tr>
<tr class="memdesc:ab7efdc1778ca457dd6cf1267cd817682"><td class="mdescLeft">&#160;</td><td class="mdescRight">0194: Pulse-Out Delay Register  <a href="#ab7efdc1778ca457dd6cf1267cd817682">More...</a><br /></td></tr>
<tr class="separator:ab7efdc1778ca457dd6cf1267cd817682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7832365aa14fab4c1aa0c29ff92d0b2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af7832365aa14fab4c1aa0c29ff92d0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9210dd5702f26fa23c495a606c5ef3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a1e9210dd5702f26fa23c495a606c5ef3">POnDLY</a> [<a class="el" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html#gaba31f191d3fa71e1d13749b343214794">PDB_POnDLY_COUNT</a>]</td></tr>
<tr class="memdesc:a1e9210dd5702f26fa23c495a606c5ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0194: (cluster: size=0x0008, 8)  <a href="#a1e9210dd5702f26fa23c495a606c5ef3">More...</a><br /></td></tr>
<tr class="separator:a1e9210dd5702f26fa23c495a606c5ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a08fc04ae996dc8dcbb0d61921b486a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08fc04ae996dc8dcbb0d61921b486a68">&#9670;&nbsp;</a></span>C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::C1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: Channel Control Register 1 </p>

</div>
</div>
<a id="a88920c18c6291359e7f555b3c4002bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88920c18c6291359e7f555b3c4002bfd">&#9670;&nbsp;</a></span>CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PDB_Type::CH[<a class="el" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html#ga08f3c32e2166b314f400e1fc6203bc61">PDB_CH_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: (cluster: size=0x0028, 40) </p>

</div>
</div>
<a id="ac0196244d0c47eaf8fb40c53a3babd8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0196244d0c47eaf8fb40c53a3babd8e">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PDB_Type::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Counter Register </p>

</div>
</div>
<a id="a69946ad125ceb0ca8b7b6724e83f1c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69946ad125ceb0ca8b7b6724e83f1c80">&#9670;&nbsp;</a></span>DLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::DLY[<a class="el" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html#ga92fcafb0da11b7d2a8a5740281ffbdcb">PDB_DLY_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0018: Channel Delay Register </p>

</div>
</div>
<a id="a1fd8e2e764b43468f3eaa7a91dabb224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fd8e2e764b43468f3eaa7a91dabb224">&#9670;&nbsp;</a></span>DLY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t PDB_Type::DLY1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0196: Pulse-Out 1 Delay Register </p>

</div>
</div>
<a id="a1623f02a441b87df485d025c17668dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1623f02a441b87df485d025c17668dcf">&#9670;&nbsp;</a></span>DLY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t PDB_Type::DLY2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 0194: (size=0004) </p>
<p>0194: Pulse-Out 2 Delay Register </p>

</div>
</div>
<a id="a0cc0a5fd26a50498ff744ccfc90425a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc0a5fd26a50498ff744ccfc90425a9">&#9670;&nbsp;</a></span>IDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::IDLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Interrupt Delay Register </p>

</div>
</div>
<a id="ae69113e63275302871696253eb33d1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69113e63275302871696253eb33d1aa">&#9670;&nbsp;</a></span>MOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::MOD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Modulus Register </p>

</div>
</div>
<a id="aa905462b71e14b8b3463936fd43f881f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa905462b71e14b8b3463936fd43f881f">&#9670;&nbsp;</a></span>PODLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::PODLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0194: Pulse-Out Delay Register </p>

</div>
</div>
<a id="a5cea78677c2f36e8ad10791dfcb9b086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cea78677c2f36e8ad10791dfcb9b086">&#9670;&nbsp;</a></span>POEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::POEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0190: Pulse-Out Enable Register </p>

</div>
</div>
<a id="a1e9210dd5702f26fa23c495a606c5ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e9210dd5702f26fa23c495a606c5ef3">&#9670;&nbsp;</a></span>POnDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PDB_Type::POnDLY[<a class="el" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html#gaba31f191d3fa71e1d13749b343214794">PDB_POnDLY_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0194: (cluster: size=0x0008, 8) </p>

</div>
</div>
<a id="a8f867134b96823fab792916830421f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f867134b96823fab792916830421f3b">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PDB_Type::RESERVED_0[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0020: 0x18 bytes </p>

</div>
</div>
<a id="a16e578c467850da2cf3975ea71db8326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16e578c467850da2cf3975ea71db8326">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PDB_Type::RESERVED_1[344]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0038: 0x158 bytes </p>

</div>
</div>
<a id="ac3e33b249de9772accd3ea93c70ea9a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e33b249de9772accd3ea93c70ea9a3">&#9670;&nbsp;</a></span>S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: Channel Status Register </p>

</div>
</div>
<a id="a27b752c3fb14fa47cda9b911dda18eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b752c3fb14fa47cda9b911dda18eb5">&#9670;&nbsp;</a></span>SC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::SC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Status and Control Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_m_k20_d5_8h_source.html">MK20D5.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_p_d_b___type.html">PDB_Type</a></li>
    <li class="footer">Generated on Thu Oct 31 2019 16:45:59 for Lab5_Section2 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
