module alu8_test;
reg[7:0] A,B;
reg[1:0] Oc;
wire[15:0] C;
wire cr;
alu_8 alu(A,B,Oc,C,cr);
initial
begin
$dumpfile("alu_8.vcd");
$dumpvars(0,alu8_test);
$monitor($time,"A=%h,B=%h,Oc=%b,C=%h,cr=%b",A,B,Oc,C,cr);
#5 A=8'h57;B=8'h05;Oc=2'b00;
#5 A=8'h12;B=8'hac;Oc=2'b01;
#5 A=8'h52;B=8'haf;Oc=2'b10;
#5 A=8'hc6;B=8'h33;Oc=2'b11;
#5 $finish;
end 
endmodule