###################################################################

# Created by write_sdc for scenario [FUNC_WORST] on Sun Sep 25 02:32:31 2022

###################################################################
set sdc_version 2.1

set_units -time ps -resistance kOhm -capacitance fF -voltage V -current mA
#set_operating_conditions -analysis_type on_chip_variation typical_1.00 -library lib224_b15_7t_108pp_base_hp_psss_0p765v_125c_tttt_ctyp_ccslnt
set_max_fanout 16 [current_design]
set_max_transition 200 [current_design]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports clk_i]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports rst_ni]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[108]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[107]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[106]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[105]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[104]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[103]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[102]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[101]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[100]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[99]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[98]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[97]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[96]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[95]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[94]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[93]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[92]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[91]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[90]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[89]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[88]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[87]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[86]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[85]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[84]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[83]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[82]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[81]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[80]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[79]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[78]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[77]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[76]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[75]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[74]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[73]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[72]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[71]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[70]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[69]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[68]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[67]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[66]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[65]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[64]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[63]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[62]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[61]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[60]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[59]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[58]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[57]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[56]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[55]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[54]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[53]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[52]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[51]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[50]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[49]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[48]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[47]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[46]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[45]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[44]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[43]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[42]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[41]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[40]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[39]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[38]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[37]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[36]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[35]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[34]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[33]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[32]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[31]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[30]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[29]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[28]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[27]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[26]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[25]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[24]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[23]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[22]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[21]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[20]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[19]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[18]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[17]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[16]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[15]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[14]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[13]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[12]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[11]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[10]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[9]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[8]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[7]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[6]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[5]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[4]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[3]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[2]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[1]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[0]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[65]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[64]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[63]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[62]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[61]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[60]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[59]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[58]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[57]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[56]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[55]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[54]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[53]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[52]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[51]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[50]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[49]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[48]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[47]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[46]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[45]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[44]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[43]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[42]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[41]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[40]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[39]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[38]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[37]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[36]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[35]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[34]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[33]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[32]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[31]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[30]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[29]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[28]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[27]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[26]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[25]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[24]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[23]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[22]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[21]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[20]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[19]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[18]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[17]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[16]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[15]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[14]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[13]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[12]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[11]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[10]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[9]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[8]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[7]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[6]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[5]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[4]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[3]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[2]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[1]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[0]}]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_]
#set_max_time_borrow 0 [get_cells u_sram]
create_clock [get_ports clk_i]  -period 1000  -waveform {0 500}
set_clock_latency 500  [get_clocks clk_i]
set_clock_uncertainty -setup 250  [get_clocks clk_i]
set_clock_uncertainty -hold 150  [get_clocks clk_i]
set_clock_transition -max -rise 200 [get_clocks clk_i]
set_clock_transition -max -fall 200 [get_clocks clk_i]
set_clock_transition -min -rise 200 [get_clocks clk_i]
set_clock_transition -min -fall 200 [get_clocks clk_i]
create_clock -name virtual_clk  -period 1000  -waveform {0 500}
set_clock_latency 500  [get_clocks virtual_clk]
set_clock_uncertainty -setup 250  [get_clocks virtual_clk]
set_clock_uncertainty -hold 150  [get_clocks virtual_clk]
group_path -weight 5  -name REG2REG  -from [list [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_sram] [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]]  -to [list [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_sram] [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]]
group_path -name COMB  -from [list [get_ports clk_i] [get_ports rst_ni] [get_ports {tl_d_i[108]}] [get_ports {tl_d_i[107]}] [get_ports {tl_d_i[106]}] [get_ports {tl_d_i[105]}] [get_ports {tl_d_i[104]}] [get_ports {tl_d_i[103]}] [get_ports {tl_d_i[102]}] [get_ports {tl_d_i[101]}] [get_ports {tl_d_i[100]}] [get_ports {tl_d_i[99]}] [get_ports {tl_d_i[98]}] [get_ports {tl_d_i[97]}] [get_ports {tl_d_i[96]}] [get_ports {tl_d_i[95]}] [get_ports {tl_d_i[94]}] [get_ports {tl_d_i[93]}] [get_ports {tl_d_i[92]}] [get_ports {tl_d_i[91]}] [get_ports {tl_d_i[90]}] [get_ports {tl_d_i[89]}] [get_ports {tl_d_i[88]}] [get_ports {tl_d_i[87]}] [get_ports {tl_d_i[86]}] [get_ports {tl_d_i[85]}] [get_ports {tl_d_i[84]}] [get_ports {tl_d_i[83]}] [get_ports {tl_d_i[82]}] [get_ports {tl_d_i[81]}] [get_ports {tl_d_i[80]}] [get_ports {tl_d_i[79]}] [get_ports {tl_d_i[78]}] [get_ports {tl_d_i[77]}] [get_ports {tl_d_i[76]}] [get_ports {tl_d_i[75]}] [get_ports {tl_d_i[74]}] [get_ports {tl_d_i[73]}] [get_ports {tl_d_i[72]}] [get_ports {tl_d_i[71]}] [get_ports {tl_d_i[70]}] [get_ports {tl_d_i[69]}] [get_ports {tl_d_i[68]}] [get_ports {tl_d_i[67]}] [get_ports {tl_d_i[66]}] [get_ports {tl_d_i[65]}] [get_ports {tl_d_i[64]}] [get_ports {tl_d_i[63]}] [get_ports {tl_d_i[62]}] [get_ports {tl_d_i[61]}] [get_ports {tl_d_i[60]}] [get_ports {tl_d_i[59]}] [get_ports {tl_d_i[58]}] [get_ports {tl_d_i[57]}] [get_ports {tl_d_i[56]}] [get_ports {tl_d_i[55]}] [get_ports {tl_d_i[54]}] [get_ports {tl_d_i[53]}] [get_ports {tl_d_i[52]}] [get_ports {tl_d_i[51]}] [get_ports {tl_d_i[50]}] [get_ports {tl_d_i[49]}] [get_ports {tl_d_i[48]}] [get_ports {tl_d_i[47]}] [get_ports {tl_d_i[46]}] [get_ports {tl_d_i[45]}] [get_ports {tl_d_i[44]}] [get_ports {tl_d_i[43]}] [get_ports {tl_d_i[42]}] [get_ports {tl_d_i[41]}] [get_ports {tl_d_i[40]}] [get_ports {tl_d_i[39]}] [get_ports {tl_d_i[38]}] [get_ports {tl_d_i[37]}] [get_ports {tl_d_i[36]}] [get_ports {tl_d_i[35]}] [get_ports {tl_d_i[34]}] [get_ports {tl_d_i[33]}] [get_ports {tl_d_i[32]}] [get_ports {tl_d_i[31]}] [get_ports {tl_d_i[30]}] [get_ports {tl_d_i[29]}] [get_ports {tl_d_i[28]}] [get_ports {tl_d_i[27]}] [get_ports {tl_d_i[26]}] [get_ports {tl_d_i[25]}] [get_ports {tl_d_i[24]}] [get_ports {tl_d_i[23]}] [get_ports {tl_d_i[22]}] [get_ports {tl_d_i[21]}] [get_ports {tl_d_i[20]}] [get_ports {tl_d_i[19]}] [get_ports {tl_d_i[18]}] [get_ports {tl_d_i[17]}] [get_ports {tl_d_i[16]}] [get_ports {tl_d_i[15]}] [get_ports {tl_d_i[14]}] [get_ports {tl_d_i[13]}] [get_ports {tl_d_i[12]}] [get_ports {tl_d_i[11]}] [get_ports {tl_d_i[10]}] [get_ports {tl_d_i[9]}] [get_ports {tl_d_i[8]}] [get_ports {tl_d_i[7]}] [get_ports {tl_d_i[6]}] [get_ports {tl_d_i[5]}] [get_ports {tl_d_i[4]}] [get_ports {tl_d_i[3]}] [get_ports {tl_d_i[2]}] [get_ports {tl_d_i[1]}] [get_ports {tl_d_i[0]}]]  -to [list [get_ports {tl_d_o[65]}] [get_ports {tl_d_o[64]}] [get_ports {tl_d_o[63]}] [get_ports {tl_d_o[62]}] [get_ports {tl_d_o[61]}] [get_ports {tl_d_o[60]}] [get_ports {tl_d_o[59]}] [get_ports {tl_d_o[58]}] [get_ports {tl_d_o[57]}] [get_ports {tl_d_o[56]}] [get_ports {tl_d_o[55]}] [get_ports {tl_d_o[54]}] [get_ports {tl_d_o[53]}] [get_ports {tl_d_o[52]}] [get_ports {tl_d_o[51]}] [get_ports {tl_d_o[50]}] [get_ports {tl_d_o[49]}] [get_ports {tl_d_o[48]}] [get_ports {tl_d_o[47]}] [get_ports {tl_d_o[46]}] [get_ports {tl_d_o[45]}] [get_ports {tl_d_o[44]}] [get_ports {tl_d_o[43]}] [get_ports {tl_d_o[42]}] [get_ports {tl_d_o[41]}] [get_ports {tl_d_o[40]}] [get_ports {tl_d_o[39]}] [get_ports {tl_d_o[38]}] [get_ports {tl_d_o[37]}] [get_ports {tl_d_o[36]}] [get_ports {tl_d_o[35]}] [get_ports {tl_d_o[34]}] [get_ports {tl_d_o[33]}] [get_ports {tl_d_o[32]}] [get_ports {tl_d_o[31]}] [get_ports {tl_d_o[30]}] [get_ports {tl_d_o[29]}] [get_ports {tl_d_o[28]}] [get_ports {tl_d_o[27]}] [get_ports {tl_d_o[26]}] [get_ports {tl_d_o[25]}] [get_ports {tl_d_o[24]}] [get_ports {tl_d_o[23]}] [get_ports {tl_d_o[22]}] [get_ports {tl_d_o[21]}] [get_ports {tl_d_o[20]}] [get_ports {tl_d_o[19]}] [get_ports {tl_d_o[18]}] [get_ports {tl_d_o[17]}] [get_ports {tl_d_o[16]}] [get_ports {tl_d_o[15]}] [get_ports {tl_d_o[14]}] [get_ports {tl_d_o[13]}] [get_ports {tl_d_o[12]}] [get_ports {tl_d_o[11]}] [get_ports {tl_d_o[10]}] [get_ports {tl_d_o[9]}] [get_ports {tl_d_o[8]}] [get_ports {tl_d_o[7]}] [get_ports {tl_d_o[6]}] [get_ports {tl_d_o[5]}] [get_ports {tl_d_o[4]}] [get_ports {tl_d_o[3]}] [get_ports {tl_d_o[2]}] [get_ports {tl_d_o[1]}] [get_ports {tl_d_o[0]}]]
group_path -name INPUTS  -from [list [get_ports rst_ni] [get_ports {tl_d_i[108]}] [get_ports {tl_d_i[107]}] [get_ports {tl_d_i[106]}] [get_ports {tl_d_i[105]}] [get_ports {tl_d_i[104]}] [get_ports {tl_d_i[103]}] [get_ports {tl_d_i[102]}] [get_ports {tl_d_i[101]}] [get_ports {tl_d_i[100]}] [get_ports {tl_d_i[99]}] [get_ports {tl_d_i[98]}] [get_ports {tl_d_i[97]}] [get_ports {tl_d_i[96]}] [get_ports {tl_d_i[95]}] [get_ports {tl_d_i[94]}] [get_ports {tl_d_i[93]}] [get_ports {tl_d_i[92]}] [get_ports {tl_d_i[91]}] [get_ports {tl_d_i[90]}] [get_ports {tl_d_i[89]}] [get_ports {tl_d_i[88]}] [get_ports {tl_d_i[87]}] [get_ports {tl_d_i[86]}] [get_ports {tl_d_i[85]}] [get_ports {tl_d_i[84]}] [get_ports {tl_d_i[83]}] [get_ports {tl_d_i[82]}] [get_ports {tl_d_i[81]}] [get_ports {tl_d_i[80]}] [get_ports {tl_d_i[79]}] [get_ports {tl_d_i[78]}] [get_ports {tl_d_i[77]}] [get_ports {tl_d_i[76]}] [get_ports {tl_d_i[75]}] [get_ports {tl_d_i[74]}] [get_ports {tl_d_i[73]}] [get_ports {tl_d_i[72]}] [get_ports {tl_d_i[71]}] [get_ports {tl_d_i[70]}] [get_ports {tl_d_i[69]}] [get_ports {tl_d_i[68]}] [get_ports {tl_d_i[67]}] [get_ports {tl_d_i[66]}] [get_ports {tl_d_i[65]}] [get_ports {tl_d_i[64]}] [get_ports {tl_d_i[63]}] [get_ports {tl_d_i[62]}] [get_ports {tl_d_i[61]}] [get_ports {tl_d_i[60]}] [get_ports {tl_d_i[59]}] [get_ports {tl_d_i[58]}] [get_ports {tl_d_i[57]}] [get_ports {tl_d_i[56]}] [get_ports {tl_d_i[55]}] [get_ports {tl_d_i[54]}] [get_ports {tl_d_i[53]}] [get_ports {tl_d_i[52]}] [get_ports {tl_d_i[51]}] [get_ports {tl_d_i[50]}] [get_ports {tl_d_i[49]}] [get_ports {tl_d_i[48]}] [get_ports {tl_d_i[47]}] [get_ports {tl_d_i[46]}] [get_ports {tl_d_i[45]}] [get_ports {tl_d_i[44]}] [get_ports {tl_d_i[43]}] [get_ports {tl_d_i[42]}] [get_ports {tl_d_i[41]}] [get_ports {tl_d_i[40]}] [get_ports {tl_d_i[39]}] [get_ports {tl_d_i[38]}] [get_ports {tl_d_i[37]}] [get_ports {tl_d_i[36]}] [get_ports {tl_d_i[35]}] [get_ports {tl_d_i[34]}] [get_ports {tl_d_i[33]}] [get_ports {tl_d_i[32]}] [get_ports {tl_d_i[31]}] [get_ports {tl_d_i[30]}] [get_ports {tl_d_i[29]}] [get_ports {tl_d_i[28]}] [get_ports {tl_d_i[27]}] [get_ports {tl_d_i[26]}] [get_ports {tl_d_i[25]}] [get_ports {tl_d_i[24]}] [get_ports {tl_d_i[23]}] [get_ports {tl_d_i[22]}] [get_ports {tl_d_i[21]}] [get_ports {tl_d_i[20]}] [get_ports {tl_d_i[19]}] [get_ports {tl_d_i[18]}] [get_ports {tl_d_i[17]}] [get_ports {tl_d_i[16]}] [get_ports {tl_d_i[15]}] [get_ports {tl_d_i[14]}] [get_ports {tl_d_i[13]}] [get_ports {tl_d_i[12]}] [get_ports {tl_d_i[11]}] [get_ports {tl_d_i[10]}] [get_ports {tl_d_i[9]}] [get_ports {tl_d_i[8]}] [get_ports {tl_d_i[7]}] [get_ports {tl_d_i[6]}] [get_ports {tl_d_i[5]}] [get_ports {tl_d_i[4]}] [get_ports {tl_d_i[3]}] [get_ports {tl_d_i[2]}] [get_ports {tl_d_i[1]}] [get_ports {tl_d_i[0]}]]
group_path -name OUTPUTS  -to [list [get_ports {tl_d_o[65]}] [get_ports {tl_d_o[64]}] [get_ports {tl_d_o[63]}] [get_ports {tl_d_o[62]}] [get_ports {tl_d_o[61]}] [get_ports {tl_d_o[60]}] [get_ports {tl_d_o[59]}] [get_ports {tl_d_o[58]}] [get_ports {tl_d_o[57]}] [get_ports {tl_d_o[56]}] [get_ports {tl_d_o[55]}] [get_ports {tl_d_o[54]}] [get_ports {tl_d_o[53]}] [get_ports {tl_d_o[52]}] [get_ports {tl_d_o[51]}] [get_ports {tl_d_o[50]}] [get_ports {tl_d_o[49]}] [get_ports {tl_d_o[48]}] [get_ports {tl_d_o[47]}] [get_ports {tl_d_o[46]}] [get_ports {tl_d_o[45]}] [get_ports {tl_d_o[44]}] [get_ports {tl_d_o[43]}] [get_ports {tl_d_o[42]}] [get_ports {tl_d_o[41]}] [get_ports {tl_d_o[40]}] [get_ports {tl_d_o[39]}] [get_ports {tl_d_o[38]}] [get_ports {tl_d_o[37]}] [get_ports {tl_d_o[36]}] [get_ports {tl_d_o[35]}] [get_ports {tl_d_o[34]}] [get_ports {tl_d_o[33]}] [get_ports {tl_d_o[32]}] [get_ports {tl_d_o[31]}] [get_ports {tl_d_o[30]}] [get_ports {tl_d_o[29]}] [get_ports {tl_d_o[28]}] [get_ports {tl_d_o[27]}] [get_ports {tl_d_o[26]}] [get_ports {tl_d_o[25]}] [get_ports {tl_d_o[24]}] [get_ports {tl_d_o[23]}] [get_ports {tl_d_o[22]}] [get_ports {tl_d_o[21]}] [get_ports {tl_d_o[20]}] [get_ports {tl_d_o[19]}] [get_ports {tl_d_o[18]}] [get_ports {tl_d_o[17]}] [get_ports {tl_d_o[16]}] [get_ports {tl_d_o[15]}] [get_ports {tl_d_o[14]}] [get_ports {tl_d_o[13]}] [get_ports {tl_d_o[12]}] [get_ports {tl_d_o[11]}] [get_ports {tl_d_o[10]}] [get_ports {tl_d_o[9]}] [get_ports {tl_d_o[8]}] [get_ports {tl_d_o[7]}] [get_ports {tl_d_o[6]}] [get_ports {tl_d_o[5]}] [get_ports {tl_d_o[4]}] [get_ports {tl_d_o[3]}] [get_ports {tl_d_o[2]}] [get_ports {tl_d_o[1]}] [get_ports {tl_d_o[0]}]]
set_input_delay -clock virtual_clk  -max 100  [get_ports clk_i]
set_input_delay -clock virtual_clk  -min 50  [get_ports clk_i]
set_input_delay -clock virtual_clk  -max 100  [get_ports rst_ni]
set_input_delay -clock virtual_clk  -min 50  [get_ports rst_ni]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[108]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[108]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[107]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[107]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[106]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[106]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[105]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[105]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[104]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[104]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[103]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[103]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[102]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[102]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[101]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[101]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[100]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[100]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[99]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[99]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[98]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[98]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[97]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[97]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[96]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[96]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[95]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[95]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[94]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[94]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[93]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[93]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[92]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[92]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[91]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[91]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[90]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[90]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[89]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[89]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[88]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[88]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[87]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[87]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[86]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[86]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[85]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[85]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[84]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[84]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[83]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[83]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[82]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[82]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[81]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[81]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[80]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[80]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[79]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[79]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[78]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[78]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[77]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[77]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[76]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[76]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[75]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[75]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[74]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[74]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[73]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[73]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[72]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[72]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[71]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[71]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[70]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[70]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[69]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[69]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[68]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[68]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[67]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[67]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[66]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[66]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[65]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[65]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[64]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[64]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[63]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[63]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[62]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[62]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[61]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[61]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[60]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[60]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[59]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[59]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[58]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[58]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[57]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[57]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[56]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[56]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[55]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[55]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[54]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[54]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[53]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[53]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[52]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[52]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[51]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[51]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[50]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[50]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[49]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[49]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[48]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[48]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[47]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[47]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[46]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[46]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[45]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[45]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[44]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[44]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[43]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[43]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[42]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[42]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[41]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[41]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[40]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[40]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[39]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[39]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[38]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[38]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[37]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[37]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[36]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[36]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[35]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[35]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[34]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[34]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[33]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[33]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[32]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[32]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[31]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[31]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[30]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[30]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[29]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[29]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[28]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[28]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[27]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[27]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[26]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[26]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[25]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[25]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[24]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[24]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[23]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[23]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[22]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[22]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[21]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[21]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[20]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[20]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[19]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[19]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[18]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[18]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[17]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[17]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[16]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[16]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[15]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[15]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[14]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[14]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[13]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[13]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[12]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[12]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[11]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[11]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[10]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[10]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[9]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[9]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[8]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[8]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[7]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[7]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[6]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[6]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[5]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[5]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[4]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[4]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[3]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[3]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[2]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[2]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[1]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[1]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[0]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[0]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[65]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[65]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[64]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[64]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[63]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[63]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[62]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[62]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[61]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[61]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[60]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[60]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[59]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[59]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[58]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[58]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[57]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[57]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[56]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[56]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[55]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[55]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[54]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[54]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[53]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[53]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[52]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[52]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[51]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[51]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[50]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[50]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[49]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[49]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[48]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[48]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[47]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[47]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[46]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[46]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[45]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[45]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[44]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[44]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[43]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[43]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[42]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[42]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[41]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[41]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[40]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[40]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[39]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[39]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[38]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[38]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[37]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[37]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[36]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[36]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[35]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[35]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[34]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[34]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[33]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[33]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[32]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[32]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[31]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[31]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[30]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[30]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[29]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[29]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[28]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[28]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[27]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[27]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[26]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[26]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[25]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[25]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[24]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[24]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[23]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[23]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[22]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[22]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[21]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[21]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[20]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[20]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[19]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[19]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[18]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[18]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[17]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[17]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[16]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[16]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[15]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[15]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[14]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[14]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[13]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[13]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[12]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[12]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[11]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[11]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[10]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[10]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[9]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[9]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[8]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[8]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[7]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[7]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[6]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[6]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[5]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[5]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[4]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[4]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[3]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[3]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[2]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[2]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[1]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[1]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[0]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[0]}]
#set_load 3.57211  [get_nets rst_ni]
#set_resistance 0.339855  [get_nets rst_ni]
#set_load 0.672364  [get_nets {tl_d_i[61]}]
#set_resistance 0.0908554  [get_nets {tl_d_i[61]}]
#set_load 0.960499  [get_nets {tl_d_i[60]}]
#set_resistance 0.109018  [get_nets {tl_d_i[60]}]
#set_load 0.0743124  [get_nets {tl_d_o[65]}]
#set_resistance 0.0112216  [get_nets {tl_d_o[65]}]
#set_load 0.619766  [get_nets {tl_d_o[62]}]
#set_resistance 0.0917122  [get_nets {tl_d_o[62]}]
#set_load 0.0459198  [get_nets {tl_d_o[58]}]
#set_resistance 0.00671184  [get_nets {tl_d_o[58]}]
#set_load 0.0555316  [get_nets {tl_d_o[57]}]
#set_resistance 0.00806614  [get_nets {tl_d_o[57]}]
#set_load 0.214932  [get_nets {tl_d_o[56]}]
#set_resistance 0.0317655  [get_nets {tl_d_o[56]}]
#set_load 0.0337396  [get_nets {tl_d_o[55]}]
#set_resistance 0.00503838  [get_nets {tl_d_o[55]}]
#set_load 0.0904141  [get_nets {tl_d_o[54]}]
#set_resistance 0.01338  [get_nets {tl_d_o[54]}]
#set_load 0.0560656  [get_nets {tl_d_o[53]}]
#set_resistance 0.00823284  [get_nets {tl_d_o[53]}]
#set_load 0.169681  [get_nets {tl_d_o[52]}]
#set_resistance 0.025443  [get_nets {tl_d_o[52]}]
#set_load 0.121902  [get_nets {tl_d_o[51]}]
#set_resistance 0.018574  [get_nets {tl_d_o[51]}]
#set_load 0.104443  [get_nets {tl_d_o[50]}]
#set_resistance 0.015018  [get_nets {tl_d_o[50]}]
#set_load 0.0428105  [get_nets {tl_d_o[49]}]
#set_resistance 0.00644194  [get_nets {tl_d_o[49]}]
#set_load 0.213847  [get_nets {tl_d_o[47]}]
#set_resistance 0.0315488  [get_nets {tl_d_o[47]}]
#set_load 0.488479  [get_nets {tl_d_o[46]}]
#set_resistance 0.0700866  [get_nets {tl_d_o[46]}]
#set_load 0.127017  [get_nets {tl_d_o[45]}]
#set_resistance 0.0190253  [get_nets {tl_d_o[45]}]
#set_load 0.475525  [get_nets {tl_d_o[44]}]
#set_resistance 0.0689396  [get_nets {tl_d_o[44]}]
#set_load 0.149218  [get_nets {tl_d_o[43]}]
#set_resistance 0.0221723  [get_nets {tl_d_o[43]}]
#set_load 0.211792  [get_nets {tl_d_o[42]}]
#set_resistance 0.0316122  [get_nets {tl_d_o[42]}]
#set_load 0.217486  [get_nets {tl_d_o[41]}]
#set_resistance 0.0328902  [get_nets {tl_d_o[41]}]
#set_load 0.192634  [get_nets {tl_d_o[40]}]
#set_resistance 0.0288806  [get_nets {tl_d_o[40]}]
#set_load 0.0896718  [get_nets {tl_d_o[39]}]
#set_resistance 0.0127625  [get_nets {tl_d_o[39]}]
#set_load 0.0405594  [get_nets {tl_d_o[38]}]
#set_resistance 0.00608385  [get_nets {tl_d_o[38]}]
#set_load 0.170079  [get_nets {tl_d_o[37]}]
#set_resistance 0.0244706  [get_nets {tl_d_o[37]}]
#set_load 0.0599016  [get_nets {tl_d_o[36]}]
#set_resistance 0.00903252  [get_nets {tl_d_o[36]}]
#set_load 0.127421  [get_nets {tl_d_o[35]}]
#set_resistance 0.0184849  [get_nets {tl_d_o[35]}]
#set_load 0.0894456  [get_nets {tl_d_o[34]}]
#set_resistance 0.0130822  [get_nets {tl_d_o[34]}]
#set_load 0.196471  [get_nets {tl_d_o[33]}]
#set_resistance 0.0280459  [get_nets {tl_d_o[33]}]
#set_load 0.189809  [get_nets {tl_d_o[32]}]
#set_resistance 0.0284665  [get_nets {tl_d_o[32]}]
#set_load 0.183625  [get_nets {tl_d_o[31]}]
#set_resistance 0.0278044  [get_nets {tl_d_o[31]}]
#set_load 0.935895  [get_nets {tl_d_o[30]}]
#set_resistance 0.142644  [get_nets {tl_d_o[30]}]
#set_load 0.069654  [get_nets {tl_d_o[29]}]
#set_resistance 0.0102651  [get_nets {tl_d_o[29]}]
#set_load 0.325718  [get_nets {tl_d_o[28]}]
#set_resistance 0.0494489  [get_nets {tl_d_o[28]}]
#set_load 0.198416  [get_nets {tl_d_o[27]}]
#set_resistance 0.0298673  [get_nets {tl_d_o[27]}]
#set_load 0.0729476  [get_nets {tl_d_o[26]}]
#set_resistance 0.0107112  [get_nets {tl_d_o[26]}]
#set_load 0.171453  [get_nets {tl_d_o[25]}]
#set_resistance 0.0251619  [get_nets {tl_d_o[25]}]
#set_load 0.153459  [get_nets {tl_d_o[24]}]
#set_resistance 0.022309  [get_nets {tl_d_o[24]}]
#set_load 0.140119  [get_nets {tl_d_o[23]}]
#set_resistance 0.0207511  [get_nets {tl_d_o[23]}]
#set_load 0.143027  [get_nets {tl_d_o[22]}]
#set_resistance 0.0215743  [get_nets {tl_d_o[22]}]
#set_load 0.321359  [get_nets {tl_d_o[21]}]
#set_resistance 0.0458908  [get_nets {tl_d_o[21]}]
#set_load 0.172916  [get_nets {tl_d_o[20]}]
#set_resistance 0.0252642  [get_nets {tl_d_o[20]}]
#set_load 0.171838  [get_nets {tl_d_o[19]}]
#set_resistance 0.0256955  [get_nets {tl_d_o[19]}]
#set_load 0.174866  [get_nets {tl_d_o[18]}]
#set_resistance 0.0262976  [get_nets {tl_d_o[18]}]
#set_load 0.342705  [get_nets {tl_d_o[17]}]
#set_resistance 0.0509356  [get_nets {tl_d_o[17]}]
#set_load 0.483725  [get_nets {tl_d_o[16]}]
#set_resistance 0.0727079  [get_nets {tl_d_o[16]}]
#set_load 0.0437505  [get_nets {tl_d_o[8]}]
#set_resistance 0.00662861  [get_nets {tl_d_o[8]}]
#set_load 1.05261  [get_nets {tl_d_o[7]}]
#set_resistance 0.159079  [get_nets {tl_d_o[7]}]
#set_load 0.143846  [get_nets {tl_d_o[6]}]
#set_resistance 0.0207446  [get_nets {tl_d_o[6]}]
#set_load 0.956366  [get_nets {tl_d_o[5]}]
#set_resistance 0.145675  [get_nets {tl_d_o[5]}]
#set_load 0.0794871  [get_nets {tl_d_o[4]}]
#set_resistance 0.0116616  [get_nets {tl_d_o[4]}]
#set_load 0.987741  [get_nets {tl_d_o[3]}]
#set_resistance 0.14997  [get_nets {tl_d_o[3]}]
#set_load 0.179572  [get_nets {tl_d_o[2]}]
#set_resistance 0.02576  [get_nets {tl_d_o[2]}]
#set_load 0.320965  [get_nets {tl_d_o[1]}]
#set_resistance 0.0488246  [get_nets {tl_d_o[1]}]
#set_load 0.564316  [get_nets {tl_d_o[0]}]
#set_resistance 0.083629  [get_nets {tl_d_o[0]}]
#set_load 0.890906  [get_nets rvalid]
#set_resistance 0.127491  [get_nets rvalid]
#set_load 1.71026  [get_nets wen]
#set_resistance 0.203302  [get_nets wen]
#set_load 0.433338  [get_nets N1]
#set_resistance 0.0625832  [get_nets N1]
#set_load 0.698736  [get_nets n_0_net_]
#set_resistance 0.0962921  [get_nets n_0_net_]
#set_load 0.585333  [get_nets {addr[10]}]
#set_resistance 0.0876795  [get_nets {addr[10]}]
#set_load 0.377345  [get_nets {addr[9]}]
#set_resistance 0.0557985  [get_nets {addr[9]}]
#set_load 0.39743  [get_nets {addr[8]}]
#set_resistance 0.0592595  [get_nets {addr[8]}]
#set_load 0.42892  [get_nets {addr[7]}]
#set_resistance 0.0621069  [get_nets {addr[7]}]
#set_load 0.343149  [get_nets {addr[6]}]
#set_resistance 0.0501619  [get_nets {addr[6]}]
#set_load 0.444815  [get_nets {addr[5]}]
#set_resistance 0.0660036  [get_nets {addr[5]}]
#set_load 0.417829  [get_nets {addr[4]}]
#set_resistance 0.0625123  [get_nets {addr[4]}]
#set_load 0.397139  [get_nets {addr[3]}]
#set_resistance 0.0584405  [get_nets {addr[3]}]
#set_load 0.477276  [get_nets {addr[2]}]
#set_resistance 0.0710401  [get_nets {addr[2]}]
#set_load 0.531866  [get_nets {addr[1]}]
#set_resistance 0.0796317  [get_nets {addr[1]}]
#set_load 0.443631  [get_nets {addr[0]}]
#set_resistance 0.0664167  [get_nets {addr[0]}]
#set_load 0.44459  [get_nets {wdata[31]}]
#set_resistance 0.0666327  [get_nets {wdata[31]}]
#set_load 0.655203  [get_nets {wdata[30]}]
#set_resistance 0.0961538  [get_nets {wdata[30]}]
#set_load 0.567509  [get_nets {wdata[29]}]
#set_resistance 0.0836542  [get_nets {wdata[29]}]
#set_load 0.19734  [get_nets {wdata[28]}]
#set_resistance 0.0297206  [get_nets {wdata[28]}]
#set_load 0.47728  [get_nets {wdata[27]}]
#set_resistance 0.0707424  [get_nets {wdata[27]}]
#set_load 0.706213  [get_nets {wdata[26]}]
#set_resistance 0.10658  [get_nets {wdata[26]}]
#set_load 0.325784  [get_nets {wdata[25]}]
#set_resistance 0.0492275  [get_nets {wdata[25]}]
#set_load 0.463271  [get_nets {wdata[24]}]
#set_resistance 0.0673358  [get_nets {wdata[24]}]
#set_load 0.74663  [get_nets {wdata[23]}]
#set_resistance 0.113171  [get_nets {wdata[23]}]
#set_load 0.633576  [get_nets {wdata[22]}]
#set_resistance 0.0960632  [get_nets {wdata[22]}]
#set_load 0.511141  [get_nets {wdata[21]}]
#set_resistance 0.0773751  [get_nets {wdata[21]}]
#set_load 0.553785  [get_nets {wdata[20]}]
#set_resistance 0.0839503  [get_nets {wdata[20]}]
#set_load 0.742419  [get_nets {wdata[19]}]
#set_resistance 0.112585  [get_nets {wdata[19]}]
#set_load 0.427003  [get_nets {wdata[18]}]
#set_resistance 0.0645761  [get_nets {wdata[18]}]
#set_load 0.636876  [get_nets {wdata[17]}]
#set_resistance 0.0965153  [get_nets {wdata[17]}]
#set_load 0.414644  [get_nets {wdata[16]}]
#set_resistance 0.0621836  [get_nets {wdata[16]}]
#set_load 0.365006  [get_nets {wdata[15]}]
#set_resistance 0.0540365  [get_nets {wdata[15]}]
#set_load 0.280151  [get_nets {wdata[14]}]
#set_resistance 0.0421263  [get_nets {wdata[14]}]
#set_load 0.482594  [get_nets {wdata[13]}]
#set_resistance 0.0731447  [get_nets {wdata[13]}]
#set_load 0.421637  [get_nets {wdata[12]}]
#set_resistance 0.063843  [get_nets {wdata[12]}]
#set_load 0.294775  [get_nets {wdata[11]}]
#set_resistance 0.0445209  [get_nets {wdata[11]}]
#set_load 0.91454  [get_nets {wdata[10]}]
#set_resistance 0.137593  [get_nets {wdata[10]}]
#set_load 0.273602  [get_nets {wdata[9]}]
#set_resistance 0.0402068  [get_nets {wdata[9]}]
#set_load 0.222115  [get_nets {wdata[8]}]
#set_resistance 0.0325622  [get_nets {wdata[8]}]
#set_load 0.36425  [get_nets {wdata[7]}]
#set_resistance 0.0540494  [get_nets {wdata[7]}]
#set_load 0.341989  [get_nets {wdata[6]}]
#set_resistance 0.0493785  [get_nets {wdata[6]}]
#set_load 0.413338  [get_nets {wdata[5]}]
#set_resistance 0.0609848  [get_nets {wdata[5]}]
#set_load 0.343292  [get_nets {wdata[4]}]
#set_resistance 0.0514237  [get_nets {wdata[4]}]
#set_load 0.413332  [get_nets {wdata[3]}]
#set_resistance 0.0606229  [get_nets {wdata[3]}]
#set_load 0.380733  [get_nets {wdata[2]}]
#set_resistance 0.0557957  [get_nets {wdata[2]}]
#set_load 0.400785  [get_nets {wdata[1]}]
#set_resistance 0.0599804  [get_nets {wdata[1]}]
#set_load 0.397289  [get_nets {wdata[0]}]
#set_resistance 0.0580503  [get_nets {wdata[0]}]
#set_load 0.927346  [get_nets {rdata[31]}]
#set_resistance 0.137548  [get_nets {rdata[31]}]
#set_load 0.889015  [get_nets {rdata[30]}]
#set_resistance 0.128501  [get_nets {rdata[30]}]
#set_load 0.893183  [get_nets {rdata[29]}]
#set_resistance 0.128725  [get_nets {rdata[29]}]
#set_load 0.89415  [get_nets {rdata[28]}]
#set_resistance 0.132017  [get_nets {rdata[28]}]
#set_load 0.814937  [get_nets {rdata[27]}]
#set_resistance 0.120976  [get_nets {rdata[27]}]
#set_load 0.742165  [get_nets {rdata[26]}]
#set_resistance 0.111293  [get_nets {rdata[26]}]
#set_load 0.81838  [get_nets {rdata[25]}]
#set_resistance 0.122842  [get_nets {rdata[25]}]
#set_load 0.865027  [get_nets {rdata[24]}]
#set_resistance 0.125092  [get_nets {rdata[24]}]
#set_load 0.413596  [get_nets {rdata[23]}]
#set_resistance 0.0615234  [get_nets {rdata[23]}]
#set_load 0.795968  [get_nets {rdata[22]}]
#set_resistance 0.114918  [get_nets {rdata[22]}]
#set_load 0.475129  [get_nets {rdata[21]}]
#set_resistance 0.0704725  [get_nets {rdata[21]}]
#set_load 0.705488  [get_nets {rdata[20]}]
#set_resistance 0.101503  [get_nets {rdata[20]}]
#set_load 0.434032  [get_nets {rdata[19]}]
#set_resistance 0.0638133  [get_nets {rdata[19]}]
#set_load 1.04154  [get_nets {rdata[18]}]
#set_resistance 0.150658  [get_nets {rdata[18]}]
#set_load 0.256849  [get_nets {rdata[17]}]
#set_resistance 0.0387333  [get_nets {rdata[17]}]
#set_load 0.309794  [get_nets {rdata[16]}]
#set_resistance 0.04627  [get_nets {rdata[16]}]
#set_load 0.391433  [get_nets {rdata[15]}]
#set_resistance 0.0567422  [get_nets {rdata[15]}]
#set_load 0.374018  [get_nets {rdata[14]}]
#set_resistance 0.0537585  [get_nets {rdata[14]}]
#set_load 0.512719  [get_nets {rdata[13]}]
#set_resistance 0.0736546  [get_nets {rdata[13]}]
#set_load 0.573202  [get_nets {rdata[12]}]
#set_resistance 0.0819726  [get_nets {rdata[12]}]
#set_load 0.48929  [get_nets {rdata[11]}]
#set_resistance 0.0695661  [get_nets {rdata[11]}]
#set_load 0.973092  [get_nets {rdata[10]}]
#set_resistance 0.141807  [get_nets {rdata[10]}]
#set_load 0.774285  [get_nets {rdata[9]}]
#set_resistance 0.113695  [get_nets {rdata[9]}]
#set_load 0.703821  [get_nets {rdata[8]}]
#set_resistance 0.103833  [get_nets {rdata[8]}]
#set_load 0.638003  [get_nets {rdata[7]}]
#set_resistance 0.0961135  [get_nets {rdata[7]}]
#set_load 0.588323  [get_nets {rdata[6]}]
#set_resistance 0.0892679  [get_nets {rdata[6]}]
#set_load 0.753827  [get_nets {rdata[5]}]
#set_resistance 0.110354  [get_nets {rdata[5]}]
#set_load 0.754894  [get_nets {rdata[4]}]
#set_resistance 0.110909  [get_nets {rdata[4]}]
#set_load 0.627023  [get_nets {rdata[3]}]
#set_resistance 0.0945057  [get_nets {rdata[3]}]
#set_load 0.571246  [get_nets {rdata[2]}]
#set_resistance 0.086654  [get_nets {rdata[2]}]
#set_load 0.185436  [get_nets {rdata[1]}]
#set_resistance 0.0278095  [get_nets {rdata[1]}]
#set_load 0.702446  [get_nets {rdata[0]}]
#set_resistance 0.103773  [get_nets {rdata[0]}]
#set_load 0.542661  [get_nets u_tlul_adapter_sram_N210]
#set_resistance 0.0786757  [get_nets u_tlul_adapter_sram_N210]
#set_load 1.16397  [get_nets {u_tlul_adapter_sram_rdata_tlword[0]}]
#set_resistance 0.176258  [get_nets {u_tlul_adapter_sram_rdata_tlword[0]}]
#set_load 1.25046  [get_nets {u_tlul_adapter_sram_rdata_tlword[1]}]
#set_resistance 0.18847  [get_nets {u_tlul_adapter_sram_rdata_tlword[1]}]
#set_load 0.57566  [get_nets {u_tlul_adapter_sram_rdata_tlword[2]}]
#set_resistance 0.0855776  [get_nets {u_tlul_adapter_sram_rdata_tlword[2]}]
#set_load 0.575992  [get_nets {u_tlul_adapter_sram_rdata_tlword[3]}]
#set_resistance 0.0854162  [get_nets {u_tlul_adapter_sram_rdata_tlword[3]}]
#set_load 0.430055  [get_nets {u_tlul_adapter_sram_rdata_tlword[4]}]
#set_resistance 0.0614833  [get_nets {u_tlul_adapter_sram_rdata_tlword[4]}]
#set_load 0.264895  [get_nets {u_tlul_adapter_sram_rdata_tlword[5]}]
#set_resistance 0.0379065  [get_nets {u_tlul_adapter_sram_rdata_tlword[5]}]
#set_load 0.793745  [get_nets {u_tlul_adapter_sram_rdata_tlword[6]}]
#set_resistance 0.113924  [get_nets {u_tlul_adapter_sram_rdata_tlword[6]}]
#set_load 0.60475  [get_nets {u_tlul_adapter_sram_rdata_tlword[7]}]
#set_resistance 0.0867058  [get_nets {u_tlul_adapter_sram_rdata_tlword[7]}]
#set_load 0.439452  [get_nets {u_tlul_adapter_sram_rdata_tlword[8]}]
#set_resistance 0.0638228  [get_nets {u_tlul_adapter_sram_rdata_tlword[8]}]
#set_load 0.512534  [get_nets {u_tlul_adapter_sram_rdata_tlword[9]}]
#set_resistance 0.0734842  [get_nets {u_tlul_adapter_sram_rdata_tlword[9]}]
#set_load 0.981309  [get_nets {u_tlul_adapter_sram_rdata_tlword[10]}]
#set_resistance 0.147969  [get_nets {u_tlul_adapter_sram_rdata_tlword[10]}]
#set_load 0.46488  [get_nets {u_tlul_adapter_sram_rdata_tlword[11]}]
#set_resistance 0.0672696  [get_nets {u_tlul_adapter_sram_rdata_tlword[11]}]
#set_load 0.298876  [get_nets {u_tlul_adapter_sram_rdata_tlword[12]}]
#set_resistance 0.043892  [get_nets {u_tlul_adapter_sram_rdata_tlword[12]}]
#set_load 0.677965  [get_nets {u_tlul_adapter_sram_rdata_tlword[13]}]
#set_resistance 0.0994093  [get_nets {u_tlul_adapter_sram_rdata_tlword[13]}]
#set_load 0.838168  [get_nets {u_tlul_adapter_sram_rdata_tlword[14]}]
#set_resistance 0.125775  [get_nets {u_tlul_adapter_sram_rdata_tlword[14]}]
#set_load 0.383156  [get_nets {u_tlul_adapter_sram_rdata_tlword[15]}]
#set_resistance 0.0559739  [get_nets {u_tlul_adapter_sram_rdata_tlword[15]}]
#set_load 0.40238  [get_nets {u_tlul_adapter_sram_rdata_tlword[16]}]
#set_resistance 0.0583439  [get_nets {u_tlul_adapter_sram_rdata_tlword[16]}]
#set_load 0.518918  [get_nets {u_tlul_adapter_sram_rdata_tlword[17]}]
#set_resistance 0.0765059  [get_nets {u_tlul_adapter_sram_rdata_tlword[17]}]
#set_load 1.10377  [get_nets {u_tlul_adapter_sram_rdata_tlword[18]}]
#set_resistance 0.165846  [get_nets {u_tlul_adapter_sram_rdata_tlword[18]}]
#set_load 0.751903  [get_nets {u_tlul_adapter_sram_rdata_tlword[19]}]
#set_resistance 0.109017  [get_nets {u_tlul_adapter_sram_rdata_tlword[19]}]
#set_load 0.454683  [get_nets {u_tlul_adapter_sram_rdata_tlword[20]}]
#set_resistance 0.0673361  [get_nets {u_tlul_adapter_sram_rdata_tlword[20]}]
#set_load 0.644126  [get_nets {u_tlul_adapter_sram_rdata_tlword[21]}]
#set_resistance 0.0930568  [get_nets {u_tlul_adapter_sram_rdata_tlword[21]}]
#set_load 0.571857  [get_nets {u_tlul_adapter_sram_rdata_tlword[22]}]
#set_resistance 0.0840192  [get_nets {u_tlul_adapter_sram_rdata_tlword[22]}]
#set_load 1.16869  [get_nets {u_tlul_adapter_sram_rdata_tlword[23]}]
#set_resistance 0.176666  [get_nets {u_tlul_adapter_sram_rdata_tlword[23]}]
#set_load 0.87689  [get_nets {u_tlul_adapter_sram_rdata_tlword[24]}]
#set_resistance 0.129023  [get_nets {u_tlul_adapter_sram_rdata_tlword[24]}]
#set_load 0.350241  [get_nets {u_tlul_adapter_sram_rdata_tlword[25]}]
#set_resistance 0.0531587  [get_nets {u_tlul_adapter_sram_rdata_tlword[25]}]
#set_load 0.406019  [get_nets {u_tlul_adapter_sram_rdata_tlword[26]}]
#set_resistance 0.0607302  [get_nets {u_tlul_adapter_sram_rdata_tlword[26]}]
#set_load 0.617958  [get_nets {u_tlul_adapter_sram_rdata_tlword[27]}]
#set_resistance 0.0898857  [get_nets {u_tlul_adapter_sram_rdata_tlword[27]}]
#set_load 0.390174  [get_nets {u_tlul_adapter_sram_rdata_tlword[28]}]
#set_resistance 0.0570731  [get_nets {u_tlul_adapter_sram_rdata_tlword[28]}]
#set_load 0.493698  [get_nets {u_tlul_adapter_sram_rdata_tlword[29]}]
#set_resistance 0.0719804  [get_nets {u_tlul_adapter_sram_rdata_tlword[29]}]
#set_load 0.368118  [get_nets {u_tlul_adapter_sram_rdata_tlword[30]}]
#set_resistance 0.0541138  [get_nets {u_tlul_adapter_sram_rdata_tlword[30]}]
#set_load 0.483744  [get_nets {u_tlul_adapter_sram_rdata_tlword[31]}]
#set_resistance 0.0720075  [get_nets {u_tlul_adapter_sram_rdata_tlword[31]}]
#set_load 0.546529  [get_nets u_tlul_adapter_sram_reqfifo_wdata_op__0_]
#set_resistance 0.0773274  [get_nets u_tlul_adapter_sram_reqfifo_wdata_op__0_]
#set_load 0.744303  [get_nets {tl_d_i[0]}]
#set_resistance 0.109141  [get_nets {tl_d_i[0]}]
#set_load 0.294612  [get_nets {tl_d_i[24]}]
#set_resistance 0.0426695  [get_nets {tl_d_i[24]}]
#set_load 0.339751  [get_nets {tl_d_i[25]}]
#set_resistance 0.0509468  [get_nets {tl_d_i[25]}]
#set_load 0.475422  [get_nets {tl_d_i[26]}]
#set_resistance 0.0704976  [get_nets {tl_d_i[26]}]
#set_load 0.418991  [get_nets {tl_d_i[27]}]
#set_resistance 0.0617547  [get_nets {tl_d_i[27]}]
#set_load 0.415005  [get_nets {tl_d_i[28]}]
#set_resistance 0.0626236  [get_nets {tl_d_i[28]}]
#set_load 0.472127  [get_nets {tl_d_i[29]}]
#set_resistance 0.0702149  [get_nets {tl_d_i[29]}]
#set_load 0.402214  [get_nets {tl_d_i[30]}]
#set_resistance 0.0588274  [get_nets {tl_d_i[30]}]
#set_load 0.411551  [get_nets {tl_d_i[31]}]
#set_resistance 0.0615285  [get_nets {tl_d_i[31]}]
#set_load 0.289667  [get_nets {tl_d_i[32]}]
#set_resistance 0.0429663  [get_nets {tl_d_i[32]}]
#set_load 0.34259  [get_nets {tl_d_i[33]}]
#set_resistance 0.0508298  [get_nets {tl_d_i[33]}]
#set_load 0.961988  [get_nets {tl_d_i[34]}]
#set_resistance 0.144933  [get_nets {tl_d_i[34]}]
#set_load 0.227186  [get_nets {tl_d_i[35]}]
#set_resistance 0.0343267  [get_nets {tl_d_i[35]}]
#set_load 0.464778  [get_nets {tl_d_i[36]}]
#set_resistance 0.0705263  [get_nets {tl_d_i[36]}]
#set_load 0.527171  [get_nets {tl_d_i[37]}]
#set_resistance 0.0800468  [get_nets {tl_d_i[37]}]
#set_load 0.215434  [get_nets {tl_d_i[38]}]
#set_resistance 0.0323699  [get_nets {tl_d_i[38]}]
#set_load 0.298853  [get_nets {tl_d_i[39]}]
#set_resistance 0.0440612  [get_nets {tl_d_i[39]}]
#set_load 0.347056  [get_nets {tl_d_i[40]}]
#set_resistance 0.0519894  [get_nets {tl_d_i[40]}]
#set_load 0.567851  [get_nets {tl_d_i[41]}]
#set_resistance 0.0861022  [get_nets {tl_d_i[41]}]
#set_load 0.356543  [get_nets {tl_d_i[42]}]
#set_resistance 0.0539442  [get_nets {tl_d_i[42]}]
#set_load 0.677702  [get_nets {tl_d_i[43]}]
#set_resistance 0.102828  [get_nets {tl_d_i[43]}]
#set_load 0.479017  [get_nets {tl_d_i[44]}]
#set_resistance 0.0726618  [get_nets {tl_d_i[44]}]
#set_load 0.442117  [get_nets {tl_d_i[45]}]
#set_resistance 0.0669621  [get_nets {tl_d_i[45]}]
#set_load 0.570296  [get_nets {tl_d_i[46]}]
#set_resistance 0.0865257  [get_nets {tl_d_i[46]}]
#set_load 0.689093  [get_nets {tl_d_i[47]}]
#set_resistance 0.104509  [get_nets {tl_d_i[47]}]
#set_load 0.491905  [get_nets {tl_d_i[48]}]
#set_resistance 0.0719695  [get_nets {tl_d_i[48]}]
#set_load 0.248954  [get_nets {tl_d_i[49]}]
#set_resistance 0.0377863  [get_nets {tl_d_i[49]}]
#set_load 0.718572  [get_nets {tl_d_i[50]}]
#set_resistance 0.108733  [get_nets {tl_d_i[50]}]
#set_load 0.397578  [get_nets {tl_d_i[51]}]
#set_resistance 0.0588635  [get_nets {tl_d_i[51]}]
#set_load 0.231717  [get_nets {tl_d_i[52]}]
#set_resistance 0.0352299  [get_nets {tl_d_i[52]}]
#set_load 0.484935  [get_nets {tl_d_i[53]}]
#set_resistance 0.0713376  [get_nets {tl_d_i[53]}]
#set_load 0.588903  [get_nets {tl_d_i[54]}]
#set_resistance 0.0863177  [get_nets {tl_d_i[54]}]
#set_load 0.357708  [get_nets {tl_d_i[55]}]
#set_resistance 0.0536594  [get_nets {tl_d_i[55]}]
#set_load 1.20685  [get_nets {tl_d_i[56]}]
#set_resistance 0.137556  [get_nets {tl_d_i[56]}]
#set_load 1.03883  [get_nets {tl_d_i[57]}]
#set_resistance 0.119184  [get_nets {tl_d_i[57]}]
#set_load 1.02602  [get_nets {tl_d_i[58]}]
#set_resistance 0.12234  [get_nets {tl_d_i[58]}]
#set_load 1.23391  [get_nets {tl_d_i[59]}]
#set_resistance 0.140277  [get_nets {tl_d_i[59]}]
#set_load 0.378768  [get_nets {tl_d_i[62]}]
#set_resistance 0.0567995  [get_nets {tl_d_i[62]}]
#set_load 0.456951  [get_nets {tl_d_i[63]}]
#set_resistance 0.0684824  [get_nets {tl_d_i[63]}]
#set_load 0.400924  [get_nets {tl_d_i[64]}]
#set_resistance 0.0596719  [get_nets {tl_d_i[64]}]
#set_load 0.326532  [get_nets {tl_d_i[65]}]
#set_resistance 0.0479478  [get_nets {tl_d_i[65]}]
#set_load 0.345785  [get_nets {tl_d_i[66]}]
#set_resistance 0.0518007  [get_nets {tl_d_i[66]}]
#set_load 0.371336  [get_nets {tl_d_i[67]}]
#set_resistance 0.0550732  [get_nets {tl_d_i[67]}]
#set_load 0.275414  [get_nets {tl_d_i[68]}]
#set_resistance 0.0401069  [get_nets {tl_d_i[68]}]
#set_load 0.359749  [get_nets {tl_d_i[69]}]
#set_resistance 0.051833  [get_nets {tl_d_i[69]}]
#set_load 0.326823  [get_nets {tl_d_i[70]}]
#set_resistance 0.0487668  [get_nets {tl_d_i[70]}]
#set_load 0.305301  [get_nets {tl_d_i[71]}]
#set_resistance 0.0450869  [get_nets {tl_d_i[71]}]
#set_load 0.533394  [get_nets {tl_d_i[72]}]
#set_resistance 0.0800321  [get_nets {tl_d_i[72]}]
#set_load 1.65019  [get_nets {tl_d_i[92]}]
#set_resistance 0.247831  [get_nets {tl_d_i[92]}]
#set_load 1.48544  [get_nets {tl_d_i[93]}]
#set_resistance 0.22466  [get_nets {tl_d_i[93]}]
#set_load 0.271085  [get_nets {tl_d_i[94]}]
#set_resistance 0.0408278  [get_nets {tl_d_i[94]}]
#set_load 0.299574  [get_nets {tl_d_i[95]}]
#set_resistance 0.044842  [get_nets {tl_d_i[95]}]
#set_load 1.44455  [get_nets {tl_d_i[96]}]
#set_resistance 0.217214  [get_nets {tl_d_i[96]}]
#set_load 1.24084  [get_nets {tl_d_i[97]}]
#set_resistance 0.188552  [get_nets {tl_d_i[97]}]
#set_load 1.27612  [get_nets {tl_d_i[98]}]
#set_resistance 0.19402  [get_nets {tl_d_i[98]}]
#set_load 0.425288  [get_nets {tl_d_i[99]}]
#set_resistance 0.064198  [get_nets {tl_d_i[99]}]
#set_load 1.35969  [get_nets {tl_d_i[100]}]
#set_resistance 0.171817  [get_nets {tl_d_i[100]}]
#set_load 1.26268  [get_nets {tl_d_i[101]}]
#set_resistance 0.152308  [get_nets {tl_d_i[101]}]
#set_load 0.634269  [get_nets {tl_d_i[105]}]
#set_resistance 0.0860067  [get_nets {tl_d_i[105]}]
#set_load 0.625634  [get_nets {tl_d_i[106]}]
#set_resistance 0.0849309  [get_nets {tl_d_i[106]}]
#set_load 0.706578  [get_nets {tl_d_i[107]}]
#set_resistance 0.0900277  [get_nets {tl_d_i[107]}]
#set_load 0.531812  [get_nets {tl_d_i[108]}]
#set_resistance 0.0776466  [get_nets {tl_d_i[108]}]
#set_load 0.440789  [get_nets {tl_d_i[15]}]
#set_resistance 0.065337  [get_nets {tl_d_i[15]}]
#set_load 0.875032  [get_nets {tl_d_i[16]}]
#set_resistance 0.128229  [get_nets {tl_d_i[16]}]
#set_load 0.83841  [get_nets {tl_d_i[17]}]
#set_resistance 0.122987  [get_nets {tl_d_i[17]}]
#set_load 0.593968  [get_nets {tl_d_i[18]}]
#set_resistance 0.0869614  [get_nets {tl_d_i[18]}]
#set_load 1.83265  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.272937  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 1.32013  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.200831  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 0.148318  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.0222836  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.409588  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.0589598  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 1.6458  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.245043  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 1.15138  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[5]}]
#set_resistance 0.175072  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[5]}]
#set_load 1.199  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[6]}]
#set_resistance 0.182717  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[6]}]
#set_load 0.404931  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[7]}]
#set_resistance 0.0599997  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[7]}]
#set_load 0.147998  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.0222817  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.971753  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.138063  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 0.226764  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.0326722  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.162873  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.0239365  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.371121  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.0533615  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.221879  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.031726  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.836752  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.110983  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.0487359  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.00719594  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.404112  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.0572687  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.29926  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0437251  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.260803  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.037654  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.461202  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0659514  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.456585  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0652287  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.345617  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0519632  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_load 1.02441  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.145884  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 1.59038  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.225531  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 1.34613  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.190085  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 1.32548  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.187099  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.699279  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.100613  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.318618  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0459734  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.37463  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0543985  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.611797  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0878753  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.577633  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0843754  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_load 1.47266  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.201751  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 0.342886  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.0496758  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 0.972239  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.146461  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.109034  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.0161433  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 0.795395  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.119532  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.539893  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[5]}]
#set_resistance 0.0789741  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[5]}]
#set_load 0.745942  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[6]}]
#set_resistance 0.112986  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[6]}]
#set_load 0.223443  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[7]}]
#set_resistance 0.0338195  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[7]}]
#set_load 1.3546  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.203159  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.639627  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.0968238  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 0.454907  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.0685633  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.608118  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.0899427  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.562526  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.0793043  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.121797  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.0173883  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.818074  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.117393  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.437272  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0631908  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.317702  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.0466683  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.685334  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_resistance 0.0976678  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_load 0.568634  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_resistance 0.0829139  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_load 0.211771  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_resistance 0.0299834  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_load 0.125145  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_resistance 0.0187046  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_load 0.719574  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_resistance 0.103596  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_load 0.678018  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_resistance 0.103169  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_load 0.397216  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_resistance 0.056824  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_load 0.411039  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_resistance 0.059564  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_load 0.414661  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_resistance 0.060088  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_load 0.0839341  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_resistance 0.0119104  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_load 0.701346  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_resistance 0.0998899  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_load 0.102772  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_resistance 0.0149903  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_load 0.319825  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_resistance 0.0453503  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_load 0.509598  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_resistance 0.0723747  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_load 1.26051  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_resistance 0.189062  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_load 0.644035  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_resistance 0.0962961  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_load 0.433673  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_resistance 0.0649144  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_load 0.518156  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_resistance 0.0765304  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_load 0.798018  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_resistance 0.115176  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_load 0.248778  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_resistance 0.0370906  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_load 0.308718  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_resistance 0.0458257  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_load 0.555158  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_resistance 0.0804678  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_load 0.296215  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_resistance 0.0449325  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_load 0.509279  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0721451  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.100765  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0148964  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.471843  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0674287  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.362474  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0519955  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 1.12736  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_resistance 0.168208  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_load 0.115612  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0168546  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.340474  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0464033  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.0683718  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0102807  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.70994  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.210054  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.227344  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0328275  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.385488  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0524349  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.15965  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0232631  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.29522  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.139971  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.105619  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0155738  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.26609  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0362199  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.0565378  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.00853925  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.26905  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.162333  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.33142  [get_nets n126]
#set_resistance 0.0474288  [get_nets n126]
#set_load 0.399225  [get_nets n131]
#set_resistance 0.0568829  [get_nets n131]
#set_load 0.210646  [get_nets n170]
#set_resistance 0.0304144  [get_nets n170]
#set_load 0.0781049  [get_nets n175]
#set_resistance 0.011624  [get_nets n175]
#set_load 0.331579  [get_nets n188]
#set_resistance 0.0475698  [get_nets n188]
#set_load 0.1267  [get_nets n189]
#set_resistance 0.0185506  [get_nets n189]
#set_load 0.47616  [get_nets n192]
#set_resistance 0.0674082  [get_nets n192]
#set_load 0.185534  [get_nets n197]
#set_resistance 0.0273081  [get_nets n197]
#set_load 0.19063  [get_nets n211]
#set_resistance 0.0269013  [get_nets n211]
#set_load 0.183344  [get_nets n317]
#set_resistance 0.0275983  [get_nets n317]
#set_load 0.157892  [get_nets n318]
#set_resistance 0.0236786  [get_nets n318]
#set_load 0.0858473  [get_nets n319]
#set_resistance 0.0128386  [get_nets n319]
#set_load 0.246304  [get_nets n322]
#set_resistance 0.0356221  [get_nets n322]
#set_load 0.371245  [get_nets n324]
#set_resistance 0.0557322  [get_nets n324]
#set_load 0.0666991  [get_nets n325]
#set_resistance 0.00949995  [get_nets n325]
#set_load 0.0847952  [get_nets n326]
#set_resistance 0.0128847  [get_nets n326]
#set_load 0.0620485  [get_nets n327]
#set_resistance 0.00940165  [get_nets n327]
#set_load 0.155432  [get_nets n328]
#set_resistance 0.0223852  [get_nets n328]
#set_load 0.296203  [get_nets n329]
#set_resistance 0.0425449  [get_nets n329]
#set_load 0.0746531  [get_nets n330]
#set_resistance 0.0111069  [get_nets n330]
#set_load 0.520263  [get_nets n331]
#set_resistance 0.0766425  [get_nets n331]
#set_load 0.668758  [get_nets n332]
#set_resistance 0.0874962  [get_nets n332]
#set_load 0.365847  [get_nets n333]
#set_resistance 0.0456316  [get_nets n333]
#set_load 0.236377  [get_nets n334]
#set_resistance 0.0334719  [get_nets n334]
#set_load 0.315042  [get_nets n335]
#set_resistance 0.0455255  [get_nets n335]
#set_load 0.589476  [get_nets n336]
#set_resistance 0.0844765  [get_nets n336]
#set_load 0.409577  [get_nets n337]
#set_resistance 0.0584168  [get_nets n337]
#set_load 0.681072  [get_nets n338]
#set_resistance 0.0983599  [get_nets n338]
#set_load 1.65165  [get_nets n339]
#set_resistance 0.238232  [get_nets n339]
#set_load 1.83329  [get_nets n340]
#set_resistance 0.262813  [get_nets n340]
#set_load 0.0672708  [get_nets n341]
#set_resistance 0.0102156  [get_nets n341]
#set_load 0.425189  [get_nets n342]
#set_resistance 0.0607241  [get_nets n342]
#set_load 0.287805  [get_nets n343]
#set_resistance 0.0406667  [get_nets n343]
#set_load 0.0710343  [get_nets n344]
#set_resistance 0.0104311  [get_nets n344]
#set_load 0.0851623  [get_nets n345]
#set_resistance 0.0120288  [get_nets n345]
#set_load 0.0611627  [get_nets n346]
#set_resistance 0.00876582  [get_nets n346]
#set_load 0.153246  [get_nets n347]
#set_resistance 0.0219458  [get_nets n347]
#set_load 0.193463  [get_nets n348]
#set_resistance 0.0274438  [get_nets n348]
#set_load 0.114217  [get_nets n349]
#set_resistance 0.0162624  [get_nets n349]
#set_load 1.27084  [get_nets n350]
#set_resistance 0.132454  [get_nets n350]
#set_load 0.147598  [get_nets n351]
#set_resistance 0.0208899  [get_nets n351]
#set_load 0.24594  [get_nets n352]
#set_resistance 0.0361452  [get_nets n352]
#set_load 0.182915  [get_nets n353]
#set_resistance 0.027514  [get_nets n353]
#set_load 0.223138  [get_nets n354]
#set_resistance 0.031903  [get_nets n354]
#set_load 0.213473  [get_nets n355]
#set_resistance 0.0283652  [get_nets n355]
#set_load 0.0552095  [get_nets n356]
#set_resistance 0.00787739  [get_nets n356]
#set_load 0.0664744  [get_nets n357]
#set_resistance 0.0098897  [get_nets n357]
#set_load 0.0864521  [get_nets n358]
#set_resistance 0.0129123  [get_nets n358]
#set_load 0.166369  [get_nets n359]
#set_resistance 0.0250668  [get_nets n359]
#set_load 0.0662063  [get_nets n360]
#set_resistance 0.00999898  [get_nets n360]
#set_load 0.0770457  [get_nets n361]
#set_resistance 0.011711  [get_nets n361]
#set_load 0.0959301  [get_nets n362]
#set_resistance 0.0141724  [get_nets n362]
#set_load 0.0962089  [get_nets n363]
#set_resistance 0.014355  [get_nets n363]
#set_load 0.0698752  [get_nets n364]
#set_resistance 0.0104649  [get_nets n364]
#set_load 0.0691199  [get_nets n365]
#set_resistance 0.01004  [get_nets n365]
#set_load 0.0655864  [get_nets n366]
#set_resistance 0.00936477  [get_nets n366]
#set_load 0.0656168  [get_nets n367]
#set_resistance 0.0096218  [get_nets n367]
#set_load 0.0979496  [get_nets n368]
#set_resistance 0.0139395  [get_nets n368]
#set_load 0.164648  [get_nets n369]
#set_resistance 0.0249747  [get_nets n369]
#set_load 0.127838  [get_nets n370]
#set_resistance 0.0181489  [get_nets n370]
#set_load 0.58027  [get_nets n371]
#set_resistance 0.0785237  [get_nets n371]
#set_load 0.385399  [get_nets n372]
#set_resistance 0.0564136  [get_nets n372]
#set_load 0.238442  [get_nets n373]
#set_resistance 0.0344652  [get_nets n373]
#set_load 0.261185  [get_nets n374]
#set_resistance 0.0352701  [get_nets n374]
#set_load 0.772516  [get_nets n375]
#set_resistance 0.103892  [get_nets n375]
#set_load 0.110088  [get_nets n376]
#set_resistance 0.0161264  [get_nets n376]
#set_load 0.127717  [get_nets n377]
#set_resistance 0.0190996  [get_nets n377]
#set_load 0.227093  [get_nets n378]
#set_resistance 0.0339234  [get_nets n378]
#set_load 0.125868  [get_nets n379]
#set_resistance 0.0186856  [get_nets n379]
#set_load 0.0223602  [get_nets n380]
#set_resistance 0.00325304  [get_nets n380]
#set_load 0.137469  [get_nets n381]
#set_resistance 0.0194683  [get_nets n381]
#set_load 0.164677  [get_nets n382]
#set_resistance 0.0245721  [get_nets n382]
#set_load 0.151123  [get_nets n383]
#set_resistance 0.0213784  [get_nets n383]
#set_load 0.103915  [get_nets n384]
#set_resistance 0.0154467  [get_nets n384]
#set_load 0.0923502  [get_nets n385]
#set_resistance 0.0138821  [get_nets n385]
#set_load 0.0752996  [get_nets n386]
#set_resistance 0.0108423  [get_nets n386]
#set_load 0.17435  [get_nets n387]
#set_resistance 0.0247125  [get_nets n387]
#set_load 0.148445  [get_nets n388]
#set_resistance 0.0213796  [get_nets n388]
#set_load 0.132074  [get_nets n389]
#set_resistance 0.0194122  [get_nets n389]
#set_load 0.172149  [get_nets n390]
#set_resistance 0.0244949  [get_nets n390]
#set_load 0.0703416  [get_nets n391]
#set_resistance 0.0105495  [get_nets n391]
#set_load 0.0835051  [get_nets n392]
#set_resistance 0.0119837  [get_nets n392]
#set_load 0.219655  [get_nets n393]
#set_resistance 0.0332127  [get_nets n393]
#set_load 0.118543  [get_nets n394]
#set_resistance 0.0169716  [get_nets n394]
#set_load 0.135724  [get_nets n395]
#set_resistance 0.0202224  [get_nets n395]
#set_load 0.0922838  [get_nets n396]
#set_resistance 0.0139693  [get_nets n396]
#set_load 0.0533081  [get_nets n397]
#set_resistance 0.00756813  [get_nets n397]
#set_load 1.91419  [get_nets n398]
#set_resistance 0.200679  [get_nets n398]
#set_load 0.24685  [get_nets n399]
#set_resistance 0.0373708  [get_nets n399]
#set_load 0.504594  [get_nets n400]
#set_resistance 0.0762554  [get_nets n400]
#set_load 0.0809433  [get_nets n401]
#set_resistance 0.0121958  [get_nets n401]
#set_load 2.71205  [get_nets n402]
#set_resistance 0.282867  [get_nets n402]
#set_load 0.0420865  [get_nets n403]
#set_resistance 0.00636749  [get_nets n403]
#set_load 1.66925  [get_nets n404]
#set_resistance 0.176797  [get_nets n404]
#set_load 0.188848  [get_nets n408]
#set_resistance 0.0287759  [get_nets n408]
#set_load 1.03466  [get_nets n409]
#set_resistance 0.0935932  [get_nets n409]
#set_load 1.38747  [get_nets n410]
#set_resistance 0.147781  [get_nets n410]
#set_load 1.75777  [get_nets n411]
#set_resistance 0.187508  [get_nets n411]
#set_load 0.524303  [get_nets n412]
#set_resistance 0.0746181  [get_nets n412]
#set_load 0.357068  [get_nets n413]
#set_resistance 0.0505092  [get_nets n413]
#set_load 0.587185  [get_nets n414]
#set_resistance 0.0837971  [get_nets n414]
#set_load 1.52005  [get_nets n415]
#set_resistance 0.178416  [get_nets n415]
#set_load 0.178831  [get_nets n416]
#set_resistance 0.0256446  [get_nets n416]
#set_load 0.243944  [get_nets n417]
#set_resistance 0.0360455  [get_nets n417]
#set_load 0.311501  [get_nets n418]
#set_resistance 0.0467941  [get_nets n418]
#set_load 1.90554  [get_nets n419]
#set_resistance 0.205597  [get_nets n419]
#set_load 0.682357  [get_nets n420]
#set_resistance 0.0726387  [get_nets n420]
#set_load 0.200768  [get_nets n421]
#set_resistance 0.0283288  [get_nets n421]
#set_load 0.16573  [get_nets n422]
#set_resistance 0.0248528  [get_nets n422]
#set_load 0.0510506  [get_nets n423]
#set_resistance 0.00722752  [get_nets n423]
#set_load 0.443715  [get_nets n424]
#set_resistance 0.0566308  [get_nets n424]
#set_load 1.4135  [get_nets n425]
#set_resistance 0.183671  [get_nets n425]
#set_load 0.547705  [get_nets n426]
#set_resistance 0.0667745  [get_nets n426]
#set_load 0.152615  [get_nets n427]
#set_resistance 0.0220004  [get_nets n427]
#set_load 0.165658  [get_nets n428]
#set_resistance 0.024759  [get_nets n428]
#set_load 3.42866  [get_nets n429]
#set_resistance 0.312165  [get_nets n429]
#set_load 0.352851  [get_nets n430]
#set_resistance 0.0436427  [get_nets n430]
#set_load 0.463775  [get_nets n431]
#set_resistance 0.0517455  [get_nets n431]
#set_load 1.16014  [get_nets n433]
#set_resistance 0.0955597  [get_nets n433]
#set_load 2.32615  [get_nets n460]
#set_resistance 0.19585  [get_nets n460]
#set_load 2.15721  [get_nets n461]
#set_resistance 0.181954  [get_nets n461]
#set_load 2.124  [get_nets n462]
#set_resistance 0.179307  [get_nets n462]
#set_load 2.38485  [get_nets n463]
#set_resistance 0.201014  [get_nets n463]
#set_load 2.31719  [get_nets n465]
#set_resistance 0.195586  [get_nets n465]
#set_load 0.0690919  [get_nets {tl_d_o[9]}]
#set_resistance 0.0100048  [get_nets {tl_d_o[9]}]
#set_load 0.0726855  [get_nets {tl_d_o[10]}]
#set_resistance 0.0105112  [get_nets {tl_d_o[10]}]
#set_load 0.114293  [get_nets {tl_d_o[11]}]
#set_resistance 0.0163737  [get_nets {tl_d_o[11]}]
#set_load 0.0642241  [get_nets {tl_d_o[12]}]
#set_resistance 0.00940903  [get_nets {tl_d_o[12]}]
#set_load 0.0589913  [get_nets {tl_d_o[13]}]
#set_resistance 0.00885187  [get_nets {tl_d_o[13]}]
#set_load 0.0493955  [get_nets {tl_d_o[14]}]
#set_resistance 0.00722914  [get_nets {tl_d_o[14]}]
#set_load 0.056236  [get_nets {tl_d_o[15]}]
#set_resistance 0.00844986  [get_nets {tl_d_o[15]}]
#set_load 0.0643684  [get_nets {tl_d_o[48]}]
#set_resistance 0.00946244  [get_nets {tl_d_o[48]}]
#set_load 0.135462  [get_nets {tl_d_o[59]}]
#set_resistance 0.0194561  [get_nets {tl_d_o[59]}]
#set_load 0.162182  [get_nets {tl_d_o[60]}]
#set_resistance 0.0231209  [get_nets {tl_d_o[60]}]
#set_load 0.0860934  [get_nets {tl_d_o[61]}]
#set_resistance 0.0128167  [get_nets {tl_d_o[61]}]
#set_load 0.0555002  [get_nets {tl_d_o[63]}]
#set_resistance 0.0080893  [get_nets {tl_d_o[63]}]
#set_load 0.0710402  [get_nets {tl_d_o[64]}]
#set_resistance 0.0102794  [get_nets {tl_d_o[64]}]
#set_load 0.0176899  [get_nets n493]
#set_resistance 0.00254168  [get_nets n493]
