{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622528716665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622528716670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 01 09:25:16 2021 " "Processing started: Tue Jun 01 09:25:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622528716670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528716670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528716670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622528717103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/back_ground_drawSquare.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileyface_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_moveCollision " "Found entity 1: smileyface_moveCollision" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/smileyface_moveCollision.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724113 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller.sv(22) " "Verilog HDL information at game_controller.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/game_controller.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/game_controller.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622528724114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/game_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_all " "Found entity 1: objects_mux_all" {  } { { "RTL/VGA/objects_mux_all.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/objects_mux_all.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724116 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(38) " "Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/square_object.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622528724118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/smileyBitMap.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/objects_mux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbd_demoall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD_DEMOALL " "Found entity 1: TOP_KBD_DEMOALL" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoder " "Found entity 1: keyToggle_decoder" {  } { { "RTL/KEYBOARD/keyToggle_decoder.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/KEYBOARD/keyToggle_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/KEYBOARD/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/numberposition.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/numberposition.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberPosition " "Found entity 1: numberPosition" {  } { { "RTL/numberPosition.v" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/numberPosition.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_with_mss_all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_with_mss_all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_WITH_MSS_ALL " "Found entity 1: TOP_VGA_DEMO_WITH_MSS_ALL" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724204 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller_all.sv(27) " "Verilog HDL information at game_controller_all.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/game_controller_all.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622528724205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller_all " "Found entity 1: game_controller_all" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/game_controller_all.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/bumpy_movment_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/bumpy_movment_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bumpy_Movment_Logic " "Found entity 1: Bumpy_Movment_Logic" {  } { { "RTL/VGA/Bumpy_Movment_Logic.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Bumpy_Movment_Logic.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_bumpy_game.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_bumpy_game.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top_bumpy_Game " "Found entity 1: Top_bumpy_Game" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724209 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "platform_object.sv(40) " "Verilog HDL information at platform_object.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/platform_object.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/platform_object.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622528724211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/platform_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/platform_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_object " "Found entity 1: platform_object" {  } { { "RTL/VGA/platform_object.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/platform_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/draw_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/draw_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_control " "Found entity 1: Draw_control" {  } { { "RTL/Draw_control.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/Draw_control.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_posotion.v 1 1 " "Found 1 design units, including 1 entities, in source file x_posotion.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_posotion " "Found entity 1: X_posotion" {  } { { "X_posotion.v" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/X_posotion.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file y_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_cnt " "Found entity 1: Y_cnt" {  } { { "Y_cnt.v" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/Y_cnt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724216 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "trans_platform_object.sv(37) " "Verilog HDL information at trans_platform_object.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/trans_platform_object.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/trans_platform_object.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622528724218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/trans_platform_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/trans_platform_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trans_platform_object " "Found entity 1: trans_platform_object" {  } { { "RTL/VGA/trans_platform_object.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/trans_platform_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528724218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528724218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_bumpy_Game " "Elaborating entity \"Top_bumpy_Game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622528724257 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR\[3\] " "Pin \"LEDR\[3\]\" is missing source" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 240 720 896 256 "LEDR\[3\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1622528724265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 408 1048 1264 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528724270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622528724272 "|Top_bumpy_Game|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622528724272 "|Top_bumpy_Game|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_all objects_mux_all:inst16 " "Elaborating entity \"objects_mux_all\" for hierarchy \"objects_mux_all:inst16\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst16" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 400 736 984 576 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528724281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyBitMap smileyBitMap:inst1 " "Elaborating entity \"smileyBitMap\" for hierarchy \"smileyBitMap:inst1\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst1" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 88 1280 1520 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528724287 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622528724519 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622528724519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst6\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst6" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 120 944 1168 264 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528724530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bumpy_Movment_Logic Bumpy_Movment_Logic:inst14 " "Elaborating entity \"Bumpy_Movment_Logic\" for hierarchy \"Bumpy_Movment_Logic:inst14\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst14" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 184 456 704 392 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528724539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE Bumpy_Movment_Logic.sv(42) " "Verilog HDL or VHDL warning at Bumpy_Movment_Logic.sv(42): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/Bumpy_Movment_Logic.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Bumpy_Movment_Logic.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622528724539 "|Top_bumpy_Game|Bumpy_Movment_Logic:inst14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE Bumpy_Movment_Logic.sv(43) " "Verilog HDL or VHDL warning at Bumpy_Movment_Logic.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/Bumpy_Movment_Logic.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Bumpy_Movment_Logic.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622528724539 "|Top_bumpy_Game|Bumpy_Movment_Logic:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Bumpy_Movment_Logic.sv(179) " "Verilog HDL assignment warning at Bumpy_Movment_Logic.sv(179): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/Bumpy_Movment_Logic.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Bumpy_Movment_Logic.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622528724542 "|Top_bumpy_Game|Bumpy_Movment_Logic:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Bumpy_Movment_Logic.sv(180) " "Verilog HDL assignment warning at Bumpy_Movment_Logic.sv(180): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/Bumpy_Movment_Logic.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Bumpy_Movment_Logic.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622528724542 "|Top_bumpy_Game|Bumpy_Movment_Logic:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller_all game_controller_all:inst11 " "Elaborating entity \"game_controller_all\" for hierarchy \"game_controller_all:inst11\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst11" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 584 608 952 760 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528724562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_drawSquare back_ground_drawSquare:inst13 " "Elaborating entity \"back_ground_drawSquare\" for hierarchy \"back_ground_drawSquare:inst13\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst13" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 504 128 352 616 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528724567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(37) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(37): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/back_ground_drawSquare.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622528724567 "|Top_bumpy_Game|back_ground_drawSquare:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(44) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(44): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/back_ground_drawSquare.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622528724567 "|Top_bumpy_Game|back_ground_drawSquare:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(53) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(53): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/back_ground_drawSquare.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622528724567 "|Top_bumpy_Game|back_ground_drawSquare:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(64) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(64): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/back_ground_drawSquare.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622528724568 "|Top_bumpy_Game|back_ground_drawSquare:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_object platform_object:inst9 " "Elaborating entity \"platform_object\" for hierarchy \"platform_object:inst9\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst9" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 784 128 360 928 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528724573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 platform_object.sv(60) " "Verilog HDL assignment warning at platform_object.sv(60): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/platform_object.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/platform_object.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622528724574 "|Top_bumpy_Game|platform_object:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 platform_object.sv(61) " "Verilog HDL assignment warning at platform_object.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/platform_object.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/platform_object.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622528724574 "|Top_bumpy_Game|platform_object:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_control Draw_control:inst12 " "Elaborating entity \"Draw_control\" for hierarchy \"Draw_control:inst12\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst12" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 848 -168 64 960 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528724581 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Draw_control.sv(32) " "Verilog HDL warning at Draw_control.sv(32): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/Draw_control.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/Draw_control.sv" 32 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1622528724581 "|Top_bumpy_Game|Draw_control:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trans_platform_object trans_platform_object:inst4 " "Elaborating entity \"trans_platform_object\" for hierarchy \"trans_platform_object:inst4\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst4" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 952 128 360 1096 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528724585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_MSS_DEMO TOP_MSS_DEMO:inst90 " "Elaborating entity \"TOP_MSS_DEMO\" for hierarchy \"TOP_MSS_DEMO:inst90\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst90" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 792 1024 1272 984 "inst90" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528724591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2 " "Elaborating entity \"audio_codec_controller\" for hierarchy \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst2" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/MSS/TOP_MSS_DEMO.bdf" { { 136 1080 1352 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528724596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable TOP_MSS_DEMO:inst90\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"TOP_MSS_DEMO:inst90\|sintable:inst1\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst1" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/MSS/TOP_MSS_DEMO.bdf" { { 144 648 896 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528725905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(30) " "Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/MSS/SinTable.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/MSS/SinTable.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622528725907 "|Top_bumpy_Game|TOP_MSS_DEMO:inst90|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter TOP_MSS_DEMO:inst90\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"TOP_MSS_DEMO:inst90\|addr_counter:inst9\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst9" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/MSS/TOP_MSS_DEMO.bdf" { { 344 648 880 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528725917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/MSS/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622528725918 "|Top_bumpy_Game|TOP_MSS_DEMO:inst90|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler TOP_MSS_DEMO:inst90\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"TOP_MSS_DEMO:inst90\|prescaler:inst3\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst3" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/MSS/TOP_MSS_DEMO.bdf" { { 432 360 600 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528725922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder ToneDecoder:inst3 " "Elaborating entity \"ToneDecoder\" for hierarchy \"ToneDecoder:inst3\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst3" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 880 760 976 960 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528725928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst10" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 1056 832 1016 1136 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528725934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap NumbersBitMap:inst15 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"NumbersBitMap:inst15\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "inst15" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 1192 32 256 1336 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528725938 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622528725999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_gqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_gqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_gqo " "Found entity 1: sld_ela_trigger_gqo" {  } { { "db/sld_ela_trigger_gqo.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/sld_ela_trigger_gqo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528727238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528727238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_lab1demo_auto_signaltap_0_1_fd0d.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_lab1demo_auto_signaltap_0_1_fd0d.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Lab1Demo_auto_signaltap_0_1_fd0d " "Found entity 1: sld_reserved_Lab1Demo_auto_signaltap_0_1_fd0d" {  } { { "db/sld_reserved_lab1demo_auto_signaltap_0_1_fd0d.v" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/sld_reserved_lab1demo_auto_signaltap_0_1_fd0d.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528727417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528727417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0m84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0m84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0m84 " "Found entity 1: altsyncram_0m84" {  } { { "db/altsyncram_0m84.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/altsyncram_0m84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528728779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528728779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528728927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528728927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fhb " "Found entity 1: mux_fhb" {  } { { "db/mux_fhb.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/mux_fhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528728982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528728982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528729167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528729167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528729251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528729251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c9i " "Found entity 1: cntr_c9i" {  } { { "db/cntr_c9i.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/cntr_c9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528729368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528729368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528729419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528729419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/cntr_24j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528729497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528729497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/cntr_v8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528729580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528729580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528729629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528729629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528729693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528729693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528729743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528729743 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528730156 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1622528730263 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.06.01.09:25:33 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2021.06.01.09:25:33 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528733192 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528734966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528735067 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528736162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528736239 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528736311 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528736404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528736409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528736409 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1622528737105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528737286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528737286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528737345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528737345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528737347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528737347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528737394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528737394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528737459 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528737459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528737459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528737507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528737507 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1622528738305 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "platform_object:inst9\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"platform_object:inst9\|Mod0\"" {  } { { "RTL/VGA/platform_object.sv" "Mod0" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/platform_object.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528739293 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "platform_object:inst9\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"platform_object:inst9\|Mod1\"" {  } { { "RTL/VGA/platform_object.sv" "Mod1" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/platform_object.sv" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528739293 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Draw_control:inst12\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Draw_control:inst12\|Div1\"" {  } { { "RTL/Draw_control.sv" "Div1" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/Draw_control.sv" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528739293 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Draw_control:inst12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Draw_control:inst12\|Div0\"" {  } { { "RTL/Draw_control.sv" "Div0" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/Draw_control.sv" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528739293 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1622528739293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform_object:inst9\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"platform_object:inst9\|lpm_divide:Mod0\"" {  } { { "RTL/VGA/platform_object.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/platform_object.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528739379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform_object:inst9\|lpm_divide:Mod0 " "Instantiated megafunction \"platform_object:inst9\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622528739379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622528739379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622528739379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622528739379 ""}  } { { "RTL/VGA/platform_object.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/platform_object.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622528739379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/lpm_divide_l3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528739426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528739426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528739446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528739446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528739470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528739470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Draw_control:inst12\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Draw_control:inst12\|lpm_divide:Div1\"" {  } { { "RTL/Draw_control.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/Draw_control.sv" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528739511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Draw_control:inst12\|lpm_divide:Div1 " "Instantiated megafunction \"Draw_control:inst12\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622528739511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622528739511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622528739511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622528739511 ""}  } { { "RTL/Draw_control.sv" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/Draw_control.sv" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622528739511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622528739557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528739557 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 832 1312 1488 848 "AUD_ADCLRCK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528741401 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 848 1312 1488 864 "AUD_BCLK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528741401 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 880 1312 1488 896 "AUD_DACLRCK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528741401 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_I2C_SDAT~synth " "Node \"AUD_I2C_SDAT~synth\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 928 1312 1488 944 "AUD_I2C_SDAT" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528741401 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622528741401 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 560 1352 1528 576 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622528741401 "|Top_bumpy_Game|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 240 720 896 256 "LEDR\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622528741401 "|Top_bumpy_Game|LEDR[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622528741401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528741506 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622528742248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528742731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528743822 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/projects/lab_1a_finalproject/FPGA_lab_project/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file W:/projects/lab_1a_finalproject/FPGA_lab_project/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528744181 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 39 171 0 0 132 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 39 of its 171 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 132 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1622528745262 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "142 " "Attempting to remove 142 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left_ack~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left_ack " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right_ack~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right_ack " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left_valid~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left_valid " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[0\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[1\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[2\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[3\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[4\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[5\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[6\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[7\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[8\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[9\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[10\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[11\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[12\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[13\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[14\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[15\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right_valid~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right_valid " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[0\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[1\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[2\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[3\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[4\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[5\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[6\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[7\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[8\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[9\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[10\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[11\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[12\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[13\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[14\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[15\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adcdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|CLOCK_50~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|CLOCK_50 " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|resetN~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|resetN " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[15\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[14\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[13\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[12\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[11\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[10\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[9\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[8\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[7\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[6\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[5\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[4\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[3\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[2\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[1\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[0\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[15\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[14\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[13\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[12\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[11\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[10\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[9\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[8\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[7\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[6\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[5\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[4\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[3\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[2\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[1\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[0\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dacdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|MICROPHON_ON~input " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|MICROPHON_ON~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|MICROPHON_ON " "Removed I/O cell \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|MICROPHON_ON\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745274 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1622528745274 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622528745371 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622528745371 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "266 " "Optimize away 266 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3 " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2 " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3 " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2 " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1 " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1 " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"TOP_MSS_DEMO:inst90\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745506 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1622528745506 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/VGA/Top_bumpy_Game.bdf" "" { Schematic "W:/projects/lab_1a_finalproject/FPGA_lab_project/RTL/VGA/Top_bumpy_Game.bdf" { { 816 744 920 832 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622528745777 "|Top_bumpy_Game|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622528745777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3783 " "Implemented 3783 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622528745786 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622528745786 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1622528745786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3445 " "Implemented 3445 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622528745786 ""} { "Info" "ICUT_CUT_TM_RAMS" "278 " "Implemented 278 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1622528745786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622528745786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5049 " "Peak virtual memory: 5049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622528745833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 01 09:25:45 2021 " "Processing ended: Tue Jun 01 09:25:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622528745833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622528745833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622528745833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622528745833 ""}
