// Seed: 1237057554
module module_0;
  tri0 id_2;
  assign module_2.id_6 = 0;
  id_3(
      .id_0(id_4), .id_1((id_4)), .id_2(1 !== (1'b0)), .id_3(id_4 > 1'h0)
  );
  genvar id_5;
endmodule
module module_1 (
    output supply0 id_0
);
  wire id_3;
  assign id_2 = 1'h0;
  notif1 primCall (id_0, id_2, id_3);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_6 <= 1;
    assume (1);
    #(1);
    id_3 = 1;
    id_3 = 1;
  end
endmodule
