`timescale 1ns / 1ps
module Mem_reg_WB( 
    input       clk_MemWB,//å¯„å­˜å™¨æ—¶
    input       rst_MemWB, //å¯„å­˜å™¨å¤ä½?
    input       en_MemWB, //å¯„å­˜å™¨ä½¿èƒ?

	input[31:0] PC_in_MemWB,	/*PCè¾“å…¥*/
	input[31:0] inst_in_MemWB,	/*instè¾“å…¥*/
	input 		valid_in_MemWB,	/*æœ‰æ•ˆ*/

    input[31:0] PC4_in_MemWB, //PC+4è¾“å…¥
    input[4:0]  Rd_addr_MemWB, //å†™ç›®çš„åœ°å?è¾“å…¥
    input[31:0] ALU_in_MemWB,     //ALUè¾“å…¥
    input[31:0] Dmem_data_MemWB,   //å­˜å‚¨å™¨æ•°æ®è¾“å…?
    input[1:0]  MemtoReg_in_MemWB,     //å†™å›
    input       RegWrite_in_MemWB,     //å¯„å­˜å™¨å †è¯»å†™

	output reg[31:0] PC_out_MemWB,	/*PCè¾“å…¥*/
	output reg[31:0] inst_out_MemWB,	/*instè¾“å…¥*/
	output reg		 valid_out_MemWB,	/*æœ‰æ•ˆ*/

    output reg[31:0]    PC4_out_MemWB, //PC+4è¾“å‡º
    output reg[4:0]     Rd_addr_out_MemWB, //å†™ç›®çš„åœ°å?è¾“å‡º
    output reg[31:0]    ALU_out_MemWB,     //ALUè¾“å‡º
    output reg[31:0]    DMem_data_out_MemWB,    //å­˜å‚¨å™¨æ•°æ®è¾“å‡?
    output reg[1:0]     MemtoReg_out_MemWB,     //å†™å›
    output reg          RegWrite_out_MemWB    //å¯„å­˜å™¨å †è¯»å†™
); 
	//For test
    always @(posedge clk_MemWB or posedge rst_MemWB)
		if (rst_MemWB==1) begin
			PC_out_MemWB <= 0;	/*PCè¾“å‡º(imm+pc)*/
			inst_out_MemWB <= 0;	/*æœ‰æ•ˆ*/
			valid_out_MemWB <= 0;	/*instè¾“å‡º*/
		end 
		else if (en_MemWB) begin
			PC_out_MemWB <= PC_in_MemWB;	/*PCè¾“å‡º(imm+pc)*/
			inst_out_MemWB <= inst_in_MemWB;	/*æœ‰æ•ˆ*/
			valid_out_MemWB <= valid_in_MemWB;	/*instè¾“å‡º*/
		end
	
    //PC4_out
    always @(posedge clk_MemWB or posedge rst_MemWB)
		if (rst_MemWB==1)  PC4_out_MemWB <= 0;
		else if (en_MemWB) PC4_out_MemWB <= PC4_in_MemWB;
    //Rd_addr
    always @(posedge clk_MemWB or posedge rst_MemWB)
		if (rst_MemWB==1)  Rd_addr_out_MemWB <= 0;
		else if (en_MemWB) Rd_addr_out_MemWB <= Rd_addr_MemWB;
    //ALU_out_MemWB
    always @(posedge clk_MemWB or posedge rst_MemWB)
		if (rst_MemWB==1)  ALU_out_MemWB <= 0;
		else if (en_MemWB) ALU_out_MemWB <= ALU_in_MemWB;
    //DMem_data_out_MemWB
    always @(posedge clk_MemWB or posedge rst_MemWB)
		if (rst_MemWB==1)  DMem_data_out_MemWB <= 0;
		else if (en_MemWB) DMem_data_out_MemWB <= Dmem_data_MemWB;
    //MemtoReg_out_MemWB
    always @(posedge clk_MemWB or posedge rst_MemWB)
		if (rst_MemWB==1)  MemtoReg_out_MemWB <= 0;
		else if (en_MemWB) MemtoReg_out_MemWB <= MemtoReg_in_MemWB;
    //MemtoReg_out_MemWB
    always @(posedge clk_MemWB or posedge rst_MemWB)
		if (rst_MemWB==1)  RegWrite_out_MemWB <= 0;
		else if (en_MemWB) RegWrite_out_MemWB <= RegWrite_in_MemWB;
endmodule
