|wrap
aclr => aclr.IN1
rd_req => rd_req.IN1
clk => clk.IN10
rd_clk => rd_clk.IN1
rst => rst.IN2
start => start.IN1
mode => mode.IN1
we => we.IN2
address_ina[0] => addressA1.DATAB
address_ina[1] => addressA1.DATAB
address_ina[2] => addressA1.DATAB
address_ina[3] => addressA1.DATAB
address_ina[4] => addressA1.DATAB
address_ina[5] => addressA1.DATAB
address_ina[6] => addressA1.DATAB
address_ina[7] => addressA1.DATAB
address_inb[0] => addressB1.DATAB
address_inb[0] => Equal3.IN7
address_inb[1] => addressB1.DATAB
address_inb[1] => Equal3.IN6
address_inb[2] => addressB1.DATAB
address_inb[2] => Equal3.IN5
address_inb[3] => addressB1.DATAB
address_inb[3] => Equal3.IN4
address_inb[4] => addressB1.DATAB
address_inb[4] => Equal3.IN3
address_inb[5] => addressB1.DATAB
address_inb[5] => Equal3.IN2
address_inb[6] => addressB1.DATAB
address_inb[6] => Equal3.IN1
address_inb[7] => addressB1.DATAB
address_inb[7] => Equal3.IN0
data_ina[0] => data_ina[0].IN1
data_ina[1] => data_ina[1].IN1
data_ina[2] => data_ina[2].IN1
data_ina[3] => data_ina[3].IN1
data_ina[4] => data_ina[4].IN1
data_ina[5] => data_ina[5].IN1
data_ina[6] => data_ina[6].IN1
data_ina[7] => data_ina[7].IN1
data_ina[8] => data_ina[8].IN1
data_ina[9] => data_ina[9].IN1
data_ina[10] => data_ina[10].IN1
data_ina[11] => data_ina[11].IN1
data_ina[12] => data_ina[12].IN1
data_ina[13] => data_ina[13].IN1
data_ina[14] => data_ina[14].IN1
data_ina[15] => data_ina[15].IN1
data_inb[0] => data_inb[0].IN1
data_inb[1] => data_inb[1].IN1
data_inb[2] => data_inb[2].IN1
data_inb[3] => data_inb[3].IN1
data_inb[4] => data_inb[4].IN1
data_inb[5] => data_inb[5].IN1
data_inb[6] => data_inb[6].IN1
data_inb[7] => data_inb[7].IN1
data_inb[8] => data_inb[8].IN1
data_inb[9] => data_inb[9].IN1
data_inb[10] => data_inb[10].IN1
data_inb[11] => data_inb[11].IN1
data_inb[12] => data_inb[12].IN1
data_inb[13] => data_inb[13].IN1
data_inb[14] => data_inb[14].IN1
data_inb[15] => data_inb[15].IN1
data_out1[0] <= DA1out_w[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= DA1out_w[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= DA1out_w[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= DA1out_w[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= DA1out_w[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= DA1out_w[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= DA1out_w[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= DA1out_w[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= DA1out_w[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= DA1out_w[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= DA1out_w[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= DA1out_w[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= DA1out_w[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= DA1out_w[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= DA1out_w[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= DA1out_w[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= DB1out_w[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= DB1out_w[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= DB1out_w[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= DB1out_w[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= DB1out_w[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= DB1out_w[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= DB1out_w[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= DB1out_w[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= DB1out_w[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= DB1out_w[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= DB1out_w[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= DB1out_w[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= DB1out_w[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= DB1out_w[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= DB1out_w[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= DB1out_w[15].DB_MAX_OUTPUT_PORT_TYPE
init_done <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
in_done <= in_done.DB_MAX_OUTPUT_PORT_TYPE
cal_done <= cal_done.DB_MAX_OUTPUT_PORT_TYPE
done <= control:icontrol.done
wr_req <= wr_req_w.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[0] <= fifo:ififo1.rd_dat
rd_dat[1] <= fifo:ififo1.rd_dat
rd_dat[2] <= fifo:ififo1.rd_dat
rd_dat[3] <= fifo:ififo1.rd_dat
rd_dat[4] <= fifo:ififo1.rd_dat
rd_dat[5] <= fifo:ififo1.rd_dat
rd_dat[6] <= fifo:ififo1.rd_dat
rd_dat[7] <= fifo:ififo1.rd_dat
rd_dat[8] <= fifo:ififo1.rd_dat
rd_dat[9] <= fifo:ififo1.rd_dat
rd_dat[10] <= fifo:ififo1.rd_dat
rd_dat[11] <= fifo:ififo1.rd_dat
rd_dat[12] <= fifo:ififo1.rd_dat
rd_dat[13] <= fifo:ififo1.rd_dat
rd_dat[14] <= fifo:ififo1.rd_dat
rd_dat[15] <= fifo:ififo1.rd_dat
rd_dat[16] <= fifo:ififo1.rd_dat
rd_dat[17] <= fifo:ififo1.rd_dat
rd_dat[18] <= fifo:ififo1.rd_dat
rd_dat[19] <= fifo:ififo1.rd_dat
rd_dat[20] <= fifo:ififo1.rd_dat
rd_dat[21] <= fifo:ififo1.rd_dat
rd_dat[22] <= fifo:ififo1.rd_dat
rd_dat[23] <= fifo:ififo1.rd_dat
rd_dat[24] <= fifo:ififo1.rd_dat
rd_dat[25] <= fifo:ififo1.rd_dat
rd_dat[26] <= fifo:ififo1.rd_dat
rd_dat[27] <= fifo:ififo1.rd_dat
rd_dat[28] <= fifo:ififo1.rd_dat
rd_dat[29] <= fifo:ififo1.rd_dat
rd_dat[30] <= fifo:ififo1.rd_dat
rd_dat[31] <= fifo:ififo1.rd_dat
rd_empty <= fifo:ififo1.rd_empty
rd_used[0] <= fifo:ififo1.rd_used
rd_used[1] <= fifo:ififo1.rd_used
rd_used[2] <= fifo:ififo1.rd_used
rd_used[3] <= fifo:ififo1.rd_used
rd_used[4] <= fifo:ififo1.rd_used
rd_used[5] <= fifo:ififo1.rd_used
rd_used[6] <= fifo:ififo1.rd_used
rd_used[7] <= fifo:ififo1.rd_used
rd_used[8] <= fifo:ififo1.rd_used
wr_full <= fifo:ififo1.wr_full
wr_used[0] <= fifo:ififo1.wr_used
wr_used[1] <= fifo:ififo1.wr_used
wr_used[2] <= fifo:ififo1.wr_used
wr_used[3] <= fifo:ififo1.wr_used
wr_used[4] <= fifo:ififo1.wr_used
wr_used[5] <= fifo:ififo1.wr_used
wr_used[6] <= fifo:ififo1.wr_used
wr_used[7] <= fifo:ififo1.wr_used
wr_used[8] <= fifo:ififo1.wr_used
temp[0] <= DB1out_w[0].DB_MAX_OUTPUT_PORT_TYPE
temp[1] <= DB1out_w[1].DB_MAX_OUTPUT_PORT_TYPE
temp[2] <= DB1out_w[2].DB_MAX_OUTPUT_PORT_TYPE
temp[3] <= DB1out_w[3].DB_MAX_OUTPUT_PORT_TYPE
temp[4] <= DB1out_w[4].DB_MAX_OUTPUT_PORT_TYPE
temp[5] <= DB1out_w[5].DB_MAX_OUTPUT_PORT_TYPE
temp[6] <= DB1out_w[6].DB_MAX_OUTPUT_PORT_TYPE
temp[7] <= DB1out_w[7].DB_MAX_OUTPUT_PORT_TYPE
temp[8] <= DB1out_w[8].DB_MAX_OUTPUT_PORT_TYPE
temp[9] <= DB1out_w[9].DB_MAX_OUTPUT_PORT_TYPE
temp[10] <= DB1out_w[10].DB_MAX_OUTPUT_PORT_TYPE
temp[11] <= DB1out_w[11].DB_MAX_OUTPUT_PORT_TYPE
temp[12] <= DB1out_w[12].DB_MAX_OUTPUT_PORT_TYPE
temp[13] <= DB1out_w[13].DB_MAX_OUTPUT_PORT_TYPE
temp[14] <= DB1out_w[14].DB_MAX_OUTPUT_PORT_TYPE
temp[15] <= DB1out_w[15].DB_MAX_OUTPUT_PORT_TYPE
temp[16] <= DA1out_w[0].DB_MAX_OUTPUT_PORT_TYPE
temp[17] <= DA1out_w[1].DB_MAX_OUTPUT_PORT_TYPE
temp[18] <= DA1out_w[2].DB_MAX_OUTPUT_PORT_TYPE
temp[19] <= DA1out_w[3].DB_MAX_OUTPUT_PORT_TYPE
temp[20] <= DA1out_w[4].DB_MAX_OUTPUT_PORT_TYPE
temp[21] <= DA1out_w[5].DB_MAX_OUTPUT_PORT_TYPE
temp[22] <= DA1out_w[6].DB_MAX_OUTPUT_PORT_TYPE
temp[23] <= DA1out_w[7].DB_MAX_OUTPUT_PORT_TYPE
temp[24] <= DA1out_w[8].DB_MAX_OUTPUT_PORT_TYPE
temp[25] <= DA1out_w[9].DB_MAX_OUTPUT_PORT_TYPE
temp[26] <= DA1out_w[10].DB_MAX_OUTPUT_PORT_TYPE
temp[27] <= DA1out_w[11].DB_MAX_OUTPUT_PORT_TYPE
temp[28] <= DA1out_w[12].DB_MAX_OUTPUT_PORT_TYPE
temp[29] <= DA1out_w[13].DB_MAX_OUTPUT_PORT_TYPE
temp[30] <= DA1out_w[14].DB_MAX_OUTPUT_PORT_TYPE
temp[31] <= DA1out_w[15].DB_MAX_OUTPUT_PORT_TYPE


|wrap|INOUT_GEN1:iINOUT_GEN1
clk => a[0]~reg0.CLK
clk => a[1]~reg0.CLK
clk => a[2]~reg0.CLK
clk => a[3]~reg0.CLK
clk => a[4]~reg0.CLK
clk => a[5]~reg0.CLK
clk => a[6]~reg0.CLK
clk => a[7]~reg0.CLK
clk => a[8]~reg0.CLK
clk => a[9]~reg0.CLK
clk => a[10]~reg0.CLK
clk => a[11]~reg0.CLK
clk => a[12]~reg0.CLK
clk => a[13]~reg0.CLK
clk => a[14]~reg0.CLK
clk => a[15]~reg0.CLK
address1[0] => mem_ROMWRAP.RADDR
address1[1] => mem_ROMWRAP.RADDR1
address1[2] => mem_ROMWRAP.RADDR2
address1[3] => mem_ROMWRAP.RADDR3
address1[4] => mem_ROMWRAP.RADDR4
address1[5] => mem_ROMWRAP.RADDR5
address1[6] => mem_ROMWRAP.RADDR6
address1[7] => ~NO_FANOUT~
address1[8] => ~NO_FANOUT~
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrap|INTT_GEN1:iINTT_GEN1
clk => a[0]~reg0.CLK
clk => a[1]~reg0.CLK
clk => a[2]~reg0.CLK
clk => a[3]~reg0.CLK
clk => a[4]~reg0.CLK
clk => a[5]~reg0.CLK
clk => a[6]~reg0.CLK
clk => a[7]~reg0.CLK
clk => a[8]~reg0.CLK
clk => a[9]~reg0.CLK
clk => a[10]~reg0.CLK
clk => a[11]~reg0.CLK
clk => a[12]~reg0.CLK
clk => a[13]~reg0.CLK
clk => a[14]~reg0.CLK
clk => a[15]~reg0.CLK
clk => a[16]~reg0.CLK
clk => a[17]~reg0.CLK
clk => a[18]~reg0.CLK
clk => a[19]~reg0.CLK
clk => a[20]~reg0.CLK
clk => a[21]~reg0.CLK
clk => a[22]~reg0.CLK
clk => a[23]~reg0.CLK
clk => a[24]~reg0.CLK
clk => a[25]~reg0.CLK
clk => a[26]~reg0.CLK
clk => a[27]~reg0.CLK
clk => a[28]~reg0.CLK
clk => a[29]~reg0.CLK
clk => a[30]~reg0.CLK
clk => a[31]~reg0.CLK
address1[0] => mem_ROMWRAP.RADDR
address1[1] => mem_ROMWRAP.RADDR1
address1[2] => mem_ROMWRAP.RADDR2
address1[3] => mem_ROMWRAP.RADDR3
address1[4] => mem_ROMWRAP.RADDR4
address1[5] => mem_ROMWRAP.RADDR5
address1[6] => mem_ROMWRAP.RADDR6
address1[7] => mem_ROMWRAP.RADDR7
address1[8] => mem_ROMWRAP.RADDR8
address1[9] => mem_ROMWRAP.RADDR9
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrap|NTT_GEN1:iNTT_GEN1
clk => a[0]~reg0.CLK
clk => a[1]~reg0.CLK
clk => a[2]~reg0.CLK
clk => a[3]~reg0.CLK
clk => a[4]~reg0.CLK
clk => a[5]~reg0.CLK
clk => a[6]~reg0.CLK
clk => a[7]~reg0.CLK
clk => a[8]~reg0.CLK
clk => a[9]~reg0.CLK
clk => a[10]~reg0.CLK
clk => a[11]~reg0.CLK
clk => a[12]~reg0.CLK
clk => a[13]~reg0.CLK
clk => a[14]~reg0.CLK
clk => a[15]~reg0.CLK
clk => a[16]~reg0.CLK
clk => a[17]~reg0.CLK
clk => a[18]~reg0.CLK
clk => a[19]~reg0.CLK
clk => a[20]~reg0.CLK
clk => a[21]~reg0.CLK
clk => a[22]~reg0.CLK
clk => a[23]~reg0.CLK
clk => a[24]~reg0.CLK
clk => a[25]~reg0.CLK
clk => a[26]~reg0.CLK
clk => a[27]~reg0.CLK
clk => a[28]~reg0.CLK
clk => a[29]~reg0.CLK
clk => a[30]~reg0.CLK
clk => a[31]~reg0.CLK
address1[0] => mem_ROMWRAP.RADDR
address1[1] => mem_ROMWRAP.RADDR1
address1[2] => mem_ROMWRAP.RADDR2
address1[3] => mem_ROMWRAP.RADDR3
address1[4] => mem_ROMWRAP.RADDR4
address1[5] => mem_ROMWRAP.RADDR5
address1[6] => mem_ROMWRAP.RADDR6
address1[7] => mem_ROMWRAP.RADDR7
address1[8] => mem_ROMWRAP.RADDR8
address1[9] => mem_ROMWRAP.RADDR9
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrap|RAM:iRAM2
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => mem.we_b.CLK
clk => mem.waddr_b[7].CLK
clk => mem.waddr_b[6].CLK
clk => mem.waddr_b[5].CLK
clk => mem.waddr_b[4].CLK
clk => mem.waddr_b[3].CLK
clk => mem.waddr_b[2].CLK
clk => mem.waddr_b[1].CLK
clk => mem.waddr_b[0].CLK
clk => mem.data_b[15].CLK
clk => mem.data_b[14].CLK
clk => mem.data_b[13].CLK
clk => mem.data_b[12].CLK
clk => mem.data_b[11].CLK
clk => mem.data_b[10].CLK
clk => mem.data_b[9].CLK
clk => mem.data_b[8].CLK
clk => mem.data_b[7].CLK
clk => mem.data_b[6].CLK
clk => mem.data_b[5].CLK
clk => mem.data_b[4].CLK
clk => mem.data_b[3].CLK
clk => mem.data_b[2].CLK
clk => mem.data_b[1].CLK
clk => mem.data_b[0].CLK
clk => DB1out[0]~reg0.CLK
clk => DB1out[1]~reg0.CLK
clk => DB1out[2]~reg0.CLK
clk => DB1out[3]~reg0.CLK
clk => DB1out[4]~reg0.CLK
clk => DB1out[5]~reg0.CLK
clk => DB1out[6]~reg0.CLK
clk => DB1out[7]~reg0.CLK
clk => DB1out[8]~reg0.CLK
clk => DB1out[9]~reg0.CLK
clk => DB1out[10]~reg0.CLK
clk => DB1out[11]~reg0.CLK
clk => DB1out[12]~reg0.CLK
clk => DB1out[13]~reg0.CLK
clk => DB1out[14]~reg0.CLK
clk => DB1out[15]~reg0.CLK
clk => DA1out[0]~reg0.CLK
clk => DA1out[1]~reg0.CLK
clk => DA1out[2]~reg0.CLK
clk => DA1out[3]~reg0.CLK
clk => DA1out[4]~reg0.CLK
clk => DA1out[5]~reg0.CLK
clk => DA1out[6]~reg0.CLK
clk => DA1out[7]~reg0.CLK
clk => DA1out[8]~reg0.CLK
clk => DA1out[9]~reg0.CLK
clk => DA1out[10]~reg0.CLK
clk => DA1out[11]~reg0.CLK
clk => DA1out[12]~reg0.CLK
clk => DA1out[13]~reg0.CLK
clk => DA1out[14]~reg0.CLK
clk => DA1out[15]~reg0.CLK
clk => mem.CLK0
clk => mem.PORTBCLK0
DA1in[0] => mem.data_a[0].DATAIN
DA1in[0] => mem.DATAIN
DA1in[1] => mem.data_a[1].DATAIN
DA1in[1] => mem.DATAIN1
DA1in[2] => mem.data_a[2].DATAIN
DA1in[2] => mem.DATAIN2
DA1in[3] => mem.data_a[3].DATAIN
DA1in[3] => mem.DATAIN3
DA1in[4] => mem.data_a[4].DATAIN
DA1in[4] => mem.DATAIN4
DA1in[5] => mem.data_a[5].DATAIN
DA1in[5] => mem.DATAIN5
DA1in[6] => mem.data_a[6].DATAIN
DA1in[6] => mem.DATAIN6
DA1in[7] => mem.data_a[7].DATAIN
DA1in[7] => mem.DATAIN7
DA1in[8] => mem.data_a[8].DATAIN
DA1in[8] => mem.DATAIN8
DA1in[9] => mem.data_a[9].DATAIN
DA1in[9] => mem.DATAIN9
DA1in[10] => mem.data_a[10].DATAIN
DA1in[10] => mem.DATAIN10
DA1in[11] => mem.data_a[11].DATAIN
DA1in[11] => mem.DATAIN11
DA1in[12] => mem.data_a[12].DATAIN
DA1in[12] => mem.DATAIN12
DA1in[13] => mem.data_a[13].DATAIN
DA1in[13] => mem.DATAIN13
DA1in[14] => mem.data_a[14].DATAIN
DA1in[14] => mem.DATAIN14
DA1in[15] => mem.data_a[15].DATAIN
DA1in[15] => mem.DATAIN15
DB1in[0] => mem.data_b[0].DATAIN
DB1in[0] => mem.PORTBDATAIN
DB1in[1] => mem.data_b[1].DATAIN
DB1in[1] => mem.PORTBDATAIN1
DB1in[2] => mem.data_b[2].DATAIN
DB1in[2] => mem.PORTBDATAIN2
DB1in[3] => mem.data_b[3].DATAIN
DB1in[3] => mem.PORTBDATAIN3
DB1in[4] => mem.data_b[4].DATAIN
DB1in[4] => mem.PORTBDATAIN4
DB1in[5] => mem.data_b[5].DATAIN
DB1in[5] => mem.PORTBDATAIN5
DB1in[6] => mem.data_b[6].DATAIN
DB1in[6] => mem.PORTBDATAIN6
DB1in[7] => mem.data_b[7].DATAIN
DB1in[7] => mem.PORTBDATAIN7
DB1in[8] => mem.data_b[8].DATAIN
DB1in[8] => mem.PORTBDATAIN8
DB1in[9] => mem.data_b[9].DATAIN
DB1in[9] => mem.PORTBDATAIN9
DB1in[10] => mem.data_b[10].DATAIN
DB1in[10] => mem.PORTBDATAIN10
DB1in[11] => mem.data_b[11].DATAIN
DB1in[11] => mem.PORTBDATAIN11
DB1in[12] => mem.data_b[12].DATAIN
DB1in[12] => mem.PORTBDATAIN12
DB1in[13] => mem.data_b[13].DATAIN
DB1in[13] => mem.PORTBDATAIN13
DB1in[14] => mem.data_b[14].DATAIN
DB1in[14] => mem.PORTBDATAIN14
DB1in[15] => mem.data_b[15].DATAIN
DB1in[15] => mem.PORTBDATAIN15
A1radd[0] => mem.waddr_a[0].DATAIN
A1radd[0] => mem.WADDR
A1radd[0] => mem.RADDR
A1radd[1] => mem.waddr_a[1].DATAIN
A1radd[1] => mem.WADDR1
A1radd[1] => mem.RADDR1
A1radd[2] => mem.waddr_a[2].DATAIN
A1radd[2] => mem.WADDR2
A1radd[2] => mem.RADDR2
A1radd[3] => mem.waddr_a[3].DATAIN
A1radd[3] => mem.WADDR3
A1radd[3] => mem.RADDR3
A1radd[4] => mem.waddr_a[4].DATAIN
A1radd[4] => mem.WADDR4
A1radd[4] => mem.RADDR4
A1radd[5] => mem.waddr_a[5].DATAIN
A1radd[5] => mem.WADDR5
A1radd[5] => mem.RADDR5
A1radd[6] => mem.waddr_a[6].DATAIN
A1radd[6] => mem.WADDR6
A1radd[6] => mem.RADDR6
A1radd[7] => mem.waddr_a[7].DATAIN
A1radd[7] => mem.WADDR7
A1radd[7] => mem.RADDR7
B1radd[0] => mem.waddr_b[0].DATAIN
B1radd[0] => mem.PORTBWADDR
B1radd[0] => mem.PORTBRADDR
B1radd[1] => mem.waddr_b[1].DATAIN
B1radd[1] => mem.PORTBWADDR1
B1radd[1] => mem.PORTBRADDR1
B1radd[2] => mem.waddr_b[2].DATAIN
B1radd[2] => mem.PORTBWADDR2
B1radd[2] => mem.PORTBRADDR2
B1radd[3] => mem.waddr_b[3].DATAIN
B1radd[3] => mem.PORTBWADDR3
B1radd[3] => mem.PORTBRADDR3
B1radd[4] => mem.waddr_b[4].DATAIN
B1radd[4] => mem.PORTBWADDR4
B1radd[4] => mem.PORTBRADDR4
B1radd[5] => mem.waddr_b[5].DATAIN
B1radd[5] => mem.PORTBWADDR5
B1radd[5] => mem.PORTBRADDR5
B1radd[6] => mem.waddr_b[6].DATAIN
B1radd[6] => mem.PORTBWADDR6
B1radd[6] => mem.PORTBRADDR6
B1radd[7] => mem.waddr_b[7].DATAIN
B1radd[7] => mem.PORTBWADDR7
B1radd[7] => mem.PORTBRADDR7
DA1out[0] <= DA1out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[1] <= DA1out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[2] <= DA1out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[3] <= DA1out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[4] <= DA1out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[5] <= DA1out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[6] <= DA1out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[7] <= DA1out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[8] <= DA1out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[9] <= DA1out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[10] <= DA1out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[11] <= DA1out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[12] <= DA1out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[13] <= DA1out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[14] <= DA1out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[15] <= DA1out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[0] <= DB1out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[1] <= DB1out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[2] <= DB1out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[3] <= DB1out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[4] <= DB1out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[5] <= DB1out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[6] <= DB1out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[7] <= DB1out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[8] <= DB1out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[9] <= DB1out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[10] <= DB1out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[11] <= DB1out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[12] <= DB1out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[13] <= DB1out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[14] <= DB1out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[15] <= DB1out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we1 => mem.we_a.DATAIN
we1 => DA1out[0]~reg0.ENA
we1 => DA1out[1]~reg0.ENA
we1 => DA1out[2]~reg0.ENA
we1 => DA1out[3]~reg0.ENA
we1 => DA1out[4]~reg0.ENA
we1 => DA1out[5]~reg0.ENA
we1 => DA1out[6]~reg0.ENA
we1 => DA1out[7]~reg0.ENA
we1 => DA1out[8]~reg0.ENA
we1 => DA1out[9]~reg0.ENA
we1 => DA1out[10]~reg0.ENA
we1 => DA1out[11]~reg0.ENA
we1 => DA1out[12]~reg0.ENA
we1 => DA1out[13]~reg0.ENA
we1 => DA1out[14]~reg0.ENA
we1 => DA1out[15]~reg0.ENA
we1 => mem.WE
we2 => mem.we_b.DATAIN
we2 => DB1out[0]~reg0.ENA
we2 => DB1out[1]~reg0.ENA
we2 => DB1out[2]~reg0.ENA
we2 => DB1out[3]~reg0.ENA
we2 => DB1out[4]~reg0.ENA
we2 => DB1out[5]~reg0.ENA
we2 => DB1out[6]~reg0.ENA
we2 => DB1out[7]~reg0.ENA
we2 => DB1out[8]~reg0.ENA
we2 => DB1out[9]~reg0.ENA
we2 => DB1out[10]~reg0.ENA
we2 => DB1out[11]~reg0.ENA
we2 => DB1out[12]~reg0.ENA
we2 => DB1out[13]~reg0.ENA
we2 => DB1out[14]~reg0.ENA
we2 => DB1out[15]~reg0.ENA
we2 => mem.PORTBWE


|wrap|mode:imode1
clk => mode[0]~reg0.CLK
clk => mode[1]~reg0.CLK
mode_in => mode.DATAB
cal_done => mode.OUTPUTSELECT
cal_done => mode.OUTPUTSELECT
cal_done => always0.IN0
in_done => always0.IN1
in_done => mode.OUTPUTSELECT
in_done => mode.OUTPUTSELECT
mode[0] <= mode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[1] <= mode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrap|Address_Gen:iAddress_Gen
clk => counterx2[0]~reg0.CLK
clk => counterx2[1]~reg0.CLK
clk => counterx2[2]~reg0.CLK
clk => counterx2[3]~reg0.CLK
clk => counterx2[4]~reg0.CLK
clk => counterx2[5]~reg0.CLK
clk => counterx2[6]~reg0.CLK
clk => counterx2[7]~reg0.CLK
clk => counterx2[8]~reg0.CLK
clk => counterx1[0]~reg0.CLK
clk => counterx1[1]~reg0.CLK
clk => counterx1[2]~reg0.CLK
clk => counterx1[3]~reg0.CLK
clk => counterx1[4]~reg0.CLK
clk => counterx1[5]~reg0.CLK
clk => counterx1[6]~reg0.CLK
clk => counterx1[7]~reg0.CLK
clk => counterx1[8]~reg0.CLK
clk => counterx1[9]~reg0.CLK
clk => ctr_sig~reg0.CLK
clk => counter_clk[0].CLK
clk => counter_clk[1].CLK
clk => counter_clk[2].CLK
clk => counter_clk[3].CLK
clk => counter_clk[4].CLK
clk => counter_clk[5].CLK
clk => counter_clk[6].CLK
clk => counter_clk[7].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
rst => counterx2[0]~reg0.ACLR
rst => counterx2[1]~reg0.ACLR
rst => counterx2[2]~reg0.ACLR
rst => counterx2[3]~reg0.ACLR
rst => counterx2[4]~reg0.ACLR
rst => counterx2[5]~reg0.ACLR
rst => counterx2[6]~reg0.ACLR
rst => counterx2[7]~reg0.ACLR
rst => counterx2[8]~reg0.ACLR
rst => counterx1[0]~reg0.ACLR
rst => counterx1[1]~reg0.ACLR
rst => counterx1[2]~reg0.ACLR
rst => counterx1[3]~reg0.ACLR
rst => counterx1[4]~reg0.ACLR
rst => counterx1[5]~reg0.ACLR
rst => counterx1[6]~reg0.ACLR
rst => counterx1[7]~reg0.ACLR
rst => counterx1[8]~reg0.ACLR
rst => counterx1[9]~reg0.ACLR
rst => ctr_sig~reg0.ACLR
rst => counter_clk[0].ACLR
rst => counter_clk[1].ACLR
rst => counter_clk[2].ACLR
rst => counter_clk[3].ACLR
rst => counter_clk[4].ACLR
rst => counter_clk[5].ACLR
rst => counter_clk[6].ACLR
rst => counter_clk[7].ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
newloop => counter.OUTPUTSELECT
newloop => counter.OUTPUTSELECT
newloop => counter.OUTPUTSELECT
newloop => counter.OUTPUTSELECT
newloop => counter.OUTPUTSELECT
newloop => counter.OUTPUTSELECT
newloop => counter.OUTPUTSELECT
newloop => counter.OUTPUTSELECT
newloop => counter_clk.OUTPUTSELECT
newloop => counter_clk.OUTPUTSELECT
newloop => counter_clk.OUTPUTSELECT
newloop => counter_clk.OUTPUTSELECT
newloop => counter_clk.OUTPUTSELECT
newloop => counter_clk.OUTPUTSELECT
newloop => counter_clk.OUTPUTSELECT
newloop => counter_clk.OUTPUTSELECT
newloop => ctr_sig.OUTPUTSELECT
newloop => counterx2.OUTPUTSELECT
newloop => counterx2.OUTPUTSELECT
newloop => counterx2.OUTPUTSELECT
newloop => counterx2.OUTPUTSELECT
newloop => counterx2.OUTPUTSELECT
newloop => counterx2.OUTPUTSELECT
newloop => counterx2.OUTPUTSELECT
newloop => counterx2.OUTPUTSELECT
newloop => counterx2.OUTPUTSELECT
newloop => counterx1[9]~reg0.ENA
newloop => counterx1[8]~reg0.ENA
newloop => counterx1[7]~reg0.ENA
newloop => counterx1[6]~reg0.ENA
newloop => counterx1[5]~reg0.ENA
newloop => counterx1[4]~reg0.ENA
newloop => counterx1[3]~reg0.ENA
newloop => counterx1[2]~reg0.ENA
newloop => counterx1[1]~reg0.ENA
newloop => counterx1[0]~reg0.ENA
mode[0] => Equal1.IN3
mode[0] => Equal2.IN3
mode[0] => Equal3.IN1
mode[0] => Equal4.IN0
mode[0] => Equal5.IN1
mode[1] => Equal1.IN2
mode[1] => Equal2.IN2
mode[1] => Equal3.IN0
mode[1] => Equal4.IN1
mode[1] => Equal5.IN0
ctr_sig <= ctr_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx1[0] <= counterx1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx1[1] <= counterx1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx1[2] <= counterx1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx1[3] <= counterx1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx1[4] <= counterx1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx1[5] <= counterx1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx1[6] <= counterx1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx1[7] <= counterx1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx1[8] <= counterx1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx1[9] <= counterx1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx2[0] <= counterx2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx2[1] <= counterx2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx2[2] <= counterx2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx2[3] <= counterx2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx2[4] <= counterx2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx2[5] <= counterx2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx2[6] <= counterx2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx2[7] <= counterx2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterx2[8] <= counterx2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrap|RAM:iRAM1
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => mem.we_b.CLK
clk => mem.waddr_b[7].CLK
clk => mem.waddr_b[6].CLK
clk => mem.waddr_b[5].CLK
clk => mem.waddr_b[4].CLK
clk => mem.waddr_b[3].CLK
clk => mem.waddr_b[2].CLK
clk => mem.waddr_b[1].CLK
clk => mem.waddr_b[0].CLK
clk => mem.data_b[15].CLK
clk => mem.data_b[14].CLK
clk => mem.data_b[13].CLK
clk => mem.data_b[12].CLK
clk => mem.data_b[11].CLK
clk => mem.data_b[10].CLK
clk => mem.data_b[9].CLK
clk => mem.data_b[8].CLK
clk => mem.data_b[7].CLK
clk => mem.data_b[6].CLK
clk => mem.data_b[5].CLK
clk => mem.data_b[4].CLK
clk => mem.data_b[3].CLK
clk => mem.data_b[2].CLK
clk => mem.data_b[1].CLK
clk => mem.data_b[0].CLK
clk => DB1out[0]~reg0.CLK
clk => DB1out[1]~reg0.CLK
clk => DB1out[2]~reg0.CLK
clk => DB1out[3]~reg0.CLK
clk => DB1out[4]~reg0.CLK
clk => DB1out[5]~reg0.CLK
clk => DB1out[6]~reg0.CLK
clk => DB1out[7]~reg0.CLK
clk => DB1out[8]~reg0.CLK
clk => DB1out[9]~reg0.CLK
clk => DB1out[10]~reg0.CLK
clk => DB1out[11]~reg0.CLK
clk => DB1out[12]~reg0.CLK
clk => DB1out[13]~reg0.CLK
clk => DB1out[14]~reg0.CLK
clk => DB1out[15]~reg0.CLK
clk => DA1out[0]~reg0.CLK
clk => DA1out[1]~reg0.CLK
clk => DA1out[2]~reg0.CLK
clk => DA1out[3]~reg0.CLK
clk => DA1out[4]~reg0.CLK
clk => DA1out[5]~reg0.CLK
clk => DA1out[6]~reg0.CLK
clk => DA1out[7]~reg0.CLK
clk => DA1out[8]~reg0.CLK
clk => DA1out[9]~reg0.CLK
clk => DA1out[10]~reg0.CLK
clk => DA1out[11]~reg0.CLK
clk => DA1out[12]~reg0.CLK
clk => DA1out[13]~reg0.CLK
clk => DA1out[14]~reg0.CLK
clk => DA1out[15]~reg0.CLK
clk => mem.CLK0
clk => mem.PORTBCLK0
DA1in[0] => mem.data_a[0].DATAIN
DA1in[0] => mem.DATAIN
DA1in[1] => mem.data_a[1].DATAIN
DA1in[1] => mem.DATAIN1
DA1in[2] => mem.data_a[2].DATAIN
DA1in[2] => mem.DATAIN2
DA1in[3] => mem.data_a[3].DATAIN
DA1in[3] => mem.DATAIN3
DA1in[4] => mem.data_a[4].DATAIN
DA1in[4] => mem.DATAIN4
DA1in[5] => mem.data_a[5].DATAIN
DA1in[5] => mem.DATAIN5
DA1in[6] => mem.data_a[6].DATAIN
DA1in[6] => mem.DATAIN6
DA1in[7] => mem.data_a[7].DATAIN
DA1in[7] => mem.DATAIN7
DA1in[8] => mem.data_a[8].DATAIN
DA1in[8] => mem.DATAIN8
DA1in[9] => mem.data_a[9].DATAIN
DA1in[9] => mem.DATAIN9
DA1in[10] => mem.data_a[10].DATAIN
DA1in[10] => mem.DATAIN10
DA1in[11] => mem.data_a[11].DATAIN
DA1in[11] => mem.DATAIN11
DA1in[12] => mem.data_a[12].DATAIN
DA1in[12] => mem.DATAIN12
DA1in[13] => mem.data_a[13].DATAIN
DA1in[13] => mem.DATAIN13
DA1in[14] => mem.data_a[14].DATAIN
DA1in[14] => mem.DATAIN14
DA1in[15] => mem.data_a[15].DATAIN
DA1in[15] => mem.DATAIN15
DB1in[0] => mem.data_b[0].DATAIN
DB1in[0] => mem.PORTBDATAIN
DB1in[1] => mem.data_b[1].DATAIN
DB1in[1] => mem.PORTBDATAIN1
DB1in[2] => mem.data_b[2].DATAIN
DB1in[2] => mem.PORTBDATAIN2
DB1in[3] => mem.data_b[3].DATAIN
DB1in[3] => mem.PORTBDATAIN3
DB1in[4] => mem.data_b[4].DATAIN
DB1in[4] => mem.PORTBDATAIN4
DB1in[5] => mem.data_b[5].DATAIN
DB1in[5] => mem.PORTBDATAIN5
DB1in[6] => mem.data_b[6].DATAIN
DB1in[6] => mem.PORTBDATAIN6
DB1in[7] => mem.data_b[7].DATAIN
DB1in[7] => mem.PORTBDATAIN7
DB1in[8] => mem.data_b[8].DATAIN
DB1in[8] => mem.PORTBDATAIN8
DB1in[9] => mem.data_b[9].DATAIN
DB1in[9] => mem.PORTBDATAIN9
DB1in[10] => mem.data_b[10].DATAIN
DB1in[10] => mem.PORTBDATAIN10
DB1in[11] => mem.data_b[11].DATAIN
DB1in[11] => mem.PORTBDATAIN11
DB1in[12] => mem.data_b[12].DATAIN
DB1in[12] => mem.PORTBDATAIN12
DB1in[13] => mem.data_b[13].DATAIN
DB1in[13] => mem.PORTBDATAIN13
DB1in[14] => mem.data_b[14].DATAIN
DB1in[14] => mem.PORTBDATAIN14
DB1in[15] => mem.data_b[15].DATAIN
DB1in[15] => mem.PORTBDATAIN15
A1radd[0] => mem.waddr_a[0].DATAIN
A1radd[0] => mem.WADDR
A1radd[0] => mem.RADDR
A1radd[1] => mem.waddr_a[1].DATAIN
A1radd[1] => mem.WADDR1
A1radd[1] => mem.RADDR1
A1radd[2] => mem.waddr_a[2].DATAIN
A1radd[2] => mem.WADDR2
A1radd[2] => mem.RADDR2
A1radd[3] => mem.waddr_a[3].DATAIN
A1radd[3] => mem.WADDR3
A1radd[3] => mem.RADDR3
A1radd[4] => mem.waddr_a[4].DATAIN
A1radd[4] => mem.WADDR4
A1radd[4] => mem.RADDR4
A1radd[5] => mem.waddr_a[5].DATAIN
A1radd[5] => mem.WADDR5
A1radd[5] => mem.RADDR5
A1radd[6] => mem.waddr_a[6].DATAIN
A1radd[6] => mem.WADDR6
A1radd[6] => mem.RADDR6
A1radd[7] => mem.waddr_a[7].DATAIN
A1radd[7] => mem.WADDR7
A1radd[7] => mem.RADDR7
B1radd[0] => mem.waddr_b[0].DATAIN
B1radd[0] => mem.PORTBWADDR
B1radd[0] => mem.PORTBRADDR
B1radd[1] => mem.waddr_b[1].DATAIN
B1radd[1] => mem.PORTBWADDR1
B1radd[1] => mem.PORTBRADDR1
B1radd[2] => mem.waddr_b[2].DATAIN
B1radd[2] => mem.PORTBWADDR2
B1radd[2] => mem.PORTBRADDR2
B1radd[3] => mem.waddr_b[3].DATAIN
B1radd[3] => mem.PORTBWADDR3
B1radd[3] => mem.PORTBRADDR3
B1radd[4] => mem.waddr_b[4].DATAIN
B1radd[4] => mem.PORTBWADDR4
B1radd[4] => mem.PORTBRADDR4
B1radd[5] => mem.waddr_b[5].DATAIN
B1radd[5] => mem.PORTBWADDR5
B1radd[5] => mem.PORTBRADDR5
B1radd[6] => mem.waddr_b[6].DATAIN
B1radd[6] => mem.PORTBWADDR6
B1radd[6] => mem.PORTBRADDR6
B1radd[7] => mem.waddr_b[7].DATAIN
B1radd[7] => mem.PORTBWADDR7
B1radd[7] => mem.PORTBRADDR7
DA1out[0] <= DA1out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[1] <= DA1out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[2] <= DA1out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[3] <= DA1out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[4] <= DA1out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[5] <= DA1out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[6] <= DA1out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[7] <= DA1out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[8] <= DA1out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[9] <= DA1out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[10] <= DA1out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[11] <= DA1out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[12] <= DA1out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[13] <= DA1out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[14] <= DA1out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA1out[15] <= DA1out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[0] <= DB1out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[1] <= DB1out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[2] <= DB1out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[3] <= DB1out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[4] <= DB1out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[5] <= DB1out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[6] <= DB1out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[7] <= DB1out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[8] <= DB1out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[9] <= DB1out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[10] <= DB1out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[11] <= DB1out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[12] <= DB1out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[13] <= DB1out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[14] <= DB1out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB1out[15] <= DB1out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we1 => mem.we_a.DATAIN
we1 => DA1out[0]~reg0.ENA
we1 => DA1out[1]~reg0.ENA
we1 => DA1out[2]~reg0.ENA
we1 => DA1out[3]~reg0.ENA
we1 => DA1out[4]~reg0.ENA
we1 => DA1out[5]~reg0.ENA
we1 => DA1out[6]~reg0.ENA
we1 => DA1out[7]~reg0.ENA
we1 => DA1out[8]~reg0.ENA
we1 => DA1out[9]~reg0.ENA
we1 => DA1out[10]~reg0.ENA
we1 => DA1out[11]~reg0.ENA
we1 => DA1out[12]~reg0.ENA
we1 => DA1out[13]~reg0.ENA
we1 => DA1out[14]~reg0.ENA
we1 => DA1out[15]~reg0.ENA
we1 => mem.WE
we2 => mem.we_b.DATAIN
we2 => DB1out[0]~reg0.ENA
we2 => DB1out[1]~reg0.ENA
we2 => DB1out[2]~reg0.ENA
we2 => DB1out[3]~reg0.ENA
we2 => DB1out[4]~reg0.ENA
we2 => DB1out[5]~reg0.ENA
we2 => DB1out[6]~reg0.ENA
we2 => DB1out[7]~reg0.ENA
we2 => DB1out[8]~reg0.ENA
we2 => DB1out[9]~reg0.ENA
we2 => DB1out[10]~reg0.ENA
we2 => DB1out[11]~reg0.ENA
we2 => DB1out[12]~reg0.ENA
we2 => DB1out[13]~reg0.ENA
we2 => DB1out[14]~reg0.ENA
we2 => DB1out[15]~reg0.ENA
we2 => mem.PORTBWE


|wrap|control:icontrol
clk => in_done~reg0.CLK
clk => cal_done~reg0.CLK
clk => done~reg0.CLK
clk => wen~reg0.CLK
clk => newloop~reg0.CLK
clk => counter6[0].CLK
clk => counter6[1].CLK
clk => counter6[2].CLK
clk => counter6[3].CLK
clk => counter6[4].CLK
clk => counter6[5].CLK
clk => counter6[6].CLK
clk => counter6[7].CLK
clk => counter6[8].CLK
clk => counter6[9].CLK
clk => counter6[10].CLK
clk => counter6[11].CLK
clk => counter6[12].CLK
clk => counter6[13].CLK
clk => counter6[14].CLK
clk => counter6[15].CLK
clk => counter6[16].CLK
clk => counter6[17].CLK
clk => counter6[18].CLK
clk => counter6[19].CLK
clk => counter6[20].CLK
clk => counter6[21].CLK
clk => counter6[22].CLK
clk => counter6[23].CLK
clk => counter6[24].CLK
clk => counter6[25].CLK
clk => counter6[26].CLK
clk => counter6[27].CLK
clk => counter6[28].CLK
clk => counter6[29].CLK
clk => counter6[30].CLK
clk => counter6[31].CLK
clk => counter5[0].CLK
clk => counter5[1].CLK
clk => counter5[2].CLK
clk => counter5[3].CLK
clk => counter3[0].CLK
clk => counter3[1].CLK
clk => counter3[2].CLK
clk => counter3[3].CLK
clk => counter3[4].CLK
clk => counter3[5].CLK
clk => counter3[6].CLK
clk => counter3[7].CLK
clk => counter3[8].CLK
clk => counter3[9].CLK
clk => counter3[10].CLK
clk => counter3[11].CLK
clk => counter3[12].CLK
clk => counter3[13].CLK
clk => counter3[14].CLK
clk => counter3[15].CLK
clk => counter3[16].CLK
clk => counter3[17].CLK
clk => counter3[18].CLK
clk => counter3[19].CLK
clk => counter3[20].CLK
clk => counter3[21].CLK
clk => counter3[22].CLK
clk => counter3[23].CLK
clk => counter3[24].CLK
clk => counter3[25].CLK
clk => counter3[26].CLK
clk => counter3[27].CLK
clk => counter3[28].CLK
clk => counter3[29].CLK
clk => counter3[30].CLK
clk => counter3[31].CLK
clk => counter2[0].CLK
clk => counter2[1].CLK
clk => counter2[2].CLK
clk => counter2[3].CLK
clk => counter1[0].CLK
clk => counter1[1].CLK
clk => counter1[2].CLK
clk => counter1[3].CLK
clk => counter1[4].CLK
clk => counter1[5].CLK
clk => counter1[6].CLK
clk => counter1[7].CLK
clk => counter1[8].CLK
clk => counter1[9].CLK
clk => counter1[10].CLK
clk => counter1[11].CLK
clk => counter1[12].CLK
clk => counter1[13].CLK
clk => counter1[14].CLK
clk => counter1[15].CLK
clk => counter1[16].CLK
clk => counter1[17].CLK
clk => counter1[18].CLK
clk => counter1[19].CLK
clk => counter1[20].CLK
clk => counter1[21].CLK
clk => counter1[22].CLK
clk => counter1[23].CLK
clk => counter1[24].CLK
clk => counter1[25].CLK
clk => counter1[26].CLK
clk => counter1[27].CLK
clk => counter1[28].CLK
clk => counter1[29].CLK
clk => counter1[30].CLK
clk => counter1[31].CLK
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter1.OUTPUTSELECT
rst => counter2.OUTPUTSELECT
rst => counter2.OUTPUTSELECT
rst => counter2.OUTPUTSELECT
rst => counter2.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter3.OUTPUTSELECT
rst => counter5.OUTPUTSELECT
rst => counter5.OUTPUTSELECT
rst => counter5.OUTPUTSELECT
rst => counter5.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => counter6.OUTPUTSELECT
rst => newloop.OUTPUTSELECT
rst => wen.OUTPUTSELECT
rst => done.OUTPUTSELECT
rst => cal_done.OUTPUTSELECT
rst => in_done.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => counter6.OUTPUTSELECT
start => wen.OUTPUTSELECT
start => newloop.OUTPUTSELECT
start => done.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => counter1.OUTPUTSELECT
start => in_done.OUTPUTSELECT
start => counter5.OUTPUTSELECT
start => counter5.OUTPUTSELECT
start => counter5.OUTPUTSELECT
start => counter5.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter3.OUTPUTSELECT
start => counter2.OUTPUTSELECT
start => counter2.OUTPUTSELECT
start => counter2.OUTPUTSELECT
start => counter2.OUTPUTSELECT
start => cal_done.OUTPUTSELECT
crt_sig => newloop.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter3.OUTPUTSELECT
crt_sig => counter5.OUTPUTSELECT
crt_sig => counter5.OUTPUTSELECT
crt_sig => counter5.OUTPUTSELECT
crt_sig => counter5.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter6.OUTPUTSELECT
crt_sig => counter2.OUTPUTSELECT
crt_sig => counter2.OUTPUTSELECT
crt_sig => counter2.OUTPUTSELECT
crt_sig => counter2.OUTPUTSELECT
crt_sig => cal_done.OUTPUTSELECT
crt_sig => wen.OUTPUTSELECT
mode_out[0] => Mux0.IN4
mode_out[0] => Mux1.IN4
mode_out[0] => Mux2.IN4
mode_out[0] => Mux3.IN4
mode_out[0] => Mux4.IN4
mode_out[0] => Mux5.IN4
mode_out[0] => Mux6.IN4
mode_out[0] => Mux7.IN4
mode_out[0] => Mux8.IN4
mode_out[0] => Mux9.IN4
mode_out[0] => Mux10.IN4
mode_out[0] => Mux11.IN4
mode_out[0] => Mux12.IN4
mode_out[0] => Mux13.IN4
mode_out[0] => Mux14.IN4
mode_out[0] => Mux15.IN4
mode_out[0] => Mux16.IN4
mode_out[0] => Mux17.IN4
mode_out[0] => Mux18.IN4
mode_out[0] => Mux19.IN4
mode_out[0] => Mux20.IN4
mode_out[0] => Mux21.IN4
mode_out[0] => Mux22.IN4
mode_out[0] => Mux23.IN4
mode_out[0] => Mux24.IN4
mode_out[0] => Mux25.IN4
mode_out[0] => Mux26.IN4
mode_out[0] => Mux27.IN4
mode_out[0] => Mux28.IN4
mode_out[0] => Mux29.IN4
mode_out[0] => Mux30.IN4
mode_out[0] => Mux31.IN4
mode_out[0] => Mux32.IN5
mode_out[0] => Mux33.IN5
mode_out[0] => Decoder0.IN1
mode_out[0] => Mux34.IN4
mode_out[0] => Mux35.IN4
mode_out[0] => Mux36.IN4
mode_out[0] => Mux37.IN4
mode_out[1] => Mux0.IN3
mode_out[1] => Mux1.IN3
mode_out[1] => Mux2.IN3
mode_out[1] => Mux3.IN3
mode_out[1] => Mux4.IN3
mode_out[1] => Mux5.IN3
mode_out[1] => Mux6.IN3
mode_out[1] => Mux7.IN3
mode_out[1] => Mux8.IN3
mode_out[1] => Mux9.IN3
mode_out[1] => Mux10.IN3
mode_out[1] => Mux11.IN3
mode_out[1] => Mux12.IN3
mode_out[1] => Mux13.IN3
mode_out[1] => Mux14.IN3
mode_out[1] => Mux15.IN3
mode_out[1] => Mux16.IN3
mode_out[1] => Mux17.IN3
mode_out[1] => Mux18.IN3
mode_out[1] => Mux19.IN3
mode_out[1] => Mux20.IN3
mode_out[1] => Mux21.IN3
mode_out[1] => Mux22.IN3
mode_out[1] => Mux23.IN3
mode_out[1] => Mux24.IN3
mode_out[1] => Mux25.IN3
mode_out[1] => Mux26.IN3
mode_out[1] => Mux27.IN3
mode_out[1] => Mux28.IN3
mode_out[1] => Mux29.IN3
mode_out[1] => Mux30.IN3
mode_out[1] => Mux31.IN3
mode_out[1] => Mux32.IN4
mode_out[1] => Mux33.IN4
mode_out[1] => Decoder0.IN0
mode_out[1] => Mux34.IN3
mode_out[1] => Mux35.IN3
mode_out[1] => Mux36.IN3
mode_out[1] => Mux37.IN3
newloop <= newloop~reg0.DB_MAX_OUTPUT_PORT_TYPE
wen <= wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
cal_done <= cal_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_done <= in_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1
clk => clk.IN1
mode[0] => mode[0].IN2
mode[1] => mode[1].IN2
a[0] => c_bp[0].IN3
a[1] => c_bp[1].IN3
a[2] => c_bp[2].IN3
a[3] => c_bp[3].IN3
a[4] => c_bp[4].IN3
a[5] => c_bp[5].IN3
a[6] => c_bp[6].IN3
a[7] => c_bp[7].IN3
a[8] => c_bp[8].IN3
a[9] => c_bp[9].IN3
a[10] => c_bp[10].IN3
a[11] => c_bp[11].IN3
a[12] => c_bp[12].IN3
a[13] => c_bp[13].IN3
a[14] => c_bp[14].IN3
a[15] => c_bp[15].IN3
b[0] => d_bp[0].IN1
b[1] => d_bp[1].IN1
b[2] => d_bp[2].IN1
b[3] => d_bp[3].IN1
b[4] => d_bp[4].IN1
b[5] => d_bp[5].IN1
b[6] => d_bp[6].IN1
b[7] => d_bp[7].IN1
b[8] => d_bp[8].IN1
b[9] => d_bp[9].IN1
b[10] => d_bp[10].IN1
b[11] => d_bp[11].IN1
b[12] => d_bp[12].IN1
b[13] => d_bp[13].IN1
b[14] => d_bp[14].IN1
b[15] => d_bp[15].IN1
w[0] => mult_a.DATAB
w[0] => Add0.IN17
w[1] => mult_a.DATAB
w[1] => Add0.IN16
w[2] => mult_a.DATAB
w[2] => Add0.IN15
w[3] => mult_a.DATAB
w[3] => Add0.IN14
w[4] => mult_a.DATAB
w[4] => Add0.IN13
w[5] => mult_a.DATAB
w[5] => Add0.IN12
w[6] => mult_a.DATAB
w[6] => Add0.IN11
w[7] => mult_a.DATAB
w[7] => Add0.IN10
w[8] => mult_a.DATAB
w[8] => Add0.IN9
w[9] => mult_a.DATAB
w[9] => Add0.IN8
w[10] => mult_a.DATAB
w[10] => Add0.IN7
w[11] => mult_a.DATAB
w[11] => Add0.IN6
w[12] => mult_a.DATAB
w[12] => Add0.IN5
w[13] => mult_a.DATAB
w[13] => Add0.IN4
w[14] => mult_a.DATAB
w[14] => Add0.IN3
w[15] => mult_a.DATAB
w[15] => Add0.IN2
c[0] <= mux_xx2:imux_xx21.port5
c[1] <= mux_xx2:imux_xx21.port5
c[2] <= mux_xx2:imux_xx21.port5
c[3] <= mux_xx2:imux_xx21.port5
c[4] <= mux_xx2:imux_xx21.port5
c[5] <= mux_xx2:imux_xx21.port5
c[6] <= mux_xx2:imux_xx21.port5
c[7] <= mux_xx2:imux_xx21.port5
c[8] <= mux_xx2:imux_xx21.port5
c[9] <= mux_xx2:imux_xx21.port5
c[10] <= mux_xx2:imux_xx21.port5
c[11] <= mux_xx2:imux_xx21.port5
c[12] <= mux_xx2:imux_xx21.port5
c[13] <= mux_xx2:imux_xx21.port5
c[14] <= mux_xx2:imux_xx21.port5
c[15] <= mux_xx2:imux_xx21.port5
d[0] <= mux_xx2:imux_xx22.port5
d[1] <= mux_xx2:imux_xx22.port5
d[2] <= mux_xx2:imux_xx22.port5
d[3] <= mux_xx2:imux_xx22.port5
d[4] <= mux_xx2:imux_xx22.port5
d[5] <= mux_xx2:imux_xx22.port5
d[6] <= mux_xx2:imux_xx22.port5
d[7] <= mux_xx2:imux_xx22.port5
d[8] <= mux_xx2:imux_xx22.port5
d[9] <= mux_xx2:imux_xx22.port5
d[10] <= mux_xx2:imux_xx22.port5
d[11] <= mux_xx2:imux_xx22.port5
d[12] <= mux_xx2:imux_xx22.port5
d[13] <= mux_xx2:imux_xx22.port5
d[14] <= mux_xx2:imux_xx22.port5
d[15] <= mux_xx2:imux_xx22.port5


|wrap|butterfly:ibutterfly1|MULT3:iMULT31
clock => ~NO_FANOUT~
dataa[0] => Mult0.IN15
dataa[1] => Mult0.IN14
dataa[2] => Mult0.IN13
dataa[3] => Mult0.IN12
dataa[4] => Mult0.IN11
dataa[5] => Mult0.IN10
dataa[6] => Mult0.IN9
dataa[7] => Mult0.IN8
dataa[8] => Mult0.IN7
dataa[9] => Mult0.IN6
dataa[10] => Mult0.IN5
dataa[11] => Mult0.IN4
dataa[12] => Mult0.IN3
dataa[13] => Mult0.IN2
dataa[14] => Mult0.IN1
dataa[15] => Mult0.IN0
datab[0] => Mult0.IN31
datab[1] => Mult0.IN30
datab[2] => Mult0.IN29
datab[3] => Mult0.IN28
datab[4] => Mult0.IN27
datab[5] => Mult0.IN26
datab[6] => Mult0.IN25
datab[7] => Mult0.IN24
datab[8] => Mult0.IN23
datab[9] => Mult0.IN22
datab[10] => Mult0.IN21
datab[11] => Mult0.IN20
datab[12] => Mult0.IN19
datab[13] => Mult0.IN18
datab[14] => Mult0.IN17
datab[15] => Mult0.IN16
result[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|mont_reduce:imont_reduce
a[0] => Mult0.IN44
a[0] => Add0.IN64
a[1] => Mult0.IN43
a[1] => Add0.IN63
a[2] => Mult0.IN42
a[2] => Add0.IN62
a[3] => Mult0.IN41
a[3] => Add0.IN61
a[4] => Mult0.IN40
a[4] => Add0.IN60
a[5] => Mult0.IN39
a[5] => Add0.IN59
a[6] => Mult0.IN38
a[6] => Add0.IN58
a[7] => Mult0.IN37
a[7] => Add0.IN57
a[8] => Mult0.IN36
a[8] => Add0.IN56
a[9] => Mult0.IN35
a[9] => Add0.IN55
a[10] => Mult0.IN34
a[10] => Add0.IN54
a[11] => Mult0.IN33
a[11] => Add0.IN53
a[12] => Mult0.IN32
a[12] => Add0.IN52
a[13] => Mult0.IN31
a[13] => Add0.IN51
a[14] => Mult0.IN30
a[14] => Add0.IN50
a[15] => Mult0.IN29
a[15] => Add0.IN49
a[16] => Mult0.IN28
a[16] => Add0.IN48
a[17] => Mult0.IN27
a[17] => Add0.IN47
a[18] => Mult0.IN26
a[18] => Add0.IN46
a[19] => Mult0.IN25
a[19] => Add0.IN45
a[20] => Mult0.IN24
a[20] => Add0.IN44
a[21] => Mult0.IN23
a[21] => Add0.IN43
a[22] => Mult0.IN22
a[22] => Add0.IN42
a[23] => Mult0.IN21
a[23] => Add0.IN41
a[24] => Mult0.IN20
a[24] => Add0.IN40
a[25] => Mult0.IN19
a[25] => Add0.IN39
a[26] => Mult0.IN18
a[26] => Add0.IN38
a[27] => Mult0.IN17
a[27] => Add0.IN37
a[28] => Mult0.IN16
a[28] => Add0.IN36
a[29] => Mult0.IN15
a[29] => Add0.IN35
a[30] => Mult0.IN14
a[30] => Add0.IN34
a[31] => Mult0.IN13
a[31] => Add0.IN33
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
S[0] <= xor16SUM:ixor16SUM_1.S[0]
S[1] <= xor16SUM:ixor16SUM_1.S[1]
S[2] <= xor16SUM:ixor16SUM_1.S[2]
S[3] <= xor16SUM:ixor16SUM_1.S[3]
S[4] <= xor16SUM:ixor16SUM_1.S[4]
S[5] <= xor16SUM:ixor16SUM_1.S[5]
S[6] <= xor16SUM:ixor16SUM_1.S[6]
S[7] <= xor16SUM:ixor16SUM_1.S[7]
S[8] <= xor16SUM:ixor16SUM_1.S[8]
S[9] <= xor16SUM:ixor16SUM_1.S[9]
S[10] <= xor16SUM:ixor16SUM_1.S[10]
S[11] <= xor16SUM:ixor16SUM_1.S[11]
S[12] <= xor16SUM:ixor16SUM_1.S[12]
S[13] <= xor16SUM:ixor16SUM_1.S[13]
S[14] <= xor16SUM:ixor16SUM_1.S[14]
S[15] <= xor16SUM:ixor16SUM_1.S[15]


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|pg16SUM:ipg16SUM1
A[0] => and0.IN0
A[0] => xor0.IN0
A[1] => and1.IN0
A[1] => xor1.IN0
A[2] => and2.IN0
A[2] => xor2.IN0
A[3] => and3.IN0
A[3] => xor3.IN0
A[4] => and4.IN0
A[4] => xor4.IN0
A[5] => and5.IN0
A[5] => xor5.IN0
A[6] => and6.IN0
A[6] => xor6.IN0
A[7] => and7.IN0
A[7] => xor7.IN0
A[8] => and8.IN0
A[8] => xor8.IN0
A[9] => and9.IN0
A[9] => xor9.IN0
A[10] => and10.IN0
A[10] => xor10.IN0
A[11] => and11.IN0
A[11] => xor11.IN0
A[12] => and12.IN0
A[12] => xor12.IN0
A[13] => and13.IN0
A[13] => xor13.IN0
A[14] => and14.IN0
A[14] => xor14.IN0
A[15] => and15.IN0
A[15] => xor15.IN0
B[0] => and0.IN1
B[0] => xor0.IN1
B[1] => and1.IN1
B[1] => xor1.IN1
B[2] => and2.IN1
B[2] => xor2.IN1
B[3] => and3.IN1
B[3] => xor3.IN1
B[4] => and4.IN1
B[4] => xor4.IN1
B[5] => and5.IN1
B[5] => xor5.IN1
B[6] => and6.IN1
B[6] => xor6.IN1
B[7] => and7.IN1
B[7] => xor7.IN1
B[8] => and8.IN1
B[8] => xor8.IN1
B[9] => and9.IN1
B[9] => xor9.IN1
B[10] => and10.IN1
B[10] => xor10.IN1
B[11] => and11.IN1
B[11] => xor11.IN1
B[12] => and12.IN1
B[12] => xor12.IN1
B[13] => and13.IN1
B[13] => xor13.IN1
B[14] => and14.IN1
B[14] => xor14.IN1
B[15] => and15.IN1
B[15] => xor15.IN1
pg15[0] <= and15.DB_MAX_OUTPUT_PORT_TYPE
pg15[1] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
pg14[0] <= and14.DB_MAX_OUTPUT_PORT_TYPE
pg14[1] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
pg13[0] <= and13.DB_MAX_OUTPUT_PORT_TYPE
pg13[1] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
pg12[0] <= and12.DB_MAX_OUTPUT_PORT_TYPE
pg12[1] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
pg11[0] <= and11.DB_MAX_OUTPUT_PORT_TYPE
pg11[1] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
pg10[0] <= and10.DB_MAX_OUTPUT_PORT_TYPE
pg10[1] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
pg9[0] <= and9.DB_MAX_OUTPUT_PORT_TYPE
pg9[1] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
pg8[0] <= and8.DB_MAX_OUTPUT_PORT_TYPE
pg8[1] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
pg7[0] <= and7.DB_MAX_OUTPUT_PORT_TYPE
pg7[1] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
pg6[0] <= and6.DB_MAX_OUTPUT_PORT_TYPE
pg6[1] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
pg5[0] <= and5.DB_MAX_OUTPUT_PORT_TYPE
pg5[1] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
pg4[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
pg4[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
pg3[0] <= and3.DB_MAX_OUTPUT_PORT_TYPE
pg3[1] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
pg2[0] <= and2.DB_MAX_OUTPUT_PORT_TYPE
pg2[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
pg1[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
pg1[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
pg0[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
pg0[1] <= xor0.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr1c1
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr1c3
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr1c5
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr1c7
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr1c9
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr1c11
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr1c13
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr1c15
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr2c15
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr2c11
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr2c7
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr2c3
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr3c7
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr3c15
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr6c11
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr4c15
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr5c5
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr5c9
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr5c13
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr6c2
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr6c4
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr6c6
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr6c8
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr6c10
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr6c12
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr6c14
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|xor16SUM:ixor16SUM_1
A[0] => xor0.IN0
A[1] => xor1.IN0
A[2] => xor2.IN0
A[3] => xor3.IN0
A[4] => xor4.IN0
A[5] => xor5.IN0
A[6] => xor6.IN0
A[7] => xor7.IN0
A[8] => xor8.IN0
A[9] => xor9.IN0
A[10] => xor10.IN0
A[11] => xor11.IN0
A[12] => xor12.IN0
A[13] => xor13.IN0
A[14] => xor14.IN0
A[15] => xor15.IN0
B[0] => xor0.IN1
B[1] => xor1.IN1
B[2] => xor2.IN1
B[3] => xor3.IN1
B[4] => xor4.IN1
B[5] => xor5.IN1
B[6] => xor6.IN1
B[7] => xor7.IN1
B[8] => xor8.IN1
B[9] => xor9.IN1
B[10] => xor10.IN1
B[11] => xor11.IN1
B[12] => xor12.IN1
B[13] => xor13.IN1
B[14] => xor14.IN1
B[15] => xor15.IN1
S[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= xor15.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|barret_reduce:ibarret_reduce
a[0] => Mult0.IN31
a[0] => Add1.IN32
a[1] => Mult0.IN30
a[1] => Add1.IN31
a[2] => Mult0.IN29
a[2] => Add1.IN30
a[3] => Mult0.IN28
a[3] => Add1.IN29
a[4] => Mult0.IN27
a[4] => Add1.IN28
a[5] => Mult0.IN26
a[5] => Add1.IN27
a[6] => Mult0.IN25
a[6] => Add1.IN26
a[7] => Mult0.IN24
a[7] => Add1.IN25
a[8] => Mult0.IN23
a[8] => Add1.IN24
a[9] => Mult0.IN22
a[9] => Add1.IN23
a[10] => Mult0.IN21
a[10] => Add1.IN22
a[11] => Mult0.IN20
a[11] => Add1.IN21
a[12] => Mult0.IN19
a[12] => Add1.IN20
a[13] => Mult0.IN18
a[13] => Add1.IN19
a[14] => Mult0.IN17
a[14] => Add1.IN18
a[15] => Mult0.IN16
a[15] => Add1.IN17
result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
S[0] <= xor16SUB:ixor16SUB_1.S[0]
S[1] <= xor16SUB:ixor16SUB_1.S[1]
S[2] <= xor16SUB:ixor16SUB_1.S[2]
S[3] <= xor16SUB:ixor16SUB_1.S[3]
S[4] <= xor16SUB:ixor16SUB_1.S[4]
S[5] <= xor16SUB:ixor16SUB_1.S[5]
S[6] <= xor16SUB:ixor16SUB_1.S[6]
S[7] <= xor16SUB:ixor16SUB_1.S[7]
S[8] <= xor16SUB:ixor16SUB_1.S[8]
S[9] <= xor16SUB:ixor16SUB_1.S[9]
S[10] <= xor16SUB:ixor16SUB_1.S[10]
S[11] <= xor16SUB:ixor16SUB_1.S[11]
S[12] <= xor16SUB:ixor16SUB_1.S[12]
S[13] <= xor16SUB:ixor16SUB_1.S[13]
S[14] <= xor16SUB:ixor16SUB_1.S[14]
S[15] <= xor16SUB:ixor16SUB_1.S[15]


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|pg16SUB:ipg16SUB1
A[0] => xor0.IN0
A[0] => and0.IN0
A[1] => xor1.IN0
A[1] => and1.IN0
A[2] => xor2.IN0
A[2] => and2.IN0
A[3] => xor3.IN0
A[3] => and3.IN0
A[4] => xor4.IN0
A[4] => and4.IN0
A[5] => xor5.IN0
A[5] => and5.IN0
A[6] => xor6.IN0
A[6] => and6.IN0
A[7] => xor7.IN0
A[7] => and7.IN0
A[8] => xor8.IN0
A[8] => and8.IN0
A[9] => xor9.IN0
A[9] => and9.IN0
A[10] => xor10.IN0
A[10] => and10.IN0
A[11] => xor11.IN0
A[11] => and11.IN0
A[12] => xor12.IN0
A[12] => and12.IN0
A[13] => xor13.IN0
A[13] => and13.IN0
A[14] => xor14.IN0
A[14] => and14.IN0
A[15] => xor15.IN0
A[15] => and15.IN0
B[0] => and0.IN1
B[0] => xor0.IN1
B[1] => and1.IN1
B[1] => xor1.IN1
B[2] => and2.IN1
B[2] => xor2.IN1
B[3] => and3.IN1
B[3] => xor3.IN1
B[4] => and4.IN1
B[4] => xor4.IN1
B[5] => and5.IN1
B[5] => xor5.IN1
B[6] => and6.IN1
B[6] => xor6.IN1
B[7] => and7.IN1
B[7] => xor7.IN1
B[8] => and8.IN1
B[8] => xor8.IN1
B[9] => and9.IN1
B[9] => xor9.IN1
B[10] => and10.IN1
B[10] => xor10.IN1
B[11] => and11.IN1
B[11] => xor11.IN1
B[12] => and12.IN1
B[12] => xor12.IN1
B[13] => and13.IN1
B[13] => xor13.IN1
B[14] => and14.IN1
B[14] => xor14.IN1
B[15] => and15.IN1
B[15] => xor15.IN1
pg15[0] <= and15.DB_MAX_OUTPUT_PORT_TYPE
pg15[1] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
pg14[0] <= and14.DB_MAX_OUTPUT_PORT_TYPE
pg14[1] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
pg13[0] <= and13.DB_MAX_OUTPUT_PORT_TYPE
pg13[1] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
pg12[0] <= and12.DB_MAX_OUTPUT_PORT_TYPE
pg12[1] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
pg11[0] <= and11.DB_MAX_OUTPUT_PORT_TYPE
pg11[1] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
pg10[0] <= and10.DB_MAX_OUTPUT_PORT_TYPE
pg10[1] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
pg9[0] <= and9.DB_MAX_OUTPUT_PORT_TYPE
pg9[1] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
pg8[0] <= and8.DB_MAX_OUTPUT_PORT_TYPE
pg8[1] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
pg7[0] <= and7.DB_MAX_OUTPUT_PORT_TYPE
pg7[1] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
pg6[0] <= and6.DB_MAX_OUTPUT_PORT_TYPE
pg6[1] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
pg5[0] <= and5.DB_MAX_OUTPUT_PORT_TYPE
pg5[1] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
pg4[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
pg4[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
pg3[0] <= and3.DB_MAX_OUTPUT_PORT_TYPE
pg3[1] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
pg2[0] <= and2.DB_MAX_OUTPUT_PORT_TYPE
pg2[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
pg1[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
pg1[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
pg0[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
pg0[1] <= xor0.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr1c1
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr1c3
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr1c5
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr1c7
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr1c9
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr1c11
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr1c13
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr1c15
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr2c15
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr2c11
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr2c7
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr2c3
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr3c7
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr3c15
pg[0] => or1.IN1
pg[1] => and1.IN0
pg[1] => and2.IN0
pg0[0] => and1.IN1
pg0[1] => and2.IN1
pgo[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
pgo[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr6c11
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr4c15
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr5c5
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr5c9
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr5c13
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr6c2
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr6c4
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr6c6
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr6c8
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr6c10
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr6c12
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr6c14
pg[0] => or1.IN1
pg[1] => and1.IN0
pg0 => and1.IN1
pgo <= or1.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|xor16SUB:ixor16SUB_1
A[0] => xor0.IN0
A[1] => xor1.IN0
A[2] => xor2.IN0
A[3] => xor3.IN0
A[4] => xor4.IN0
A[5] => xor5.IN0
A[6] => xor6.IN0
A[7] => xor7.IN0
A[8] => xor8.IN0
A[9] => xor9.IN0
A[10] => xor10.IN0
A[11] => xor11.IN0
A[12] => xor12.IN0
A[13] => xor13.IN0
A[14] => xor14.IN0
A[15] => xor15.IN0
B[0] => xor0.IN1
B[1] => xor1.IN1
B[2] => xor2.IN1
B[3] => xor3.IN1
B[4] => xor4.IN1
B[5] => xor5.IN1
B[6] => xor6.IN1
B[7] => xor7.IN1
B[8] => xor8.IN1
B[9] => xor9.IN1
B[10] => xor10.IN1
B[11] => xor11.IN1
B[12] => xor12.IN1
B[13] => xor13.IN1
B[14] => xor14.IN1
B[15] => xor15.IN1
S[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= xor15.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|mux_xx2:imux_xx21
a[0] => Mux15.IN2
a[1] => Mux14.IN2
a[2] => Mux13.IN2
a[3] => Mux12.IN2
a[4] => Mux11.IN2
a[5] => Mux10.IN2
a[6] => Mux9.IN2
a[7] => Mux8.IN2
a[8] => Mux7.IN2
a[9] => Mux6.IN2
a[10] => Mux5.IN2
a[11] => Mux4.IN2
a[12] => Mux3.IN2
a[13] => Mux2.IN2
a[14] => Mux1.IN2
a[15] => Mux0.IN2
b[0] => Mux15.IN3
b[1] => Mux14.IN3
b[2] => Mux13.IN3
b[3] => Mux12.IN3
b[4] => Mux11.IN3
b[5] => Mux10.IN3
b[6] => Mux9.IN3
b[7] => Mux8.IN3
b[8] => Mux7.IN3
b[9] => Mux6.IN3
b[10] => Mux5.IN3
b[11] => Mux4.IN3
b[12] => Mux3.IN3
b[13] => Mux2.IN3
b[14] => Mux1.IN3
b[15] => Mux0.IN3
c[0] => Mux15.IN4
c[1] => Mux14.IN4
c[2] => Mux13.IN4
c[3] => Mux12.IN4
c[4] => Mux11.IN4
c[5] => Mux10.IN4
c[6] => Mux9.IN4
c[7] => Mux8.IN4
c[8] => Mux7.IN4
c[9] => Mux6.IN4
c[10] => Mux5.IN4
c[11] => Mux4.IN4
c[12] => Mux3.IN4
c[13] => Mux2.IN4
c[14] => Mux1.IN4
c[15] => Mux0.IN4
d[0] => Mux15.IN5
d[1] => Mux14.IN5
d[2] => Mux13.IN5
d[3] => Mux12.IN5
d[4] => Mux11.IN5
d[5] => Mux10.IN5
d[6] => Mux9.IN5
d[7] => Mux8.IN5
d[8] => Mux7.IN5
d[9] => Mux6.IN5
d[10] => Mux5.IN5
d[11] => Mux4.IN5
d[12] => Mux3.IN5
d[13] => Mux2.IN5
d[14] => Mux1.IN5
d[15] => Mux0.IN5
s[0] => Mux0.IN1
s[0] => Mux1.IN1
s[0] => Mux2.IN1
s[0] => Mux3.IN1
s[0] => Mux4.IN1
s[0] => Mux5.IN1
s[0] => Mux6.IN1
s[0] => Mux7.IN1
s[0] => Mux8.IN1
s[0] => Mux9.IN1
s[0] => Mux10.IN1
s[0] => Mux11.IN1
s[0] => Mux12.IN1
s[0] => Mux13.IN1
s[0] => Mux14.IN1
s[0] => Mux15.IN1
s[1] => Mux0.IN0
s[1] => Mux1.IN0
s[1] => Mux2.IN0
s[1] => Mux3.IN0
s[1] => Mux4.IN0
s[1] => Mux5.IN0
s[1] => Mux6.IN0
s[1] => Mux7.IN0
s[1] => Mux8.IN0
s[1] => Mux9.IN0
s[1] => Mux10.IN0
s[1] => Mux11.IN0
s[1] => Mux12.IN0
s[1] => Mux13.IN0
s[1] => Mux14.IN0
s[1] => Mux15.IN0
o[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrap|butterfly:ibutterfly1|mux_xx2:imux_xx22
a[0] => Mux15.IN2
a[1] => Mux14.IN2
a[2] => Mux13.IN2
a[3] => Mux12.IN2
a[4] => Mux11.IN2
a[5] => Mux10.IN2
a[6] => Mux9.IN2
a[7] => Mux8.IN2
a[8] => Mux7.IN2
a[9] => Mux6.IN2
a[10] => Mux5.IN2
a[11] => Mux4.IN2
a[12] => Mux3.IN2
a[13] => Mux2.IN2
a[14] => Mux1.IN2
a[15] => Mux0.IN2
b[0] => Mux15.IN3
b[1] => Mux14.IN3
b[2] => Mux13.IN3
b[3] => Mux12.IN3
b[4] => Mux11.IN3
b[5] => Mux10.IN3
b[6] => Mux9.IN3
b[7] => Mux8.IN3
b[8] => Mux7.IN3
b[9] => Mux6.IN3
b[10] => Mux5.IN3
b[11] => Mux4.IN3
b[12] => Mux3.IN3
b[13] => Mux2.IN3
b[14] => Mux1.IN3
b[15] => Mux0.IN3
c[0] => Mux15.IN4
c[1] => Mux14.IN4
c[2] => Mux13.IN4
c[3] => Mux12.IN4
c[4] => Mux11.IN4
c[5] => Mux10.IN4
c[6] => Mux9.IN4
c[7] => Mux8.IN4
c[8] => Mux7.IN4
c[9] => Mux6.IN4
c[10] => Mux5.IN4
c[11] => Mux4.IN4
c[12] => Mux3.IN4
c[13] => Mux2.IN4
c[14] => Mux1.IN4
c[15] => Mux0.IN4
d[0] => Mux15.IN5
d[1] => Mux14.IN5
d[2] => Mux13.IN5
d[3] => Mux12.IN5
d[4] => Mux11.IN5
d[5] => Mux10.IN5
d[6] => Mux9.IN5
d[7] => Mux8.IN5
d[8] => Mux7.IN5
d[9] => Mux6.IN5
d[10] => Mux5.IN5
d[11] => Mux4.IN5
d[12] => Mux3.IN5
d[13] => Mux2.IN5
d[14] => Mux1.IN5
d[15] => Mux0.IN5
s[0] => Mux0.IN1
s[0] => Mux1.IN1
s[0] => Mux2.IN1
s[0] => Mux3.IN1
s[0] => Mux4.IN1
s[0] => Mux5.IN1
s[0] => Mux6.IN1
s[0] => Mux7.IN1
s[0] => Mux8.IN1
s[0] => Mux9.IN1
s[0] => Mux10.IN1
s[0] => Mux11.IN1
s[0] => Mux12.IN1
s[0] => Mux13.IN1
s[0] => Mux14.IN1
s[0] => Mux15.IN1
s[1] => Mux0.IN0
s[1] => Mux1.IN0
s[1] => Mux2.IN0
s[1] => Mux3.IN0
s[1] => Mux4.IN0
s[1] => Mux5.IN0
s[1] => Mux6.IN0
s[1] => Mux7.IN0
s[1] => Mux8.IN0
s[1] => Mux9.IN0
s[1] => Mux10.IN0
s[1] => Mux11.IN0
s[1] => Mux12.IN0
s[1] => Mux13.IN0
s[1] => Mux14.IN0
s[1] => Mux15.IN0
o[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrap|fifo:ififo1
aclr => rd_aclr[0].DATAIN
aclr => wr_aclr[0].DATAIN
rd_dat[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
rd_dat[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
rd_clk => rd_clk.IN1
rd_req => comb.IN1
rd_empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_used[0] <= rd_used[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_used[1] <= rd_used[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_used[2] <= rd_used[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_used[3] <= rd_used[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_used[4] <= rd_used[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_used[5] <= rd_used[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_used[6] <= rd_used[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_used[7] <= rd_used[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_used[8] <= rd_used[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dat[0] => wr_dat[0].IN1
wr_dat[1] => wr_dat[1].IN1
wr_dat[2] => wr_dat[2].IN1
wr_dat[3] => wr_dat[3].IN1
wr_dat[4] => wr_dat[4].IN1
wr_dat[5] => wr_dat[5].IN1
wr_dat[6] => wr_dat[6].IN1
wr_dat[7] => wr_dat[7].IN1
wr_dat[8] => wr_dat[8].IN1
wr_dat[9] => wr_dat[9].IN1
wr_dat[10] => wr_dat[10].IN1
wr_dat[11] => wr_dat[11].IN1
wr_dat[12] => wr_dat[12].IN1
wr_dat[13] => wr_dat[13].IN1
wr_dat[14] => wr_dat[14].IN1
wr_dat[15] => wr_dat[15].IN1
wr_dat[16] => wr_dat[16].IN1
wr_dat[17] => wr_dat[17].IN1
wr_dat[18] => wr_dat[18].IN1
wr_dat[19] => wr_dat[19].IN1
wr_dat[20] => wr_dat[20].IN1
wr_dat[21] => wr_dat[21].IN1
wr_dat[22] => wr_dat[22].IN1
wr_dat[23] => wr_dat[23].IN1
wr_dat[24] => wr_dat[24].IN1
wr_dat[25] => wr_dat[25].IN1
wr_dat[26] => wr_dat[26].IN1
wr_dat[27] => wr_dat[27].IN1
wr_dat[28] => wr_dat[28].IN1
wr_dat[29] => wr_dat[29].IN1
wr_dat[30] => wr_dat[30].IN1
wr_dat[31] => wr_dat[31].IN1
wr_clk => wr_clk.IN1
wr_req => always1.IN1
wr_req => comb.IN1
wr_full <= wr_ok.DB_MAX_OUTPUT_PORT_TYPE
wr_used[0] <= wr_used[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_used[1] <= wr_used[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_used[2] <= wr_used[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_used[3] <= wr_used[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_used[4] <= wr_used[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_used[5] <= wr_used[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_used[6] <= wr_used[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_used[7] <= wr_used[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_used[8] <= wr_used[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrap|fifo:ififo1|altsyncram:altsyncram_component
wren_a => altsyncram_r512:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r512:auto_generated.data_a[0]
data_a[1] => altsyncram_r512:auto_generated.data_a[1]
data_a[2] => altsyncram_r512:auto_generated.data_a[2]
data_a[3] => altsyncram_r512:auto_generated.data_a[3]
data_a[4] => altsyncram_r512:auto_generated.data_a[4]
data_a[5] => altsyncram_r512:auto_generated.data_a[5]
data_a[6] => altsyncram_r512:auto_generated.data_a[6]
data_a[7] => altsyncram_r512:auto_generated.data_a[7]
data_a[8] => altsyncram_r512:auto_generated.data_a[8]
data_a[9] => altsyncram_r512:auto_generated.data_a[9]
data_a[10] => altsyncram_r512:auto_generated.data_a[10]
data_a[11] => altsyncram_r512:auto_generated.data_a[11]
data_a[12] => altsyncram_r512:auto_generated.data_a[12]
data_a[13] => altsyncram_r512:auto_generated.data_a[13]
data_a[14] => altsyncram_r512:auto_generated.data_a[14]
data_a[15] => altsyncram_r512:auto_generated.data_a[15]
data_a[16] => altsyncram_r512:auto_generated.data_a[16]
data_a[17] => altsyncram_r512:auto_generated.data_a[17]
data_a[18] => altsyncram_r512:auto_generated.data_a[18]
data_a[19] => altsyncram_r512:auto_generated.data_a[19]
data_a[20] => altsyncram_r512:auto_generated.data_a[20]
data_a[21] => altsyncram_r512:auto_generated.data_a[21]
data_a[22] => altsyncram_r512:auto_generated.data_a[22]
data_a[23] => altsyncram_r512:auto_generated.data_a[23]
data_a[24] => altsyncram_r512:auto_generated.data_a[24]
data_a[25] => altsyncram_r512:auto_generated.data_a[25]
data_a[26] => altsyncram_r512:auto_generated.data_a[26]
data_a[27] => altsyncram_r512:auto_generated.data_a[27]
data_a[28] => altsyncram_r512:auto_generated.data_a[28]
data_a[29] => altsyncram_r512:auto_generated.data_a[29]
data_a[30] => altsyncram_r512:auto_generated.data_a[30]
data_a[31] => altsyncram_r512:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_r512:auto_generated.address_a[0]
address_a[1] => altsyncram_r512:auto_generated.address_a[1]
address_a[2] => altsyncram_r512:auto_generated.address_a[2]
address_a[3] => altsyncram_r512:auto_generated.address_a[3]
address_a[4] => altsyncram_r512:auto_generated.address_a[4]
address_a[5] => altsyncram_r512:auto_generated.address_a[5]
address_a[6] => altsyncram_r512:auto_generated.address_a[6]
address_a[7] => altsyncram_r512:auto_generated.address_a[7]
address_b[0] => altsyncram_r512:auto_generated.address_b[0]
address_b[1] => altsyncram_r512:auto_generated.address_b[1]
address_b[2] => altsyncram_r512:auto_generated.address_b[2]
address_b[3] => altsyncram_r512:auto_generated.address_b[3]
address_b[4] => altsyncram_r512:auto_generated.address_b[4]
address_b[5] => altsyncram_r512:auto_generated.address_b[5]
address_b[6] => altsyncram_r512:auto_generated.address_b[6]
address_b[7] => altsyncram_r512:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => altsyncram_r512:auto_generated.addressstall_b
clock0 => altsyncram_r512:auto_generated.clock0
clock1 => altsyncram_r512:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_r512:auto_generated.q_b[0]
q_b[1] <= altsyncram_r512:auto_generated.q_b[1]
q_b[2] <= altsyncram_r512:auto_generated.q_b[2]
q_b[3] <= altsyncram_r512:auto_generated.q_b[3]
q_b[4] <= altsyncram_r512:auto_generated.q_b[4]
q_b[5] <= altsyncram_r512:auto_generated.q_b[5]
q_b[6] <= altsyncram_r512:auto_generated.q_b[6]
q_b[7] <= altsyncram_r512:auto_generated.q_b[7]
q_b[8] <= altsyncram_r512:auto_generated.q_b[8]
q_b[9] <= altsyncram_r512:auto_generated.q_b[9]
q_b[10] <= altsyncram_r512:auto_generated.q_b[10]
q_b[11] <= altsyncram_r512:auto_generated.q_b[11]
q_b[12] <= altsyncram_r512:auto_generated.q_b[12]
q_b[13] <= altsyncram_r512:auto_generated.q_b[13]
q_b[14] <= altsyncram_r512:auto_generated.q_b[14]
q_b[15] <= altsyncram_r512:auto_generated.q_b[15]
q_b[16] <= altsyncram_r512:auto_generated.q_b[16]
q_b[17] <= altsyncram_r512:auto_generated.q_b[17]
q_b[18] <= altsyncram_r512:auto_generated.q_b[18]
q_b[19] <= altsyncram_r512:auto_generated.q_b[19]
q_b[20] <= altsyncram_r512:auto_generated.q_b[20]
q_b[21] <= altsyncram_r512:auto_generated.q_b[21]
q_b[22] <= altsyncram_r512:auto_generated.q_b[22]
q_b[23] <= altsyncram_r512:auto_generated.q_b[23]
q_b[24] <= altsyncram_r512:auto_generated.q_b[24]
q_b[25] <= altsyncram_r512:auto_generated.q_b[25]
q_b[26] <= altsyncram_r512:auto_generated.q_b[26]
q_b[27] <= altsyncram_r512:auto_generated.q_b[27]
q_b[28] <= altsyncram_r512:auto_generated.q_b[28]
q_b[29] <= altsyncram_r512:auto_generated.q_b[29]
q_b[30] <= altsyncram_r512:auto_generated.q_b[30]
q_b[31] <= altsyncram_r512:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|wrap|fifo:ififo1|altsyncram:altsyncram_component|altsyncram_r512:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
addressstall_b => ram_block1a0.PORTBADDRSTALL
addressstall_b => ram_block1a1.PORTBADDRSTALL
addressstall_b => ram_block1a2.PORTBADDRSTALL
addressstall_b => ram_block1a3.PORTBADDRSTALL
addressstall_b => ram_block1a4.PORTBADDRSTALL
addressstall_b => ram_block1a5.PORTBADDRSTALL
addressstall_b => ram_block1a6.PORTBADDRSTALL
addressstall_b => ram_block1a7.PORTBADDRSTALL
addressstall_b => ram_block1a8.PORTBADDRSTALL
addressstall_b => ram_block1a9.PORTBADDRSTALL
addressstall_b => ram_block1a10.PORTBADDRSTALL
addressstall_b => ram_block1a11.PORTBADDRSTALL
addressstall_b => ram_block1a12.PORTBADDRSTALL
addressstall_b => ram_block1a13.PORTBADDRSTALL
addressstall_b => ram_block1a14.PORTBADDRSTALL
addressstall_b => ram_block1a15.PORTBADDRSTALL
addressstall_b => ram_block1a16.PORTBADDRSTALL
addressstall_b => ram_block1a17.PORTBADDRSTALL
addressstall_b => ram_block1a18.PORTBADDRSTALL
addressstall_b => ram_block1a19.PORTBADDRSTALL
addressstall_b => ram_block1a20.PORTBADDRSTALL
addressstall_b => ram_block1a21.PORTBADDRSTALL
addressstall_b => ram_block1a22.PORTBADDRSTALL
addressstall_b => ram_block1a23.PORTBADDRSTALL
addressstall_b => ram_block1a24.PORTBADDRSTALL
addressstall_b => ram_block1a25.PORTBADDRSTALL
addressstall_b => ram_block1a26.PORTBADDRSTALL
addressstall_b => ram_block1a27.PORTBADDRSTALL
addressstall_b => ram_block1a28.PORTBADDRSTALL
addressstall_b => ram_block1a29.PORTBADDRSTALL
addressstall_b => ram_block1a30.PORTBADDRSTALL
addressstall_b => ram_block1a31.PORTBADDRSTALL
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


