<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="10" e="8"/>
<c f="1" b="20" e="20"/>
<c f="1" b="20" e="20"/>
<c f="1" b="23" e="23"/>
<c f="1" b="23" e="23"/>
<c f="1" b="26" e="26"/>
<c f="1" b="26" e="26"/>
<c f="1" b="29" e="29"/>
<c f="1" b="29" e="29"/>
</Comments>
<Macros/>
<tun>
<NamedDecl name="&lt;using-directive&gt;" id="671c85525d5a713009ea4c17b3ab9865_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="13" lineend="13"/>
<v namespace="llvm" name="TheMipsTarget" proto="llvm::Target" id="671c85525d5a713009ea4c17b3ab9865_f8e2de98da186bebdc98f7428f56df4b" file="1" linestart="15" lineend="15" previous="bf0e00f604504cc01afb1a81c69a4ed9_f8e2de98da186bebdc98f7428f56df4b" init="true" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>
<n10 lb="15" cb="14">
<typeptr id="24b645364dfef939b676955407994880_cae806b6e8d0904e89e2c6a61f54a9c1"/>
<temp/>
</n10>

</Stmt>
</v>
<v namespace="llvm" name="TheMipselTarget" proto="llvm::Target" id="671c85525d5a713009ea4c17b3ab9865_6947a6943fa31fe9d28d83c526eb3707" file="1" linestart="15" lineend="15" previous="bf0e00f604504cc01afb1a81c69a4ed9_6947a6943fa31fe9d28d83c526eb3707" init="true" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>
<n10 lb="15" cb="35">
<typeptr id="24b645364dfef939b676955407994880_cae806b6e8d0904e89e2c6a61f54a9c1"/>
<temp/>
</n10>

</Stmt>
</v>
<v namespace="llvm" name="TheMips64Target" proto="llvm::Target" id="671c85525d5a713009ea4c17b3ab9865_27e5e7d16204c1417f285d9f41debebf" file="1" linestart="16" lineend="16" previous="bf0e00f604504cc01afb1a81c69a4ed9_27e5e7d16204c1417f285d9f41debebf" init="true" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>
<n10 lb="16" cb="14">
<typeptr id="24b645364dfef939b676955407994880_cae806b6e8d0904e89e2c6a61f54a9c1"/>
<temp/>
</n10>

</Stmt>
</v>
<v namespace="llvm" name="TheMips64elTarget" proto="llvm::Target" id="671c85525d5a713009ea4c17b3ab9865_10711b17033fd8a86a8e1befebb294f1" file="1" linestart="16" lineend="16" previous="bf0e00f604504cc01afb1a81c69a4ed9_10711b17033fd8a86a8e1befebb294f1" init="true" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>
<n10 lb="16" cb="37">
<typeptr id="24b645364dfef939b676955407994880_cae806b6e8d0904e89e2c6a61f54a9c1"/>
<temp/>
</n10>

</Stmt>
</v>
<Decl lang="C">
<f name="LLVMInitializeMipsTargetInfo" id="671c85525d5a713009ea4c17b3ab9865_87e307016f399d7a1503ef22365598be" file="1" linestart="18" lineend="31" previous="3fc44e1dfe5b40d2f8708e748946dea4_87e307016f399d7a1503ef22365598be" extC="true" access="none" storage="extern" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="18" cb="48" le="31" ce="1">
<dst lb="19" cb="3" le="20" ce="58">
<exp pvirg="true"/>
<Var nm="X" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_d85884ea7e9211ec9de47d3fd1278a39"/>
<template_arguments>
<Stmt>
<drx lb="19" cb="18" le="19" ce="26" id="9306b6949f28c3a31f519bc736944721_587f813496ec785ed7a03ed327dde3f7" nm="mips"/>

</Stmt>
<Stmt>
<n9 lb="20" cb="20"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="20" cb="26" le="20" ce="57">
<typeptr id="24b645364dfef939b676955407994880_6c66df19675b0ecba2fae2fae2a4c5fa">
<template_arguments>
<integer value="6"/>
<integer value="1"/>
</template_arguments>
</typeptr>
<temp/>
<drx lb="20" cb="28" kind="lvalue" id="671c85525d5a713009ea4c17b3ab9865_f8e2de98da186bebdc98f7428f56df4b" nm="TheMipsTarget"/>
<n32 lb="20" cb="43">
<n52 lb="20" cb="43">
<slit/>
</n52>
</n32>
<n32 lb="20" cb="51">
<n52 lb="20" cb="51">
<slit/>
</n52>
</n32>
</n10>
</Var>
</dst>
<dst lb="22" cb="3" le="23" ce="64">
<exp pvirg="true"/>
<Var nm="Y" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_d85884ea7e9211ec9de47d3fd1278a39"/>
<template_arguments>
<Stmt>
<drx lb="22" cb="18" le="22" ce="26" id="9306b6949f28c3a31f519bc736944721_8eb84f05af34eaaee4625e545b70e067" nm="mipsel"/>

</Stmt>
<Stmt>
<n9 lb="23" cb="20"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="23" cb="26" le="23" ce="63">
<typeptr id="24b645364dfef939b676955407994880_6c66df19675b0ecba2fae2fae2a4c5fa">
<template_arguments>
<integer value="7"/>
<integer value="1"/>
</template_arguments>
</typeptr>
<temp/>
<drx lb="23" cb="28" kind="lvalue" id="671c85525d5a713009ea4c17b3ab9865_6947a6943fa31fe9d28d83c526eb3707" nm="TheMipselTarget"/>
<n32 lb="23" cb="45">
<n52 lb="23" cb="45">
<slit/>
</n52>
</n32>
<n32 lb="23" cb="55">
<n52 lb="23" cb="55">
<slit/>
</n52>
</n32>
</n10>
</Var>
</dst>
<dst lb="25" cb="3" le="26" ce="80">
<exp pvirg="true"/>
<Var nm="A" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_d85884ea7e9211ec9de47d3fd1278a39"/>
<template_arguments>
<Stmt>
<drx lb="25" cb="18" le="25" ce="26" id="9306b6949f28c3a31f519bc736944721_16729a4e117bc4097d02118281370348" nm="mips64"/>

</Stmt>
<Stmt>
<n9 lb="26" cb="20"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="26" cb="27" le="26" ce="79">
<typeptr id="24b645364dfef939b676955407994880_6c66df19675b0ecba2fae2fae2a4c5fa">
<template_arguments>
<integer value="8"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<drx lb="26" cb="29" kind="lvalue" id="671c85525d5a713009ea4c17b3ab9865_27e5e7d16204c1417f285d9f41debebf" nm="TheMips64Target"/>
<n32 lb="26" cb="46">
<n52 lb="26" cb="46">
<slit/>
</n52>
</n32>
<n32 lb="26" cb="56">
<n52 lb="26" cb="56">
<slit/>
</n52>
</n32>
</n10>
</Var>
</dst>
<dst lb="28" cb="3" le="30" ce="67">
<exp pvirg="true"/>
<Var nm="B" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_d85884ea7e9211ec9de47d3fd1278a39"/>
<template_arguments>
<Stmt>
<drx lb="28" cb="18" le="28" ce="26" id="9306b6949f28c3a31f519bc736944721_1f8b0a38d0a7e2d9c4a69b053d842635" nm="mips64el"/>

</Stmt>
<Stmt>
<n9 lb="29" cb="20"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="29" cb="27" le="30" ce="66">
<typeptr id="24b645364dfef939b676955407994880_6c66df19675b0ecba2fae2fae2a4c5fa">
<template_arguments>
<integer value="9"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<drx lb="29" cb="29" kind="lvalue" id="671c85525d5a713009ea4c17b3ab9865_10711b17033fd8a86a8e1befebb294f1" nm="TheMips64elTarget"/>
<n32 lb="30" cb="29">
<n52 lb="30" cb="29">
<slit/>
</n52>
</n32>
<n32 lb="30" cb="41">
<n52 lb="30" cb="41">
<slit/>
</n52>
</n32>
</n10>
</Var>
</dst>
</u>

</Stmt>
</f>
</Decl>
</tun>
</Root>
