Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "H:/363-ComputerEngineeringLab1/Lab5/topmodule_isim_beh.exe" -prj "H:/363-ComputerEngineeringLab1/Lab5/topmodule_beh.prj" "work.topmodule" "work.glbl" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "H:/363-ComputerEngineeringLab1/Lab5/Modules.v" into library work
Analyzing Verilog file "H:/363-ComputerEngineeringLab1/Lab5/topmodule.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Accumulator
Compiling module ALU
Compiling module Controller
Compiling module Increment
Compiling module InstructionRegister
Compiling module MemoryAddress
Compiling module MemoryData
Compiling module ProgramCounter
Compiling module Carry
Compiling module two_way_mux
Compiling module three_way_mux
Compiling module topmodule
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable H:/363-ComputerEngineeringLab1/Lab5/topmodule_isim_beh.exe
Fuse Memory Usage: 28944 KB
Fuse CPU Usage: 701 ms
