-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bit_reverse is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    X_R_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_V_ce0 : OUT STD_LOGIC;
    X_R_V_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
    X_I_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_V_ce0 : OUT STD_LOGIC;
    X_I_V_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
    OUT_R_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    OUT_R_V_ce0 : OUT STD_LOGIC;
    OUT_R_V_we0 : OUT STD_LOGIC;
    OUT_R_V_d0 : OUT STD_LOGIC_VECTOR (21 downto 0);
    OUT_I_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    OUT_I_V_ce0 : OUT STD_LOGIC;
    OUT_I_V_we0 : OUT STD_LOGIC;
    OUT_I_V_d0 : OUT STD_LOGIC_VECTOR (21 downto 0) );
end;


architecture behav of bit_reverse is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_fu_134_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_reg_177 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln24_fu_154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_reg_182 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_fu_128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln27_fu_160_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln27_reg_186 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal input_assign_reg_116 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln26_fu_166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reversed_fu_140_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln9_fu_150_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln22_fu_128_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    input_assign_reg_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                input_assign_reg_116 <= i_reg_177;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                input_assign_reg_116 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_177 <= i_fu_134_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln22_fu_128_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln24_reg_182 <= icmp_ln24_fu_154_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln22_fu_128_p2 = ap_const_lv1_0) and (icmp_ln24_fu_154_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    zext_ln27_reg_186(9 downto 0) <= zext_ln27_fu_160_p1(9 downto 0);
            end if;
        end if;
    end process;
    zext_ln27_reg_186(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln24_fu_154_p2, icmp_ln22_fu_128_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln22_fu_128_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln22_fu_128_p2 = ap_const_lv1_0) and (icmp_ln24_fu_154_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    OUT_I_V_address0_assign_proc : process(zext_ln27_reg_186, ap_CS_fsm_state3, ap_CS_fsm_state4, zext_ln26_fu_166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            OUT_I_V_address0 <= zext_ln27_reg_186(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            OUT_I_V_address0 <= zext_ln26_fu_166_p1(10 - 1 downto 0);
        else 
            OUT_I_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    OUT_I_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            OUT_I_V_ce0 <= ap_const_logic_1;
        else 
            OUT_I_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    OUT_I_V_d0 <= X_I_V_q0;

    OUT_I_V_we0_assign_proc : process(icmp_ln24_reg_182, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln24_reg_182 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            OUT_I_V_we0 <= ap_const_logic_1;
        else 
            OUT_I_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OUT_R_V_address0_assign_proc : process(zext_ln27_reg_186, ap_CS_fsm_state3, ap_CS_fsm_state4, zext_ln26_fu_166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            OUT_R_V_address0 <= zext_ln27_reg_186(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            OUT_R_V_address0 <= zext_ln26_fu_166_p1(10 - 1 downto 0);
        else 
            OUT_R_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    OUT_R_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            OUT_R_V_ce0 <= ap_const_logic_1;
        else 
            OUT_R_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    OUT_R_V_d0 <= X_R_V_q0;

    OUT_R_V_we0_assign_proc : process(icmp_ln24_reg_182, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln24_reg_182 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            OUT_R_V_we0 <= ap_const_logic_1;
        else 
            OUT_R_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    X_I_V_address0_assign_proc : process(ap_CS_fsm_state2, zext_ln27_fu_160_p1, ap_CS_fsm_state3, zext_ln26_fu_166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            X_I_V_address0 <= zext_ln26_fu_166_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            X_I_V_address0 <= zext_ln27_fu_160_p1(10 - 1 downto 0);
        else 
            X_I_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    X_I_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            X_I_V_ce0 <= ap_const_logic_1;
        else 
            X_I_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_R_V_address0_assign_proc : process(ap_CS_fsm_state2, zext_ln27_fu_160_p1, ap_CS_fsm_state3, zext_ln26_fu_166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            X_R_V_address0 <= zext_ln26_fu_166_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            X_R_V_address0 <= zext_ln27_fu_160_p1(10 - 1 downto 0);
        else 
            X_R_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    X_R_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            X_R_V_ce0 <= ap_const_logic_1;
        else 
            X_R_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln22_fu_128_p2)
    begin
        if (((icmp_ln22_fu_128_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln22_fu_128_p2)
    begin
        if (((icmp_ln22_fu_128_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_134_p2 <= std_logic_vector(unsigned(input_assign_reg_116) + unsigned(ap_const_lv11_1));
    icmp_ln22_fu_128_p2 <= "1" when (input_assign_reg_116 = ap_const_lv11_400) else "0";
    icmp_ln24_fu_154_p2 <= "1" when (unsigned(input_assign_reg_116) > unsigned(zext_ln9_fu_150_p1)) else "0";
    
    reversed_fu_140_p4_proc : process(input_assign_reg_116)
    variable vlo_cpy : STD_LOGIC_VECTOR(11+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(11+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(11 - 1 downto 0);
    variable reversed_fu_140_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(11 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(11 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(11 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(4 - 1 downto 0) := ap_const_lv32_9(4 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(4 - 1 downto 0) := ap_const_lv32_0(4 - 1 downto 0);
        v0_cpy := input_assign_reg_116;
        if (vlo_cpy(4 - 1 downto 0) > vhi_cpy(4 - 1 downto 0)) then
            vhi_cpy(4-1 downto 0) := std_logic_vector(11-1-unsigned(ap_const_lv32_0(4-1 downto 0)));
            vlo_cpy(4-1 downto 0) := std_logic_vector(11-1-unsigned(ap_const_lv32_9(4-1 downto 0)));
            for reversed_fu_140_p4_i in 0 to 11-1 loop
                v0_cpy(reversed_fu_140_p4_i) := input_assign_reg_116(11-1-reversed_fu_140_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(4-1 downto 0)))));

        section := (others=>'0');
        section(4-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(4-1 downto 0)) - unsigned(vlo_cpy(4-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(11-1 downto 0)))));
        res_mask := res_mask(11-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        reversed_fu_140_p4 <= resvalue(10-1 downto 0);
    end process;

    zext_ln26_fu_166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_assign_reg_116),64));
    zext_ln27_fu_160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reversed_fu_140_p4),64));
    zext_ln9_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reversed_fu_140_p4),11));
end behav;
