
---------- Begin Simulation Statistics ----------
final_tick                                61398050500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 920756                       # Number of bytes of host memory used
host_seconds                                  1593.87                       # Real time elapsed on the host
host_tick_rate                               38521398                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.061398                       # Number of seconds simulated
sim_ticks                                 61398050500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 159617794                       # number of cc regfile reads
system.cpu.cc_regfile_writes                151638641                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 79382251                       # Number of Instructions Simulated
system.cpu.committedInsts::total            179382251                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090815                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  166000834                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              329091649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.227961                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.546896                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.684550                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1336904                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1006549                       # number of floating regfile writes
system.cpu.idleCycles                           40561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               566044                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10127585                       # Number of branches executed
system.cpu.iew.exec_branches::1              22636914                       # Number of branches executed
system.cpu.iew.exec_branches::total          32764499                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.722602                       # Inst execution rate
system.cpu.iew.exec_refs::0                  25958861                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  39468966                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              65427827                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 9993582                       # Number of stores executed
system.cpu.iew.exec_stores::1                18188803                       # Number of stores executed
system.cpu.iew.exec_stores::total            28182385                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                23161905                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38334522                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                480                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             29076702                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           347156066                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           15965279                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           21280163                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       37245442                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            484400                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             334324971                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  13283                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9191                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 590780                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 32063                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          11089                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       239053                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         326991                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              235209359                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              189613069                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          424822428                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  165409009                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  168543177                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              333952186                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.576501                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.616641                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.594417                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              135598366                       # num instructions producing a value
system.cpu.iew.wb_producers::1              116923189                       # num instructions producing a value
system.cpu.iew.wb_producers::total          252521555                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.347022                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.372545                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.719567                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   165444457                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   168793430                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               334237887                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                538004280                       # number of integer regfile reads
system.cpu.int_regfile_writes               277825860                       # number of integer regfile writes
system.cpu.ipc::0                            0.814358                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.646456                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.460814                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3640751      2.20%      2.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             129962703     78.39%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5572786      3.36%     83.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184156      0.11%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              111662      0.07%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   95      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  884      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   14      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  487      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178171      0.11%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                123      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               3      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               9      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16080465      9.70%     93.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9714002      5.86%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           28517      0.02%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         322184      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              165797015                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           3964688      2.34%      2.34% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             124541483     73.66%     76.01% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               848377      0.50%     76.51% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  6143      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               16305      0.01%     76.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     76.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     76.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     76.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     76.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     76.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     76.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     76.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  767      0.00%     76.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     76.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 7211      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  261      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               30166      0.02%     76.54% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  7      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd              12      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           19407      0.01%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              1      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             20611263     12.19%     88.75% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            17486209     10.34%     99.09% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          775993      0.46%     99.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         763706      0.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              169072000                       # Type of FU issued
system.cpu.iq.FU_type::total                334869015      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7310608                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9635697                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2139449                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3448324                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 79504960                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 76330380                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            155835340                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.237421                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.227941                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.465362                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               102950421     66.06%     66.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                7748701      4.97%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    9884      0.01%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                446156      0.29%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    572      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  11445      0.01%     71.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    201      0.00%     71.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 21794      0.01%     71.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   38      0.00%     71.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     71.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 7      0.00%     71.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             19593      0.01%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                1      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     71.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10979617      7.05%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              31618186     20.29%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            605321      0.39%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1423403      0.91%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              631598527                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1097720451                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    331812737                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         361783114                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  347154297                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 334869015                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1769                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        18064322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           3217019                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1063                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     33977496                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     122755541                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.727934                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.332081                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3954373      3.22%      3.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            18714638     15.25%     18.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            33019448     26.90%     45.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            32494352     26.47%     71.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            22835495     18.60%     90.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9431989      7.68%     98.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2025035      1.65%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              261398      0.21%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               18813      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       122755541                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.727033                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            411509                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           964092                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16756072                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10508724                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           3885884                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          2229606                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             21578450                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            18567978                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               116614655                       # number of misc regfile reads
system.cpu.numCycles                        122796102                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        109604                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          363                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       328849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          692                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       659379                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            692                       # Total number of snoops made to the snoop filter.
sim_insts                                   179382251                       # Number of instructions simulated
sim_ops                                     329091649                       # Number of ops (including micro ops) simulated
host_inst_rate                                 112545                       # Simulator instruction rate (inst/s)
host_op_rate                                   206473                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                35048223                       # Number of BP lookups
system.cpu.branchPred.condPredicted          26745470                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            634090                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             25700123                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                25507872                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.251945                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2138584                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1916                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          236123                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             138402                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            97721                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         4695                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        16716531                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             706                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            551916                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    122749570                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.681000                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.432199                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        24317698     19.81%     19.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        26550694     21.63%     41.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        19425919     15.83%     57.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        14006387     11.41%     68.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        12750697     10.39%     79.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         7158660      5.83%     84.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         5123256      4.17%     89.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3195740      2.60%     91.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10220519      8.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    122749570                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          79382251                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     179382251                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090815                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           166000834                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       329091649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 38219599                       # Number of memory references committed
system.cpu.commit.memRefs::total             63730778                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   20622230                       # Number of loads committed
system.cpu.commit.loads::total               36190540                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      424                       # Number of memory barriers committed
system.cpu.commit.membars::total                  442                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                22503931                       # Number of branches committed
system.cpu.commit.branches::total            32549583                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                  843751                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             1422658                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434445                       # Number of committed integer instructions.
system.cpu.commit.integer::1                162252869                       # Number of committed integer instructions.
system.cpu.commit.integer::total            321687314                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1923383                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2031050                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023984     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090815                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      3705629      2.23%      2.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    123155493     74.19%     76.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       846234      0.51%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         5639      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd        13421      0.01%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          720      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         6656      0.00%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          226      0.00%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        29226      0.02%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            7      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd           11      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     76.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        17971      0.01%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            1      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     20233573     12.19%     89.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     17212081     10.37%     99.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       388657      0.23%     99.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       385288      0.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    166000834                       # Class of committed instruction
system.cpu.commit.committedInstType::total    329091649      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10220519                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     61305736                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         61305736                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     61409359                       # number of overall hits
system.cpu.dcache.overall_hits::total        61409359                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       195670                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         195670                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       200665                       # number of overall misses
system.cpu.dcache.overall_misses::total        200665                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3708589493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3708589493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3708589493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3708589493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61501406                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61501406                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61610024                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61610024                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003182                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003182                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003257                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003257                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18953.286109                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18953.286109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18481.496489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18481.496489                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4473                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             597                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.285714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.492462                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       170265                       # number of writebacks
system.cpu.dcache.writebacks::total            170265                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        28856                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28856                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        28856                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28856                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       166814                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       166814                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       171391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       171391                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3325230994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3325230994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3394982994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3394982994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002712                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002712                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002782                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19933.764516                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19933.764516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19808.408808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19808.408808                       # average overall mshr miss latency
system.cpu.dcache.replacements                 170265                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     33870475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33870475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        88726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    851297000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    851297000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33959201                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33959201                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002613                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002613                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9594.673489                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9594.673489                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28794                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28794                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        59932                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        59932                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    575925000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    575925000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9609.640926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9609.640926                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27435261                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27435261                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       106944                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       106944                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2857292493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2857292493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     27542205                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27542205                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26717.651229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26717.651229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           62                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       106882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       106882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2749305994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2749305994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25722.815759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25722.815759                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       103623                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        103623                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         4995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       108618                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       108618                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.045987                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.045987                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4577                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4577                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     69752000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     69752000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.042139                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.042139                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 15239.676644                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 15239.676644                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.841279                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            61580776                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            171289                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            359.513898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.841279                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          536                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         123391337                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        123391337                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 78193179                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              70998162                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  72892409                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              22836552                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 590780                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             24944534                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 83020                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              350408054                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2538998                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    37253649                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    28191652                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         20227                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         39434                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             520541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      197735969                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    35048223                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           27784858                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     121927947                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  673114                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       7298                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                20566                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  61762533                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 28415                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     7061                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          122755541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.942852                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.002402                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 23169142     18.87%     18.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 15665983     12.76%     31.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 14390138     11.72%     43.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 10722145      8.73%     52.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  9401948      7.66%     59.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 49406185     40.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            122755541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.285418                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.610279                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     61598507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         61598507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     61598507                       # number of overall hits
system.cpu.icache.overall_hits::total        61598507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       163665                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         163665                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       163665                       # number of overall misses
system.cpu.icache.overall_misses::total        163665                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1585501774                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1585501774                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1585501774                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1585501774                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     61762172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     61762172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     61762172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     61762172                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002650                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002650                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002650                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002650                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  9687.482198                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9687.482198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  9687.482198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9687.482198                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       172529                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1339                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              8952                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.272676                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   111.583333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       158561                       # number of writebacks
system.cpu.icache.writebacks::total            158561                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4503                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4503                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4503                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4503                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       159162                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       159162                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       159162                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       159162                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1442040322                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1442040322                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1442040322                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1442040322                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002577                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002577                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002577                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002577                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  9060.204835                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9060.204835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  9060.204835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9060.204835                       # average overall mshr miss latency
system.cpu.icache.replacements                 158561                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     61598507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        61598507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       163665                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        163665                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1585501774                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1585501774                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     61762172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     61762172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002650                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002650                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  9687.482198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9687.482198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4503                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4503                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       159162                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       159162                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1442040322                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1442040322                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002577                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002577                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  9060.204835                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9060.204835                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.704025                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            61757669                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            159162                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            388.017674                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.704025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          262                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         123683506                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        123683506                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    61769812                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         41042                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       47810                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1187758                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   47                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                2428                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 565855                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  976                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     3125361                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  956208                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1463                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                8661                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 970607                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                 3454                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    259                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  61398050500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 590780                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 94289906                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                35485263                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            448                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  82271980                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              32872705                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              348053458                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                920146                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                831362                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               19957116                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                7420766                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         1550576                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           450314123                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   851502535                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                561291255                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1514430                       # Number of floating rename lookups
system.cpu.rename.committedMaps             424834441                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 25479532                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  49157530                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1140481384                       # The number of ROB reads
system.cpu.rob.writes                       693992706                       # The number of ROB writes
system.cpu.thread0.numInsts                  79382251                       # Number of Instructions committed
system.cpu.thread0.numOps                   166000834                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               155477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               143145                       # number of demand (read+write) hits
system.l2.demand_hits::total                   298622                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              155477                       # number of overall hits
system.l2.overall_hits::.cpu.data              143145                       # number of overall hits
system.l2.overall_hits::total                  298622                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3567                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              28144                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31711                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3567                       # number of overall misses
system.l2.overall_misses::.cpu.data             28144                       # number of overall misses
system.l2.overall_misses::total                 31711                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    261434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2204017000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2465451000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    261434000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2204017000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2465451000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           159044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           171289                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               330333                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          159044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          171289                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              330333                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.022428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.164307                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095997                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.022428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.164307                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095997                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73292.402579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78312.144684                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77747.500867                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73292.402579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78312.144684                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77747.500867                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        69                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               19555                       # number of writebacks
system.l2.writebacks::total                     19555                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data             100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 100                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data            100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                100                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         28044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        28044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        56314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            87925                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    240032000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2019703000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2259735000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    240032000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2019703000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3445968798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5705703798                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.022428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.163723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095694                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.022428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.163723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266171                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67292.402579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72019.077164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71485.716997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67292.402579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72019.077164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61192.044572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64892.849565                       # average overall mshr miss latency
system.l2.replacements                          22366                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       158852                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           158852                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       158852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       158852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       169936                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           169936                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       169936                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       169936                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        56314                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          56314                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3445968798                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3445968798                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61192.044572                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61192.044572                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              102                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  102                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              102                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             80392                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80392                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           26393                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26393                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2064239000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2064239000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        106785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            106785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.247160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.247160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78211.609139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78211.609139                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           97                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               97                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        26296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1890531500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1890531500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.246252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.246252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71894.261485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71894.261485                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         155477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             155477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3567                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3567                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    261434000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    261434000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       159044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         159044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.022428                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.022428                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73292.402579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73292.402579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    240032000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    240032000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.022428                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.022428                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67292.402579                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67292.402579                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         62753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             62753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    139778000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    139778000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        64504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         64504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.027146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79827.527127                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79827.527127                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    129171500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    129171500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.027099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73896.739130                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73896.739130                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  669783                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              669784                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 58776                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 58049.874692                       # Cycle average of tags in use
system.l2.tags.total_refs                      715097                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     87902                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.135162                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      99.008714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2832.861536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11968.060270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 43149.944172                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.043226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.182618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.658416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.885771                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         39864                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         25672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        39856                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25668                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.608276                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.391724                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10635470                       # Number of tag accesses
system.l2.tags.data_accesses                 10635470                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     19555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     28037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     55972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018458776500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1209                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1209                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              204653                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18412                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87585                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19555                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87585                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19555                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87585                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19555                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.426799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.347650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1635.384413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         1208     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1209                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.144008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.561375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1122     92.80%     92.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.17%     92.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               73      6.04%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.91%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1209                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5605440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1251520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     91.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   60724865000                       # Total gap between requests
system.mem_ctrls.avgGap                     566780.52                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       228288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1794368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      3582208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1249856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3718163.657329803798                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 29225162.450394086540                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 58344002.306718185544                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 20356607.250909373164                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3567                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        28044                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        55974                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        19555                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    107576369                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    982640685                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1704065786                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 654689626250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30158.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35039.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30443.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  33479397.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       228288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1794816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      3582336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5605440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       228288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       228288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1251520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1251520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3567                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        28044                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        55974                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          87585                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        19555                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         19555                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3718164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     29232459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     58346087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         91296710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3718164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3718164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     20383709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        20383709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     20383709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3718164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     29232459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     58346087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       111680419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                87576                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               19529                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1263                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1152232840                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             437880000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2794282840                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13156.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31906.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77800                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              10411                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        18894                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   362.798772                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   211.746842                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   371.628174                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5520     29.22%     29.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5708     30.21%     59.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1965     10.40%     69.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          614      3.25%     73.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          386      2.04%     75.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          316      1.67%     76.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          289      1.53%     78.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          348      1.84%     80.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3748     19.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        18894                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5604864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1249856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               91.287328                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               20.356607                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        62917680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        33441540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      306198900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      47622060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4846436400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5107105950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  19276130880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29679853410                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   483.400583                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  50032525581                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2050100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9315424919                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        71985480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        38261190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      319093740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      54319320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4846436400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5603583360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18858044640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29791724130                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   485.222640                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  48941639602                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2050100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10406310898                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61289                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19555                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2464                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26296                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61289                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       197189                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       197189                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 197189                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6856960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6856960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6856960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87585                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87585    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               87585                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           229462282                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          459547019                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       178407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       169974                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2811                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            63451                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             102                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           106785                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          106785                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        159162                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        64504                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       476767                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       513047                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                989814                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     20326720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     21859456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               42186176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           85935                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1259072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           416370                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002563                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050558                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 415303     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1067      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             416370                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  61398050500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          658515500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         238749986                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         256994480                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
