
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

Command: vcs +define+WAVE_DUMP_VCS+RTL_SIM +libext+.v -full64 -v2005 -R -timescale=1ns/10ps \
+define+VCS -l vcs.log -debug_all -sverilog -file vlist_Device_top -ucli -do dump.tcl \
+vpdfile+dump/Dev_top_test.vpd
                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Fri Apr  7 14:07:19 2023
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './testbench.v'
Parsing design file '../rtl/ddr4_v2_2_4_axi_fifo.v'
Parsing design file '../rtl/bank_top_GDDR6.v'
Top Level Modules:
       testbench
TimeScale is 1 ns / 10 ps

Warning-[TFIPC] Too few instance port connections
./testbench.v, 200
"Device_top U0_DEVICE( .clk (clk),  .rst_x (rst_x),  .read_en (read_en_SYN),  .write_en (write_en_SYN),  .addr_in (addr_in_SYN),  .rd_data_valid (rd_data_valid_SYN),  .data_bus_from_memory (data_bus_from_memory_SYN),  .is_PIM_result (is_PIM_result),  .PIM_result_to_DRAM (PIM_result_to_DRAM));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
5 modules and 0 UDP read.
recompiling module testbench
recompiling module bank_top
recompiling module bfloat_MAC_pipe_OPT
recompiling module NORM_stage_DEBUG
All of 5 modules done
make[1]: Entering directory `/home/sy/work/pim-versal/indirect-addressing-pim/vcs_sim/sim/csrc' \

rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o \
_25039_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libzerosoft_rt_stubs.so \
/usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libvirsim.so /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/liberrorinf.so \
/usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libvcsnew.so \
/usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libsimprofile.so /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libuclinative.so \
-Wl,-whole-archive /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
/usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/sy/work/pim-versal/indirect-addressing-pim/vcs_sim/sim/csrc' \

Command: ./simv +define+WAVE_DUMP_VCS+RTL_SIM +libext+.v +define+VCS -a vcs.log -ucli -do dump.tcl +vpdfile+dump/Dev_top_test.vpd
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Apr  7 14:07 2023
Message: From $vcdpluson at time 0 in file ./testbench.v line 1: [VCD+-SVFN]: 
Setting VPD File by "+vpdfile+" switch to dump/Dev_top_test.vpd.

ucli% dump -aggregates -add /
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
1
ucli% run
Reset disable... Simulation Start !!! 
$finish called from file "./testbench.v", line 167.
$finish at simulation time               825000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8250000 ps
CPU Time:      0.900 seconds;       Data structure size:   2.9Mb
Fri Apr  7 14:07:22 2023
CPU time: .671 seconds to compile + .275 seconds to elab + .075 seconds to link + 1.003 seconds in simulation
