;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 105
	SPL 0, <332
	SPL 0, <332
	SUB #12, @200
	SUB #72, @200
	SUB #72, @200
	SUB 14, @10
	DJN -1, @-20
	SUB #0, -33
	DJN 300, 90
	DJN 300, 90
	SUB #72, @200
	SUB #0, -33
	SUB <0, @2
	SPL 0, <332
	SUB 704, 600
	JMP -1, @-20
	JMP -1, @-20
	SUB 4, -0
	CMP 12, @10
	JMZ -1, @-20
	SUB -1, <-20
	SUB -0, 3
	ADD <-30, 9
	SPL <121, 106
	SUB 4, -0
	SUB 704, 600
	SUB #0, -33
	ADD 210, 30
	SUB <60, 70
	SUB 12, @10
	SUB 70, @60
	SPL 704, 600
	DJN 900, 703
	DJN 600, 700
	SUB 704, 600
	CMP 12, @10
	SUB 704, 600
	JMP -1, @-20
	SPL 0, <332
	DJN 600, 700
	SUB #72, @200
	SLT <300, 90
	SPL 0, <332
	MOV -7, <-20
