
r7008sb_decoding.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006268  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  080063f8  080063f8  000163f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080066f8  080066f8  000166f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006700  08006700  00016700  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006704  08006704  00016704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000680  20000000  08006708  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020680  2**0
                  CONTENTS
  8 .bss          00000628  20000680  20000680  00020680  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000ca8  20000ca8  00020680  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020680  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000f92a  00000000  00000000  000206b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002775  00000000  00000000  0002ffda  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000687c  00000000  00000000  0003274f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a70  00000000  00000000  00038fd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c58  00000000  00000000  00039a40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000552d  00000000  00000000  0003a698  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00003f0f  00000000  00000000  0003fbc5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00043ad4  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002dbc  00000000  00000000  00043b50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000680 	.word	0x20000680
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080063e0 	.word	0x080063e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000684 	.word	0x20000684
 80001cc:	080063e0 	.word	0x080063e0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb2:	4a0e      	ldr	r2, [pc, #56]	; (8000eec <HAL_InitTick+0x3c>)
 8000eb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <HAL_InitTick+0x40>)
{
 8000eb6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb8:	7818      	ldrb	r0, [r3, #0]
 8000eba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ebe:	fbb3 f3f0 	udiv	r3, r3, r0
 8000ec2:	6810      	ldr	r0, [r2, #0]
 8000ec4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ec8:	f000 f896 	bl	8000ff8 <HAL_SYSTICK_Config>
 8000ecc:	4604      	mov	r4, r0
 8000ece:	b958      	cbnz	r0, 8000ee8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed0:	2d0f      	cmp	r5, #15
 8000ed2:	d809      	bhi.n	8000ee8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	4629      	mov	r1, r5
 8000ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8000edc:	f000 f84a 	bl	8000f74 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <HAL_InitTick+0x44>)
 8000ee2:	4620      	mov	r0, r4
 8000ee4:	601d      	str	r5, [r3, #0]
 8000ee6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000ee8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000eea:	bd38      	pop	{r3, r4, r5, pc}
 8000eec:	2000000c 	.word	0x2000000c
 8000ef0:	20000000 	.word	0x20000000
 8000ef4:	20000004 	.word	0x20000004

08000ef8 <HAL_Init>:
{
 8000ef8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000efa:	4b0b      	ldr	r3, [pc, #44]	; (8000f28 <HAL_Init+0x30>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f02:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f0a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f12:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f14:	2003      	movs	r0, #3
 8000f16:	f000 f81b 	bl	8000f50 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f7ff ffc8 	bl	8000eb0 <HAL_InitTick>
  HAL_MspInit();
 8000f20:	f001 faf8 	bl	8002514 <HAL_MspInit>
}
 8000f24:	2000      	movs	r0, #0
 8000f26:	bd08      	pop	{r3, pc}
 8000f28:	40023c00 	.word	0x40023c00

08000f2c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f2c:	4a03      	ldr	r2, [pc, #12]	; (8000f3c <HAL_IncTick+0x10>)
 8000f2e:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <HAL_IncTick+0x14>)
 8000f30:	6811      	ldr	r1, [r2, #0]
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	440b      	add	r3, r1
 8000f36:	6013      	str	r3, [r2, #0]
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	200006e4 	.word	0x200006e4
 8000f40:	20000000 	.word	0x20000000

08000f44 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f44:	4b01      	ldr	r3, [pc, #4]	; (8000f4c <HAL_GetTick+0x8>)
 8000f46:	6818      	ldr	r0, [r3, #0]
}
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	200006e4 	.word	0x200006e4

08000f50 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f50:	4a07      	ldr	r2, [pc, #28]	; (8000f70 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000f52:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f54:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f58:	041b      	lsls	r3, r3, #16
 8000f5a:	0c1b      	lsrs	r3, r3, #16
 8000f5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f60:	0200      	lsls	r0, r0, #8
 8000f62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f66:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000f6a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000f6c:	60d3      	str	r3, [r2, #12]
 8000f6e:	4770      	bx	lr
 8000f70:	e000ed00 	.word	0xe000ed00

08000f74 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f74:	4b17      	ldr	r3, [pc, #92]	; (8000fd4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f76:	b530      	push	{r4, r5, lr}
 8000f78:	68dc      	ldr	r4, [r3, #12]
 8000f7a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f7e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f82:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f84:	2b04      	cmp	r3, #4
 8000f86:	bf28      	it	cs
 8000f88:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f8a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f8c:	f04f 0501 	mov.w	r5, #1
 8000f90:	fa05 f303 	lsl.w	r3, r5, r3
 8000f94:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f98:	bf8c      	ite	hi
 8000f9a:	3c03      	subhi	r4, #3
 8000f9c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f9e:	4019      	ands	r1, r3
 8000fa0:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa2:	fa05 f404 	lsl.w	r4, r5, r4
 8000fa6:	3c01      	subs	r4, #1
 8000fa8:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000faa:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fac:	ea42 0201 	orr.w	r2, r2, r1
 8000fb0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb4:	bfad      	iteet	ge
 8000fb6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fba:	f000 000f 	andlt.w	r0, r0, #15
 8000fbe:	4b06      	ldrlt	r3, [pc, #24]	; (8000fd8 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc4:	bfb5      	itete	lt
 8000fc6:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc8:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fca:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fcc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000fd0:	bd30      	pop	{r4, r5, pc}
 8000fd2:	bf00      	nop
 8000fd4:	e000ed00 	.word	0xe000ed00
 8000fd8:	e000ed14 	.word	0xe000ed14

08000fdc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000fdc:	2800      	cmp	r0, #0
 8000fde:	db08      	blt.n	8000ff2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fe0:	0942      	lsrs	r2, r0, #5
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	f000 001f 	and.w	r0, r0, #31
 8000fe8:	fa03 f000 	lsl.w	r0, r3, r0
 8000fec:	4b01      	ldr	r3, [pc, #4]	; (8000ff4 <HAL_NVIC_EnableIRQ+0x18>)
 8000fee:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000ff2:	4770      	bx	lr
 8000ff4:	e000e100 	.word	0xe000e100

08000ff8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ff8:	3801      	subs	r0, #1
 8000ffa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ffe:	d20a      	bcs.n	8001016 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001000:	4b06      	ldr	r3, [pc, #24]	; (800101c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001002:	4a07      	ldr	r2, [pc, #28]	; (8001020 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001004:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001006:	21f0      	movs	r1, #240	; 0xf0
 8001008:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800100c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800100e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001010:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001016:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	e000e010 	.word	0xe000e010
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001024:	6803      	ldr	r3, [r0, #0]
 8001026:	b2da      	uxtb	r2, r3
 8001028:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800102c:	f023 0303 	bic.w	r3, r3, #3
 8001030:	2118      	movs	r1, #24
 8001032:	3a10      	subs	r2, #16
 8001034:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001038:	4904      	ldr	r1, [pc, #16]	; (800104c <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 800103a:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800103c:	bf88      	it	hi
 800103e:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001040:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001042:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001044:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 8001046:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	080063f8 	.word	0x080063f8

08001050 <HAL_DMA_Init>:
{
 8001050:	b570      	push	{r4, r5, r6, lr}
 8001052:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001054:	f7ff ff76 	bl	8000f44 <HAL_GetTick>
 8001058:	4605      	mov	r5, r0
  if(hdma == NULL)
 800105a:	2c00      	cmp	r4, #0
 800105c:	d071      	beq.n	8001142 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 800105e:	2300      	movs	r3, #0
 8001060:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001064:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8001066:	2302      	movs	r3, #2
 8001068:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 800106c:	6813      	ldr	r3, [r2, #0]
 800106e:	f023 0301 	bic.w	r3, r3, #1
 8001072:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001074:	6821      	ldr	r1, [r4, #0]
 8001076:	680b      	ldr	r3, [r1, #0]
 8001078:	07d8      	lsls	r0, r3, #31
 800107a:	d43c      	bmi.n	80010f6 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 800107c:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800107e:	4d32      	ldr	r5, [pc, #200]	; (8001148 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001080:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001082:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001084:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001086:	68a3      	ldr	r3, [r4, #8]
 8001088:	4313      	orrs	r3, r2
 800108a:	68e2      	ldr	r2, [r4, #12]
 800108c:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800108e:	6922      	ldr	r2, [r4, #16]
 8001090:	4313      	orrs	r3, r2
 8001092:	6962      	ldr	r2, [r4, #20]
 8001094:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001096:	69e2      	ldr	r2, [r4, #28]
 8001098:	4303      	orrs	r3, r0
 800109a:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 800109c:	6a22      	ldr	r2, [r4, #32]
 800109e:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80010a0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80010a2:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010a4:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80010a8:	bf01      	itttt	eq
 80010aa:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 80010ac:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 80010ae:	4335      	orreq	r5, r6
 80010b0:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 80010b2:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 80010b4:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80010b6:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80010b8:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 80010bc:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80010c0:	d10b      	bne.n	80010da <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 80010c2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80010c4:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 80010c6:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80010c8:	b13d      	cbz	r5, 80010da <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80010ca:	b9f8      	cbnz	r0, 800110c <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 80010cc:	2a01      	cmp	r2, #1
 80010ce:	d02d      	beq.n	800112c <HAL_DMA_Init+0xdc>
 80010d0:	d301      	bcc.n	80010d6 <HAL_DMA_Init+0x86>
 80010d2:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80010d4:	d101      	bne.n	80010da <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80010d6:	01ea      	lsls	r2, r5, #7
 80010d8:	d42b      	bmi.n	8001132 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 80010da:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80010dc:	4620      	mov	r0, r4
 80010de:	f7ff ffa1 	bl	8001024 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010e2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80010e4:	233f      	movs	r3, #63	; 0x3f
 80010e6:	4093      	lsls	r3, r2
 80010e8:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010ea:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80010ec:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010ee:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80010f0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80010f4:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010f6:	f7ff ff25 	bl	8000f44 <HAL_GetTick>
 80010fa:	1b40      	subs	r0, r0, r5
 80010fc:	2805      	cmp	r0, #5
 80010fe:	d9b9      	bls.n	8001074 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001100:	2320      	movs	r3, #32
 8001102:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001104:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8001106:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800110a:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800110c:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8001110:	d113      	bne.n	800113a <HAL_DMA_Init+0xea>
    switch (tmp)
 8001112:	2a03      	cmp	r2, #3
 8001114:	d8e1      	bhi.n	80010da <HAL_DMA_Init+0x8a>
 8001116:	a001      	add	r0, pc, #4	; (adr r0, 800111c <HAL_DMA_Init+0xcc>)
 8001118:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 800111c:	08001133 	.word	0x08001133
 8001120:	080010d7 	.word	0x080010d7
 8001124:	08001133 	.word	0x08001133
 8001128:	0800112d 	.word	0x0800112d
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800112c:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8001130:	d1d3      	bne.n	80010da <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001132:	2340      	movs	r3, #64	; 0x40
 8001134:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001136:	2001      	movs	r0, #1
 8001138:	e7e5      	b.n	8001106 <HAL_DMA_Init+0xb6>
    switch (tmp)
 800113a:	2a02      	cmp	r2, #2
 800113c:	d9f9      	bls.n	8001132 <HAL_DMA_Init+0xe2>
 800113e:	2a03      	cmp	r2, #3
 8001140:	e7c8      	b.n	80010d4 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 8001142:	2001      	movs	r0, #1
 8001144:	bd70      	pop	{r4, r5, r6, pc}
 8001146:	bf00      	nop
 8001148:	f010803f 	.word	0xf010803f

0800114c <HAL_DMA_Start_IT>:
{
 800114c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 800114e:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8001152:	2c01      	cmp	r4, #1
 8001154:	d036      	beq.n	80011c4 <HAL_DMA_Start_IT+0x78>
 8001156:	2401      	movs	r4, #1
 8001158:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800115c:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001160:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 8001162:	2c01      	cmp	r4, #1
 8001164:	f04f 0500 	mov.w	r5, #0
 8001168:	f04f 0402 	mov.w	r4, #2
 800116c:	d128      	bne.n	80011c0 <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 800116e:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001172:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001174:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001176:	6825      	ldr	r5, [r4, #0]
 8001178:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 800117c:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 800117e:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001180:	6883      	ldr	r3, [r0, #8]
 8001182:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8001184:	bf0e      	itee	eq
 8001186:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8001188:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 800118a:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800118c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 800118e:	bf08      	it	eq
 8001190:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001192:	233f      	movs	r3, #63	; 0x3f
 8001194:	4093      	lsls	r3, r2
 8001196:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001198:	6823      	ldr	r3, [r4, #0]
 800119a:	f043 0316 	orr.w	r3, r3, #22
 800119e:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80011a0:	6963      	ldr	r3, [r4, #20]
 80011a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011a6:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 80011a8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80011aa:	b11b      	cbz	r3, 80011b4 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 80011ac:	6823      	ldr	r3, [r4, #0]
 80011ae:	f043 0308 	orr.w	r3, r3, #8
 80011b2:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80011b4:	6823      	ldr	r3, [r4, #0]
 80011b6:	f043 0301 	orr.w	r3, r3, #1
 80011ba:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80011bc:	2000      	movs	r0, #0
 80011be:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 80011c0:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 80011c4:	2002      	movs	r0, #2
}
 80011c6:	bd70      	pop	{r4, r5, r6, pc}

080011c8 <HAL_DMA_IRQHandler>:
{
 80011c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 80011ca:	2300      	movs	r3, #0
 80011cc:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80011ce:	4b5a      	ldr	r3, [pc, #360]	; (8001338 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80011d0:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 80011d2:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80011d4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 80011d6:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80011d8:	2208      	movs	r2, #8
 80011da:	409a      	lsls	r2, r3
 80011dc:	4216      	tst	r6, r2
{
 80011de:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80011e0:	d00c      	beq.n	80011fc <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80011e2:	6801      	ldr	r1, [r0, #0]
 80011e4:	6808      	ldr	r0, [r1, #0]
 80011e6:	0740      	lsls	r0, r0, #29
 80011e8:	d508      	bpl.n	80011fc <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80011ea:	6808      	ldr	r0, [r1, #0]
 80011ec:	f020 0004 	bic.w	r0, r0, #4
 80011f0:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80011f2:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80011f4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80011f6:	f042 0201 	orr.w	r2, r2, #1
 80011fa:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80011fc:	2201      	movs	r2, #1
 80011fe:	409a      	lsls	r2, r3
 8001200:	4216      	tst	r6, r2
 8001202:	d008      	beq.n	8001216 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001204:	6821      	ldr	r1, [r4, #0]
 8001206:	6949      	ldr	r1, [r1, #20]
 8001208:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800120a:	bf41      	itttt	mi
 800120c:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800120e:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001210:	f042 0202 	orrmi.w	r2, r2, #2
 8001214:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001216:	2204      	movs	r2, #4
 8001218:	409a      	lsls	r2, r3
 800121a:	4216      	tst	r6, r2
 800121c:	d008      	beq.n	8001230 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800121e:	6821      	ldr	r1, [r4, #0]
 8001220:	6809      	ldr	r1, [r1, #0]
 8001222:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001224:	bf41      	itttt	mi
 8001226:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001228:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 800122a:	f042 0204 	orrmi.w	r2, r2, #4
 800122e:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001230:	2210      	movs	r2, #16
 8001232:	409a      	lsls	r2, r3
 8001234:	4216      	tst	r6, r2
 8001236:	d010      	beq.n	800125a <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001238:	6823      	ldr	r3, [r4, #0]
 800123a:	6819      	ldr	r1, [r3, #0]
 800123c:	0709      	lsls	r1, r1, #28
 800123e:	d50c      	bpl.n	800125a <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001240:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	0350      	lsls	r0, r2, #13
 8001246:	d535      	bpl.n	80012b4 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	0319      	lsls	r1, r3, #12
 800124c:	d401      	bmi.n	8001252 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 800124e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001250:	e000      	b.n	8001254 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001252:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8001254:	b10b      	cbz	r3, 800125a <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8001256:	4620      	mov	r0, r4
 8001258:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800125a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800125c:	2220      	movs	r2, #32
 800125e:	408a      	lsls	r2, r1
 8001260:	4216      	tst	r6, r2
 8001262:	d038      	beq.n	80012d6 <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001264:	6823      	ldr	r3, [r4, #0]
 8001266:	6818      	ldr	r0, [r3, #0]
 8001268:	06c6      	lsls	r6, r0, #27
 800126a:	d534      	bpl.n	80012d6 <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800126c:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800126e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001272:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001274:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001276:	d125      	bne.n	80012c4 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001278:	f022 0216 	bic.w	r2, r2, #22
 800127c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800127e:	695a      	ldr	r2, [r3, #20]
 8001280:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001284:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001286:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001288:	b90a      	cbnz	r2, 800128e <HAL_DMA_IRQHandler+0xc6>
 800128a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800128c:	b11a      	cbz	r2, 8001296 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	f022 0208 	bic.w	r2, r2, #8
 8001294:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001296:	233f      	movs	r3, #63	; 0x3f
 8001298:	408b      	lsls	r3, r1
 800129a:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 800129c:	2300      	movs	r3, #0
 800129e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 80012a2:	2301      	movs	r3, #1
 80012a4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 80012a8:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 80012aa:	b10b      	cbz	r3, 80012b0 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 80012ac:	4620      	mov	r0, r4
 80012ae:	4798      	blx	r3
}
 80012b0:	b003      	add	sp, #12
 80012b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80012b8:	bf5e      	ittt	pl
 80012ba:	681a      	ldrpl	r2, [r3, #0]
 80012bc:	f022 0208 	bicpl.w	r2, r2, #8
 80012c0:	601a      	strpl	r2, [r3, #0]
 80012c2:	e7c4      	b.n	800124e <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80012c4:	0350      	lsls	r0, r2, #13
 80012c6:	d528      	bpl.n	800131a <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	0319      	lsls	r1, r3, #12
 80012cc:	d432      	bmi.n	8001334 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 80012ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 80012d0:	b10b      	cbz	r3, 80012d6 <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 80012d2:	4620      	mov	r0, r4
 80012d4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80012d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d0e9      	beq.n	80012b0 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80012dc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012de:	07da      	lsls	r2, r3, #31
 80012e0:	d519      	bpl.n	8001316 <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 80012e2:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 80012e4:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 80012e6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80012ea:	6813      	ldr	r3, [r2, #0]
 80012ec:	f023 0301 	bic.w	r3, r3, #1
 80012f0:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80012f2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80012f6:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 80012fa:	9b01      	ldr	r3, [sp, #4]
 80012fc:	3301      	adds	r3, #1
 80012fe:	429f      	cmp	r7, r3
 8001300:	9301      	str	r3, [sp, #4]
 8001302:	d302      	bcc.n	800130a <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001304:	6813      	ldr	r3, [r2, #0]
 8001306:	07db      	lsls	r3, r3, #31
 8001308:	d4f7      	bmi.n	80012fa <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 800130a:	2300      	movs	r3, #0
 800130c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001310:	2301      	movs	r3, #1
 8001312:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001316:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001318:	e7c7      	b.n	80012aa <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001320:	d108      	bne.n	8001334 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001322:	6819      	ldr	r1, [r3, #0]
 8001324:	f021 0110 	bic.w	r1, r1, #16
 8001328:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800132a:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 800132c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001330:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8001334:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001336:	e7cb      	b.n	80012d0 <HAL_DMA_IRQHandler+0x108>
 8001338:	2000000c 	.word	0x2000000c

0800133c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800133c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001340:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001342:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001344:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80014f4 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001348:	4a68      	ldr	r2, [pc, #416]	; (80014ec <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800134a:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80014f8 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800134e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001350:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8001352:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001356:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001358:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800135c:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001360:	45b6      	cmp	lr, r6
 8001362:	f040 80ae 	bne.w	80014c2 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001366:	684c      	ldr	r4, [r1, #4]
 8001368:	f024 0710 	bic.w	r7, r4, #16
 800136c:	2f02      	cmp	r7, #2
 800136e:	d116      	bne.n	800139e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001370:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001374:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001378:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800137c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001380:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001384:	f04f 0c0f 	mov.w	ip, #15
 8001388:	fa0c fc0b 	lsl.w	ip, ip, fp
 800138c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001390:	690d      	ldr	r5, [r1, #16]
 8001392:	fa05 f50b 	lsl.w	r5, r5, fp
 8001396:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800139a:	f8ca 5020 	str.w	r5, [sl, #32]
 800139e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013a2:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80013a4:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013a8:	fa05 f50a 	lsl.w	r5, r5, sl
 80013ac:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013ae:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013b2:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013b6:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013ba:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013bc:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013c0:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80013c2:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013c6:	d811      	bhi.n	80013ec <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80013c8:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013ca:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013ce:	68cf      	ldr	r7, [r1, #12]
 80013d0:	fa07 fc0a 	lsl.w	ip, r7, sl
 80013d4:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80013d8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80013da:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013dc:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013e0:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80013e4:	409f      	lsls	r7, r3
 80013e6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80013ea:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80013ec:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013ee:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013f0:	688f      	ldr	r7, [r1, #8]
 80013f2:	fa07 f70a 	lsl.w	r7, r7, sl
 80013f6:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80013f8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013fa:	00e5      	lsls	r5, r4, #3
 80013fc:	d561      	bpl.n	80014c2 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013fe:	f04f 0b00 	mov.w	fp, #0
 8001402:	f8cd b00c 	str.w	fp, [sp, #12]
 8001406:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800140a:	4d39      	ldr	r5, [pc, #228]	; (80014f0 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800140c:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8001410:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8001414:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001418:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 800141c:	9703      	str	r7, [sp, #12]
 800141e:	9f03      	ldr	r7, [sp, #12]
 8001420:	f023 0703 	bic.w	r7, r3, #3
 8001424:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001428:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800142c:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001430:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001434:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001438:	f04f 0e0f 	mov.w	lr, #15
 800143c:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001440:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001442:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001446:	d043      	beq.n	80014d0 <HAL_GPIO_Init+0x194>
 8001448:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800144c:	42a8      	cmp	r0, r5
 800144e:	d041      	beq.n	80014d4 <HAL_GPIO_Init+0x198>
 8001450:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001454:	42a8      	cmp	r0, r5
 8001456:	d03f      	beq.n	80014d8 <HAL_GPIO_Init+0x19c>
 8001458:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800145c:	42a8      	cmp	r0, r5
 800145e:	d03d      	beq.n	80014dc <HAL_GPIO_Init+0x1a0>
 8001460:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001464:	42a8      	cmp	r0, r5
 8001466:	d03b      	beq.n	80014e0 <HAL_GPIO_Init+0x1a4>
 8001468:	4548      	cmp	r0, r9
 800146a:	d03b      	beq.n	80014e4 <HAL_GPIO_Init+0x1a8>
 800146c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001470:	42a8      	cmp	r0, r5
 8001472:	d039      	beq.n	80014e8 <HAL_GPIO_Init+0x1ac>
 8001474:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001478:	42a8      	cmp	r0, r5
 800147a:	bf14      	ite	ne
 800147c:	2508      	movne	r5, #8
 800147e:	2507      	moveq	r5, #7
 8001480:	fa05 f50c 	lsl.w	r5, r5, ip
 8001484:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001488:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 800148a:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800148c:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800148e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001492:	bf0c      	ite	eq
 8001494:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001496:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001498:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 800149a:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800149c:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80014a0:	bf0c      	ite	eq
 80014a2:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80014a4:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80014a6:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014a8:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014aa:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80014ae:	bf0c      	ite	eq
 80014b0:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80014b2:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80014b4:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80014b6:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014b8:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80014ba:	bf54      	ite	pl
 80014bc:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80014be:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80014c0:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014c2:	3301      	adds	r3, #1
 80014c4:	2b10      	cmp	r3, #16
 80014c6:	f47f af44 	bne.w	8001352 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80014ca:	b005      	add	sp, #20
 80014cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014d0:	465d      	mov	r5, fp
 80014d2:	e7d5      	b.n	8001480 <HAL_GPIO_Init+0x144>
 80014d4:	2501      	movs	r5, #1
 80014d6:	e7d3      	b.n	8001480 <HAL_GPIO_Init+0x144>
 80014d8:	2502      	movs	r5, #2
 80014da:	e7d1      	b.n	8001480 <HAL_GPIO_Init+0x144>
 80014dc:	2503      	movs	r5, #3
 80014de:	e7cf      	b.n	8001480 <HAL_GPIO_Init+0x144>
 80014e0:	2504      	movs	r5, #4
 80014e2:	e7cd      	b.n	8001480 <HAL_GPIO_Init+0x144>
 80014e4:	2505      	movs	r5, #5
 80014e6:	e7cb      	b.n	8001480 <HAL_GPIO_Init+0x144>
 80014e8:	2506      	movs	r5, #6
 80014ea:	e7c9      	b.n	8001480 <HAL_GPIO_Init+0x144>
 80014ec:	40013c00 	.word	0x40013c00
 80014f0:	40020000 	.word	0x40020000
 80014f4:	40023800 	.word	0x40023800
 80014f8:	40021400 	.word	0x40021400

080014fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014fc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001500:	4604      	mov	r4, r0
 8001502:	b918      	cbnz	r0, 800150c <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001504:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001506:	b002      	add	sp, #8
 8001508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800150c:	6803      	ldr	r3, [r0, #0]
 800150e:	07dd      	lsls	r5, r3, #31
 8001510:	d410      	bmi.n	8001534 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001512:	6823      	ldr	r3, [r4, #0]
 8001514:	0798      	lsls	r0, r3, #30
 8001516:	d458      	bmi.n	80015ca <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001518:	6823      	ldr	r3, [r4, #0]
 800151a:	071a      	lsls	r2, r3, #28
 800151c:	f100 809a 	bmi.w	8001654 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001520:	6823      	ldr	r3, [r4, #0]
 8001522:	075b      	lsls	r3, r3, #29
 8001524:	f100 80b8 	bmi.w	8001698 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001528:	69a2      	ldr	r2, [r4, #24]
 800152a:	2a00      	cmp	r2, #0
 800152c:	f040 8119 	bne.w	8001762 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8001530:	2000      	movs	r0, #0
 8001532:	e7e8      	b.n	8001506 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001534:	4ba6      	ldr	r3, [pc, #664]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
 8001536:	689a      	ldr	r2, [r3, #8]
 8001538:	f002 020c 	and.w	r2, r2, #12
 800153c:	2a04      	cmp	r2, #4
 800153e:	d007      	beq.n	8001550 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001540:	689a      	ldr	r2, [r3, #8]
 8001542:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001546:	2a08      	cmp	r2, #8
 8001548:	d10a      	bne.n	8001560 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	0259      	lsls	r1, r3, #9
 800154e:	d507      	bpl.n	8001560 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001550:	4b9f      	ldr	r3, [pc, #636]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	039a      	lsls	r2, r3, #14
 8001556:	d5dc      	bpl.n	8001512 <HAL_RCC_OscConfig+0x16>
 8001558:	6863      	ldr	r3, [r4, #4]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d1d9      	bne.n	8001512 <HAL_RCC_OscConfig+0x16>
 800155e:	e7d1      	b.n	8001504 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001560:	6863      	ldr	r3, [r4, #4]
 8001562:	4d9b      	ldr	r5, [pc, #620]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
 8001564:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001568:	d111      	bne.n	800158e <HAL_RCC_OscConfig+0x92>
 800156a:	682b      	ldr	r3, [r5, #0]
 800156c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001570:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001572:	f7ff fce7 	bl	8000f44 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001576:	4d96      	ldr	r5, [pc, #600]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001578:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800157a:	682b      	ldr	r3, [r5, #0]
 800157c:	039b      	lsls	r3, r3, #14
 800157e:	d4c8      	bmi.n	8001512 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001580:	f7ff fce0 	bl	8000f44 <HAL_GetTick>
 8001584:	1b80      	subs	r0, r0, r6
 8001586:	2864      	cmp	r0, #100	; 0x64
 8001588:	d9f7      	bls.n	800157a <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 800158a:	2003      	movs	r0, #3
 800158c:	e7bb      	b.n	8001506 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800158e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001592:	d104      	bne.n	800159e <HAL_RCC_OscConfig+0xa2>
 8001594:	682b      	ldr	r3, [r5, #0]
 8001596:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800159a:	602b      	str	r3, [r5, #0]
 800159c:	e7e5      	b.n	800156a <HAL_RCC_OscConfig+0x6e>
 800159e:	682a      	ldr	r2, [r5, #0]
 80015a0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80015a4:	602a      	str	r2, [r5, #0]
 80015a6:	682a      	ldr	r2, [r5, #0]
 80015a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80015ac:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1df      	bne.n	8001572 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 80015b2:	f7ff fcc7 	bl	8000f44 <HAL_GetTick>
 80015b6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015b8:	682b      	ldr	r3, [r5, #0]
 80015ba:	039f      	lsls	r7, r3, #14
 80015bc:	d5a9      	bpl.n	8001512 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015be:	f7ff fcc1 	bl	8000f44 <HAL_GetTick>
 80015c2:	1b80      	subs	r0, r0, r6
 80015c4:	2864      	cmp	r0, #100	; 0x64
 80015c6:	d9f7      	bls.n	80015b8 <HAL_RCC_OscConfig+0xbc>
 80015c8:	e7df      	b.n	800158a <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015ca:	4b81      	ldr	r3, [pc, #516]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
 80015cc:	689a      	ldr	r2, [r3, #8]
 80015ce:	f012 0f0c 	tst.w	r2, #12
 80015d2:	d007      	beq.n	80015e4 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015d4:	689a      	ldr	r2, [r3, #8]
 80015d6:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015da:	2a08      	cmp	r2, #8
 80015dc:	d111      	bne.n	8001602 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	025e      	lsls	r6, r3, #9
 80015e2:	d40e      	bmi.n	8001602 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015e4:	4b7a      	ldr	r3, [pc, #488]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	0795      	lsls	r5, r2, #30
 80015ea:	d502      	bpl.n	80015f2 <HAL_RCC_OscConfig+0xf6>
 80015ec:	68e2      	ldr	r2, [r4, #12]
 80015ee:	2a01      	cmp	r2, #1
 80015f0:	d188      	bne.n	8001504 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	6921      	ldr	r1, [r4, #16]
 80015f6:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80015fa:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80015fe:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001600:	e78a      	b.n	8001518 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001602:	68e2      	ldr	r2, [r4, #12]
 8001604:	4b73      	ldr	r3, [pc, #460]	; (80017d4 <HAL_RCC_OscConfig+0x2d8>)
 8001606:	b1b2      	cbz	r2, 8001636 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8001608:	2201      	movs	r2, #1
 800160a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800160c:	f7ff fc9a 	bl	8000f44 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001610:	4d6f      	ldr	r5, [pc, #444]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001612:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001614:	682b      	ldr	r3, [r5, #0]
 8001616:	0798      	lsls	r0, r3, #30
 8001618:	d507      	bpl.n	800162a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800161a:	682b      	ldr	r3, [r5, #0]
 800161c:	6922      	ldr	r2, [r4, #16]
 800161e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001622:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001626:	602b      	str	r3, [r5, #0]
 8001628:	e776      	b.n	8001518 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800162a:	f7ff fc8b 	bl	8000f44 <HAL_GetTick>
 800162e:	1b80      	subs	r0, r0, r6
 8001630:	2802      	cmp	r0, #2
 8001632:	d9ef      	bls.n	8001614 <HAL_RCC_OscConfig+0x118>
 8001634:	e7a9      	b.n	800158a <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8001636:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001638:	f7ff fc84 	bl	8000f44 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800163c:	4d64      	ldr	r5, [pc, #400]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800163e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001640:	682b      	ldr	r3, [r5, #0]
 8001642:	0799      	lsls	r1, r3, #30
 8001644:	f57f af68 	bpl.w	8001518 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001648:	f7ff fc7c 	bl	8000f44 <HAL_GetTick>
 800164c:	1b80      	subs	r0, r0, r6
 800164e:	2802      	cmp	r0, #2
 8001650:	d9f6      	bls.n	8001640 <HAL_RCC_OscConfig+0x144>
 8001652:	e79a      	b.n	800158a <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001654:	6962      	ldr	r2, [r4, #20]
 8001656:	4b60      	ldr	r3, [pc, #384]	; (80017d8 <HAL_RCC_OscConfig+0x2dc>)
 8001658:	b17a      	cbz	r2, 800167a <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 800165a:	2201      	movs	r2, #1
 800165c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800165e:	f7ff fc71 	bl	8000f44 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001662:	4d5b      	ldr	r5, [pc, #364]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001664:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001666:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001668:	079f      	lsls	r7, r3, #30
 800166a:	f53f af59 	bmi.w	8001520 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800166e:	f7ff fc69 	bl	8000f44 <HAL_GetTick>
 8001672:	1b80      	subs	r0, r0, r6
 8001674:	2802      	cmp	r0, #2
 8001676:	d9f6      	bls.n	8001666 <HAL_RCC_OscConfig+0x16a>
 8001678:	e787      	b.n	800158a <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 800167a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800167c:	f7ff fc62 	bl	8000f44 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001680:	4d53      	ldr	r5, [pc, #332]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001682:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001684:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001686:	0798      	lsls	r0, r3, #30
 8001688:	f57f af4a 	bpl.w	8001520 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800168c:	f7ff fc5a 	bl	8000f44 <HAL_GetTick>
 8001690:	1b80      	subs	r0, r0, r6
 8001692:	2802      	cmp	r0, #2
 8001694:	d9f6      	bls.n	8001684 <HAL_RCC_OscConfig+0x188>
 8001696:	e778      	b.n	800158a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001698:	4b4d      	ldr	r3, [pc, #308]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
 800169a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800169c:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80016a0:	d128      	bne.n	80016f4 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 80016a2:	9201      	str	r2, [sp, #4]
 80016a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016a6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80016aa:	641a      	str	r2, [r3, #64]	; 0x40
 80016ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80016b6:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016b8:	4d48      	ldr	r5, [pc, #288]	; (80017dc <HAL_RCC_OscConfig+0x2e0>)
 80016ba:	682b      	ldr	r3, [r5, #0]
 80016bc:	05d9      	lsls	r1, r3, #23
 80016be:	d51b      	bpl.n	80016f8 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016c0:	68a3      	ldr	r3, [r4, #8]
 80016c2:	4d43      	ldr	r5, [pc, #268]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d127      	bne.n	8001718 <HAL_RCC_OscConfig+0x21c>
 80016c8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80016ca:	f043 0301 	orr.w	r3, r3, #1
 80016ce:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80016d0:	f7ff fc38 	bl	8000f44 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016d4:	4d3e      	ldr	r5, [pc, #248]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80016d6:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016d8:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016dc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80016de:	079b      	lsls	r3, r3, #30
 80016e0:	d539      	bpl.n	8001756 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 80016e2:	2e00      	cmp	r6, #0
 80016e4:	f43f af20 	beq.w	8001528 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80016e8:	4a39      	ldr	r2, [pc, #228]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
 80016ea:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80016ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016f0:	6413      	str	r3, [r2, #64]	; 0x40
 80016f2:	e719      	b.n	8001528 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 80016f4:	2600      	movs	r6, #0
 80016f6:	e7df      	b.n	80016b8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016f8:	682b      	ldr	r3, [r5, #0]
 80016fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016fe:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001700:	f7ff fc20 	bl	8000f44 <HAL_GetTick>
 8001704:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001706:	682b      	ldr	r3, [r5, #0]
 8001708:	05da      	lsls	r2, r3, #23
 800170a:	d4d9      	bmi.n	80016c0 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800170c:	f7ff fc1a 	bl	8000f44 <HAL_GetTick>
 8001710:	1bc0      	subs	r0, r0, r7
 8001712:	2802      	cmp	r0, #2
 8001714:	d9f7      	bls.n	8001706 <HAL_RCC_OscConfig+0x20a>
 8001716:	e738      	b.n	800158a <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001718:	2b05      	cmp	r3, #5
 800171a:	d104      	bne.n	8001726 <HAL_RCC_OscConfig+0x22a>
 800171c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800171e:	f043 0304 	orr.w	r3, r3, #4
 8001722:	672b      	str	r3, [r5, #112]	; 0x70
 8001724:	e7d0      	b.n	80016c8 <HAL_RCC_OscConfig+0x1cc>
 8001726:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001728:	f022 0201 	bic.w	r2, r2, #1
 800172c:	672a      	str	r2, [r5, #112]	; 0x70
 800172e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001730:	f022 0204 	bic.w	r2, r2, #4
 8001734:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001736:	2b00      	cmp	r3, #0
 8001738:	d1ca      	bne.n	80016d0 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 800173a:	f7ff fc03 	bl	8000f44 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800173e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001742:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001744:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001746:	0798      	lsls	r0, r3, #30
 8001748:	d5cb      	bpl.n	80016e2 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800174a:	f7ff fbfb 	bl	8000f44 <HAL_GetTick>
 800174e:	1bc0      	subs	r0, r0, r7
 8001750:	4540      	cmp	r0, r8
 8001752:	d9f7      	bls.n	8001744 <HAL_RCC_OscConfig+0x248>
 8001754:	e719      	b.n	800158a <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001756:	f7ff fbf5 	bl	8000f44 <HAL_GetTick>
 800175a:	1bc0      	subs	r0, r0, r7
 800175c:	4540      	cmp	r0, r8
 800175e:	d9bd      	bls.n	80016dc <HAL_RCC_OscConfig+0x1e0>
 8001760:	e713      	b.n	800158a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001762:	4d1b      	ldr	r5, [pc, #108]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
 8001764:	68ab      	ldr	r3, [r5, #8]
 8001766:	f003 030c 	and.w	r3, r3, #12
 800176a:	2b08      	cmp	r3, #8
 800176c:	f43f aeca 	beq.w	8001504 <HAL_RCC_OscConfig+0x8>
 8001770:	4e1b      	ldr	r6, [pc, #108]	; (80017e0 <HAL_RCC_OscConfig+0x2e4>)
 8001772:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001774:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001776:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001778:	d134      	bne.n	80017e4 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 800177a:	f7ff fbe3 	bl	8000f44 <HAL_GetTick>
 800177e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001780:	682b      	ldr	r3, [r5, #0]
 8001782:	0199      	lsls	r1, r3, #6
 8001784:	d41e      	bmi.n	80017c4 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001786:	6a22      	ldr	r2, [r4, #32]
 8001788:	69e3      	ldr	r3, [r4, #28]
 800178a:	4313      	orrs	r3, r2
 800178c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800178e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001792:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001794:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001798:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800179a:	4c0d      	ldr	r4, [pc, #52]	; (80017d0 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800179c:	0852      	lsrs	r2, r2, #1
 800179e:	3a01      	subs	r2, #1
 80017a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80017a4:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80017a6:	2301      	movs	r3, #1
 80017a8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80017aa:	f7ff fbcb 	bl	8000f44 <HAL_GetTick>
 80017ae:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017b0:	6823      	ldr	r3, [r4, #0]
 80017b2:	019a      	lsls	r2, r3, #6
 80017b4:	f53f aebc 	bmi.w	8001530 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017b8:	f7ff fbc4 	bl	8000f44 <HAL_GetTick>
 80017bc:	1b40      	subs	r0, r0, r5
 80017be:	2802      	cmp	r0, #2
 80017c0:	d9f6      	bls.n	80017b0 <HAL_RCC_OscConfig+0x2b4>
 80017c2:	e6e2      	b.n	800158a <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017c4:	f7ff fbbe 	bl	8000f44 <HAL_GetTick>
 80017c8:	1bc0      	subs	r0, r0, r7
 80017ca:	2802      	cmp	r0, #2
 80017cc:	d9d8      	bls.n	8001780 <HAL_RCC_OscConfig+0x284>
 80017ce:	e6dc      	b.n	800158a <HAL_RCC_OscConfig+0x8e>
 80017d0:	40023800 	.word	0x40023800
 80017d4:	42470000 	.word	0x42470000
 80017d8:	42470e80 	.word	0x42470e80
 80017dc:	40007000 	.word	0x40007000
 80017e0:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 80017e4:	f7ff fbae 	bl	8000f44 <HAL_GetTick>
 80017e8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017ea:	682b      	ldr	r3, [r5, #0]
 80017ec:	019b      	lsls	r3, r3, #6
 80017ee:	f57f ae9f 	bpl.w	8001530 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017f2:	f7ff fba7 	bl	8000f44 <HAL_GetTick>
 80017f6:	1b00      	subs	r0, r0, r4
 80017f8:	2802      	cmp	r0, #2
 80017fa:	d9f6      	bls.n	80017ea <HAL_RCC_OscConfig+0x2ee>
 80017fc:	e6c5      	b.n	800158a <HAL_RCC_OscConfig+0x8e>
 80017fe:	bf00      	nop

08001800 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001800:	4913      	ldr	r1, [pc, #76]	; (8001850 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001802:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001804:	688b      	ldr	r3, [r1, #8]
 8001806:	f003 030c 	and.w	r3, r3, #12
 800180a:	2b04      	cmp	r3, #4
 800180c:	d003      	beq.n	8001816 <HAL_RCC_GetSysClockFreq+0x16>
 800180e:	2b08      	cmp	r3, #8
 8001810:	d003      	beq.n	800181a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001812:	4810      	ldr	r0, [pc, #64]	; (8001854 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001814:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001816:	4810      	ldr	r0, [pc, #64]	; (8001858 <HAL_RCC_GetSysClockFreq+0x58>)
 8001818:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800181a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800181c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800181e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001820:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001824:	bf14      	ite	ne
 8001826:	480c      	ldrne	r0, [pc, #48]	; (8001858 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001828:	480a      	ldreq	r0, [pc, #40]	; (8001854 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800182a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800182e:	bf18      	it	ne
 8001830:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001832:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001836:	fba1 0100 	umull	r0, r1, r1, r0
 800183a:	f7ff f9b1 	bl	8000ba0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800183e:	4b04      	ldr	r3, [pc, #16]	; (8001850 <HAL_RCC_GetSysClockFreq+0x50>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001846:	3301      	adds	r3, #1
 8001848:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800184a:	fbb0 f0f3 	udiv	r0, r0, r3
 800184e:	bd08      	pop	{r3, pc}
 8001850:	40023800 	.word	0x40023800
 8001854:	00f42400 	.word	0x00f42400
 8001858:	017d7840 	.word	0x017d7840

0800185c <HAL_RCC_ClockConfig>:
{
 800185c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001860:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001862:	4604      	mov	r4, r0
 8001864:	b910      	cbnz	r0, 800186c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001866:	2001      	movs	r0, #1
 8001868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800186c:	4b44      	ldr	r3, [pc, #272]	; (8001980 <HAL_RCC_ClockConfig+0x124>)
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	f002 020f 	and.w	r2, r2, #15
 8001874:	428a      	cmp	r2, r1
 8001876:	d328      	bcc.n	80018ca <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001878:	6821      	ldr	r1, [r4, #0]
 800187a:	078f      	lsls	r7, r1, #30
 800187c:	d42d      	bmi.n	80018da <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800187e:	07c8      	lsls	r0, r1, #31
 8001880:	d440      	bmi.n	8001904 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001882:	4b3f      	ldr	r3, [pc, #252]	; (8001980 <HAL_RCC_ClockConfig+0x124>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	f002 020f 	and.w	r2, r2, #15
 800188a:	4295      	cmp	r5, r2
 800188c:	d366      	bcc.n	800195c <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800188e:	6822      	ldr	r2, [r4, #0]
 8001890:	0751      	lsls	r1, r2, #29
 8001892:	d46c      	bmi.n	800196e <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001894:	0713      	lsls	r3, r2, #28
 8001896:	d507      	bpl.n	80018a8 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001898:	4a3a      	ldr	r2, [pc, #232]	; (8001984 <HAL_RCC_ClockConfig+0x128>)
 800189a:	6921      	ldr	r1, [r4, #16]
 800189c:	6893      	ldr	r3, [r2, #8]
 800189e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80018a2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80018a6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018a8:	f7ff ffaa 	bl	8001800 <HAL_RCC_GetSysClockFreq>
 80018ac:	4b35      	ldr	r3, [pc, #212]	; (8001984 <HAL_RCC_ClockConfig+0x128>)
 80018ae:	4a36      	ldr	r2, [pc, #216]	; (8001988 <HAL_RCC_ClockConfig+0x12c>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80018b6:	5cd3      	ldrb	r3, [r2, r3]
 80018b8:	40d8      	lsrs	r0, r3
 80018ba:	4b34      	ldr	r3, [pc, #208]	; (800198c <HAL_RCC_ClockConfig+0x130>)
 80018bc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80018be:	2000      	movs	r0, #0
 80018c0:	f7ff faf6 	bl	8000eb0 <HAL_InitTick>
  return HAL_OK;
 80018c4:	2000      	movs	r0, #0
 80018c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ca:	b2ca      	uxtb	r2, r1
 80018cc:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 030f 	and.w	r3, r3, #15
 80018d4:	4299      	cmp	r1, r3
 80018d6:	d1c6      	bne.n	8001866 <HAL_RCC_ClockConfig+0xa>
 80018d8:	e7ce      	b.n	8001878 <HAL_RCC_ClockConfig+0x1c>
 80018da:	4b2a      	ldr	r3, [pc, #168]	; (8001984 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018dc:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018e0:	bf1e      	ittt	ne
 80018e2:	689a      	ldrne	r2, [r3, #8]
 80018e4:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80018e8:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ea:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018ec:	bf42      	ittt	mi
 80018ee:	689a      	ldrmi	r2, [r3, #8]
 80018f0:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80018f4:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018f6:	689a      	ldr	r2, [r3, #8]
 80018f8:	68a0      	ldr	r0, [r4, #8]
 80018fa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80018fe:	4302      	orrs	r2, r0
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	e7bc      	b.n	800187e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001904:	6862      	ldr	r2, [r4, #4]
 8001906:	4b1f      	ldr	r3, [pc, #124]	; (8001984 <HAL_RCC_ClockConfig+0x128>)
 8001908:	2a01      	cmp	r2, #1
 800190a:	d11d      	bne.n	8001948 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001912:	d0a8      	beq.n	8001866 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001914:	4e1b      	ldr	r6, [pc, #108]	; (8001984 <HAL_RCC_ClockConfig+0x128>)
 8001916:	68b3      	ldr	r3, [r6, #8]
 8001918:	f023 0303 	bic.w	r3, r3, #3
 800191c:	4313      	orrs	r3, r2
 800191e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001920:	f7ff fb10 	bl	8000f44 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001924:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001928:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800192a:	68b3      	ldr	r3, [r6, #8]
 800192c:	6862      	ldr	r2, [r4, #4]
 800192e:	f003 030c 	and.w	r3, r3, #12
 8001932:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001936:	d0a4      	beq.n	8001882 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001938:	f7ff fb04 	bl	8000f44 <HAL_GetTick>
 800193c:	1bc0      	subs	r0, r0, r7
 800193e:	4540      	cmp	r0, r8
 8001940:	d9f3      	bls.n	800192a <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001942:	2003      	movs	r0, #3
}
 8001944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001948:	1e91      	subs	r1, r2, #2
 800194a:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800194c:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800194e:	d802      	bhi.n	8001956 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001950:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001954:	e7dd      	b.n	8001912 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001956:	f013 0f02 	tst.w	r3, #2
 800195a:	e7da      	b.n	8001912 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800195c:	b2ea      	uxtb	r2, r5
 800195e:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 030f 	and.w	r3, r3, #15
 8001966:	429d      	cmp	r5, r3
 8001968:	f47f af7d 	bne.w	8001866 <HAL_RCC_ClockConfig+0xa>
 800196c:	e78f      	b.n	800188e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800196e:	4905      	ldr	r1, [pc, #20]	; (8001984 <HAL_RCC_ClockConfig+0x128>)
 8001970:	68e0      	ldr	r0, [r4, #12]
 8001972:	688b      	ldr	r3, [r1, #8]
 8001974:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001978:	4303      	orrs	r3, r0
 800197a:	608b      	str	r3, [r1, #8]
 800197c:	e78a      	b.n	8001894 <HAL_RCC_ClockConfig+0x38>
 800197e:	bf00      	nop
 8001980:	40023c00 	.word	0x40023c00
 8001984:	40023800 	.word	0x40023800
 8001988:	0800640a 	.word	0x0800640a
 800198c:	2000000c 	.word	0x2000000c

08001990 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001990:	4b04      	ldr	r3, [pc, #16]	; (80019a4 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001992:	4a05      	ldr	r2, [pc, #20]	; (80019a8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800199a:	5cd3      	ldrb	r3, [r2, r3]
 800199c:	4a03      	ldr	r2, [pc, #12]	; (80019ac <HAL_RCC_GetPCLK1Freq+0x1c>)
 800199e:	6810      	ldr	r0, [r2, #0]
}
 80019a0:	40d8      	lsrs	r0, r3
 80019a2:	4770      	bx	lr
 80019a4:	40023800 	.word	0x40023800
 80019a8:	0800641a 	.word	0x0800641a
 80019ac:	2000000c 	.word	0x2000000c

080019b0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80019b0:	4b04      	ldr	r3, [pc, #16]	; (80019c4 <HAL_RCC_GetPCLK2Freq+0x14>)
 80019b2:	4a05      	ldr	r2, [pc, #20]	; (80019c8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80019ba:	5cd3      	ldrb	r3, [r2, r3]
 80019bc:	4a03      	ldr	r2, [pc, #12]	; (80019cc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80019be:	6810      	ldr	r0, [r2, #0]
}
 80019c0:	40d8      	lsrs	r0, r3
 80019c2:	4770      	bx	lr
 80019c4:	40023800 	.word	0x40023800
 80019c8:	0800641a 	.word	0x0800641a
 80019cc:	2000000c 	.word	0x2000000c

080019d0 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019d0:	6803      	ldr	r3, [r0, #0]
 80019d2:	68da      	ldr	r2, [r3, #12]
 80019d4:	f042 0201 	orr.w	r2, r2, #1
 80019d8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80019da:	689a      	ldr	r2, [r3, #8]
 80019dc:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019e0:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 80019e2:	bf1e      	ittt	ne
 80019e4:	681a      	ldrne	r2, [r3, #0]
 80019e6:	f042 0201 	orrne.w	r2, r2, #1
 80019ea:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 80019ec:	2000      	movs	r0, #0
 80019ee:	4770      	bx	lr

080019f0 <HAL_TIM_OC_DelayElapsedCallback>:
 80019f0:	4770      	bx	lr

080019f2 <HAL_TIM_IC_CaptureCallback>:
 80019f2:	4770      	bx	lr

080019f4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80019f4:	4770      	bx	lr

080019f6 <HAL_TIM_TriggerCallback>:
 80019f6:	4770      	bx	lr

080019f8 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80019f8:	6803      	ldr	r3, [r0, #0]
 80019fa:	691a      	ldr	r2, [r3, #16]
 80019fc:	0791      	lsls	r1, r2, #30
{
 80019fe:	b510      	push	{r4, lr}
 8001a00:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a02:	d50e      	bpl.n	8001a22 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001a04:	68da      	ldr	r2, [r3, #12]
 8001a06:	0792      	lsls	r2, r2, #30
 8001a08:	d50b      	bpl.n	8001a22 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001a0a:	f06f 0202 	mvn.w	r2, #2
 8001a0e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a10:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a12:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a14:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a16:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a18:	d077      	beq.n	8001b0a <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001a1a:	f7ff ffea 	bl	80019f2 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001a22:	6823      	ldr	r3, [r4, #0]
 8001a24:	691a      	ldr	r2, [r3, #16]
 8001a26:	0750      	lsls	r0, r2, #29
 8001a28:	d510      	bpl.n	8001a4c <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001a2a:	68da      	ldr	r2, [r3, #12]
 8001a2c:	0751      	lsls	r1, r2, #29
 8001a2e:	d50d      	bpl.n	8001a4c <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001a30:	f06f 0204 	mvn.w	r2, #4
 8001a34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a36:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a38:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a3a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a3e:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a40:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a42:	d068      	beq.n	8001b16 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001a44:	f7ff ffd5 	bl	80019f2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001a4c:	6823      	ldr	r3, [r4, #0]
 8001a4e:	691a      	ldr	r2, [r3, #16]
 8001a50:	0712      	lsls	r2, r2, #28
 8001a52:	d50f      	bpl.n	8001a74 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001a54:	68da      	ldr	r2, [r3, #12]
 8001a56:	0710      	lsls	r0, r2, #28
 8001a58:	d50c      	bpl.n	8001a74 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a5a:	f06f 0208 	mvn.w	r2, #8
 8001a5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a60:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a62:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a64:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a66:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a68:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a6a:	d05a      	beq.n	8001b22 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001a6c:	f7ff ffc1 	bl	80019f2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a70:	2300      	movs	r3, #0
 8001a72:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001a74:	6823      	ldr	r3, [r4, #0]
 8001a76:	691a      	ldr	r2, [r3, #16]
 8001a78:	06d2      	lsls	r2, r2, #27
 8001a7a:	d510      	bpl.n	8001a9e <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001a7c:	68da      	ldr	r2, [r3, #12]
 8001a7e:	06d0      	lsls	r0, r2, #27
 8001a80:	d50d      	bpl.n	8001a9e <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001a82:	f06f 0210 	mvn.w	r2, #16
 8001a86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a88:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a8a:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a8c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a90:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a92:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a94:	d04b      	beq.n	8001b2e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001a96:	f7ff ffac 	bl	80019f2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001a9e:	6823      	ldr	r3, [r4, #0]
 8001aa0:	691a      	ldr	r2, [r3, #16]
 8001aa2:	07d1      	lsls	r1, r2, #31
 8001aa4:	d508      	bpl.n	8001ab8 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001aa6:	68da      	ldr	r2, [r3, #12]
 8001aa8:	07d2      	lsls	r2, r2, #31
 8001aaa:	d505      	bpl.n	8001ab8 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001aac:	f06f 0201 	mvn.w	r2, #1
 8001ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ab2:	4620      	mov	r0, r4
 8001ab4:	f000 fc0c 	bl	80022d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ab8:	6823      	ldr	r3, [r4, #0]
 8001aba:	691a      	ldr	r2, [r3, #16]
 8001abc:	0610      	lsls	r0, r2, #24
 8001abe:	d508      	bpl.n	8001ad2 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ac0:	68da      	ldr	r2, [r3, #12]
 8001ac2:	0611      	lsls	r1, r2, #24
 8001ac4:	d505      	bpl.n	8001ad2 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ac6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001aca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001acc:	4620      	mov	r0, r4
 8001ace:	f000 f8d4 	bl	8001c7a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ad2:	6823      	ldr	r3, [r4, #0]
 8001ad4:	691a      	ldr	r2, [r3, #16]
 8001ad6:	0652      	lsls	r2, r2, #25
 8001ad8:	d508      	bpl.n	8001aec <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001ada:	68da      	ldr	r2, [r3, #12]
 8001adc:	0650      	lsls	r0, r2, #25
 8001ade:	d505      	bpl.n	8001aec <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ae0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001ae4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001ae6:	4620      	mov	r0, r4
 8001ae8:	f7ff ff85 	bl	80019f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001aec:	6823      	ldr	r3, [r4, #0]
 8001aee:	691a      	ldr	r2, [r3, #16]
 8001af0:	0691      	lsls	r1, r2, #26
 8001af2:	d522      	bpl.n	8001b3a <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001af4:	68da      	ldr	r2, [r3, #12]
 8001af6:	0692      	lsls	r2, r2, #26
 8001af8:	d51f      	bpl.n	8001b3a <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001afa:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001afe:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b00:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001b02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8001b06:	f000 b8b7 	b.w	8001c78 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b0a:	f7ff ff71 	bl	80019f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b0e:	4620      	mov	r0, r4
 8001b10:	f7ff ff70 	bl	80019f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8001b14:	e783      	b.n	8001a1e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b16:	f7ff ff6b 	bl	80019f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b1a:	4620      	mov	r0, r4
 8001b1c:	f7ff ff6a 	bl	80019f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8001b20:	e792      	b.n	8001a48 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b22:	f7ff ff65 	bl	80019f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b26:	4620      	mov	r0, r4
 8001b28:	f7ff ff64 	bl	80019f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8001b2c:	e7a0      	b.n	8001a70 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b2e:	f7ff ff5f 	bl	80019f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b32:	4620      	mov	r0, r4
 8001b34:	f7ff ff5e 	bl	80019f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8001b38:	e7af      	b.n	8001a9a <HAL_TIM_IRQHandler+0xa2>
 8001b3a:	bd10      	pop	{r4, pc}

08001b3c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b3c:	4a30      	ldr	r2, [pc, #192]	; (8001c00 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8001b3e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b40:	4290      	cmp	r0, r2
 8001b42:	d012      	beq.n	8001b6a <TIM_Base_SetConfig+0x2e>
 8001b44:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b48:	d00f      	beq.n	8001b6a <TIM_Base_SetConfig+0x2e>
 8001b4a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001b4e:	4290      	cmp	r0, r2
 8001b50:	d00b      	beq.n	8001b6a <TIM_Base_SetConfig+0x2e>
 8001b52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b56:	4290      	cmp	r0, r2
 8001b58:	d007      	beq.n	8001b6a <TIM_Base_SetConfig+0x2e>
 8001b5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b5e:	4290      	cmp	r0, r2
 8001b60:	d003      	beq.n	8001b6a <TIM_Base_SetConfig+0x2e>
 8001b62:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001b66:	4290      	cmp	r0, r2
 8001b68:	d119      	bne.n	8001b9e <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001b6a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001b70:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b72:	4a23      	ldr	r2, [pc, #140]	; (8001c00 <TIM_Base_SetConfig+0xc4>)
 8001b74:	4290      	cmp	r0, r2
 8001b76:	d029      	beq.n	8001bcc <TIM_Base_SetConfig+0x90>
 8001b78:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b7c:	d026      	beq.n	8001bcc <TIM_Base_SetConfig+0x90>
 8001b7e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001b82:	4290      	cmp	r0, r2
 8001b84:	d022      	beq.n	8001bcc <TIM_Base_SetConfig+0x90>
 8001b86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b8a:	4290      	cmp	r0, r2
 8001b8c:	d01e      	beq.n	8001bcc <TIM_Base_SetConfig+0x90>
 8001b8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b92:	4290      	cmp	r0, r2
 8001b94:	d01a      	beq.n	8001bcc <TIM_Base_SetConfig+0x90>
 8001b96:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001b9a:	4290      	cmp	r0, r2
 8001b9c:	d016      	beq.n	8001bcc <TIM_Base_SetConfig+0x90>
 8001b9e:	4a19      	ldr	r2, [pc, #100]	; (8001c04 <TIM_Base_SetConfig+0xc8>)
 8001ba0:	4290      	cmp	r0, r2
 8001ba2:	d013      	beq.n	8001bcc <TIM_Base_SetConfig+0x90>
 8001ba4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ba8:	4290      	cmp	r0, r2
 8001baa:	d00f      	beq.n	8001bcc <TIM_Base_SetConfig+0x90>
 8001bac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bb0:	4290      	cmp	r0, r2
 8001bb2:	d00b      	beq.n	8001bcc <TIM_Base_SetConfig+0x90>
 8001bb4:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001bb8:	4290      	cmp	r0, r2
 8001bba:	d007      	beq.n	8001bcc <TIM_Base_SetConfig+0x90>
 8001bbc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bc0:	4290      	cmp	r0, r2
 8001bc2:	d003      	beq.n	8001bcc <TIM_Base_SetConfig+0x90>
 8001bc4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bc8:	4290      	cmp	r0, r2
 8001bca:	d103      	bne.n	8001bd4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bcc:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001bce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bd2:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001bd4:	694a      	ldr	r2, [r1, #20]
 8001bd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001bda:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001bdc:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bde:	688b      	ldr	r3, [r1, #8]
 8001be0:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001be2:	680b      	ldr	r3, [r1, #0]
 8001be4:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001be6:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <TIM_Base_SetConfig+0xc4>)
 8001be8:	4298      	cmp	r0, r3
 8001bea:	d003      	beq.n	8001bf4 <TIM_Base_SetConfig+0xb8>
 8001bec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001bf0:	4298      	cmp	r0, r3
 8001bf2:	d101      	bne.n	8001bf8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001bf4:	690b      	ldr	r3, [r1, #16]
 8001bf6:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	6143      	str	r3, [r0, #20]
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	40010000 	.word	0x40010000
 8001c04:	40014000 	.word	0x40014000

08001c08 <HAL_TIM_Base_Init>:
{
 8001c08:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001c0a:	4604      	mov	r4, r0
 8001c0c:	b1a0      	cbz	r0, 8001c38 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001c0e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001c12:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c16:	b91b      	cbnz	r3, 8001c20 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001c18:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001c1c:	f000 fd52 	bl	80026c4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001c20:	2302      	movs	r3, #2
 8001c22:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c26:	6820      	ldr	r0, [r4, #0]
 8001c28:	1d21      	adds	r1, r4, #4
 8001c2a:	f7ff ff87 	bl	8001b3c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001c34:	2000      	movs	r0, #0
 8001c36:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c38:	2001      	movs	r0, #1
}
 8001c3a:	bd10      	pop	{r4, pc}

08001c3c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001c3c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001c40:	2b01      	cmp	r3, #1
{
 8001c42:	b530      	push	{r4, r5, lr}
 8001c44:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8001c48:	d014      	beq.n	8001c74 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001c4a:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001c4c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8001c50:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001c52:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001c54:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001c56:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001c58:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001c5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001c60:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001c62:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001c64:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001c66:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001c6e:	2300      	movs	r3, #0
 8001c70:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001c74:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001c76:	bd30      	pop	{r4, r5, pc}

08001c78 <HAL_TIMEx_CommutCallback>:
 8001c78:	4770      	bx	lr

08001c7a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001c7a:	4770      	bx	lr

08001c7c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001c7c:	6803      	ldr	r3, [r0, #0]
 8001c7e:	68da      	ldr	r2, [r3, #12]
 8001c80:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001c84:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c86:	695a      	ldr	r2, [r3, #20]
 8001c88:	f022 0201 	bic.w	r2, r2, #1
 8001c8c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001c8e:	2320      	movs	r3, #32
 8001c90:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001c94:	4770      	bx	lr
	...

08001c98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c9c:	6806      	ldr	r6, [r0, #0]
 8001c9e:	68c2      	ldr	r2, [r0, #12]
 8001ca0:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001ca2:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ca4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	6133      	str	r3, [r6, #16]
{
 8001cac:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001cae:	6883      	ldr	r3, [r0, #8]
 8001cb0:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8001cb2:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001cb4:	4303      	orrs	r3, r0
 8001cb6:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001cb8:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001cbc:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8001cbe:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001cc2:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001cc8:	6973      	ldr	r3, [r6, #20]
 8001cca:	69a2      	ldr	r2, [r4, #24]
 8001ccc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001cd0:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001cd2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001cd6:	6173      	str	r3, [r6, #20]
 8001cd8:	4b7a      	ldr	r3, [pc, #488]	; (8001ec4 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001cda:	d17c      	bne.n	8001dd6 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001cdc:	429e      	cmp	r6, r3
 8001cde:	d003      	beq.n	8001ce8 <UART_SetConfig+0x50>
 8001ce0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ce4:	429e      	cmp	r6, r3
 8001ce6:	d144      	bne.n	8001d72 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001ce8:	f7ff fe62 	bl	80019b0 <HAL_RCC_GetPCLK2Freq>
 8001cec:	2519      	movs	r5, #25
 8001cee:	fb05 f300 	mul.w	r3, r5, r0
 8001cf2:	6860      	ldr	r0, [r4, #4]
 8001cf4:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001cf8:	0040      	lsls	r0, r0, #1
 8001cfa:	fbb3 f3f0 	udiv	r3, r3, r0
 8001cfe:	fbb3 f3f9 	udiv	r3, r3, r9
 8001d02:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001d06:	f7ff fe53 	bl	80019b0 <HAL_RCC_GetPCLK2Freq>
 8001d0a:	6863      	ldr	r3, [r4, #4]
 8001d0c:	4368      	muls	r0, r5
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	fbb0 f7f3 	udiv	r7, r0, r3
 8001d14:	f7ff fe4c 	bl	80019b0 <HAL_RCC_GetPCLK2Freq>
 8001d18:	6863      	ldr	r3, [r4, #4]
 8001d1a:	4368      	muls	r0, r5
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d22:	fbb3 f3f9 	udiv	r3, r3, r9
 8001d26:	fb09 7313 	mls	r3, r9, r3, r7
 8001d2a:	00db      	lsls	r3, r3, #3
 8001d2c:	3332      	adds	r3, #50	; 0x32
 8001d2e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001d38:	f7ff fe3a 	bl	80019b0 <HAL_RCC_GetPCLK2Freq>
 8001d3c:	6862      	ldr	r2, [r4, #4]
 8001d3e:	4368      	muls	r0, r5
 8001d40:	0052      	lsls	r2, r2, #1
 8001d42:	fbb0 faf2 	udiv	sl, r0, r2
 8001d46:	f7ff fe33 	bl	80019b0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001d4a:	6863      	ldr	r3, [r4, #4]
 8001d4c:	4368      	muls	r0, r5
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d54:	fbb3 f3f9 	udiv	r3, r3, r9
 8001d58:	fb09 a313 	mls	r3, r9, r3, sl
 8001d5c:	00db      	lsls	r3, r3, #3
 8001d5e:	3332      	adds	r3, #50	; 0x32
 8001d60:	fbb3 f3f9 	udiv	r3, r3, r9
 8001d64:	f003 0307 	and.w	r3, r3, #7
 8001d68:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001d6a:	443b      	add	r3, r7
 8001d6c:	60b3      	str	r3, [r6, #8]
 8001d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001d72:	f7ff fe0d 	bl	8001990 <HAL_RCC_GetPCLK1Freq>
 8001d76:	2519      	movs	r5, #25
 8001d78:	fb05 f300 	mul.w	r3, r5, r0
 8001d7c:	6860      	ldr	r0, [r4, #4]
 8001d7e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001d82:	0040      	lsls	r0, r0, #1
 8001d84:	fbb3 f3f0 	udiv	r3, r3, r0
 8001d88:	fbb3 f3f9 	udiv	r3, r3, r9
 8001d8c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001d90:	f7ff fdfe 	bl	8001990 <HAL_RCC_GetPCLK1Freq>
 8001d94:	6863      	ldr	r3, [r4, #4]
 8001d96:	4368      	muls	r0, r5
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	fbb0 f7f3 	udiv	r7, r0, r3
 8001d9e:	f7ff fdf7 	bl	8001990 <HAL_RCC_GetPCLK1Freq>
 8001da2:	6863      	ldr	r3, [r4, #4]
 8001da4:	4368      	muls	r0, r5
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dac:	fbb3 f3f9 	udiv	r3, r3, r9
 8001db0:	fb09 7313 	mls	r3, r9, r3, r7
 8001db4:	00db      	lsls	r3, r3, #3
 8001db6:	3332      	adds	r3, #50	; 0x32
 8001db8:	fbb3 f3f9 	udiv	r3, r3, r9
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001dc2:	f7ff fde5 	bl	8001990 <HAL_RCC_GetPCLK1Freq>
 8001dc6:	6862      	ldr	r2, [r4, #4]
 8001dc8:	4368      	muls	r0, r5
 8001dca:	0052      	lsls	r2, r2, #1
 8001dcc:	fbb0 faf2 	udiv	sl, r0, r2
 8001dd0:	f7ff fdde 	bl	8001990 <HAL_RCC_GetPCLK1Freq>
 8001dd4:	e7b9      	b.n	8001d4a <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001dd6:	429e      	cmp	r6, r3
 8001dd8:	d002      	beq.n	8001de0 <UART_SetConfig+0x148>
 8001dda:	4b3b      	ldr	r3, [pc, #236]	; (8001ec8 <UART_SetConfig+0x230>)
 8001ddc:	429e      	cmp	r6, r3
 8001dde:	d140      	bne.n	8001e62 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001de0:	f7ff fde6 	bl	80019b0 <HAL_RCC_GetPCLK2Freq>
 8001de4:	6867      	ldr	r7, [r4, #4]
 8001de6:	2519      	movs	r5, #25
 8001de8:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001dec:	fb05 f300 	mul.w	r3, r5, r0
 8001df0:	00bf      	lsls	r7, r7, #2
 8001df2:	fbb3 f3f7 	udiv	r3, r3, r7
 8001df6:	fbb3 f3f9 	udiv	r3, r3, r9
 8001dfa:	011f      	lsls	r7, r3, #4
 8001dfc:	f7ff fdd8 	bl	80019b0 <HAL_RCC_GetPCLK2Freq>
 8001e00:	6863      	ldr	r3, [r4, #4]
 8001e02:	4368      	muls	r0, r5
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	fbb0 f8f3 	udiv	r8, r0, r3
 8001e0a:	f7ff fdd1 	bl	80019b0 <HAL_RCC_GetPCLK2Freq>
 8001e0e:	6863      	ldr	r3, [r4, #4]
 8001e10:	4368      	muls	r0, r5
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e18:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e1c:	fb09 8313 	mls	r3, r9, r3, r8
 8001e20:	011b      	lsls	r3, r3, #4
 8001e22:	3332      	adds	r3, #50	; 0x32
 8001e24:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e28:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001e2c:	f7ff fdc0 	bl	80019b0 <HAL_RCC_GetPCLK2Freq>
 8001e30:	6862      	ldr	r2, [r4, #4]
 8001e32:	4368      	muls	r0, r5
 8001e34:	0092      	lsls	r2, r2, #2
 8001e36:	fbb0 faf2 	udiv	sl, r0, r2
 8001e3a:	f7ff fdb9 	bl	80019b0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001e3e:	6863      	ldr	r3, [r4, #4]
 8001e40:	4368      	muls	r0, r5
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e48:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e4c:	fb09 a313 	mls	r3, r9, r3, sl
 8001e50:	011b      	lsls	r3, r3, #4
 8001e52:	3332      	adds	r3, #50	; 0x32
 8001e54:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e58:	f003 030f 	and.w	r3, r3, #15
 8001e5c:	ea43 0308 	orr.w	r3, r3, r8
 8001e60:	e783      	b.n	8001d6a <UART_SetConfig+0xd2>
 8001e62:	f7ff fd95 	bl	8001990 <HAL_RCC_GetPCLK1Freq>
 8001e66:	6867      	ldr	r7, [r4, #4]
 8001e68:	2519      	movs	r5, #25
 8001e6a:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001e6e:	fb05 f300 	mul.w	r3, r5, r0
 8001e72:	00bf      	lsls	r7, r7, #2
 8001e74:	fbb3 f3f7 	udiv	r3, r3, r7
 8001e78:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e7c:	011f      	lsls	r7, r3, #4
 8001e7e:	f7ff fd87 	bl	8001990 <HAL_RCC_GetPCLK1Freq>
 8001e82:	6863      	ldr	r3, [r4, #4]
 8001e84:	4368      	muls	r0, r5
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	fbb0 f8f3 	udiv	r8, r0, r3
 8001e8c:	f7ff fd80 	bl	8001990 <HAL_RCC_GetPCLK1Freq>
 8001e90:	6863      	ldr	r3, [r4, #4]
 8001e92:	4368      	muls	r0, r5
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e9a:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e9e:	fb09 8313 	mls	r3, r9, r3, r8
 8001ea2:	011b      	lsls	r3, r3, #4
 8001ea4:	3332      	adds	r3, #50	; 0x32
 8001ea6:	fbb3 f3f9 	udiv	r3, r3, r9
 8001eaa:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001eae:	f7ff fd6f 	bl	8001990 <HAL_RCC_GetPCLK1Freq>
 8001eb2:	6862      	ldr	r2, [r4, #4]
 8001eb4:	4368      	muls	r0, r5
 8001eb6:	0092      	lsls	r2, r2, #2
 8001eb8:	fbb0 faf2 	udiv	sl, r0, r2
 8001ebc:	f7ff fd68 	bl	8001990 <HAL_RCC_GetPCLK1Freq>
 8001ec0:	e7bd      	b.n	8001e3e <UART_SetConfig+0x1a6>
 8001ec2:	bf00      	nop
 8001ec4:	40011000 	.word	0x40011000
 8001ec8:	40011400 	.word	0x40011400

08001ecc <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ece:	4604      	mov	r4, r0
 8001ed0:	460e      	mov	r6, r1
 8001ed2:	4617      	mov	r7, r2
 8001ed4:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ed6:	6821      	ldr	r1, [r4, #0]
 8001ed8:	680b      	ldr	r3, [r1, #0]
 8001eda:	ea36 0303 	bics.w	r3, r6, r3
 8001ede:	d101      	bne.n	8001ee4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001ee0:	2000      	movs	r0, #0
}
 8001ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001ee4:	1c6b      	adds	r3, r5, #1
 8001ee6:	d0f7      	beq.n	8001ed8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001ee8:	b995      	cbnz	r5, 8001f10 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001eea:	6823      	ldr	r3, [r4, #0]
 8001eec:	68da      	ldr	r2, [r3, #12]
 8001eee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001ef2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ef4:	695a      	ldr	r2, [r3, #20]
 8001ef6:	f022 0201 	bic.w	r2, r2, #1
 8001efa:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001efc:	2320      	movs	r3, #32
 8001efe:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001f02:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001f06:	2300      	movs	r3, #0
 8001f08:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001f0c:	2003      	movs	r0, #3
 8001f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f10:	f7ff f818 	bl	8000f44 <HAL_GetTick>
 8001f14:	1bc0      	subs	r0, r0, r7
 8001f16:	4285      	cmp	r5, r0
 8001f18:	d2dd      	bcs.n	8001ed6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001f1a:	e7e6      	b.n	8001eea <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001f1c <HAL_UART_Init>:
{
 8001f1c:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001f1e:	4604      	mov	r4, r0
 8001f20:	b340      	cbz	r0, 8001f74 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001f22:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001f26:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001f2a:	b91b      	cbnz	r3, 8001f34 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001f2c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001f30:	f000 fc38 	bl	80027a4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001f34:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001f36:	2324      	movs	r3, #36	; 0x24
 8001f38:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001f3c:	68d3      	ldr	r3, [r2, #12]
 8001f3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001f42:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001f44:	4620      	mov	r0, r4
 8001f46:	f7ff fea7 	bl	8001c98 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f4a:	6823      	ldr	r3, [r4, #0]
 8001f4c:	691a      	ldr	r2, [r3, #16]
 8001f4e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f52:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f54:	695a      	ldr	r2, [r3, #20]
 8001f56:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f5a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001f5c:	68da      	ldr	r2, [r3, #12]
 8001f5e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f62:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f64:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001f66:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f68:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001f6a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001f6e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001f72:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001f74:	2001      	movs	r0, #1
}
 8001f76:	bd10      	pop	{r4, pc}

08001f78 <HAL_UART_Transmit>:
{
 8001f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f7c:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8001f7e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001f82:	2b20      	cmp	r3, #32
{
 8001f84:	4604      	mov	r4, r0
 8001f86:	460d      	mov	r5, r1
 8001f88:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8001f8a:	d14f      	bne.n	800202c <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 8001f8c:	2900      	cmp	r1, #0
 8001f8e:	d04a      	beq.n	8002026 <HAL_UART_Transmit+0xae>
 8001f90:	2a00      	cmp	r2, #0
 8001f92:	d048      	beq.n	8002026 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8001f94:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d047      	beq.n	800202c <HAL_UART_Transmit+0xb4>
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001fa6:	2321      	movs	r3, #33	; 0x21
 8001fa8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001fac:	f7fe ffca 	bl	8000f44 <HAL_GetTick>
    huart->TxXferSize = Size;
 8001fb0:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8001fb4:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8001fb6:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001fba:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	b96b      	cbnz	r3, 8001fdc <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fc0:	463b      	mov	r3, r7
 8001fc2:	4632      	mov	r2, r6
 8001fc4:	2140      	movs	r1, #64	; 0x40
 8001fc6:	4620      	mov	r0, r4
 8001fc8:	f7ff ff80 	bl	8001ecc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001fcc:	b9b0      	cbnz	r0, 8001ffc <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 8001fce:	2320      	movs	r3, #32
 8001fd0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8001fd4:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001fdc:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001fe4:	68a3      	ldr	r3, [r4, #8]
 8001fe6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fea:	4632      	mov	r2, r6
 8001fec:	463b      	mov	r3, r7
 8001fee:	f04f 0180 	mov.w	r1, #128	; 0x80
 8001ff2:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001ff4:	d10e      	bne.n	8002014 <HAL_UART_Transmit+0x9c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ff6:	f7ff ff69 	bl	8001ecc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001ffa:	b110      	cbz	r0, 8002002 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8001ffc:	2003      	movs	r0, #3
 8001ffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002002:	882b      	ldrh	r3, [r5, #0]
 8002004:	6822      	ldr	r2, [r4, #0]
 8002006:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800200a:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800200c:	6923      	ldr	r3, [r4, #16]
 800200e:	b943      	cbnz	r3, 8002022 <HAL_UART_Transmit+0xaa>
          pData += 2U;
 8002010:	3502      	adds	r5, #2
 8002012:	e7d2      	b.n	8001fba <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002014:	f7ff ff5a 	bl	8001ecc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002018:	2800      	cmp	r0, #0
 800201a:	d1ef      	bne.n	8001ffc <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800201c:	6823      	ldr	r3, [r4, #0]
 800201e:	782a      	ldrb	r2, [r5, #0]
 8002020:	605a      	str	r2, [r3, #4]
 8002022:	3501      	adds	r5, #1
 8002024:	e7c9      	b.n	8001fba <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002026:	2001      	movs	r0, #1
 8002028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800202c:	2002      	movs	r0, #2
}
 800202e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08002034 <HAL_UART_Receive_DMA>:
{
 8002034:	4613      	mov	r3, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8002036:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 800203a:	2a20      	cmp	r2, #32
{
 800203c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800203e:	4605      	mov	r5, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8002040:	d138      	bne.n	80020b4 <HAL_UART_Receive_DMA+0x80>
    if ((pData == NULL) || (Size == 0U))
 8002042:	2900      	cmp	r1, #0
 8002044:	d034      	beq.n	80020b0 <HAL_UART_Receive_DMA+0x7c>
 8002046:	2b00      	cmp	r3, #0
 8002048:	d032      	beq.n	80020b0 <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 800204a:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 800204e:	2a01      	cmp	r2, #1
 8002050:	d030      	beq.n	80020b4 <HAL_UART_Receive_DMA+0x80>
 8002052:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002054:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 8002056:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800205a:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800205c:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->pRxBuffPtr = pData;
 800205e:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8002060:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002062:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002066:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8002068:	4a13      	ldr	r2, [pc, #76]	; (80020b8 <HAL_UART_Receive_DMA+0x84>)
 800206a:	63c2      	str	r2, [r0, #60]	; 0x3c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800206c:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800206e:	4a13      	ldr	r2, [pc, #76]	; (80020bc <HAL_UART_Receive_DMA+0x88>)
 8002070:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002072:	4a13      	ldr	r2, [pc, #76]	; (80020c0 <HAL_UART_Receive_DMA+0x8c>)
 8002074:	64c2      	str	r2, [r0, #76]	; 0x4c
    huart->hdmarx->XferAbortCallback = NULL;
 8002076:	6504      	str	r4, [r0, #80]	; 0x50
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002078:	460a      	mov	r2, r1
 800207a:	1d31      	adds	r1, r6, #4
 800207c:	f7ff f866 	bl	800114c <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_OREFLAG(huart);
 8002080:	682b      	ldr	r3, [r5, #0]
 8002082:	9401      	str	r4, [sp, #4]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	9201      	str	r2, [sp, #4]
 8002088:	685a      	ldr	r2, [r3, #4]
 800208a:	9201      	str	r2, [sp, #4]
 800208c:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800208e:	68da      	ldr	r2, [r3, #12]
    __HAL_UNLOCK(huart);
 8002090:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002094:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002098:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800209a:	695a      	ldr	r2, [r3, #20]
 800209c:	f042 0201 	orr.w	r2, r2, #1
 80020a0:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80020a2:	695a      	ldr	r2, [r3, #20]
 80020a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80020a8:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 80020aa:	4620      	mov	r0, r4
}
 80020ac:	b002      	add	sp, #8
 80020ae:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80020b0:	2001      	movs	r0, #1
 80020b2:	e7fb      	b.n	80020ac <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY;
 80020b4:	2002      	movs	r0, #2
 80020b6:	e7f9      	b.n	80020ac <HAL_UART_Receive_DMA+0x78>
 80020b8:	080020c7 	.word	0x080020c7
 80020bc:	08002101 	.word	0x08002101
 80020c0:	0800210d 	.word	0x0800210d

080020c4 <HAL_UART_RxCpltCallback>:
 80020c4:	4770      	bx	lr

080020c6 <UART_DMAReceiveCplt>:
{
 80020c6:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80020c8:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80020ca:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 80020d2:	d110      	bne.n	80020f6 <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 80020d4:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80020d6:	6813      	ldr	r3, [r2, #0]
 80020d8:	68d9      	ldr	r1, [r3, #12]
 80020da:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80020de:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020e0:	6959      	ldr	r1, [r3, #20]
 80020e2:	f021 0101 	bic.w	r1, r1, #1
 80020e6:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80020e8:	6959      	ldr	r1, [r3, #20]
 80020ea:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 80020ee:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 80020f0:	2320      	movs	r3, #32
 80020f2:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 80020f6:	4610      	mov	r0, r2
 80020f8:	f7ff ffe4 	bl	80020c4 <HAL_UART_RxCpltCallback>
 80020fc:	bd08      	pop	{r3, pc}

080020fe <HAL_UART_RxHalfCpltCallback>:
 80020fe:	4770      	bx	lr

08002100 <UART_DMARxHalfCplt>:
{
 8002100:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart);
 8002102:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002104:	f7ff fffb 	bl	80020fe <HAL_UART_RxHalfCpltCallback>
 8002108:	bd08      	pop	{r3, pc}

0800210a <HAL_UART_ErrorCallback>:
 800210a:	4770      	bx	lr

0800210c <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800210c:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 800210e:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002110:	680b      	ldr	r3, [r1, #0]
 8002112:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002114:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8002118:	2821      	cmp	r0, #33	; 0x21
 800211a:	d10a      	bne.n	8002132 <UART_DMAError+0x26>
 800211c:	0612      	lsls	r2, r2, #24
 800211e:	d508      	bpl.n	8002132 <UART_DMAError+0x26>
    huart->TxXferCount = 0x00U;
 8002120:	2200      	movs	r2, #0
 8002122:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002124:	68da      	ldr	r2, [r3, #12]
 8002126:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800212a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800212c:	2220      	movs	r2, #32
 800212e:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002132:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002134:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8002138:	2a22      	cmp	r2, #34	; 0x22
 800213a:	d106      	bne.n	800214a <UART_DMAError+0x3e>
 800213c:	065b      	lsls	r3, r3, #25
 800213e:	d504      	bpl.n	800214a <UART_DMAError+0x3e>
    huart->RxXferCount = 0x00U;
 8002140:	2300      	movs	r3, #0
 8002142:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002144:	4608      	mov	r0, r1
 8002146:	f7ff fd99 	bl	8001c7c <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800214a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800214c:	f043 0310 	orr.w	r3, r3, #16
 8002150:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8002152:	4608      	mov	r0, r1
 8002154:	f7ff ffd9 	bl	800210a <HAL_UART_ErrorCallback>
 8002158:	bd08      	pop	{r3, pc}
	...

0800215c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800215c:	b507      	push	{r0, r1, r2, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800215e:	4b0b      	ldr	r3, [pc, #44]	; (800218c <MX_DMA_Init+0x30>)
 8002160:	2200      	movs	r2, #0
 8002162:	9201      	str	r2, [sp, #4]
 8002164:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002166:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 800216a:	6319      	str	r1, [r3, #48]	; 0x30
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002172:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002174:	4611      	mov	r1, r2
 8002176:	203a      	movs	r0, #58	; 0x3a
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002178:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800217a:	f7fe fefb 	bl	8000f74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800217e:	203a      	movs	r0, #58	; 0x3a
 8002180:	f7fe ff2c 	bl	8000fdc <HAL_NVIC_EnableIRQ>

}
 8002184:	b003      	add	sp, #12
 8002186:	f85d fb04 	ldr.w	pc, [sp], #4
 800218a:	bf00      	nop
 800218c:	40023800 	.word	0x40023800

08002190 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002190:	b082      	sub	sp, #8

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002192:	4b0c      	ldr	r3, [pc, #48]	; (80021c4 <MX_GPIO_Init+0x34>)
 8002194:	2100      	movs	r1, #0
 8002196:	9100      	str	r1, [sp, #0]
 8002198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800219a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800219e:	631a      	str	r2, [r3, #48]	; 0x30
 80021a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021a2:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80021a6:	9200      	str	r2, [sp, #0]
 80021a8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021aa:	9101      	str	r1, [sp, #4]
 80021ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021ae:	f042 0201 	orr.w	r2, r2, #1
 80021b2:	631a      	str	r2, [r3, #48]	; 0x30
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	f003 0301 	and.w	r3, r3, #1
 80021ba:	9301      	str	r3, [sp, #4]
 80021bc:	9b01      	ldr	r3, [sp, #4]

}
 80021be:	b002      	add	sp, #8
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	40023800 	.word	0x40023800

080021c8 <_write>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int _write(int fd, char *str, int len)
{
 80021c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for(int i=0;i<len;i++)
	{
        //UART 4  
		HAL_UART_Transmit(&huart4, (uint8_t *)&str[i], 1, 0xFFFF);
 80021ca:	4f08      	ldr	r7, [pc, #32]	; (80021ec <_write+0x24>)
{
 80021cc:	460e      	mov	r6, r1
 80021ce:	4615      	mov	r5, r2
	for(int i=0;i<len;i++)
 80021d0:	2400      	movs	r4, #0
 80021d2:	42ac      	cmp	r4, r5
 80021d4:	db01      	blt.n	80021da <_write+0x12>
	}
	return len;
}
 80021d6:	4628      	mov	r0, r5
 80021d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		HAL_UART_Transmit(&huart4, (uint8_t *)&str[i], 1, 0xFFFF);
 80021da:	1931      	adds	r1, r6, r4
 80021dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021e0:	2201      	movs	r2, #1
 80021e2:	4638      	mov	r0, r7
 80021e4:	f7ff fec8 	bl	8001f78 <HAL_UART_Transmit>
	for(int i=0;i<len;i++)
 80021e8:	3401      	adds	r4, #1
 80021ea:	e7f2      	b.n	80021d2 <_write+0xa>
 80021ec:	20000c58 	.word	0x20000c58

080021f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021f0:	b530      	push	{r4, r5, lr}
 80021f2:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021f4:	2230      	movs	r2, #48	; 0x30
 80021f6:	2100      	movs	r1, #0
 80021f8:	a808      	add	r0, sp, #32
 80021fa:	f000 fbb4 	bl	8002966 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021fe:	2100      	movs	r1, #0
 8002200:	2214      	movs	r2, #20
 8002202:	a803      	add	r0, sp, #12
 8002204:	f000 fbaf 	bl	8002966 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002208:	2400      	movs	r4, #0
 800220a:	4b1c      	ldr	r3, [pc, #112]	; (800227c <SystemClock_Config+0x8c>)
 800220c:	9401      	str	r4, [sp, #4]
 800220e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002210:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002214:	641a      	str	r2, [r3, #64]	; 0x40
 8002216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002218:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800221c:	9301      	str	r3, [sp, #4]
 800221e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002220:	4b17      	ldr	r3, [pc, #92]	; (8002280 <SystemClock_Config+0x90>)
 8002222:	9402      	str	r4, [sp, #8]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800222e:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002230:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002234:	9302      	str	r3, [sp, #8]
 8002236:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002238:	2301      	movs	r3, #1
 800223a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800223c:	2310      	movs	r3, #16
 800223e:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002240:	2308      	movs	r3, #8
 8002242:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002244:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002246:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002248:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800224a:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800224c:	2304      	movs	r3, #4
 800224e:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002250:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002252:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002254:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002256:	f7ff f951 	bl	80014fc <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800225a:	230f      	movs	r3, #15
 800225c:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800225e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002262:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002264:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002266:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800226a:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800226c:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800226e:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002270:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002272:	f7ff faf3 	bl	800185c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8002276:	b015      	add	sp, #84	; 0x54
 8002278:	bd30      	pop	{r4, r5, pc}
 800227a:	bf00      	nop
 800227c:	40023800 	.word	0x40023800
 8002280:	40007000 	.word	0x40007000

08002284 <main>:
{
 8002284:	b508      	push	{r3, lr}
  HAL_Init();
 8002286:	f7fe fe37 	bl	8000ef8 <HAL_Init>
  SystemClock_Config();
 800228a:	f7ff ffb1 	bl	80021f0 <SystemClock_Config>
  MX_GPIO_Init();
 800228e:	f7ff ff7f 	bl	8002190 <MX_GPIO_Init>
  MX_DMA_Init();
 8002292:	f7ff ff63 	bl	800215c <MX_DMA_Init>
  MX_TIM6_Init();
 8002296:	f000 f9cf 	bl	8002638 <MX_TIM6_Init>
  MX_TIM7_Init();
 800229a:	f000 f9ef 	bl	800267c <MX_TIM7_Init>
  MX_UART4_Init();
 800229e:	f000 fa47 	bl	8002730 <MX_UART4_Init>
  MX_USART1_UART_Init();
 80022a2:	f000 fa61 	bl	8002768 <MX_USART1_UART_Init>
  HAL_UART_Receive_DMA(&huart1, r7008sb_dma_buffer, R7008SB_DMA_LEN);
 80022a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022aa:	4905      	ldr	r1, [pc, #20]	; (80022c0 <main+0x3c>)
 80022ac:	4805      	ldr	r0, [pc, #20]	; (80022c4 <main+0x40>)
 80022ae:	f7ff fec1 	bl	8002034 <HAL_UART_Receive_DMA>
  HAL_TIM_Base_Start_IT(&htim6);
 80022b2:	4805      	ldr	r0, [pc, #20]	; (80022c8 <main+0x44>)
 80022b4:	f7ff fb8c 	bl	80019d0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 80022b8:	4804      	ldr	r0, [pc, #16]	; (80022cc <main+0x48>)
 80022ba:	f7ff fb89 	bl	80019d0 <HAL_TIM_Base_Start_IT>
 80022be:	e7fe      	b.n	80022be <main+0x3a>
 80022c0:	200006e8 	.word	0x200006e8
 80022c4:	20000c18 	.word	0x20000c18
 80022c8:	20000b38 	.word	0x20000b38
 80022cc:	20000b78 	.word	0x20000b78

080022d0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim -> Instance == TIM6)
 80022d0:	6802      	ldr	r2, [r0, #0]
 80022d2:	4b03      	ldr	r3, [pc, #12]	; (80022e0 <HAL_TIM_PeriodElapsedCallback+0x10>)
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d101      	bne.n	80022dc <HAL_TIM_PeriodElapsedCallback+0xc>
	{
		read_r7008sb();
 80022d8:	f000 b90e 	b.w	80024f8 <read_r7008sb>
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	40001000 	.word	0x40001000

080022e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022e4:	4770      	bx	lr
	...

080022e8 <get_r7008sb_packet>:
		r7008sb_flag = 0;
	}
}

void get_r7008sb_packet()
{
 80022e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	static int start = 0;
	static int end = R7008SB_PACKET_LEN - 1;
	int i = 0;

	last_ndt = now_ndt;
	now_ndt = R7008SB_DMA_LEN - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 80022ec:	4b3f      	ldr	r3, [pc, #252]	; (80023ec <get_r7008sb_packet+0x104>)
	last_ndt = now_ndt;
 80022ee:	4940      	ldr	r1, [pc, #256]	; (80023f0 <get_r7008sb_packet+0x108>)
	now_ndt = R7008SB_DMA_LEN - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 80022f0:	681b      	ldr	r3, [r3, #0]
	last_ndt = now_ndt;
 80022f2:	680a      	ldr	r2, [r1, #0]
	now_ndt = R7008SB_DMA_LEN - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400

	if(now_ndt > last_ndt)
 80022fa:	429a      	cmp	r2, r3
	now_ndt = R7008SB_DMA_LEN - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 80022fc:	600b      	str	r3, [r1, #0]
	if(now_ndt > last_ndt)
 80022fe:	da42      	bge.n	8002386 <get_r7008sb_packet+0x9e>
	{
		if(end > last_ndt && end <= now_ndt)
 8002300:	493c      	ldr	r1, [pc, #240]	; (80023f4 <get_r7008sb_packet+0x10c>)
 8002302:	6809      	ldr	r1, [r1, #0]
 8002304:	428a      	cmp	r2, r1
 8002306:	da04      	bge.n	8002312 <get_r7008sb_packet+0x2a>
 8002308:	428b      	cmp	r3, r1
 800230a:	db02      	blt.n	8002312 <get_r7008sb_packet+0x2a>
		{
			flag = 1;
 800230c:	4b3a      	ldr	r3, [pc, #232]	; (80023f8 <get_r7008sb_packet+0x110>)
 800230e:	2201      	movs	r2, #1
 8002310:	601a      	str	r2, [r3, #0]
		}
	}
	else
		return;

	if(flag)
 8002312:	4d39      	ldr	r5, [pc, #228]	; (80023f8 <get_r7008sb_packet+0x110>)
 8002314:	682b      	ldr	r3, [r5, #0]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d033      	beq.n	8002382 <get_r7008sb_packet+0x9a>
	{
		if(r7008sb_dma_buffer[start] == START_BYTE && (r7008sb_dma_buffer[end] & 0x04) == END_BYTE)
 800231a:	4f38      	ldr	r7, [pc, #224]	; (80023fc <get_r7008sb_packet+0x114>)
 800231c:	4e38      	ldr	r6, [pc, #224]	; (8002400 <get_r7008sb_packet+0x118>)
 800231e:	6839      	ldr	r1, [r7, #0]
 8002320:	5c73      	ldrb	r3, [r6, r1]
 8002322:	2b0f      	cmp	r3, #15
 8002324:	46b6      	mov	lr, r6
 8002326:	d143      	bne.n	80023b0 <get_r7008sb_packet+0xc8>
 8002328:	4b32      	ldr	r3, [pc, #200]	; (80023f4 <get_r7008sb_packet+0x10c>)
 800232a:	681c      	ldr	r4, [r3, #0]
 800232c:	5d32      	ldrb	r2, [r6, r4]
 800232e:	f012 0f04 	tst.w	r2, #4
 8002332:	4698      	mov	r8, r3
 8002334:	d03c      	beq.n	80023b0 <get_r7008sb_packet+0xc8>
		{
			if(start < end)
 8002336:	42a1      	cmp	r1, r4
 8002338:	da2b      	bge.n	8002392 <get_r7008sb_packet+0xaa>
			{
			  memcpy(r7008sb_packet, &r7008sb_dma_buffer[start], R7008SB_PACKET_LEN);
 800233a:	440e      	add	r6, r1
 800233c:	4b31      	ldr	r3, [pc, #196]	; (8002404 <get_r7008sb_packet+0x11c>)
 800233e:	f106 0218 	add.w	r2, r6, #24
 8002342:	f856 1b04 	ldr.w	r1, [r6], #4
 8002346:	f843 1b04 	str.w	r1, [r3], #4
 800234a:	4296      	cmp	r6, r2
 800234c:	d1f9      	bne.n	8002342 <get_r7008sb_packet+0x5a>
 800234e:	7832      	ldrb	r2, [r6, #0]
 8002350:	701a      	strb	r2, [r3, #0]
			else if(end < start)
			{
			  memcpy(r7008sb_packet, &r7008sb_dma_buffer[start], R7008SB_DMA_LEN - start);
			  memcpy(&r7008sb_packet[R7008SB_DMA_LEN - start], r7008sb_dma_buffer, end + 1);
			}
			start = (end+1) % R7008SB_DMA_LEN;
 8002352:	3401      	adds	r4, #1
 8002354:	4263      	negs	r3, r4
 8002356:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800235a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800235e:	bf58      	it	pl
 8002360:	425c      	negpl	r4, r3
 8002362:	603c      	str	r4, [r7, #0]
			end = (start + (R7008SB_PACKET_LEN-1)) % R7008SB_DMA_LEN;
 8002364:	3418      	adds	r4, #24
 8002366:	4263      	negs	r3, r4
 8002368:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800236c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8002370:	bf58      	it	pl
 8002372:	425c      	negpl	r4, r3
			r7008sb_flag = 1;
 8002374:	4b24      	ldr	r3, [pc, #144]	; (8002408 <get_r7008sb_packet+0x120>)
			end = (start + (R7008SB_PACKET_LEN-1)) % R7008SB_DMA_LEN;
 8002376:	f8c8 4000 	str.w	r4, [r8]
			r7008sb_flag = 1;
 800237a:	2201      	movs	r2, #1
 800237c:	701a      	strb	r2, [r3, #0]
					break;
				}
			}
		}

		flag = 0;
 800237e:	2300      	movs	r3, #0
 8002380:	602b      	str	r3, [r5, #0]
 8002382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	else if(now_ndt < last_ndt)
 8002386:	ddfc      	ble.n	8002382 <get_r7008sb_packet+0x9a>
		if(end > last_ndt || end <= now_ndt)
 8002388:	491a      	ldr	r1, [pc, #104]	; (80023f4 <get_r7008sb_packet+0x10c>)
 800238a:	6809      	ldr	r1, [r1, #0]
 800238c:	428a      	cmp	r2, r1
 800238e:	dbbd      	blt.n	800230c <get_r7008sb_packet+0x24>
 8002390:	e7ba      	b.n	8002308 <get_r7008sb_packet+0x20>
			else if(end < start)
 8002392:	ddde      	ble.n	8002352 <get_r7008sb_packet+0x6a>
			  memcpy(r7008sb_packet, &r7008sb_dma_buffer[start], R7008SB_DMA_LEN - start);
 8002394:	4b1b      	ldr	r3, [pc, #108]	; (8002404 <get_r7008sb_packet+0x11c>)
 8002396:	f5c1 6980 	rsb	r9, r1, #1024	; 0x400
 800239a:	464a      	mov	r2, r9
 800239c:	4431      	add	r1, r6
 800239e:	4618      	mov	r0, r3
 80023a0:	f000 fad6 	bl	8002950 <memcpy>
			  memcpy(&r7008sb_packet[R7008SB_DMA_LEN - start], r7008sb_dma_buffer, end + 1);
 80023a4:	1c62      	adds	r2, r4, #1
 80023a6:	4631      	mov	r1, r6
 80023a8:	4448      	add	r0, r9
 80023aa:	f000 fad1 	bl	8002950 <memcpy>
 80023ae:	e7d0      	b.n	8002352 <get_r7008sb_packet+0x6a>
		if(r7008sb_dma_buffer[start] == START_BYTE && (r7008sb_dma_buffer[end] & 0x04) == END_BYTE)
 80023b0:	2201      	movs	r2, #1
				if(r7008sb_dma_buffer[(start + i) % R7008SB_DMA_LEN] == START_BYTE)
 80023b2:	1853      	adds	r3, r2, r1
 80023b4:	4258      	negs	r0, r3
 80023b6:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80023ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023be:	bf58      	it	pl
 80023c0:	4243      	negpl	r3, r0
 80023c2:	f81e 0003 	ldrb.w	r0, [lr, r3]
 80023c6:	280f      	cmp	r0, #15
 80023c8:	d10b      	bne.n	80023e2 <get_r7008sb_packet+0xfa>
					start = (start+i) % R7008SB_DMA_LEN;
 80023ca:	603b      	str	r3, [r7, #0]
					end = (start + (R7008SB_PACKET_LEN-1)) % R7008SB_DMA_LEN;
 80023cc:	3318      	adds	r3, #24
 80023ce:	425a      	negs	r2, r3
 80023d0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80023d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023d8:	bf58      	it	pl
 80023da:	4253      	negpl	r3, r2
 80023dc:	4a05      	ldr	r2, [pc, #20]	; (80023f4 <get_r7008sb_packet+0x10c>)
 80023de:	6013      	str	r3, [r2, #0]
 80023e0:	e7cd      	b.n	800237e <get_r7008sb_packet+0x96>
			for(i = 1; i < R7008SB_PACKET_LEN; i++)
 80023e2:	3201      	adds	r2, #1
 80023e4:	2a19      	cmp	r2, #25
 80023e6:	d1e4      	bne.n	80023b2 <get_r7008sb_packet+0xca>
 80023e8:	e7c9      	b.n	800237e <get_r7008sb_packet+0x96>
 80023ea:	bf00      	nop
 80023ec:	20000bb8 	.word	0x20000bb8
 80023f0:	200006a0 	.word	0x200006a0
 80023f4:	20000008 	.word	0x20000008
 80023f8:	2000069c 	.word	0x2000069c
 80023fc:	200006a8 	.word	0x200006a8
 8002400:	200006e8 	.word	0x200006e8
 8002404:	20000aec 	.word	0x20000aec
 8002408:	200006a4 	.word	0x200006a4

0800240c <r7008sb_decode>:
	}
}

void r7008sb_decode()
{
 800240c:	b570      	push	{r4, r5, r6, lr}
	int i;

	r7008sb_ch_data[CH1]  = (uint32_t)(r7008sb_packet[1] + ((r7008sb_packet[2] & 0x07) << 8));  //yaw-
 800240e:	4b36      	ldr	r3, [pc, #216]	; (80024e8 <r7008sb_decode+0xdc>)
 8002410:	4a36      	ldr	r2, [pc, #216]	; (80024ec <r7008sb_decode+0xe0>)
 8002412:	789c      	ldrb	r4, [r3, #2]
 8002414:	7858      	ldrb	r0, [r3, #1]
	r7008sb_ch_data[CH2]  = (uint32_t)(((r7008sb_packet[2]  & 0xf8) >> 3) + ((r7008sb_packet[3] & 0x3f) << 5)); //pitch-
	r7008sb_ch_data[CH3]  = (uint32_t)(((r7008sb_packet[3]  & 0xc0) >> 6) + (r7008sb_packet[4] << 2) + ((r7008sb_packet[5] & 0x01) << 10));  //motor
 8002416:	795d      	ldrb	r5, [r3, #5]
	r7008sb_ch_data[CH11] = (uint32_t)(((r7008sb_packet[14] & 0xc0) >> 6) + (r7008sb_packet[15] << 2) + ((r7008sb_packet[16] & 0x01) << 10));
	r7008sb_ch_data[CH12] = (uint32_t)(((r7008sb_packet[16] & 0xfe) >> 1) + ((r7008sb_packet[17] & 0x0f) <<7));

	for(i = 0; i < 12; i++)
	{
		printf("%d\n\r", r7008sb_ch_data[i]);
 8002418:	4e35      	ldr	r6, [pc, #212]	; (80024f0 <r7008sb_decode+0xe4>)
	r7008sb_ch_data[CH1]  = (uint32_t)(r7008sb_packet[1] + ((r7008sb_packet[2] & 0x07) << 8));  //yaw-
 800241a:	0221      	lsls	r1, r4, #8
 800241c:	f401 61e0 	and.w	r1, r1, #1792	; 0x700
 8002420:	4401      	add	r1, r0
 8002422:	6011      	str	r1, [r2, #0]
	r7008sb_ch_data[CH2]  = (uint32_t)(((r7008sb_packet[2]  & 0xf8) >> 3) + ((r7008sb_packet[3] & 0x3f) << 5)); //pitch-
 8002424:	78d9      	ldrb	r1, [r3, #3]
 8002426:	0148      	lsls	r0, r1, #5
 8002428:	f400 60fc 	and.w	r0, r0, #2016	; 0x7e0
 800242c:	eb00 00d4 	add.w	r0, r0, r4, lsr #3
 8002430:	6050      	str	r0, [r2, #4]
	r7008sb_ch_data[CH3]  = (uint32_t)(((r7008sb_packet[3]  & 0xc0) >> 6) + (r7008sb_packet[4] << 2) + ((r7008sb_packet[5] & 0x01) << 10));  //motor
 8002432:	7918      	ldrb	r0, [r3, #4]
	r7008sb_ch_data[CH4]  = (uint32_t)(((r7008sb_packet[5]  & 0xfe) >> 1) + ((r7008sb_packet[6] & 0x0f) << 7));  //roll-
 8002434:	799c      	ldrb	r4, [r3, #6]
	r7008sb_ch_data[CH3]  = (uint32_t)(((r7008sb_packet[3]  & 0xc0) >> 6) + (r7008sb_packet[4] << 2) + ((r7008sb_packet[5] & 0x01) << 10));  //motor
 8002436:	0989      	lsrs	r1, r1, #6
 8002438:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800243c:	02a8      	lsls	r0, r5, #10
 800243e:	f400 6080 	and.w	r0, r0, #1024	; 0x400
 8002442:	4401      	add	r1, r0
 8002444:	6091      	str	r1, [r2, #8]
	r7008sb_ch_data[CH4]  = (uint32_t)(((r7008sb_packet[5]  & 0xfe) >> 1) + ((r7008sb_packet[6] & 0x0f) << 7));  //roll-
 8002446:	01e1      	lsls	r1, r4, #7
 8002448:	f401 61f0 	and.w	r1, r1, #1920	; 0x780
 800244c:	eb01 0155 	add.w	r1, r1, r5, lsr #1
 8002450:	60d1      	str	r1, [r2, #12]
	r7008sb_ch_data[CH5]  = (uint32_t)(((r7008sb_packet[6]  & 0xf0) >> 4) + ((r7008sb_packet[7] & 0x7f) << 4));
 8002452:	79d9      	ldrb	r1, [r3, #7]
	r7008sb_ch_data[CH6]  = (uint32_t)(((r7008sb_packet[7]  & 0x80) >> 7) + (r7008sb_packet[8] << 1) + ((r7008sb_packet[9] & 0x03) << 9));
 8002454:	7a5d      	ldrb	r5, [r3, #9]
	r7008sb_ch_data[CH5]  = (uint32_t)(((r7008sb_packet[6]  & 0xf0) >> 4) + ((r7008sb_packet[7] & 0x7f) << 4));
 8002456:	0108      	lsls	r0, r1, #4
 8002458:	f400 60fe 	and.w	r0, r0, #2032	; 0x7f0
 800245c:	eb00 1014 	add.w	r0, r0, r4, lsr #4
 8002460:	6110      	str	r0, [r2, #16]
	r7008sb_ch_data[CH6]  = (uint32_t)(((r7008sb_packet[7]  & 0x80) >> 7) + (r7008sb_packet[8] << 1) + ((r7008sb_packet[9] & 0x03) << 9));
 8002462:	7a18      	ldrb	r0, [r3, #8]
 8002464:	026c      	lsls	r4, r5, #9
 8002466:	09c9      	lsrs	r1, r1, #7
 8002468:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800246c:	f404 64c0 	and.w	r4, r4, #1536	; 0x600
 8002470:	4421      	add	r1, r4
 8002472:	6151      	str	r1, [r2, #20]
	r7008sb_ch_data[CH7]  = (uint32_t)(((r7008sb_packet[9]  & 0xfc) >> 2) + ((r7008sb_packet[10] & 0x1f) << 6));
 8002474:	7a99      	ldrb	r1, [r3, #10]
	r7008sb_ch_data[CH9]  = (uint32_t)(r7008sb_packet[12] + ((r7008sb_packet[13] & 0x07) << 8));
 8002476:	7b5c      	ldrb	r4, [r3, #13]
	r7008sb_ch_data[CH7]  = (uint32_t)(((r7008sb_packet[9]  & 0xfc) >> 2) + ((r7008sb_packet[10] & 0x1f) << 6));
 8002478:	0188      	lsls	r0, r1, #6
 800247a:	f400 60f8 	and.w	r0, r0, #1984	; 0x7c0
 800247e:	eb00 0095 	add.w	r0, r0, r5, lsr #2
 8002482:	6190      	str	r0, [r2, #24]
	r7008sb_ch_data[CH8]  = (uint32_t)(((r7008sb_packet[10] & 0xe0) >> 5) + (r7008sb_packet[11] << 3));
 8002484:	7ad8      	ldrb	r0, [r3, #11]
 8002486:	0949      	lsrs	r1, r1, #5
 8002488:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800248c:	61d1      	str	r1, [r2, #28]
	r7008sb_ch_data[CH9]  = (uint32_t)(r7008sb_packet[12] + ((r7008sb_packet[13] & 0x07) << 8));
 800248e:	7b18      	ldrb	r0, [r3, #12]
 8002490:	0221      	lsls	r1, r4, #8
 8002492:	f401 61e0 	and.w	r1, r1, #1792	; 0x700
 8002496:	4401      	add	r1, r0
 8002498:	6211      	str	r1, [r2, #32]
	r7008sb_ch_data[CH10] = (uint32_t)(((r7008sb_packet[13] & 0xf8) >> 3) + ((r7008sb_packet[14] & 0x3f) << 5));
 800249a:	7b99      	ldrb	r1, [r3, #14]
 800249c:	0148      	lsls	r0, r1, #5
 800249e:	f400 60fc 	and.w	r0, r0, #2016	; 0x7e0
 80024a2:	eb00 00d4 	add.w	r0, r0, r4, lsr #3
 80024a6:	6250      	str	r0, [r2, #36]	; 0x24
	r7008sb_ch_data[CH11] = (uint32_t)(((r7008sb_packet[14] & 0xc0) >> 6) + (r7008sb_packet[15] << 2) + ((r7008sb_packet[16] & 0x01) << 10));
 80024a8:	7c1c      	ldrb	r4, [r3, #16]
 80024aa:	7bd8      	ldrb	r0, [r3, #15]
	r7008sb_ch_data[CH12] = (uint32_t)(((r7008sb_packet[16] & 0xfe) >> 1) + ((r7008sb_packet[17] & 0x0f) <<7));
 80024ac:	7c5b      	ldrb	r3, [r3, #17]
	r7008sb_ch_data[CH11] = (uint32_t)(((r7008sb_packet[14] & 0xc0) >> 6) + (r7008sb_packet[15] << 2) + ((r7008sb_packet[16] & 0x01) << 10));
 80024ae:	0989      	lsrs	r1, r1, #6
 80024b0:	eb01 0180 	add.w	r1, r1, r0, lsl #2
	r7008sb_ch_data[CH12] = (uint32_t)(((r7008sb_packet[16] & 0xfe) >> 1) + ((r7008sb_packet[17] & 0x0f) <<7));
 80024b4:	01db      	lsls	r3, r3, #7
	r7008sb_ch_data[CH11] = (uint32_t)(((r7008sb_packet[14] & 0xc0) >> 6) + (r7008sb_packet[15] << 2) + ((r7008sb_packet[16] & 0x01) << 10));
 80024b6:	02a0      	lsls	r0, r4, #10
 80024b8:	f400 6080 	and.w	r0, r0, #1024	; 0x400
	r7008sb_ch_data[CH12] = (uint32_t)(((r7008sb_packet[16] & 0xfe) >> 1) + ((r7008sb_packet[17] & 0x0f) <<7));
 80024bc:	f403 63f0 	and.w	r3, r3, #1920	; 0x780
 80024c0:	eb03 0354 	add.w	r3, r3, r4, lsr #1
	r7008sb_ch_data[CH11] = (uint32_t)(((r7008sb_packet[14] & 0xc0) >> 6) + (r7008sb_packet[15] << 2) + ((r7008sb_packet[16] & 0x01) << 10));
 80024c4:	4401      	add	r1, r0
 80024c6:	6291      	str	r1, [r2, #40]	; 0x28
	r7008sb_ch_data[CH12] = (uint32_t)(((r7008sb_packet[16] & 0xfe) >> 1) + ((r7008sb_packet[17] & 0x0f) <<7));
 80024c8:	62d3      	str	r3, [r2, #44]	; 0x2c
	for(i = 0; i < 12; i++)
 80024ca:	2500      	movs	r5, #0
 80024cc:	4614      	mov	r4, r2
		printf("%d\n\r", r7008sb_ch_data[i]);
 80024ce:	f854 1025 	ldr.w	r1, [r4, r5, lsl #2]
 80024d2:	4630      	mov	r0, r6
	for(i = 0; i < 12; i++)
 80024d4:	3501      	adds	r5, #1
		printf("%d\n\r", r7008sb_ch_data[i]);
 80024d6:	f000 fa4f 	bl	8002978 <printf>
	for(i = 0; i < 12; i++)
 80024da:	2d0c      	cmp	r5, #12
 80024dc:	d1f7      	bne.n	80024ce <r7008sb_decode+0xc2>
	}
	printf("\n\r\n\r");
 80024de:	4805      	ldr	r0, [pc, #20]	; (80024f4 <r7008sb_decode+0xe8>)
}
 80024e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	printf("\n\r\n\r");
 80024e4:	f000 ba48 	b.w	8002978 <printf>
 80024e8:	20000aec 	.word	0x20000aec
 80024ec:	20000b08 	.word	0x20000b08
 80024f0:	08006400 	.word	0x08006400
 80024f4:	08006405 	.word	0x08006405

080024f8 <read_r7008sb>:
{
 80024f8:	b510      	push	{r4, lr}
	if(r7008sb_flag)
 80024fa:	4c05      	ldr	r4, [pc, #20]	; (8002510 <read_r7008sb+0x18>)
	get_r7008sb_packet();
 80024fc:	f7ff fef4 	bl	80022e8 <get_r7008sb_packet>
	if(r7008sb_flag)
 8002500:	7823      	ldrb	r3, [r4, #0]
 8002502:	b11b      	cbz	r3, 800250c <read_r7008sb+0x14>
		r7008sb_decode();
 8002504:	f7ff ff82 	bl	800240c <r7008sb_decode>
		r7008sb_flag = 0;
 8002508:	2300      	movs	r3, #0
 800250a:	7023      	strb	r3, [r4, #0]
 800250c:	bd10      	pop	{r4, pc}
 800250e:	bf00      	nop
 8002510:	200006a4 	.word	0x200006a4

08002514 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002514:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002516:	4b0c      	ldr	r3, [pc, #48]	; (8002548 <HAL_MspInit+0x34>)
 8002518:	2100      	movs	r1, #0
 800251a:	9100      	str	r1, [sp, #0]
 800251c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800251e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002522:	645a      	str	r2, [r3, #68]	; 0x44
 8002524:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002526:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800252a:	9200      	str	r2, [sp, #0]
 800252c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800252e:	9101      	str	r1, [sp, #4]
 8002530:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002532:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002536:	641a      	str	r2, [r3, #64]	; 0x40
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800253e:	9301      	str	r3, [sp, #4]
 8002540:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002542:	b002      	add	sp, #8
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	40023800 	.word	0x40023800

0800254c <NMI_Handler>:
 800254c:	4770      	bx	lr

0800254e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800254e:	e7fe      	b.n	800254e <HardFault_Handler>

08002550 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002550:	e7fe      	b.n	8002550 <MemManage_Handler>

08002552 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002552:	e7fe      	b.n	8002552 <BusFault_Handler>

08002554 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002554:	e7fe      	b.n	8002554 <UsageFault_Handler>

08002556 <SVC_Handler>:
 8002556:	4770      	bx	lr

08002558 <DebugMon_Handler>:
 8002558:	4770      	bx	lr

0800255a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800255a:	4770      	bx	lr

0800255c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800255c:	f7fe bce6 	b.w	8000f2c <HAL_IncTick>

08002560 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002560:	4801      	ldr	r0, [pc, #4]	; (8002568 <TIM6_DAC_IRQHandler+0x8>)
 8002562:	f7ff ba49 	b.w	80019f8 <HAL_TIM_IRQHandler>
 8002566:	bf00      	nop
 8002568:	20000b38 	.word	0x20000b38

0800256c <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800256c:	4801      	ldr	r0, [pc, #4]	; (8002574 <TIM7_IRQHandler+0x8>)
 800256e:	f7ff ba43 	b.w	80019f8 <HAL_TIM_IRQHandler>
 8002572:	bf00      	nop
 8002574:	20000b78 	.word	0x20000b78

08002578 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002578:	4801      	ldr	r0, [pc, #4]	; (8002580 <DMA2_Stream2_IRQHandler+0x8>)
 800257a:	f7fe be25 	b.w	80011c8 <HAL_DMA_IRQHandler>
 800257e:	bf00      	nop
 8002580:	20000bb8 	.word	0x20000bb8

08002584 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002584:	b570      	push	{r4, r5, r6, lr}
 8002586:	460e      	mov	r6, r1
 8002588:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800258a:	460c      	mov	r4, r1
 800258c:	1ba3      	subs	r3, r4, r6
 800258e:	429d      	cmp	r5, r3
 8002590:	dc01      	bgt.n	8002596 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8002592:	4628      	mov	r0, r5
 8002594:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8002596:	f3af 8000 	nop.w
 800259a:	f804 0b01 	strb.w	r0, [r4], #1
 800259e:	e7f5      	b.n	800258c <_read+0x8>

080025a0 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80025a0:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80025a2:	4b0a      	ldr	r3, [pc, #40]	; (80025cc <_sbrk+0x2c>)
 80025a4:	6819      	ldr	r1, [r3, #0]
{
 80025a6:	4602      	mov	r2, r0
	if (heap_end == 0)
 80025a8:	b909      	cbnz	r1, 80025ae <_sbrk+0xe>
		heap_end = &end;
 80025aa:	4909      	ldr	r1, [pc, #36]	; (80025d0 <_sbrk+0x30>)
 80025ac:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 80025ae:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80025b0:	4669      	mov	r1, sp
 80025b2:	4402      	add	r2, r0
 80025b4:	428a      	cmp	r2, r1
 80025b6:	d906      	bls.n	80025c6 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80025b8:	f000 f9a0 	bl	80028fc <__errno>
 80025bc:	230c      	movs	r3, #12
 80025be:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80025c0:	f04f 30ff 	mov.w	r0, #4294967295
 80025c4:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 80025c6:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80025c8:	bd08      	pop	{r3, pc}
 80025ca:	bf00      	nop
 80025cc:	200006ac 	.word	0x200006ac
 80025d0:	20000ca8 	.word	0x20000ca8

080025d4 <_close>:

int _close(int file)
{
	return -1;
}
 80025d4:	f04f 30ff 	mov.w	r0, #4294967295
 80025d8:	4770      	bx	lr

080025da <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80025da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025de:	604b      	str	r3, [r1, #4]
	return 0;
}
 80025e0:	2000      	movs	r0, #0
 80025e2:	4770      	bx	lr

080025e4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80025e4:	2001      	movs	r0, #1
 80025e6:	4770      	bx	lr

080025e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80025e8:	2000      	movs	r0, #0
 80025ea:	4770      	bx	lr

080025ec <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025ec:	490f      	ldr	r1, [pc, #60]	; (800262c <SystemInit+0x40>)
 80025ee:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80025f2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80025fa:	4b0d      	ldr	r3, [pc, #52]	; (8002630 <SystemInit+0x44>)
 80025fc:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80025fe:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8002600:	f042 0201 	orr.w	r2, r2, #1
 8002604:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8002606:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800260e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002612:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002614:	4a07      	ldr	r2, [pc, #28]	; (8002634 <SystemInit+0x48>)
 8002616:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800261e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002620:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002622:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002626:	608b      	str	r3, [r1, #8]
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	e000ed00 	.word	0xe000ed00
 8002630:	40023800 	.word	0x40023800
 8002634:	24003010 	.word	0x24003010

08002638 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002638:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
  htim6.Init.Prescaler = 8399;
 800263a:	4a0e      	ldr	r2, [pc, #56]	; (8002674 <MX_TIM6_Init+0x3c>)
  htim6.Instance = TIM6;
 800263c:	480e      	ldr	r0, [pc, #56]	; (8002678 <MX_TIM6_Init+0x40>)
  htim6.Init.Prescaler = 8399;
 800263e:	f242 03cf 	movw	r3, #8399	; 0x20cf
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002642:	2400      	movs	r4, #0
  htim6.Init.Prescaler = 8399;
 8002644:	e880 000c 	stmia.w	r0, {r2, r3}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 9;
 8002648:	2309      	movs	r3, #9
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800264a:	9400      	str	r4, [sp, #0]
 800264c:	9401      	str	r4, [sp, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800264e:	6084      	str	r4, [r0, #8]
  htim6.Init.Period = 9;
 8002650:	60c3      	str	r3, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002652:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002654:	f7ff fad8 	bl	8001c08 <HAL_TIM_Base_Init>
 8002658:	b108      	cbz	r0, 800265e <MX_TIM6_Init+0x26>
  {
    Error_Handler();
 800265a:	f7ff fe43 	bl	80022e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800265e:	4669      	mov	r1, sp
 8002660:	4805      	ldr	r0, [pc, #20]	; (8002678 <MX_TIM6_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002662:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002664:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002666:	f7ff fae9 	bl	8001c3c <HAL_TIMEx_MasterConfigSynchronization>
 800266a:	b108      	cbz	r0, 8002670 <MX_TIM6_Init+0x38>
  {
    Error_Handler();
 800266c:	f7ff fe3a 	bl	80022e4 <Error_Handler>
  }

}
 8002670:	b002      	add	sp, #8
 8002672:	bd10      	pop	{r4, pc}
 8002674:	40001000 	.word	0x40001000
 8002678:	20000b38 	.word	0x20000b38

0800267c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800267c:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim7.Instance = TIM7;
  htim7.Init.Prescaler = 8399;
 800267e:	4a0f      	ldr	r2, [pc, #60]	; (80026bc <MX_TIM7_Init+0x40>)
  htim7.Instance = TIM7;
 8002680:	480f      	ldr	r0, [pc, #60]	; (80026c0 <MX_TIM7_Init+0x44>)
  htim7.Init.Prescaler = 8399;
 8002682:	f242 03cf 	movw	r3, #8399	; 0x20cf
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002686:	2400      	movs	r4, #0
  htim7.Init.Prescaler = 8399;
 8002688:	e880 000c 	stmia.w	r0, {r2, r3}
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim7.Init.Period = 9999;
 800268c:	f242 730f 	movw	r3, #9999	; 0x270f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002690:	9400      	str	r4, [sp, #0]
 8002692:	9401      	str	r4, [sp, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002694:	6084      	str	r4, [r0, #8]
  htim7.Init.Period = 9999;
 8002696:	60c3      	str	r3, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002698:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800269a:	f7ff fab5 	bl	8001c08 <HAL_TIM_Base_Init>
 800269e:	b108      	cbz	r0, 80026a4 <MX_TIM7_Init+0x28>
  {
    Error_Handler();
 80026a0:	f7ff fe20 	bl	80022e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80026a4:	4669      	mov	r1, sp
 80026a6:	4806      	ldr	r0, [pc, #24]	; (80026c0 <MX_TIM7_Init+0x44>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026a8:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026aa:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80026ac:	f7ff fac6 	bl	8001c3c <HAL_TIMEx_MasterConfigSynchronization>
 80026b0:	b108      	cbz	r0, 80026b6 <MX_TIM7_Init+0x3a>
  {
    Error_Handler();
 80026b2:	f7ff fe17 	bl	80022e4 <Error_Handler>
  }

}
 80026b6:	b002      	add	sp, #8
 80026b8:	bd10      	pop	{r4, pc}
 80026ba:	bf00      	nop
 80026bc:	40001400 	.word	0x40001400
 80026c0:	20000b78 	.word	0x20000b78

080026c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026c4:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM6)
 80026c6:	6803      	ldr	r3, [r0, #0]
 80026c8:	4a16      	ldr	r2, [pc, #88]	; (8002724 <HAL_TIM_Base_MspInit+0x60>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d115      	bne.n	80026fa <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80026ce:	2200      	movs	r2, #0
 80026d0:	4b15      	ldr	r3, [pc, #84]	; (8002728 <HAL_TIM_Base_MspInit+0x64>)
 80026d2:	9200      	str	r2, [sp, #0]
 80026d4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80026d6:	f041 0110 	orr.w	r1, r1, #16
 80026da:	6419      	str	r1, [r3, #64]	; 0x40
 80026dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026de:	f003 0310 	and.w	r3, r3, #16
 80026e2:	9300      	str	r3, [sp, #0]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80026e4:	2036      	movs	r0, #54	; 0x36
 80026e6:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 80026e8:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80026ea:	f7fe fc43 	bl	8000f74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80026ee:	2036      	movs	r0, #54	; 0x36
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80026f0:	f7fe fc74 	bl	8000fdc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80026f4:	b003      	add	sp, #12
 80026f6:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM7)
 80026fa:	4a0c      	ldr	r2, [pc, #48]	; (800272c <HAL_TIM_Base_MspInit+0x68>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d1f9      	bne.n	80026f4 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002700:	2200      	movs	r2, #0
 8002702:	4b09      	ldr	r3, [pc, #36]	; (8002728 <HAL_TIM_Base_MspInit+0x64>)
 8002704:	9201      	str	r2, [sp, #4]
 8002706:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002708:	f041 0120 	orr.w	r1, r1, #32
 800270c:	6419      	str	r1, [r3, #64]	; 0x40
 800270e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002710:	f003 0320 	and.w	r3, r3, #32
 8002714:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002716:	2037      	movs	r0, #55	; 0x37
 8002718:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 800271a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800271c:	f7fe fc2a 	bl	8000f74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002720:	2037      	movs	r0, #55	; 0x37
 8002722:	e7e5      	b.n	80026f0 <HAL_TIM_Base_MspInit+0x2c>
 8002724:	40001000 	.word	0x40001000
 8002728:	40023800 	.word	0x40023800
 800272c:	40001400 	.word	0x40001400

08002730 <MX_UART4_Init>:
UART_HandleTypeDef huart1;
DMA_HandleTypeDef hdma_usart1_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002730:	b508      	push	{r3, lr}

  huart4.Instance = UART4;
 8002732:	480b      	ldr	r0, [pc, #44]	; (8002760 <MX_UART4_Init+0x30>)
  huart4.Init.BaudRate = 921600;
 8002734:	4b0b      	ldr	r3, [pc, #44]	; (8002764 <MX_UART4_Init+0x34>)
 8002736:	f44f 2e61 	mov.w	lr, #921600	; 0xe1000
 800273a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
  huart4.Init.StopBits = UART_STOPBITS_1;
  huart4.Init.Parity = UART_PARITY_NONE;
  huart4.Init.Mode = UART_MODE_TX_RX;
 800273e:	220c      	movs	r2, #12
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002740:	2300      	movs	r3, #0
 8002742:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002744:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002746:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002748:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800274a:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800274c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800274e:	f7ff fbe5 	bl	8001f1c <HAL_UART_Init>
 8002752:	b118      	cbz	r0, 800275c <MX_UART4_Init+0x2c>
  {
    Error_Handler();
  }

}
 8002754:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002758:	f7ff bdc4 	b.w	80022e4 <Error_Handler>
 800275c:	bd08      	pop	{r3, pc}
 800275e:	bf00      	nop
 8002760:	20000c58 	.word	0x20000c58
 8002764:	40004c00 	.word	0x40004c00

08002768 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002768:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 800276a:	480b      	ldr	r0, [pc, #44]	; (8002798 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 100000;
 800276c:	4b0b      	ldr	r3, [pc, #44]	; (800279c <MX_USART1_UART_Init+0x34>)
 800276e:	f8df e030 	ldr.w	lr, [pc, #48]	; 80027a0 <MX_USART1_UART_Init+0x38>
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002772:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 100000;
 8002774:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002778:	2300      	movs	r3, #0
 800277a:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800277c:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800277e:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002780:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002782:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002784:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002786:	f7ff fbc9 	bl	8001f1c <HAL_UART_Init>
 800278a:	b118      	cbz	r0, 8002794 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 800278c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002790:	f7ff bda8 	b.w	80022e4 <Error_Handler>
 8002794:	bd08      	pop	{r3, pc}
 8002796:	bf00      	nop
 8002798:	20000c18 	.word	0x20000c18
 800279c:	40011000 	.word	0x40011000
 80027a0:	000186a0 	.word	0x000186a0

080027a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80027a4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a6:	2214      	movs	r2, #20
{
 80027a8:	b08a      	sub	sp, #40	; 0x28
 80027aa:	4606      	mov	r6, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ac:	2100      	movs	r1, #0
 80027ae:	eb0d 0002 	add.w	r0, sp, r2
 80027b2:	f000 f8d8 	bl	8002966 <memset>
  if(uartHandle->Instance==UART4)
 80027b6:	6833      	ldr	r3, [r6, #0]
 80027b8:	4a35      	ldr	r2, [pc, #212]	; (8002890 <HAL_UART_MspInit+0xec>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d124      	bne.n	8002808 <HAL_UART_MspInit+0x64>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80027be:	4b35      	ldr	r3, [pc, #212]	; (8002894 <HAL_UART_MspInit+0xf0>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c0:	4835      	ldr	r0, [pc, #212]	; (8002898 <HAL_UART_MspInit+0xf4>)
    __HAL_RCC_UART4_CLK_ENABLE();
 80027c2:	2100      	movs	r1, #0
 80027c4:	9101      	str	r1, [sp, #4]
 80027c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027c8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80027cc:	641a      	str	r2, [r3, #64]	; 0x40
 80027ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027d0:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 80027d4:	9201      	str	r2, [sp, #4]
 80027d6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027d8:	9102      	str	r1, [sp, #8]
 80027da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027dc:	f042 0201 	orr.w	r2, r2, #1
 80027e0:	631a      	str	r2, [r3, #48]	; 0x30
 80027e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e4:	f003 0301 	and.w	r3, r3, #1
 80027e8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ea:	2202      	movs	r2, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ec:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ee:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80027f0:	2303      	movs	r3, #3
 80027f2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027f4:	2201      	movs	r2, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f6:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80027fa:	2308      	movs	r3, #8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027fc:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80027fe:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002800:	f7fe fd9c 	bl	800133c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002804:	b00a      	add	sp, #40	; 0x28
 8002806:	bd70      	pop	{r4, r5, r6, pc}
  else if(uartHandle->Instance==USART1)
 8002808:	4a24      	ldr	r2, [pc, #144]	; (800289c <HAL_UART_MspInit+0xf8>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d1fa      	bne.n	8002804 <HAL_UART_MspInit+0x60>
    __HAL_RCC_USART1_CLK_ENABLE();
 800280e:	2500      	movs	r5, #0
 8002810:	4b20      	ldr	r3, [pc, #128]	; (8002894 <HAL_UART_MspInit+0xf0>)
 8002812:	9503      	str	r5, [sp, #12]
 8002814:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002816:	4820      	ldr	r0, [pc, #128]	; (8002898 <HAL_UART_MspInit+0xf4>)
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002818:	4c21      	ldr	r4, [pc, #132]	; (80028a0 <HAL_UART_MspInit+0xfc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800281a:	f042 0210 	orr.w	r2, r2, #16
 800281e:	645a      	str	r2, [r3, #68]	; 0x44
 8002820:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002822:	f002 0210 	and.w	r2, r2, #16
 8002826:	9203      	str	r2, [sp, #12]
 8002828:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800282a:	9504      	str	r5, [sp, #16]
 800282c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800282e:	f042 0201 	orr.w	r2, r2, #1
 8002832:	631a      	str	r2, [r3, #48]	; 0x30
 8002834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	9304      	str	r3, [sp, #16]
 800283c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800283e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002842:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002844:	2302      	movs	r3, #2
 8002846:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002848:	2301      	movs	r3, #1
 800284a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800284c:	2303      	movs	r3, #3
 800284e:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002850:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002852:	2307      	movs	r3, #7
 8002854:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002856:	f7fe fd71 	bl	800133c <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800285a:	4a12      	ldr	r2, [pc, #72]	; (80028a4 <HAL_UART_MspInit+0x100>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800285c:	60a5      	str	r5, [r4, #8]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800285e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002862:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002866:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800286a:	6123      	str	r3, [r4, #16]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800286c:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800286e:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002872:	60e5      	str	r5, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002874:	6165      	str	r5, [r4, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002876:	61a5      	str	r5, [r4, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002878:	61e3      	str	r3, [r4, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800287a:	6225      	str	r5, [r4, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800287c:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800287e:	f7fe fbe7 	bl	8001050 <HAL_DMA_Init>
 8002882:	b108      	cbz	r0, 8002888 <HAL_UART_MspInit+0xe4>
      Error_Handler();
 8002884:	f7ff fd2e 	bl	80022e4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002888:	6374      	str	r4, [r6, #52]	; 0x34
 800288a:	63a6      	str	r6, [r4, #56]	; 0x38
}
 800288c:	e7ba      	b.n	8002804 <HAL_UART_MspInit+0x60>
 800288e:	bf00      	nop
 8002890:	40004c00 	.word	0x40004c00
 8002894:	40023800 	.word	0x40023800
 8002898:	40020000 	.word	0x40020000
 800289c:	40011000 	.word	0x40011000
 80028a0:	20000bb8 	.word	0x20000bb8
 80028a4:	40026440 	.word	0x40026440

080028a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80028a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028e0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80028ac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80028ae:	e003      	b.n	80028b8 <LoopCopyDataInit>

080028b0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80028b0:	4b0c      	ldr	r3, [pc, #48]	; (80028e4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80028b2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80028b4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80028b6:	3104      	adds	r1, #4

080028b8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80028b8:	480b      	ldr	r0, [pc, #44]	; (80028e8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80028ba:	4b0c      	ldr	r3, [pc, #48]	; (80028ec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80028bc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80028be:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80028c0:	d3f6      	bcc.n	80028b0 <CopyDataInit>
  ldr  r2, =_sbss
 80028c2:	4a0b      	ldr	r2, [pc, #44]	; (80028f0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80028c4:	e002      	b.n	80028cc <LoopFillZerobss>

080028c6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80028c6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80028c8:	f842 3b04 	str.w	r3, [r2], #4

080028cc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80028cc:	4b09      	ldr	r3, [pc, #36]	; (80028f4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80028ce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80028d0:	d3f9      	bcc.n	80028c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80028d2:	f7ff fe8b 	bl	80025ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028d6:	f000 f817 	bl	8002908 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028da:	f7ff fcd3 	bl	8002284 <main>
  bx  lr    
 80028de:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80028e0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80028e4:	08006708 	.word	0x08006708
  ldr  r0, =_sdata
 80028e8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80028ec:	20000680 	.word	0x20000680
  ldr  r2, =_sbss
 80028f0:	20000680 	.word	0x20000680
  ldr  r3, = _ebss
 80028f4:	20000ca8 	.word	0x20000ca8

080028f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028f8:	e7fe      	b.n	80028f8 <ADC_IRQHandler>
	...

080028fc <__errno>:
 80028fc:	4b01      	ldr	r3, [pc, #4]	; (8002904 <__errno+0x8>)
 80028fe:	6818      	ldr	r0, [r3, #0]
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	20000010 	.word	0x20000010

08002908 <__libc_init_array>:
 8002908:	b570      	push	{r4, r5, r6, lr}
 800290a:	4e0d      	ldr	r6, [pc, #52]	; (8002940 <__libc_init_array+0x38>)
 800290c:	4c0d      	ldr	r4, [pc, #52]	; (8002944 <__libc_init_array+0x3c>)
 800290e:	1ba4      	subs	r4, r4, r6
 8002910:	10a4      	asrs	r4, r4, #2
 8002912:	2500      	movs	r5, #0
 8002914:	42a5      	cmp	r5, r4
 8002916:	d109      	bne.n	800292c <__libc_init_array+0x24>
 8002918:	4e0b      	ldr	r6, [pc, #44]	; (8002948 <__libc_init_array+0x40>)
 800291a:	4c0c      	ldr	r4, [pc, #48]	; (800294c <__libc_init_array+0x44>)
 800291c:	f003 fd60 	bl	80063e0 <_init>
 8002920:	1ba4      	subs	r4, r4, r6
 8002922:	10a4      	asrs	r4, r4, #2
 8002924:	2500      	movs	r5, #0
 8002926:	42a5      	cmp	r5, r4
 8002928:	d105      	bne.n	8002936 <__libc_init_array+0x2e>
 800292a:	bd70      	pop	{r4, r5, r6, pc}
 800292c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002930:	4798      	blx	r3
 8002932:	3501      	adds	r5, #1
 8002934:	e7ee      	b.n	8002914 <__libc_init_array+0xc>
 8002936:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800293a:	4798      	blx	r3
 800293c:	3501      	adds	r5, #1
 800293e:	e7f2      	b.n	8002926 <__libc_init_array+0x1e>
 8002940:	08006700 	.word	0x08006700
 8002944:	08006700 	.word	0x08006700
 8002948:	08006700 	.word	0x08006700
 800294c:	08006704 	.word	0x08006704

08002950 <memcpy>:
 8002950:	b510      	push	{r4, lr}
 8002952:	1e43      	subs	r3, r0, #1
 8002954:	440a      	add	r2, r1
 8002956:	4291      	cmp	r1, r2
 8002958:	d100      	bne.n	800295c <memcpy+0xc>
 800295a:	bd10      	pop	{r4, pc}
 800295c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002960:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002964:	e7f7      	b.n	8002956 <memcpy+0x6>

08002966 <memset>:
 8002966:	4402      	add	r2, r0
 8002968:	4603      	mov	r3, r0
 800296a:	4293      	cmp	r3, r2
 800296c:	d100      	bne.n	8002970 <memset+0xa>
 800296e:	4770      	bx	lr
 8002970:	f803 1b01 	strb.w	r1, [r3], #1
 8002974:	e7f9      	b.n	800296a <memset+0x4>
	...

08002978 <printf>:
 8002978:	b40f      	push	{r0, r1, r2, r3}
 800297a:	4b0a      	ldr	r3, [pc, #40]	; (80029a4 <printf+0x2c>)
 800297c:	b513      	push	{r0, r1, r4, lr}
 800297e:	681c      	ldr	r4, [r3, #0]
 8002980:	b124      	cbz	r4, 800298c <printf+0x14>
 8002982:	69a3      	ldr	r3, [r4, #24]
 8002984:	b913      	cbnz	r3, 800298c <printf+0x14>
 8002986:	4620      	mov	r0, r4
 8002988:	f002 f87a 	bl	8004a80 <__sinit>
 800298c:	ab05      	add	r3, sp, #20
 800298e:	9a04      	ldr	r2, [sp, #16]
 8002990:	68a1      	ldr	r1, [r4, #8]
 8002992:	9301      	str	r3, [sp, #4]
 8002994:	4620      	mov	r0, r4
 8002996:	f000 f807 	bl	80029a8 <_vfprintf_r>
 800299a:	b002      	add	sp, #8
 800299c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029a0:	b004      	add	sp, #16
 80029a2:	4770      	bx	lr
 80029a4:	20000010 	.word	0x20000010

080029a8 <_vfprintf_r>:
 80029a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029ac:	b0bd      	sub	sp, #244	; 0xf4
 80029ae:	4688      	mov	r8, r1
 80029b0:	4615      	mov	r5, r2
 80029b2:	461c      	mov	r4, r3
 80029b4:	461f      	mov	r7, r3
 80029b6:	4683      	mov	fp, r0
 80029b8:	f002 fa12 	bl	8004de0 <_localeconv_r>
 80029bc:	6803      	ldr	r3, [r0, #0]
 80029be:	930d      	str	r3, [sp, #52]	; 0x34
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7fd fc55 	bl	8000270 <strlen>
 80029c6:	9009      	str	r0, [sp, #36]	; 0x24
 80029c8:	f1bb 0f00 	cmp.w	fp, #0
 80029cc:	d005      	beq.n	80029da <_vfprintf_r+0x32>
 80029ce:	f8db 3018 	ldr.w	r3, [fp, #24]
 80029d2:	b913      	cbnz	r3, 80029da <_vfprintf_r+0x32>
 80029d4:	4658      	mov	r0, fp
 80029d6:	f002 f853 	bl	8004a80 <__sinit>
 80029da:	4b99      	ldr	r3, [pc, #612]	; (8002c40 <_vfprintf_r+0x298>)
 80029dc:	4598      	cmp	r8, r3
 80029de:	d137      	bne.n	8002a50 <_vfprintf_r+0xa8>
 80029e0:	f8db 8004 	ldr.w	r8, [fp, #4]
 80029e4:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 80029e8:	07d8      	lsls	r0, r3, #31
 80029ea:	d407      	bmi.n	80029fc <_vfprintf_r+0x54>
 80029ec:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80029f0:	0599      	lsls	r1, r3, #22
 80029f2:	d403      	bmi.n	80029fc <_vfprintf_r+0x54>
 80029f4:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 80029f8:	f002 fa02 	bl	8004e00 <__retarget_lock_acquire_recursive>
 80029fc:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8002a00:	049a      	lsls	r2, r3, #18
 8002a02:	d409      	bmi.n	8002a18 <_vfprintf_r+0x70>
 8002a04:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a08:	f8a8 300c 	strh.w	r3, [r8, #12]
 8002a0c:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8002a10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002a14:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 8002a18:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8002a1c:	071e      	lsls	r6, r3, #28
 8002a1e:	d502      	bpl.n	8002a26 <_vfprintf_r+0x7e>
 8002a20:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8002a24:	bb03      	cbnz	r3, 8002a68 <_vfprintf_r+0xc0>
 8002a26:	4641      	mov	r1, r8
 8002a28:	4658      	mov	r0, fp
 8002a2a:	f001 f839 	bl	8003aa0 <__swsetup_r>
 8002a2e:	b1d8      	cbz	r0, 8002a68 <_vfprintf_r+0xc0>
 8002a30:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8002a34:	07dd      	lsls	r5, r3, #31
 8002a36:	d407      	bmi.n	8002a48 <_vfprintf_r+0xa0>
 8002a38:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8002a3c:	059c      	lsls	r4, r3, #22
 8002a3e:	d403      	bmi.n	8002a48 <_vfprintf_r+0xa0>
 8002a40:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8002a44:	f002 f9dd 	bl	8004e02 <__retarget_lock_release_recursive>
 8002a48:	f04f 33ff 	mov.w	r3, #4294967295
 8002a4c:	930a      	str	r3, [sp, #40]	; 0x28
 8002a4e:	e026      	b.n	8002a9e <_vfprintf_r+0xf6>
 8002a50:	4b7c      	ldr	r3, [pc, #496]	; (8002c44 <_vfprintf_r+0x29c>)
 8002a52:	4598      	cmp	r8, r3
 8002a54:	d102      	bne.n	8002a5c <_vfprintf_r+0xb4>
 8002a56:	f8db 8008 	ldr.w	r8, [fp, #8]
 8002a5a:	e7c3      	b.n	80029e4 <_vfprintf_r+0x3c>
 8002a5c:	4b7a      	ldr	r3, [pc, #488]	; (8002c48 <_vfprintf_r+0x2a0>)
 8002a5e:	4598      	cmp	r8, r3
 8002a60:	bf08      	it	eq
 8002a62:	f8db 800c 	ldreq.w	r8, [fp, #12]
 8002a66:	e7bd      	b.n	80029e4 <_vfprintf_r+0x3c>
 8002a68:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8002a6c:	f003 021a 	and.w	r2, r3, #26
 8002a70:	2a0a      	cmp	r2, #10
 8002a72:	d118      	bne.n	8002aa6 <_vfprintf_r+0xfe>
 8002a74:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8002a78:	2a00      	cmp	r2, #0
 8002a7a:	db14      	blt.n	8002aa6 <_vfprintf_r+0xfe>
 8002a7c:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 8002a80:	07d0      	lsls	r0, r2, #31
 8002a82:	d405      	bmi.n	8002a90 <_vfprintf_r+0xe8>
 8002a84:	0599      	lsls	r1, r3, #22
 8002a86:	d403      	bmi.n	8002a90 <_vfprintf_r+0xe8>
 8002a88:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8002a8c:	f002 f9b9 	bl	8004e02 <__retarget_lock_release_recursive>
 8002a90:	4623      	mov	r3, r4
 8002a92:	462a      	mov	r2, r5
 8002a94:	4641      	mov	r1, r8
 8002a96:	4658      	mov	r0, fp
 8002a98:	f000 ffc2 	bl	8003a20 <__sbprintf>
 8002a9c:	900a      	str	r0, [sp, #40]	; 0x28
 8002a9e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002aa0:	b03d      	add	sp, #244	; 0xf4
 8002aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002aa6:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8002c38 <_vfprintf_r+0x290>
 8002aaa:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002aae:	2300      	movs	r3, #0
 8002ab0:	ac2c      	add	r4, sp, #176	; 0xb0
 8002ab2:	941f      	str	r4, [sp, #124]	; 0x7c
 8002ab4:	9321      	str	r3, [sp, #132]	; 0x84
 8002ab6:	9320      	str	r3, [sp, #128]	; 0x80
 8002ab8:	9505      	str	r5, [sp, #20]
 8002aba:	9303      	str	r3, [sp, #12]
 8002abc:	9311      	str	r3, [sp, #68]	; 0x44
 8002abe:	9310      	str	r3, [sp, #64]	; 0x40
 8002ac0:	930a      	str	r3, [sp, #40]	; 0x28
 8002ac2:	9d05      	ldr	r5, [sp, #20]
 8002ac4:	462b      	mov	r3, r5
 8002ac6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002aca:	b112      	cbz	r2, 8002ad2 <_vfprintf_r+0x12a>
 8002acc:	2a25      	cmp	r2, #37	; 0x25
 8002ace:	f040 8083 	bne.w	8002bd8 <_vfprintf_r+0x230>
 8002ad2:	9b05      	ldr	r3, [sp, #20]
 8002ad4:	1aee      	subs	r6, r5, r3
 8002ad6:	d00d      	beq.n	8002af4 <_vfprintf_r+0x14c>
 8002ad8:	e884 0048 	stmia.w	r4, {r3, r6}
 8002adc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002ade:	4433      	add	r3, r6
 8002ae0:	9321      	str	r3, [sp, #132]	; 0x84
 8002ae2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	2b07      	cmp	r3, #7
 8002ae8:	9320      	str	r3, [sp, #128]	; 0x80
 8002aea:	dc77      	bgt.n	8002bdc <_vfprintf_r+0x234>
 8002aec:	3408      	adds	r4, #8
 8002aee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002af0:	4433      	add	r3, r6
 8002af2:	930a      	str	r3, [sp, #40]	; 0x28
 8002af4:	782b      	ldrb	r3, [r5, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 8739 	beq.w	800396e <_vfprintf_r+0xfc6>
 8002afc:	2300      	movs	r3, #0
 8002afe:	1c69      	adds	r1, r5, #1
 8002b00:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002b04:	461a      	mov	r2, r3
 8002b06:	f04f 3aff 	mov.w	sl, #4294967295
 8002b0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8002b0c:	461d      	mov	r5, r3
 8002b0e:	200a      	movs	r0, #10
 8002b10:	1c4e      	adds	r6, r1, #1
 8002b12:	7809      	ldrb	r1, [r1, #0]
 8002b14:	9605      	str	r6, [sp, #20]
 8002b16:	9102      	str	r1, [sp, #8]
 8002b18:	9902      	ldr	r1, [sp, #8]
 8002b1a:	3920      	subs	r1, #32
 8002b1c:	2958      	cmp	r1, #88	; 0x58
 8002b1e:	f200 841d 	bhi.w	800335c <_vfprintf_r+0x9b4>
 8002b22:	e8df f011 	tbh	[pc, r1, lsl #1]
 8002b26:	00b3      	.short	0x00b3
 8002b28:	041b041b 	.word	0x041b041b
 8002b2c:	041b00b8 	.word	0x041b00b8
 8002b30:	041b041b 	.word	0x041b041b
 8002b34:	041b041b 	.word	0x041b041b
 8002b38:	00bb041b 	.word	0x00bb041b
 8002b3c:	041b0065 	.word	0x041b0065
 8002b40:	00c700c4 	.word	0x00c700c4
 8002b44:	00e4041b 	.word	0x00e4041b
 8002b48:	00e700e7 	.word	0x00e700e7
 8002b4c:	00e700e7 	.word	0x00e700e7
 8002b50:	00e700e7 	.word	0x00e700e7
 8002b54:	00e700e7 	.word	0x00e700e7
 8002b58:	041b00e7 	.word	0x041b00e7
 8002b5c:	041b041b 	.word	0x041b041b
 8002b60:	041b041b 	.word	0x041b041b
 8002b64:	041b041b 	.word	0x041b041b
 8002b68:	041b041b 	.word	0x041b041b
 8002b6c:	011b041b 	.word	0x011b041b
 8002b70:	041b0131 	.word	0x041b0131
 8002b74:	041b0131 	.word	0x041b0131
 8002b78:	041b041b 	.word	0x041b041b
 8002b7c:	00fa041b 	.word	0x00fa041b
 8002b80:	041b041b 	.word	0x041b041b
 8002b84:	041b0346 	.word	0x041b0346
 8002b88:	041b041b 	.word	0x041b041b
 8002b8c:	041b041b 	.word	0x041b041b
 8002b90:	041b03ad 	.word	0x041b03ad
 8002b94:	0093041b 	.word	0x0093041b
 8002b98:	041b041b 	.word	0x041b041b
 8002b9c:	041b041b 	.word	0x041b041b
 8002ba0:	041b041b 	.word	0x041b041b
 8002ba4:	041b041b 	.word	0x041b041b
 8002ba8:	041b041b 	.word	0x041b041b
 8002bac:	006b010d 	.word	0x006b010d
 8002bb0:	01310131 	.word	0x01310131
 8002bb4:	00fd0131 	.word	0x00fd0131
 8002bb8:	041b006b 	.word	0x041b006b
 8002bbc:	0100041b 	.word	0x0100041b
 8002bc0:	0328041b 	.word	0x0328041b
 8002bc4:	037c0348 	.word	0x037c0348
 8002bc8:	041b0107 	.word	0x041b0107
 8002bcc:	041b038d 	.word	0x041b038d
 8002bd0:	041b03af 	.word	0x041b03af
 8002bd4:	03c7041b 	.word	0x03c7041b
 8002bd8:	461d      	mov	r5, r3
 8002bda:	e773      	b.n	8002ac4 <_vfprintf_r+0x11c>
 8002bdc:	aa1f      	add	r2, sp, #124	; 0x7c
 8002bde:	4641      	mov	r1, r8
 8002be0:	4658      	mov	r0, fp
 8002be2:	f002 fec0 	bl	8005966 <__sprint_r>
 8002be6:	2800      	cmp	r0, #0
 8002be8:	f040 8699 	bne.w	800391e <_vfprintf_r+0xf76>
 8002bec:	ac2c      	add	r4, sp, #176	; 0xb0
 8002bee:	e77e      	b.n	8002aee <_vfprintf_r+0x146>
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	222b      	movs	r2, #43	; 0x2b
 8002bf4:	9905      	ldr	r1, [sp, #20]
 8002bf6:	e78b      	b.n	8002b10 <_vfprintf_r+0x168>
 8002bf8:	460f      	mov	r7, r1
 8002bfa:	e7fb      	b.n	8002bf4 <_vfprintf_r+0x24c>
 8002bfc:	b10b      	cbz	r3, 8002c02 <_vfprintf_r+0x25a>
 8002bfe:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002c02:	06aa      	lsls	r2, r5, #26
 8002c04:	f140 80b0 	bpl.w	8002d68 <_vfprintf_r+0x3c0>
 8002c08:	3707      	adds	r7, #7
 8002c0a:	f027 0707 	bic.w	r7, r7, #7
 8002c0e:	f107 0308 	add.w	r3, r7, #8
 8002c12:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002c16:	9304      	str	r3, [sp, #16]
 8002c18:	2e00      	cmp	r6, #0
 8002c1a:	f177 0300 	sbcs.w	r3, r7, #0
 8002c1e:	da06      	bge.n	8002c2e <_vfprintf_r+0x286>
 8002c20:	4276      	negs	r6, r6
 8002c22:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8002c26:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8002c2a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e2d0      	b.n	80031d4 <_vfprintf_r+0x82c>
 8002c32:	bf00      	nop
 8002c34:	f3af 8000 	nop.w
	...
 8002c40:	080064ac 	.word	0x080064ac
 8002c44:	080064cc 	.word	0x080064cc
 8002c48:	0800648c 	.word	0x0800648c
 8002c4c:	b10b      	cbz	r3, 8002c52 <_vfprintf_r+0x2aa>
 8002c4e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002c52:	4ba2      	ldr	r3, [pc, #648]	; (8002edc <_vfprintf_r+0x534>)
 8002c54:	9311      	str	r3, [sp, #68]	; 0x44
 8002c56:	06a9      	lsls	r1, r5, #26
 8002c58:	f140 8331 	bpl.w	80032be <_vfprintf_r+0x916>
 8002c5c:	3707      	adds	r7, #7
 8002c5e:	f027 0707 	bic.w	r7, r7, #7
 8002c62:	f107 0308 	add.w	r3, r7, #8
 8002c66:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002c6a:	9304      	str	r3, [sp, #16]
 8002c6c:	07eb      	lsls	r3, r5, #31
 8002c6e:	d50b      	bpl.n	8002c88 <_vfprintf_r+0x2e0>
 8002c70:	ea56 0307 	orrs.w	r3, r6, r7
 8002c74:	d008      	beq.n	8002c88 <_vfprintf_r+0x2e0>
 8002c76:	2330      	movs	r3, #48	; 0x30
 8002c78:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8002c7c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8002c80:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8002c84:	f045 0502 	orr.w	r5, r5, #2
 8002c88:	2302      	movs	r3, #2
 8002c8a:	e2a0      	b.n	80031ce <_vfprintf_r+0x826>
 8002c8c:	2a00      	cmp	r2, #0
 8002c8e:	d1b1      	bne.n	8002bf4 <_vfprintf_r+0x24c>
 8002c90:	2301      	movs	r3, #1
 8002c92:	2220      	movs	r2, #32
 8002c94:	e7ae      	b.n	8002bf4 <_vfprintf_r+0x24c>
 8002c96:	f045 0501 	orr.w	r5, r5, #1
 8002c9a:	e7ab      	b.n	8002bf4 <_vfprintf_r+0x24c>
 8002c9c:	683e      	ldr	r6, [r7, #0]
 8002c9e:	960b      	str	r6, [sp, #44]	; 0x2c
 8002ca0:	2e00      	cmp	r6, #0
 8002ca2:	f107 0104 	add.w	r1, r7, #4
 8002ca6:	daa7      	bge.n	8002bf8 <_vfprintf_r+0x250>
 8002ca8:	4276      	negs	r6, r6
 8002caa:	960b      	str	r6, [sp, #44]	; 0x2c
 8002cac:	460f      	mov	r7, r1
 8002cae:	f045 0504 	orr.w	r5, r5, #4
 8002cb2:	e79f      	b.n	8002bf4 <_vfprintf_r+0x24c>
 8002cb4:	9905      	ldr	r1, [sp, #20]
 8002cb6:	1c4e      	adds	r6, r1, #1
 8002cb8:	7809      	ldrb	r1, [r1, #0]
 8002cba:	9102      	str	r1, [sp, #8]
 8002cbc:	292a      	cmp	r1, #42	; 0x2a
 8002cbe:	d010      	beq.n	8002ce2 <_vfprintf_r+0x33a>
 8002cc0:	f04f 0a00 	mov.w	sl, #0
 8002cc4:	9605      	str	r6, [sp, #20]
 8002cc6:	9902      	ldr	r1, [sp, #8]
 8002cc8:	3930      	subs	r1, #48	; 0x30
 8002cca:	2909      	cmp	r1, #9
 8002ccc:	f63f af24 	bhi.w	8002b18 <_vfprintf_r+0x170>
 8002cd0:	fb00 1a0a 	mla	sl, r0, sl, r1
 8002cd4:	9905      	ldr	r1, [sp, #20]
 8002cd6:	460e      	mov	r6, r1
 8002cd8:	f816 1b01 	ldrb.w	r1, [r6], #1
 8002cdc:	9102      	str	r1, [sp, #8]
 8002cde:	9605      	str	r6, [sp, #20]
 8002ce0:	e7f1      	b.n	8002cc6 <_vfprintf_r+0x31e>
 8002ce2:	6839      	ldr	r1, [r7, #0]
 8002ce4:	9605      	str	r6, [sp, #20]
 8002ce6:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 8002cea:	3704      	adds	r7, #4
 8002cec:	e782      	b.n	8002bf4 <_vfprintf_r+0x24c>
 8002cee:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8002cf2:	e77f      	b.n	8002bf4 <_vfprintf_r+0x24c>
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	910b      	str	r1, [sp, #44]	; 0x2c
 8002cf8:	9902      	ldr	r1, [sp, #8]
 8002cfa:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8002cfc:	3930      	subs	r1, #48	; 0x30
 8002cfe:	fb00 1106 	mla	r1, r0, r6, r1
 8002d02:	910b      	str	r1, [sp, #44]	; 0x2c
 8002d04:	9905      	ldr	r1, [sp, #20]
 8002d06:	460e      	mov	r6, r1
 8002d08:	f816 1b01 	ldrb.w	r1, [r6], #1
 8002d0c:	9102      	str	r1, [sp, #8]
 8002d0e:	9902      	ldr	r1, [sp, #8]
 8002d10:	9605      	str	r6, [sp, #20]
 8002d12:	3930      	subs	r1, #48	; 0x30
 8002d14:	2909      	cmp	r1, #9
 8002d16:	d9ef      	bls.n	8002cf8 <_vfprintf_r+0x350>
 8002d18:	e6fe      	b.n	8002b18 <_vfprintf_r+0x170>
 8002d1a:	f045 0508 	orr.w	r5, r5, #8
 8002d1e:	e769      	b.n	8002bf4 <_vfprintf_r+0x24c>
 8002d20:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8002d24:	e766      	b.n	8002bf4 <_vfprintf_r+0x24c>
 8002d26:	9905      	ldr	r1, [sp, #20]
 8002d28:	7809      	ldrb	r1, [r1, #0]
 8002d2a:	296c      	cmp	r1, #108	; 0x6c
 8002d2c:	d105      	bne.n	8002d3a <_vfprintf_r+0x392>
 8002d2e:	9905      	ldr	r1, [sp, #20]
 8002d30:	3101      	adds	r1, #1
 8002d32:	9105      	str	r1, [sp, #20]
 8002d34:	f045 0520 	orr.w	r5, r5, #32
 8002d38:	e75c      	b.n	8002bf4 <_vfprintf_r+0x24c>
 8002d3a:	f045 0510 	orr.w	r5, r5, #16
 8002d3e:	e759      	b.n	8002bf4 <_vfprintf_r+0x24c>
 8002d40:	1d3b      	adds	r3, r7, #4
 8002d42:	9304      	str	r3, [sp, #16]
 8002d44:	2600      	movs	r6, #0
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8002d4c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8002d50:	f04f 0a01 	mov.w	sl, #1
 8002d54:	9608      	str	r6, [sp, #32]
 8002d56:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 8002d5a:	e11e      	b.n	8002f9a <_vfprintf_r+0x5f2>
 8002d5c:	b10b      	cbz	r3, 8002d62 <_vfprintf_r+0x3ba>
 8002d5e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002d62:	f045 0510 	orr.w	r5, r5, #16
 8002d66:	e74c      	b.n	8002c02 <_vfprintf_r+0x25a>
 8002d68:	f015 0f10 	tst.w	r5, #16
 8002d6c:	f107 0304 	add.w	r3, r7, #4
 8002d70:	d003      	beq.n	8002d7a <_vfprintf_r+0x3d2>
 8002d72:	683e      	ldr	r6, [r7, #0]
 8002d74:	9304      	str	r3, [sp, #16]
 8002d76:	17f7      	asrs	r7, r6, #31
 8002d78:	e74e      	b.n	8002c18 <_vfprintf_r+0x270>
 8002d7a:	683e      	ldr	r6, [r7, #0]
 8002d7c:	9304      	str	r3, [sp, #16]
 8002d7e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002d82:	bf18      	it	ne
 8002d84:	b236      	sxthne	r6, r6
 8002d86:	e7f6      	b.n	8002d76 <_vfprintf_r+0x3ce>
 8002d88:	b10b      	cbz	r3, 8002d8e <_vfprintf_r+0x3e6>
 8002d8a:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002d8e:	3707      	adds	r7, #7
 8002d90:	f027 0707 	bic.w	r7, r7, #7
 8002d94:	f107 0308 	add.w	r3, r7, #8
 8002d98:	9304      	str	r3, [sp, #16]
 8002d9a:	ed97 7b00 	vldr	d7, [r7]
 8002d9e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002da2:	9b06      	ldr	r3, [sp, #24]
 8002da4:	9312      	str	r3, [sp, #72]	; 0x48
 8002da6:	9b07      	ldr	r3, [sp, #28]
 8002da8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dac:	9313      	str	r3, [sp, #76]	; 0x4c
 8002dae:	f04f 32ff 	mov.w	r2, #4294967295
 8002db2:	4b4b      	ldr	r3, [pc, #300]	; (8002ee0 <_vfprintf_r+0x538>)
 8002db4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002db8:	f7fd feb4 	bl	8000b24 <__aeabi_dcmpun>
 8002dbc:	2800      	cmp	r0, #0
 8002dbe:	f040 85e3 	bne.w	8003988 <_vfprintf_r+0xfe0>
 8002dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8002dc6:	4b46      	ldr	r3, [pc, #280]	; (8002ee0 <_vfprintf_r+0x538>)
 8002dc8:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002dcc:	f7fd fe8c 	bl	8000ae8 <__aeabi_dcmple>
 8002dd0:	2800      	cmp	r0, #0
 8002dd2:	f040 85d9 	bne.w	8003988 <_vfprintf_r+0xfe0>
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	2300      	movs	r3, #0
 8002dda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002dde:	f7fd fe79 	bl	8000ad4 <__aeabi_dcmplt>
 8002de2:	b110      	cbz	r0, 8002dea <_vfprintf_r+0x442>
 8002de4:	232d      	movs	r3, #45	; 0x2d
 8002de6:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002dea:	4b3e      	ldr	r3, [pc, #248]	; (8002ee4 <_vfprintf_r+0x53c>)
 8002dec:	4a3e      	ldr	r2, [pc, #248]	; (8002ee8 <_vfprintf_r+0x540>)
 8002dee:	9902      	ldr	r1, [sp, #8]
 8002df0:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8002df4:	2947      	cmp	r1, #71	; 0x47
 8002df6:	bfcc      	ite	gt
 8002df8:	4691      	movgt	r9, r2
 8002dfa:	4699      	movle	r9, r3
 8002dfc:	f04f 0a03 	mov.w	sl, #3
 8002e00:	2600      	movs	r6, #0
 8002e02:	9608      	str	r6, [sp, #32]
 8002e04:	e0c9      	b.n	8002f9a <_vfprintf_r+0x5f2>
 8002e06:	f1ba 3fff 	cmp.w	sl, #4294967295
 8002e0a:	d022      	beq.n	8002e52 <_vfprintf_r+0x4aa>
 8002e0c:	9b02      	ldr	r3, [sp, #8]
 8002e0e:	f023 0320 	bic.w	r3, r3, #32
 8002e12:	2b47      	cmp	r3, #71	; 0x47
 8002e14:	d104      	bne.n	8002e20 <_vfprintf_r+0x478>
 8002e16:	f1ba 0f00 	cmp.w	sl, #0
 8002e1a:	bf08      	it	eq
 8002e1c:	f04f 0a01 	moveq.w	sl, #1
 8002e20:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8002e24:	9314      	str	r3, [sp, #80]	; 0x50
 8002e26:	9b07      	ldr	r3, [sp, #28]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	da15      	bge.n	8002e58 <_vfprintf_r+0x4b0>
 8002e2c:	9b06      	ldr	r3, [sp, #24]
 8002e2e:	930e      	str	r3, [sp, #56]	; 0x38
 8002e30:	9b07      	ldr	r3, [sp, #28]
 8002e32:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002e36:	930f      	str	r3, [sp, #60]	; 0x3c
 8002e38:	232d      	movs	r3, #45	; 0x2d
 8002e3a:	930c      	str	r3, [sp, #48]	; 0x30
 8002e3c:	9b02      	ldr	r3, [sp, #8]
 8002e3e:	f023 0720 	bic.w	r7, r3, #32
 8002e42:	2f46      	cmp	r7, #70	; 0x46
 8002e44:	d00e      	beq.n	8002e64 <_vfprintf_r+0x4bc>
 8002e46:	2f45      	cmp	r7, #69	; 0x45
 8002e48:	d146      	bne.n	8002ed8 <_vfprintf_r+0x530>
 8002e4a:	f10a 0601 	add.w	r6, sl, #1
 8002e4e:	2102      	movs	r1, #2
 8002e50:	e00a      	b.n	8002e68 <_vfprintf_r+0x4c0>
 8002e52:	f04f 0a06 	mov.w	sl, #6
 8002e56:	e7e3      	b.n	8002e20 <_vfprintf_r+0x478>
 8002e58:	ed9d 7b06 	vldr	d7, [sp, #24]
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8002e62:	e7ea      	b.n	8002e3a <_vfprintf_r+0x492>
 8002e64:	4656      	mov	r6, sl
 8002e66:	2103      	movs	r1, #3
 8002e68:	ab1d      	add	r3, sp, #116	; 0x74
 8002e6a:	9301      	str	r3, [sp, #4]
 8002e6c:	ab1a      	add	r3, sp, #104	; 0x68
 8002e6e:	9300      	str	r3, [sp, #0]
 8002e70:	4632      	mov	r2, r6
 8002e72:	ab19      	add	r3, sp, #100	; 0x64
 8002e74:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8002e78:	4658      	mov	r0, fp
 8002e7a:	f000 ff0d 	bl	8003c98 <_dtoa_r>
 8002e7e:	2f47      	cmp	r7, #71	; 0x47
 8002e80:	4681      	mov	r9, r0
 8002e82:	d102      	bne.n	8002e8a <_vfprintf_r+0x4e2>
 8002e84:	07eb      	lsls	r3, r5, #31
 8002e86:	f140 858c 	bpl.w	80039a2 <_vfprintf_r+0xffa>
 8002e8a:	eb09 0306 	add.w	r3, r9, r6
 8002e8e:	2f46      	cmp	r7, #70	; 0x46
 8002e90:	9303      	str	r3, [sp, #12]
 8002e92:	d111      	bne.n	8002eb8 <_vfprintf_r+0x510>
 8002e94:	f899 3000 	ldrb.w	r3, [r9]
 8002e98:	2b30      	cmp	r3, #48	; 0x30
 8002e9a:	d109      	bne.n	8002eb0 <_vfprintf_r+0x508>
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8002ea4:	f7fd fe0c 	bl	8000ac0 <__aeabi_dcmpeq>
 8002ea8:	b910      	cbnz	r0, 8002eb0 <_vfprintf_r+0x508>
 8002eaa:	f1c6 0601 	rsb	r6, r6, #1
 8002eae:	9619      	str	r6, [sp, #100]	; 0x64
 8002eb0:	9a03      	ldr	r2, [sp, #12]
 8002eb2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002eb4:	441a      	add	r2, r3
 8002eb6:	9203      	str	r2, [sp, #12]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	2300      	movs	r3, #0
 8002ebc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8002ec0:	f7fd fdfe 	bl	8000ac0 <__aeabi_dcmpeq>
 8002ec4:	b990      	cbnz	r0, 8002eec <_vfprintf_r+0x544>
 8002ec6:	2230      	movs	r2, #48	; 0x30
 8002ec8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002eca:	9903      	ldr	r1, [sp, #12]
 8002ecc:	4299      	cmp	r1, r3
 8002ece:	d90f      	bls.n	8002ef0 <_vfprintf_r+0x548>
 8002ed0:	1c59      	adds	r1, r3, #1
 8002ed2:	911d      	str	r1, [sp, #116]	; 0x74
 8002ed4:	701a      	strb	r2, [r3, #0]
 8002ed6:	e7f7      	b.n	8002ec8 <_vfprintf_r+0x520>
 8002ed8:	4656      	mov	r6, sl
 8002eda:	e7b8      	b.n	8002e4e <_vfprintf_r+0x4a6>
 8002edc:	08006438 	.word	0x08006438
 8002ee0:	7fefffff 	.word	0x7fefffff
 8002ee4:	08006428 	.word	0x08006428
 8002ee8:	0800642c 	.word	0x0800642c
 8002eec:	9b03      	ldr	r3, [sp, #12]
 8002eee:	931d      	str	r3, [sp, #116]	; 0x74
 8002ef0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002ef2:	2f47      	cmp	r7, #71	; 0x47
 8002ef4:	eba3 0309 	sub.w	r3, r3, r9
 8002ef8:	9303      	str	r3, [sp, #12]
 8002efa:	f040 80f8 	bne.w	80030ee <_vfprintf_r+0x746>
 8002efe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002f00:	1cdf      	adds	r7, r3, #3
 8002f02:	db02      	blt.n	8002f0a <_vfprintf_r+0x562>
 8002f04:	459a      	cmp	sl, r3
 8002f06:	f280 811f 	bge.w	8003148 <_vfprintf_r+0x7a0>
 8002f0a:	9b02      	ldr	r3, [sp, #8]
 8002f0c:	3b02      	subs	r3, #2
 8002f0e:	9302      	str	r3, [sp, #8]
 8002f10:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8002f12:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8002f16:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8002f1a:	1e53      	subs	r3, r2, #1
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	9319      	str	r3, [sp, #100]	; 0x64
 8002f20:	bfb6      	itet	lt
 8002f22:	f1c2 0301 	rsblt	r3, r2, #1
 8002f26:	222b      	movge	r2, #43	; 0x2b
 8002f28:	222d      	movlt	r2, #45	; 0x2d
 8002f2a:	2b09      	cmp	r3, #9
 8002f2c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8002f30:	f340 80fa 	ble.w	8003128 <_vfprintf_r+0x780>
 8002f34:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8002f38:	260a      	movs	r6, #10
 8002f3a:	fb93 f0f6 	sdiv	r0, r3, r6
 8002f3e:	fb06 3310 	mls	r3, r6, r0, r3
 8002f42:	3330      	adds	r3, #48	; 0x30
 8002f44:	2809      	cmp	r0, #9
 8002f46:	f802 3c01 	strb.w	r3, [r2, #-1]
 8002f4a:	f102 31ff 	add.w	r1, r2, #4294967295
 8002f4e:	4603      	mov	r3, r0
 8002f50:	f300 80e3 	bgt.w	800311a <_vfprintf_r+0x772>
 8002f54:	3330      	adds	r3, #48	; 0x30
 8002f56:	f801 3c01 	strb.w	r3, [r1, #-1]
 8002f5a:	3a02      	subs	r2, #2
 8002f5c:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8002f60:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8002f64:	4282      	cmp	r2, r0
 8002f66:	4619      	mov	r1, r3
 8002f68:	f0c0 80d9 	bcc.w	800311e <_vfprintf_r+0x776>
 8002f6c:	9a03      	ldr	r2, [sp, #12]
 8002f6e:	ab1b      	add	r3, sp, #108	; 0x6c
 8002f70:	1acb      	subs	r3, r1, r3
 8002f72:	2a01      	cmp	r2, #1
 8002f74:	9310      	str	r3, [sp, #64]	; 0x40
 8002f76:	eb03 0a02 	add.w	sl, r3, r2
 8002f7a:	dc03      	bgt.n	8002f84 <_vfprintf_r+0x5dc>
 8002f7c:	f015 0301 	ands.w	r3, r5, #1
 8002f80:	9308      	str	r3, [sp, #32]
 8002f82:	d003      	beq.n	8002f8c <_vfprintf_r+0x5e4>
 8002f84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f86:	449a      	add	sl, r3
 8002f88:	2300      	movs	r3, #0
 8002f8a:	9308      	str	r3, [sp, #32]
 8002f8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002f8e:	b113      	cbz	r3, 8002f96 <_vfprintf_r+0x5ee>
 8002f90:	232d      	movs	r3, #45	; 0x2d
 8002f92:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002f96:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8002f98:	2600      	movs	r6, #0
 8002f9a:	4556      	cmp	r6, sl
 8002f9c:	4633      	mov	r3, r6
 8002f9e:	bfb8      	it	lt
 8002fa0:	4653      	movlt	r3, sl
 8002fa2:	930c      	str	r3, [sp, #48]	; 0x30
 8002fa4:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8002fa8:	b113      	cbz	r3, 8002fb0 <_vfprintf_r+0x608>
 8002faa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002fac:	3301      	adds	r3, #1
 8002fae:	930c      	str	r3, [sp, #48]	; 0x30
 8002fb0:	f015 0302 	ands.w	r3, r5, #2
 8002fb4:	9314      	str	r3, [sp, #80]	; 0x50
 8002fb6:	bf1e      	ittt	ne
 8002fb8:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 8002fba:	3302      	addne	r3, #2
 8002fbc:	930c      	strne	r3, [sp, #48]	; 0x30
 8002fbe:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8002fc2:	9315      	str	r3, [sp, #84]	; 0x54
 8002fc4:	d114      	bne.n	8002ff0 <_vfprintf_r+0x648>
 8002fc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002fc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002fca:	1a9f      	subs	r7, r3, r2
 8002fcc:	2f00      	cmp	r7, #0
 8002fce:	dd0f      	ble.n	8002ff0 <_vfprintf_r+0x648>
 8002fd0:	4ba8      	ldr	r3, [pc, #672]	; (8003274 <_vfprintf_r+0x8cc>)
 8002fd2:	6023      	str	r3, [r4, #0]
 8002fd4:	2f10      	cmp	r7, #16
 8002fd6:	f300 81d3 	bgt.w	8003380 <_vfprintf_r+0x9d8>
 8002fda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002fdc:	6067      	str	r7, [r4, #4]
 8002fde:	441f      	add	r7, r3
 8002fe0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002fe2:	9721      	str	r7, [sp, #132]	; 0x84
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	2b07      	cmp	r3, #7
 8002fe8:	9320      	str	r3, [sp, #128]	; 0x80
 8002fea:	f300 81e0 	bgt.w	80033ae <_vfprintf_r+0xa06>
 8002fee:	3408      	adds	r4, #8
 8002ff0:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8002ff4:	b173      	cbz	r3, 8003014 <_vfprintf_r+0x66c>
 8002ff6:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8002ffa:	6023      	str	r3, [r4, #0]
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	6063      	str	r3, [r4, #4]
 8003000:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003002:	3301      	adds	r3, #1
 8003004:	9321      	str	r3, [sp, #132]	; 0x84
 8003006:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003008:	3301      	adds	r3, #1
 800300a:	2b07      	cmp	r3, #7
 800300c:	9320      	str	r3, [sp, #128]	; 0x80
 800300e:	f300 81d8 	bgt.w	80033c2 <_vfprintf_r+0xa1a>
 8003012:	3408      	adds	r4, #8
 8003014:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003016:	b16b      	cbz	r3, 8003034 <_vfprintf_r+0x68c>
 8003018:	ab18      	add	r3, sp, #96	; 0x60
 800301a:	6023      	str	r3, [r4, #0]
 800301c:	2302      	movs	r3, #2
 800301e:	6063      	str	r3, [r4, #4]
 8003020:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003022:	3302      	adds	r3, #2
 8003024:	9321      	str	r3, [sp, #132]	; 0x84
 8003026:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003028:	3301      	adds	r3, #1
 800302a:	2b07      	cmp	r3, #7
 800302c:	9320      	str	r3, [sp, #128]	; 0x80
 800302e:	f300 81d2 	bgt.w	80033d6 <_vfprintf_r+0xa2e>
 8003032:	3408      	adds	r4, #8
 8003034:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003036:	2b80      	cmp	r3, #128	; 0x80
 8003038:	d114      	bne.n	8003064 <_vfprintf_r+0x6bc>
 800303a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800303c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800303e:	1a9f      	subs	r7, r3, r2
 8003040:	2f00      	cmp	r7, #0
 8003042:	dd0f      	ble.n	8003064 <_vfprintf_r+0x6bc>
 8003044:	4b8c      	ldr	r3, [pc, #560]	; (8003278 <_vfprintf_r+0x8d0>)
 8003046:	6023      	str	r3, [r4, #0]
 8003048:	2f10      	cmp	r7, #16
 800304a:	f300 81ce 	bgt.w	80033ea <_vfprintf_r+0xa42>
 800304e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003050:	6067      	str	r7, [r4, #4]
 8003052:	441f      	add	r7, r3
 8003054:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003056:	9721      	str	r7, [sp, #132]	; 0x84
 8003058:	3301      	adds	r3, #1
 800305a:	2b07      	cmp	r3, #7
 800305c:	9320      	str	r3, [sp, #128]	; 0x80
 800305e:	f300 81dd 	bgt.w	800341c <_vfprintf_r+0xa74>
 8003062:	3408      	adds	r4, #8
 8003064:	eba6 060a 	sub.w	r6, r6, sl
 8003068:	2e00      	cmp	r6, #0
 800306a:	dd0f      	ble.n	800308c <_vfprintf_r+0x6e4>
 800306c:	4f82      	ldr	r7, [pc, #520]	; (8003278 <_vfprintf_r+0x8d0>)
 800306e:	6027      	str	r7, [r4, #0]
 8003070:	2e10      	cmp	r6, #16
 8003072:	f300 81dd 	bgt.w	8003430 <_vfprintf_r+0xa88>
 8003076:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003078:	9821      	ldr	r0, [sp, #132]	; 0x84
 800307a:	6066      	str	r6, [r4, #4]
 800307c:	3301      	adds	r3, #1
 800307e:	4406      	add	r6, r0
 8003080:	2b07      	cmp	r3, #7
 8003082:	9621      	str	r6, [sp, #132]	; 0x84
 8003084:	9320      	str	r3, [sp, #128]	; 0x80
 8003086:	f300 81ea 	bgt.w	800345e <_vfprintf_r+0xab6>
 800308a:	3408      	adds	r4, #8
 800308c:	05e9      	lsls	r1, r5, #23
 800308e:	f100 81f0 	bmi.w	8003472 <_vfprintf_r+0xaca>
 8003092:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003094:	e884 0600 	stmia.w	r4, {r9, sl}
 8003098:	4453      	add	r3, sl
 800309a:	9321      	str	r3, [sp, #132]	; 0x84
 800309c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800309e:	3301      	adds	r3, #1
 80030a0:	2b07      	cmp	r3, #7
 80030a2:	9320      	str	r3, [sp, #128]	; 0x80
 80030a4:	f340 841b 	ble.w	80038de <_vfprintf_r+0xf36>
 80030a8:	aa1f      	add	r2, sp, #124	; 0x7c
 80030aa:	4641      	mov	r1, r8
 80030ac:	4658      	mov	r0, fp
 80030ae:	f002 fc5a 	bl	8005966 <__sprint_r>
 80030b2:	2800      	cmp	r0, #0
 80030b4:	f040 8433 	bne.w	800391e <_vfprintf_r+0xf76>
 80030b8:	ac2c      	add	r4, sp, #176	; 0xb0
 80030ba:	0768      	lsls	r0, r5, #29
 80030bc:	f100 8412 	bmi.w	80038e4 <_vfprintf_r+0xf3c>
 80030c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80030c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80030c4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80030c6:	428a      	cmp	r2, r1
 80030c8:	bfac      	ite	ge
 80030ca:	189b      	addge	r3, r3, r2
 80030cc:	185b      	addlt	r3, r3, r1
 80030ce:	930a      	str	r3, [sp, #40]	; 0x28
 80030d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80030d2:	b13b      	cbz	r3, 80030e4 <_vfprintf_r+0x73c>
 80030d4:	aa1f      	add	r2, sp, #124	; 0x7c
 80030d6:	4641      	mov	r1, r8
 80030d8:	4658      	mov	r0, fp
 80030da:	f002 fc44 	bl	8005966 <__sprint_r>
 80030de:	2800      	cmp	r0, #0
 80030e0:	f040 841d 	bne.w	800391e <_vfprintf_r+0xf76>
 80030e4:	2300      	movs	r3, #0
 80030e6:	9320      	str	r3, [sp, #128]	; 0x80
 80030e8:	9f04      	ldr	r7, [sp, #16]
 80030ea:	ac2c      	add	r4, sp, #176	; 0xb0
 80030ec:	e4e9      	b.n	8002ac2 <_vfprintf_r+0x11a>
 80030ee:	9b02      	ldr	r3, [sp, #8]
 80030f0:	2b65      	cmp	r3, #101	; 0x65
 80030f2:	f77f af0d 	ble.w	8002f10 <_vfprintf_r+0x568>
 80030f6:	9b02      	ldr	r3, [sp, #8]
 80030f8:	2b66      	cmp	r3, #102	; 0x66
 80030fa:	d125      	bne.n	8003148 <_vfprintf_r+0x7a0>
 80030fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80030fe:	2b00      	cmp	r3, #0
 8003100:	dd1a      	ble.n	8003138 <_vfprintf_r+0x790>
 8003102:	f1ba 0f00 	cmp.w	sl, #0
 8003106:	d101      	bne.n	800310c <_vfprintf_r+0x764>
 8003108:	07ee      	lsls	r6, r5, #31
 800310a:	d502      	bpl.n	8003112 <_vfprintf_r+0x76a>
 800310c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800310e:	4413      	add	r3, r2
 8003110:	4453      	add	r3, sl
 8003112:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003114:	9208      	str	r2, [sp, #32]
 8003116:	469a      	mov	sl, r3
 8003118:	e738      	b.n	8002f8c <_vfprintf_r+0x5e4>
 800311a:	460a      	mov	r2, r1
 800311c:	e70d      	b.n	8002f3a <_vfprintf_r+0x592>
 800311e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003122:	f803 1b01 	strb.w	r1, [r3], #1
 8003126:	e71d      	b.n	8002f64 <_vfprintf_r+0x5bc>
 8003128:	2230      	movs	r2, #48	; 0x30
 800312a:	4413      	add	r3, r2
 800312c:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8003130:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8003134:	a91c      	add	r1, sp, #112	; 0x70
 8003136:	e719      	b.n	8002f6c <_vfprintf_r+0x5c4>
 8003138:	f1ba 0f00 	cmp.w	sl, #0
 800313c:	d101      	bne.n	8003142 <_vfprintf_r+0x79a>
 800313e:	07ed      	lsls	r5, r5, #31
 8003140:	d515      	bpl.n	800316e <_vfprintf_r+0x7c6>
 8003142:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003144:	3301      	adds	r3, #1
 8003146:	e7e3      	b.n	8003110 <_vfprintf_r+0x768>
 8003148:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800314a:	9b03      	ldr	r3, [sp, #12]
 800314c:	429a      	cmp	r2, r3
 800314e:	db06      	blt.n	800315e <_vfprintf_r+0x7b6>
 8003150:	07e8      	lsls	r0, r5, #31
 8003152:	d50e      	bpl.n	8003172 <_vfprintf_r+0x7ca>
 8003154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003156:	4413      	add	r3, r2
 8003158:	2267      	movs	r2, #103	; 0x67
 800315a:	9202      	str	r2, [sp, #8]
 800315c:	e7d9      	b.n	8003112 <_vfprintf_r+0x76a>
 800315e:	9b03      	ldr	r3, [sp, #12]
 8003160:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003162:	2a00      	cmp	r2, #0
 8003164:	440b      	add	r3, r1
 8003166:	dcf7      	bgt.n	8003158 <_vfprintf_r+0x7b0>
 8003168:	f1c2 0201 	rsb	r2, r2, #1
 800316c:	e7f3      	b.n	8003156 <_vfprintf_r+0x7ae>
 800316e:	2301      	movs	r3, #1
 8003170:	e7cf      	b.n	8003112 <_vfprintf_r+0x76a>
 8003172:	4613      	mov	r3, r2
 8003174:	e7f0      	b.n	8003158 <_vfprintf_r+0x7b0>
 8003176:	b10b      	cbz	r3, 800317c <_vfprintf_r+0x7d4>
 8003178:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800317c:	f015 0f20 	tst.w	r5, #32
 8003180:	f107 0304 	add.w	r3, r7, #4
 8003184:	d008      	beq.n	8003198 <_vfprintf_r+0x7f0>
 8003186:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	17ce      	asrs	r6, r1, #31
 800318c:	4608      	mov	r0, r1
 800318e:	4631      	mov	r1, r6
 8003190:	e9c2 0100 	strd	r0, r1, [r2]
 8003194:	461f      	mov	r7, r3
 8003196:	e494      	b.n	8002ac2 <_vfprintf_r+0x11a>
 8003198:	06e9      	lsls	r1, r5, #27
 800319a:	d503      	bpl.n	80031a4 <_vfprintf_r+0x7fc>
 800319c:	683a      	ldr	r2, [r7, #0]
 800319e:	990a      	ldr	r1, [sp, #40]	; 0x28
 80031a0:	6011      	str	r1, [r2, #0]
 80031a2:	e7f7      	b.n	8003194 <_vfprintf_r+0x7ec>
 80031a4:	066a      	lsls	r2, r5, #25
 80031a6:	d5f9      	bpl.n	800319c <_vfprintf_r+0x7f4>
 80031a8:	683a      	ldr	r2, [r7, #0]
 80031aa:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 80031ae:	8011      	strh	r1, [r2, #0]
 80031b0:	e7f0      	b.n	8003194 <_vfprintf_r+0x7ec>
 80031b2:	f045 0510 	orr.w	r5, r5, #16
 80031b6:	f015 0320 	ands.w	r3, r5, #32
 80031ba:	d022      	beq.n	8003202 <_vfprintf_r+0x85a>
 80031bc:	3707      	adds	r7, #7
 80031be:	f027 0707 	bic.w	r7, r7, #7
 80031c2:	f107 0308 	add.w	r3, r7, #8
 80031c6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80031ca:	9304      	str	r3, [sp, #16]
 80031cc:	2300      	movs	r3, #0
 80031ce:	2200      	movs	r2, #0
 80031d0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80031d4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80031d8:	f000 83e8 	beq.w	80039ac <_vfprintf_r+0x1004>
 80031dc:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 80031e0:	9208      	str	r2, [sp, #32]
 80031e2:	ea56 0207 	orrs.w	r2, r6, r7
 80031e6:	f040 83e6 	bne.w	80039b6 <_vfprintf_r+0x100e>
 80031ea:	f1ba 0f00 	cmp.w	sl, #0
 80031ee:	f000 80a9 	beq.w	8003344 <_vfprintf_r+0x99c>
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d075      	beq.n	80032e2 <_vfprintf_r+0x93a>
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	f000 8090 	beq.w	800331c <_vfprintf_r+0x974>
 80031fc:	2600      	movs	r6, #0
 80031fe:	2700      	movs	r7, #0
 8003200:	e3df      	b.n	80039c2 <_vfprintf_r+0x101a>
 8003202:	1d3a      	adds	r2, r7, #4
 8003204:	f015 0110 	ands.w	r1, r5, #16
 8003208:	9204      	str	r2, [sp, #16]
 800320a:	d002      	beq.n	8003212 <_vfprintf_r+0x86a>
 800320c:	683e      	ldr	r6, [r7, #0]
 800320e:	2700      	movs	r7, #0
 8003210:	e7dd      	b.n	80031ce <_vfprintf_r+0x826>
 8003212:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8003216:	d0f9      	beq.n	800320c <_vfprintf_r+0x864>
 8003218:	883e      	ldrh	r6, [r7, #0]
 800321a:	2700      	movs	r7, #0
 800321c:	e7d6      	b.n	80031cc <_vfprintf_r+0x824>
 800321e:	1d3b      	adds	r3, r7, #4
 8003220:	9304      	str	r3, [sp, #16]
 8003222:	2330      	movs	r3, #48	; 0x30
 8003224:	2278      	movs	r2, #120	; 0x78
 8003226:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800322a:	4b14      	ldr	r3, [pc, #80]	; (800327c <_vfprintf_r+0x8d4>)
 800322c:	683e      	ldr	r6, [r7, #0]
 800322e:	9311      	str	r3, [sp, #68]	; 0x44
 8003230:	2700      	movs	r7, #0
 8003232:	f045 0502 	orr.w	r5, r5, #2
 8003236:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 800323a:	2302      	movs	r3, #2
 800323c:	9202      	str	r2, [sp, #8]
 800323e:	e7c6      	b.n	80031ce <_vfprintf_r+0x826>
 8003240:	1d3b      	adds	r3, r7, #4
 8003242:	2600      	movs	r6, #0
 8003244:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003248:	9304      	str	r3, [sp, #16]
 800324a:	f8d7 9000 	ldr.w	r9, [r7]
 800324e:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003252:	d00a      	beq.n	800326a <_vfprintf_r+0x8c2>
 8003254:	4652      	mov	r2, sl
 8003256:	4631      	mov	r1, r6
 8003258:	4648      	mov	r0, r9
 800325a:	f7fc ffb9 	bl	80001d0 <memchr>
 800325e:	2800      	cmp	r0, #0
 8003260:	f000 808c 	beq.w	800337c <_vfprintf_r+0x9d4>
 8003264:	eba0 0a09 	sub.w	sl, r0, r9
 8003268:	e5cb      	b.n	8002e02 <_vfprintf_r+0x45a>
 800326a:	4648      	mov	r0, r9
 800326c:	f7fd f800 	bl	8000270 <strlen>
 8003270:	4682      	mov	sl, r0
 8003272:	e5c6      	b.n	8002e02 <_vfprintf_r+0x45a>
 8003274:	0800645c 	.word	0x0800645c
 8003278:	0800646c 	.word	0x0800646c
 800327c:	08006449 	.word	0x08006449
 8003280:	f045 0510 	orr.w	r5, r5, #16
 8003284:	06ae      	lsls	r6, r5, #26
 8003286:	d509      	bpl.n	800329c <_vfprintf_r+0x8f4>
 8003288:	3707      	adds	r7, #7
 800328a:	f027 0707 	bic.w	r7, r7, #7
 800328e:	f107 0308 	add.w	r3, r7, #8
 8003292:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003296:	9304      	str	r3, [sp, #16]
 8003298:	2301      	movs	r3, #1
 800329a:	e798      	b.n	80031ce <_vfprintf_r+0x826>
 800329c:	1d3b      	adds	r3, r7, #4
 800329e:	f015 0f10 	tst.w	r5, #16
 80032a2:	9304      	str	r3, [sp, #16]
 80032a4:	d001      	beq.n	80032aa <_vfprintf_r+0x902>
 80032a6:	683e      	ldr	r6, [r7, #0]
 80032a8:	e002      	b.n	80032b0 <_vfprintf_r+0x908>
 80032aa:	0668      	lsls	r0, r5, #25
 80032ac:	d5fb      	bpl.n	80032a6 <_vfprintf_r+0x8fe>
 80032ae:	883e      	ldrh	r6, [r7, #0]
 80032b0:	2700      	movs	r7, #0
 80032b2:	e7f1      	b.n	8003298 <_vfprintf_r+0x8f0>
 80032b4:	b10b      	cbz	r3, 80032ba <_vfprintf_r+0x912>
 80032b6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80032ba:	4ba2      	ldr	r3, [pc, #648]	; (8003544 <_vfprintf_r+0xb9c>)
 80032bc:	e4ca      	b.n	8002c54 <_vfprintf_r+0x2ac>
 80032be:	1d3b      	adds	r3, r7, #4
 80032c0:	f015 0f10 	tst.w	r5, #16
 80032c4:	9304      	str	r3, [sp, #16]
 80032c6:	d001      	beq.n	80032cc <_vfprintf_r+0x924>
 80032c8:	683e      	ldr	r6, [r7, #0]
 80032ca:	e002      	b.n	80032d2 <_vfprintf_r+0x92a>
 80032cc:	066a      	lsls	r2, r5, #25
 80032ce:	d5fb      	bpl.n	80032c8 <_vfprintf_r+0x920>
 80032d0:	883e      	ldrh	r6, [r7, #0]
 80032d2:	2700      	movs	r7, #0
 80032d4:	e4ca      	b.n	8002c6c <_vfprintf_r+0x2c4>
 80032d6:	464b      	mov	r3, r9
 80032d8:	e374      	b.n	80039c4 <_vfprintf_r+0x101c>
 80032da:	2f00      	cmp	r7, #0
 80032dc:	bf08      	it	eq
 80032de:	2e0a      	cmpeq	r6, #10
 80032e0:	d205      	bcs.n	80032ee <_vfprintf_r+0x946>
 80032e2:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 80032e6:	3630      	adds	r6, #48	; 0x30
 80032e8:	f809 6d41 	strb.w	r6, [r9, #-65]!
 80032ec:	e385      	b.n	80039fa <_vfprintf_r+0x1052>
 80032ee:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80032f2:	4630      	mov	r0, r6
 80032f4:	4639      	mov	r1, r7
 80032f6:	220a      	movs	r2, #10
 80032f8:	2300      	movs	r3, #0
 80032fa:	f7fd fc51 	bl	8000ba0 <__aeabi_uldivmod>
 80032fe:	3230      	adds	r2, #48	; 0x30
 8003300:	f809 2d01 	strb.w	r2, [r9, #-1]!
 8003304:	2300      	movs	r3, #0
 8003306:	4630      	mov	r0, r6
 8003308:	4639      	mov	r1, r7
 800330a:	220a      	movs	r2, #10
 800330c:	f7fd fc48 	bl	8000ba0 <__aeabi_uldivmod>
 8003310:	4606      	mov	r6, r0
 8003312:	460f      	mov	r7, r1
 8003314:	ea56 0307 	orrs.w	r3, r6, r7
 8003318:	d1eb      	bne.n	80032f2 <_vfprintf_r+0x94a>
 800331a:	e36e      	b.n	80039fa <_vfprintf_r+0x1052>
 800331c:	2600      	movs	r6, #0
 800331e:	2700      	movs	r7, #0
 8003320:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8003324:	f006 030f 	and.w	r3, r6, #15
 8003328:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800332a:	5cd3      	ldrb	r3, [r2, r3]
 800332c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8003330:	0933      	lsrs	r3, r6, #4
 8003332:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8003336:	093a      	lsrs	r2, r7, #4
 8003338:	461e      	mov	r6, r3
 800333a:	4617      	mov	r7, r2
 800333c:	ea56 0307 	orrs.w	r3, r6, r7
 8003340:	d1f0      	bne.n	8003324 <_vfprintf_r+0x97c>
 8003342:	e35a      	b.n	80039fa <_vfprintf_r+0x1052>
 8003344:	b93b      	cbnz	r3, 8003356 <_vfprintf_r+0x9ae>
 8003346:	07e8      	lsls	r0, r5, #31
 8003348:	d505      	bpl.n	8003356 <_vfprintf_r+0x9ae>
 800334a:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 800334e:	2330      	movs	r3, #48	; 0x30
 8003350:	f809 3d41 	strb.w	r3, [r9, #-65]!
 8003354:	e351      	b.n	80039fa <_vfprintf_r+0x1052>
 8003356:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800335a:	e34e      	b.n	80039fa <_vfprintf_r+0x1052>
 800335c:	b10b      	cbz	r3, 8003362 <_vfprintf_r+0x9ba>
 800335e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003362:	9b02      	ldr	r3, [sp, #8]
 8003364:	2b00      	cmp	r3, #0
 8003366:	f000 8302 	beq.w	800396e <_vfprintf_r+0xfc6>
 800336a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800336e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003372:	2600      	movs	r6, #0
 8003374:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003378:	9704      	str	r7, [sp, #16]
 800337a:	e4e9      	b.n	8002d50 <_vfprintf_r+0x3a8>
 800337c:	4606      	mov	r6, r0
 800337e:	e540      	b.n	8002e02 <_vfprintf_r+0x45a>
 8003380:	2310      	movs	r3, #16
 8003382:	6063      	str	r3, [r4, #4]
 8003384:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003386:	3310      	adds	r3, #16
 8003388:	9321      	str	r3, [sp, #132]	; 0x84
 800338a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800338c:	3301      	adds	r3, #1
 800338e:	2b07      	cmp	r3, #7
 8003390:	9320      	str	r3, [sp, #128]	; 0x80
 8003392:	dc02      	bgt.n	800339a <_vfprintf_r+0x9f2>
 8003394:	3408      	adds	r4, #8
 8003396:	3f10      	subs	r7, #16
 8003398:	e61a      	b.n	8002fd0 <_vfprintf_r+0x628>
 800339a:	aa1f      	add	r2, sp, #124	; 0x7c
 800339c:	4641      	mov	r1, r8
 800339e:	4658      	mov	r0, fp
 80033a0:	f002 fae1 	bl	8005966 <__sprint_r>
 80033a4:	2800      	cmp	r0, #0
 80033a6:	f040 82ba 	bne.w	800391e <_vfprintf_r+0xf76>
 80033aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80033ac:	e7f3      	b.n	8003396 <_vfprintf_r+0x9ee>
 80033ae:	aa1f      	add	r2, sp, #124	; 0x7c
 80033b0:	4641      	mov	r1, r8
 80033b2:	4658      	mov	r0, fp
 80033b4:	f002 fad7 	bl	8005966 <__sprint_r>
 80033b8:	2800      	cmp	r0, #0
 80033ba:	f040 82b0 	bne.w	800391e <_vfprintf_r+0xf76>
 80033be:	ac2c      	add	r4, sp, #176	; 0xb0
 80033c0:	e616      	b.n	8002ff0 <_vfprintf_r+0x648>
 80033c2:	aa1f      	add	r2, sp, #124	; 0x7c
 80033c4:	4641      	mov	r1, r8
 80033c6:	4658      	mov	r0, fp
 80033c8:	f002 facd 	bl	8005966 <__sprint_r>
 80033cc:	2800      	cmp	r0, #0
 80033ce:	f040 82a6 	bne.w	800391e <_vfprintf_r+0xf76>
 80033d2:	ac2c      	add	r4, sp, #176	; 0xb0
 80033d4:	e61e      	b.n	8003014 <_vfprintf_r+0x66c>
 80033d6:	aa1f      	add	r2, sp, #124	; 0x7c
 80033d8:	4641      	mov	r1, r8
 80033da:	4658      	mov	r0, fp
 80033dc:	f002 fac3 	bl	8005966 <__sprint_r>
 80033e0:	2800      	cmp	r0, #0
 80033e2:	f040 829c 	bne.w	800391e <_vfprintf_r+0xf76>
 80033e6:	ac2c      	add	r4, sp, #176	; 0xb0
 80033e8:	e624      	b.n	8003034 <_vfprintf_r+0x68c>
 80033ea:	2210      	movs	r2, #16
 80033ec:	6062      	str	r2, [r4, #4]
 80033ee:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80033f0:	3210      	adds	r2, #16
 80033f2:	9221      	str	r2, [sp, #132]	; 0x84
 80033f4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80033f6:	3201      	adds	r2, #1
 80033f8:	2a07      	cmp	r2, #7
 80033fa:	9220      	str	r2, [sp, #128]	; 0x80
 80033fc:	dc02      	bgt.n	8003404 <_vfprintf_r+0xa5c>
 80033fe:	3408      	adds	r4, #8
 8003400:	3f10      	subs	r7, #16
 8003402:	e620      	b.n	8003046 <_vfprintf_r+0x69e>
 8003404:	aa1f      	add	r2, sp, #124	; 0x7c
 8003406:	4641      	mov	r1, r8
 8003408:	4658      	mov	r0, fp
 800340a:	9314      	str	r3, [sp, #80]	; 0x50
 800340c:	f002 faab 	bl	8005966 <__sprint_r>
 8003410:	2800      	cmp	r0, #0
 8003412:	f040 8284 	bne.w	800391e <_vfprintf_r+0xf76>
 8003416:	ac2c      	add	r4, sp, #176	; 0xb0
 8003418:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800341a:	e7f1      	b.n	8003400 <_vfprintf_r+0xa58>
 800341c:	aa1f      	add	r2, sp, #124	; 0x7c
 800341e:	4641      	mov	r1, r8
 8003420:	4658      	mov	r0, fp
 8003422:	f002 faa0 	bl	8005966 <__sprint_r>
 8003426:	2800      	cmp	r0, #0
 8003428:	f040 8279 	bne.w	800391e <_vfprintf_r+0xf76>
 800342c:	ac2c      	add	r4, sp, #176	; 0xb0
 800342e:	e619      	b.n	8003064 <_vfprintf_r+0x6bc>
 8003430:	2310      	movs	r3, #16
 8003432:	6063      	str	r3, [r4, #4]
 8003434:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003436:	3310      	adds	r3, #16
 8003438:	9321      	str	r3, [sp, #132]	; 0x84
 800343a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800343c:	3301      	adds	r3, #1
 800343e:	2b07      	cmp	r3, #7
 8003440:	9320      	str	r3, [sp, #128]	; 0x80
 8003442:	dc02      	bgt.n	800344a <_vfprintf_r+0xaa2>
 8003444:	3408      	adds	r4, #8
 8003446:	3e10      	subs	r6, #16
 8003448:	e611      	b.n	800306e <_vfprintf_r+0x6c6>
 800344a:	aa1f      	add	r2, sp, #124	; 0x7c
 800344c:	4641      	mov	r1, r8
 800344e:	4658      	mov	r0, fp
 8003450:	f002 fa89 	bl	8005966 <__sprint_r>
 8003454:	2800      	cmp	r0, #0
 8003456:	f040 8262 	bne.w	800391e <_vfprintf_r+0xf76>
 800345a:	ac2c      	add	r4, sp, #176	; 0xb0
 800345c:	e7f3      	b.n	8003446 <_vfprintf_r+0xa9e>
 800345e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003460:	4641      	mov	r1, r8
 8003462:	4658      	mov	r0, fp
 8003464:	f002 fa7f 	bl	8005966 <__sprint_r>
 8003468:	2800      	cmp	r0, #0
 800346a:	f040 8258 	bne.w	800391e <_vfprintf_r+0xf76>
 800346e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003470:	e60c      	b.n	800308c <_vfprintf_r+0x6e4>
 8003472:	9b02      	ldr	r3, [sp, #8]
 8003474:	2b65      	cmp	r3, #101	; 0x65
 8003476:	f340 81ad 	ble.w	80037d4 <_vfprintf_r+0xe2c>
 800347a:	2200      	movs	r2, #0
 800347c:	2300      	movs	r3, #0
 800347e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003482:	f7fd fb1d 	bl	8000ac0 <__aeabi_dcmpeq>
 8003486:	2800      	cmp	r0, #0
 8003488:	d062      	beq.n	8003550 <_vfprintf_r+0xba8>
 800348a:	4b2f      	ldr	r3, [pc, #188]	; (8003548 <_vfprintf_r+0xba0>)
 800348c:	6023      	str	r3, [r4, #0]
 800348e:	2301      	movs	r3, #1
 8003490:	6063      	str	r3, [r4, #4]
 8003492:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003494:	3301      	adds	r3, #1
 8003496:	9321      	str	r3, [sp, #132]	; 0x84
 8003498:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800349a:	3301      	adds	r3, #1
 800349c:	2b07      	cmp	r3, #7
 800349e:	9320      	str	r3, [sp, #128]	; 0x80
 80034a0:	dc25      	bgt.n	80034ee <_vfprintf_r+0xb46>
 80034a2:	3408      	adds	r4, #8
 80034a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80034a6:	9a03      	ldr	r2, [sp, #12]
 80034a8:	4293      	cmp	r3, r2
 80034aa:	db02      	blt.n	80034b2 <_vfprintf_r+0xb0a>
 80034ac:	07ea      	lsls	r2, r5, #31
 80034ae:	f57f ae04 	bpl.w	80030ba <_vfprintf_r+0x712>
 80034b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80034b4:	6023      	str	r3, [r4, #0]
 80034b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034b8:	6063      	str	r3, [r4, #4]
 80034ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80034bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80034be:	4413      	add	r3, r2
 80034c0:	9321      	str	r3, [sp, #132]	; 0x84
 80034c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80034c4:	3301      	adds	r3, #1
 80034c6:	2b07      	cmp	r3, #7
 80034c8:	9320      	str	r3, [sp, #128]	; 0x80
 80034ca:	dc1a      	bgt.n	8003502 <_vfprintf_r+0xb5a>
 80034cc:	3408      	adds	r4, #8
 80034ce:	9b03      	ldr	r3, [sp, #12]
 80034d0:	1e5e      	subs	r6, r3, #1
 80034d2:	2e00      	cmp	r6, #0
 80034d4:	f77f adf1 	ble.w	80030ba <_vfprintf_r+0x712>
 80034d8:	4f1c      	ldr	r7, [pc, #112]	; (800354c <_vfprintf_r+0xba4>)
 80034da:	f04f 0910 	mov.w	r9, #16
 80034de:	2e10      	cmp	r6, #16
 80034e0:	6027      	str	r7, [r4, #0]
 80034e2:	dc18      	bgt.n	8003516 <_vfprintf_r+0xb6e>
 80034e4:	6066      	str	r6, [r4, #4]
 80034e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80034e8:	441e      	add	r6, r3
 80034ea:	9621      	str	r6, [sp, #132]	; 0x84
 80034ec:	e5d6      	b.n	800309c <_vfprintf_r+0x6f4>
 80034ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80034f0:	4641      	mov	r1, r8
 80034f2:	4658      	mov	r0, fp
 80034f4:	f002 fa37 	bl	8005966 <__sprint_r>
 80034f8:	2800      	cmp	r0, #0
 80034fa:	f040 8210 	bne.w	800391e <_vfprintf_r+0xf76>
 80034fe:	ac2c      	add	r4, sp, #176	; 0xb0
 8003500:	e7d0      	b.n	80034a4 <_vfprintf_r+0xafc>
 8003502:	aa1f      	add	r2, sp, #124	; 0x7c
 8003504:	4641      	mov	r1, r8
 8003506:	4658      	mov	r0, fp
 8003508:	f002 fa2d 	bl	8005966 <__sprint_r>
 800350c:	2800      	cmp	r0, #0
 800350e:	f040 8206 	bne.w	800391e <_vfprintf_r+0xf76>
 8003512:	ac2c      	add	r4, sp, #176	; 0xb0
 8003514:	e7db      	b.n	80034ce <_vfprintf_r+0xb26>
 8003516:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003518:	f8c4 9004 	str.w	r9, [r4, #4]
 800351c:	3310      	adds	r3, #16
 800351e:	9321      	str	r3, [sp, #132]	; 0x84
 8003520:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003522:	3301      	adds	r3, #1
 8003524:	2b07      	cmp	r3, #7
 8003526:	9320      	str	r3, [sp, #128]	; 0x80
 8003528:	dc02      	bgt.n	8003530 <_vfprintf_r+0xb88>
 800352a:	3408      	adds	r4, #8
 800352c:	3e10      	subs	r6, #16
 800352e:	e7d6      	b.n	80034de <_vfprintf_r+0xb36>
 8003530:	aa1f      	add	r2, sp, #124	; 0x7c
 8003532:	4641      	mov	r1, r8
 8003534:	4658      	mov	r0, fp
 8003536:	f002 fa16 	bl	8005966 <__sprint_r>
 800353a:	2800      	cmp	r0, #0
 800353c:	f040 81ef 	bne.w	800391e <_vfprintf_r+0xf76>
 8003540:	ac2c      	add	r4, sp, #176	; 0xb0
 8003542:	e7f3      	b.n	800352c <_vfprintf_r+0xb84>
 8003544:	08006449 	.word	0x08006449
 8003548:	0800645a 	.word	0x0800645a
 800354c:	0800646c 	.word	0x0800646c
 8003550:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003552:	2b00      	cmp	r3, #0
 8003554:	dc7a      	bgt.n	800364c <_vfprintf_r+0xca4>
 8003556:	4b9d      	ldr	r3, [pc, #628]	; (80037cc <_vfprintf_r+0xe24>)
 8003558:	6023      	str	r3, [r4, #0]
 800355a:	2301      	movs	r3, #1
 800355c:	6063      	str	r3, [r4, #4]
 800355e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003560:	3301      	adds	r3, #1
 8003562:	9321      	str	r3, [sp, #132]	; 0x84
 8003564:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003566:	3301      	adds	r3, #1
 8003568:	2b07      	cmp	r3, #7
 800356a:	9320      	str	r3, [sp, #128]	; 0x80
 800356c:	dc44      	bgt.n	80035f8 <_vfprintf_r+0xc50>
 800356e:	3408      	adds	r4, #8
 8003570:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003572:	b923      	cbnz	r3, 800357e <_vfprintf_r+0xbd6>
 8003574:	9b03      	ldr	r3, [sp, #12]
 8003576:	b913      	cbnz	r3, 800357e <_vfprintf_r+0xbd6>
 8003578:	07eb      	lsls	r3, r5, #31
 800357a:	f57f ad9e 	bpl.w	80030ba <_vfprintf_r+0x712>
 800357e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003580:	6023      	str	r3, [r4, #0]
 8003582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003584:	6063      	str	r3, [r4, #4]
 8003586:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003588:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800358a:	4413      	add	r3, r2
 800358c:	9321      	str	r3, [sp, #132]	; 0x84
 800358e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003590:	3301      	adds	r3, #1
 8003592:	2b07      	cmp	r3, #7
 8003594:	9320      	str	r3, [sp, #128]	; 0x80
 8003596:	dc39      	bgt.n	800360c <_vfprintf_r+0xc64>
 8003598:	f104 0308 	add.w	r3, r4, #8
 800359c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800359e:	2e00      	cmp	r6, #0
 80035a0:	da19      	bge.n	80035d6 <_vfprintf_r+0xc2e>
 80035a2:	4f8b      	ldr	r7, [pc, #556]	; (80037d0 <_vfprintf_r+0xe28>)
 80035a4:	4276      	negs	r6, r6
 80035a6:	2410      	movs	r4, #16
 80035a8:	2e10      	cmp	r6, #16
 80035aa:	601f      	str	r7, [r3, #0]
 80035ac:	dc38      	bgt.n	8003620 <_vfprintf_r+0xc78>
 80035ae:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80035b0:	605e      	str	r6, [r3, #4]
 80035b2:	4416      	add	r6, r2
 80035b4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80035b6:	9621      	str	r6, [sp, #132]	; 0x84
 80035b8:	3201      	adds	r2, #1
 80035ba:	2a07      	cmp	r2, #7
 80035bc:	f103 0308 	add.w	r3, r3, #8
 80035c0:	9220      	str	r2, [sp, #128]	; 0x80
 80035c2:	dd08      	ble.n	80035d6 <_vfprintf_r+0xc2e>
 80035c4:	aa1f      	add	r2, sp, #124	; 0x7c
 80035c6:	4641      	mov	r1, r8
 80035c8:	4658      	mov	r0, fp
 80035ca:	f002 f9cc 	bl	8005966 <__sprint_r>
 80035ce:	2800      	cmp	r0, #0
 80035d0:	f040 81a5 	bne.w	800391e <_vfprintf_r+0xf76>
 80035d4:	ab2c      	add	r3, sp, #176	; 0xb0
 80035d6:	9a03      	ldr	r2, [sp, #12]
 80035d8:	605a      	str	r2, [r3, #4]
 80035da:	9903      	ldr	r1, [sp, #12]
 80035dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80035de:	f8c3 9000 	str.w	r9, [r3]
 80035e2:	440a      	add	r2, r1
 80035e4:	9221      	str	r2, [sp, #132]	; 0x84
 80035e6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80035e8:	3201      	adds	r2, #1
 80035ea:	2a07      	cmp	r2, #7
 80035ec:	9220      	str	r2, [sp, #128]	; 0x80
 80035ee:	f73f ad5b 	bgt.w	80030a8 <_vfprintf_r+0x700>
 80035f2:	f103 0408 	add.w	r4, r3, #8
 80035f6:	e560      	b.n	80030ba <_vfprintf_r+0x712>
 80035f8:	aa1f      	add	r2, sp, #124	; 0x7c
 80035fa:	4641      	mov	r1, r8
 80035fc:	4658      	mov	r0, fp
 80035fe:	f002 f9b2 	bl	8005966 <__sprint_r>
 8003602:	2800      	cmp	r0, #0
 8003604:	f040 818b 	bne.w	800391e <_vfprintf_r+0xf76>
 8003608:	ac2c      	add	r4, sp, #176	; 0xb0
 800360a:	e7b1      	b.n	8003570 <_vfprintf_r+0xbc8>
 800360c:	aa1f      	add	r2, sp, #124	; 0x7c
 800360e:	4641      	mov	r1, r8
 8003610:	4658      	mov	r0, fp
 8003612:	f002 f9a8 	bl	8005966 <__sprint_r>
 8003616:	2800      	cmp	r0, #0
 8003618:	f040 8181 	bne.w	800391e <_vfprintf_r+0xf76>
 800361c:	ab2c      	add	r3, sp, #176	; 0xb0
 800361e:	e7bd      	b.n	800359c <_vfprintf_r+0xbf4>
 8003620:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003622:	605c      	str	r4, [r3, #4]
 8003624:	3210      	adds	r2, #16
 8003626:	9221      	str	r2, [sp, #132]	; 0x84
 8003628:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800362a:	3201      	adds	r2, #1
 800362c:	2a07      	cmp	r2, #7
 800362e:	9220      	str	r2, [sp, #128]	; 0x80
 8003630:	dc02      	bgt.n	8003638 <_vfprintf_r+0xc90>
 8003632:	3308      	adds	r3, #8
 8003634:	3e10      	subs	r6, #16
 8003636:	e7b7      	b.n	80035a8 <_vfprintf_r+0xc00>
 8003638:	aa1f      	add	r2, sp, #124	; 0x7c
 800363a:	4641      	mov	r1, r8
 800363c:	4658      	mov	r0, fp
 800363e:	f002 f992 	bl	8005966 <__sprint_r>
 8003642:	2800      	cmp	r0, #0
 8003644:	f040 816b 	bne.w	800391e <_vfprintf_r+0xf76>
 8003648:	ab2c      	add	r3, sp, #176	; 0xb0
 800364a:	e7f3      	b.n	8003634 <_vfprintf_r+0xc8c>
 800364c:	9b08      	ldr	r3, [sp, #32]
 800364e:	9a03      	ldr	r2, [sp, #12]
 8003650:	4293      	cmp	r3, r2
 8003652:	bfa8      	it	ge
 8003654:	4613      	movge	r3, r2
 8003656:	2b00      	cmp	r3, #0
 8003658:	461e      	mov	r6, r3
 800365a:	dd0b      	ble.n	8003674 <_vfprintf_r+0xccc>
 800365c:	6063      	str	r3, [r4, #4]
 800365e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003660:	f8c4 9000 	str.w	r9, [r4]
 8003664:	4433      	add	r3, r6
 8003666:	9321      	str	r3, [sp, #132]	; 0x84
 8003668:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800366a:	3301      	adds	r3, #1
 800366c:	2b07      	cmp	r3, #7
 800366e:	9320      	str	r3, [sp, #128]	; 0x80
 8003670:	dc62      	bgt.n	8003738 <_vfprintf_r+0xd90>
 8003672:	3408      	adds	r4, #8
 8003674:	9b08      	ldr	r3, [sp, #32]
 8003676:	2e00      	cmp	r6, #0
 8003678:	bfa8      	it	ge
 800367a:	1b9b      	subge	r3, r3, r6
 800367c:	2b00      	cmp	r3, #0
 800367e:	461e      	mov	r6, r3
 8003680:	dd0f      	ble.n	80036a2 <_vfprintf_r+0xcfa>
 8003682:	4f53      	ldr	r7, [pc, #332]	; (80037d0 <_vfprintf_r+0xe28>)
 8003684:	f04f 0a10 	mov.w	sl, #16
 8003688:	2e10      	cmp	r6, #16
 800368a:	6027      	str	r7, [r4, #0]
 800368c:	dc5e      	bgt.n	800374c <_vfprintf_r+0xda4>
 800368e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003690:	6066      	str	r6, [r4, #4]
 8003692:	441e      	add	r6, r3
 8003694:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003696:	9621      	str	r6, [sp, #132]	; 0x84
 8003698:	3301      	adds	r3, #1
 800369a:	2b07      	cmp	r3, #7
 800369c:	9320      	str	r3, [sp, #128]	; 0x80
 800369e:	dc6c      	bgt.n	800377a <_vfprintf_r+0xdd2>
 80036a0:	3408      	adds	r4, #8
 80036a2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80036a4:	9a03      	ldr	r2, [sp, #12]
 80036a6:	4293      	cmp	r3, r2
 80036a8:	db01      	blt.n	80036ae <_vfprintf_r+0xd06>
 80036aa:	07ef      	lsls	r7, r5, #31
 80036ac:	d50d      	bpl.n	80036ca <_vfprintf_r+0xd22>
 80036ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80036b0:	6023      	str	r3, [r4, #0]
 80036b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036b4:	6063      	str	r3, [r4, #4]
 80036b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80036b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80036ba:	4413      	add	r3, r2
 80036bc:	9321      	str	r3, [sp, #132]	; 0x84
 80036be:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80036c0:	3301      	adds	r3, #1
 80036c2:	2b07      	cmp	r3, #7
 80036c4:	9320      	str	r3, [sp, #128]	; 0x80
 80036c6:	dc62      	bgt.n	800378e <_vfprintf_r+0xde6>
 80036c8:	3408      	adds	r4, #8
 80036ca:	9b03      	ldr	r3, [sp, #12]
 80036cc:	9a08      	ldr	r2, [sp, #32]
 80036ce:	1a9e      	subs	r6, r3, r2
 80036d0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80036d2:	9a03      	ldr	r2, [sp, #12]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	429e      	cmp	r6, r3
 80036d8:	bfa8      	it	ge
 80036da:	461e      	movge	r6, r3
 80036dc:	2e00      	cmp	r6, #0
 80036de:	dd0c      	ble.n	80036fa <_vfprintf_r+0xd52>
 80036e0:	9b08      	ldr	r3, [sp, #32]
 80036e2:	444b      	add	r3, r9
 80036e4:	e884 0048 	stmia.w	r4, {r3, r6}
 80036e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80036ea:	4433      	add	r3, r6
 80036ec:	9321      	str	r3, [sp, #132]	; 0x84
 80036ee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80036f0:	3301      	adds	r3, #1
 80036f2:	2b07      	cmp	r3, #7
 80036f4:	9320      	str	r3, [sp, #128]	; 0x80
 80036f6:	dc54      	bgt.n	80037a2 <_vfprintf_r+0xdfa>
 80036f8:	3408      	adds	r4, #8
 80036fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80036fc:	9a03      	ldr	r2, [sp, #12]
 80036fe:	2e00      	cmp	r6, #0
 8003700:	eba2 0303 	sub.w	r3, r2, r3
 8003704:	bfac      	ite	ge
 8003706:	1b9e      	subge	r6, r3, r6
 8003708:	461e      	movlt	r6, r3
 800370a:	2e00      	cmp	r6, #0
 800370c:	f77f acd5 	ble.w	80030ba <_vfprintf_r+0x712>
 8003710:	4f2f      	ldr	r7, [pc, #188]	; (80037d0 <_vfprintf_r+0xe28>)
 8003712:	f04f 0910 	mov.w	r9, #16
 8003716:	2e10      	cmp	r6, #16
 8003718:	6027      	str	r7, [r4, #0]
 800371a:	f77f aee3 	ble.w	80034e4 <_vfprintf_r+0xb3c>
 800371e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003720:	f8c4 9004 	str.w	r9, [r4, #4]
 8003724:	3310      	adds	r3, #16
 8003726:	9321      	str	r3, [sp, #132]	; 0x84
 8003728:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800372a:	3301      	adds	r3, #1
 800372c:	2b07      	cmp	r3, #7
 800372e:	9320      	str	r3, [sp, #128]	; 0x80
 8003730:	dc41      	bgt.n	80037b6 <_vfprintf_r+0xe0e>
 8003732:	3408      	adds	r4, #8
 8003734:	3e10      	subs	r6, #16
 8003736:	e7ee      	b.n	8003716 <_vfprintf_r+0xd6e>
 8003738:	aa1f      	add	r2, sp, #124	; 0x7c
 800373a:	4641      	mov	r1, r8
 800373c:	4658      	mov	r0, fp
 800373e:	f002 f912 	bl	8005966 <__sprint_r>
 8003742:	2800      	cmp	r0, #0
 8003744:	f040 80eb 	bne.w	800391e <_vfprintf_r+0xf76>
 8003748:	ac2c      	add	r4, sp, #176	; 0xb0
 800374a:	e793      	b.n	8003674 <_vfprintf_r+0xccc>
 800374c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800374e:	f8c4 a004 	str.w	sl, [r4, #4]
 8003752:	3310      	adds	r3, #16
 8003754:	9321      	str	r3, [sp, #132]	; 0x84
 8003756:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003758:	3301      	adds	r3, #1
 800375a:	2b07      	cmp	r3, #7
 800375c:	9320      	str	r3, [sp, #128]	; 0x80
 800375e:	dc02      	bgt.n	8003766 <_vfprintf_r+0xdbe>
 8003760:	3408      	adds	r4, #8
 8003762:	3e10      	subs	r6, #16
 8003764:	e790      	b.n	8003688 <_vfprintf_r+0xce0>
 8003766:	aa1f      	add	r2, sp, #124	; 0x7c
 8003768:	4641      	mov	r1, r8
 800376a:	4658      	mov	r0, fp
 800376c:	f002 f8fb 	bl	8005966 <__sprint_r>
 8003770:	2800      	cmp	r0, #0
 8003772:	f040 80d4 	bne.w	800391e <_vfprintf_r+0xf76>
 8003776:	ac2c      	add	r4, sp, #176	; 0xb0
 8003778:	e7f3      	b.n	8003762 <_vfprintf_r+0xdba>
 800377a:	aa1f      	add	r2, sp, #124	; 0x7c
 800377c:	4641      	mov	r1, r8
 800377e:	4658      	mov	r0, fp
 8003780:	f002 f8f1 	bl	8005966 <__sprint_r>
 8003784:	2800      	cmp	r0, #0
 8003786:	f040 80ca 	bne.w	800391e <_vfprintf_r+0xf76>
 800378a:	ac2c      	add	r4, sp, #176	; 0xb0
 800378c:	e789      	b.n	80036a2 <_vfprintf_r+0xcfa>
 800378e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003790:	4641      	mov	r1, r8
 8003792:	4658      	mov	r0, fp
 8003794:	f002 f8e7 	bl	8005966 <__sprint_r>
 8003798:	2800      	cmp	r0, #0
 800379a:	f040 80c0 	bne.w	800391e <_vfprintf_r+0xf76>
 800379e:	ac2c      	add	r4, sp, #176	; 0xb0
 80037a0:	e793      	b.n	80036ca <_vfprintf_r+0xd22>
 80037a2:	aa1f      	add	r2, sp, #124	; 0x7c
 80037a4:	4641      	mov	r1, r8
 80037a6:	4658      	mov	r0, fp
 80037a8:	f002 f8dd 	bl	8005966 <__sprint_r>
 80037ac:	2800      	cmp	r0, #0
 80037ae:	f040 80b6 	bne.w	800391e <_vfprintf_r+0xf76>
 80037b2:	ac2c      	add	r4, sp, #176	; 0xb0
 80037b4:	e7a1      	b.n	80036fa <_vfprintf_r+0xd52>
 80037b6:	aa1f      	add	r2, sp, #124	; 0x7c
 80037b8:	4641      	mov	r1, r8
 80037ba:	4658      	mov	r0, fp
 80037bc:	f002 f8d3 	bl	8005966 <__sprint_r>
 80037c0:	2800      	cmp	r0, #0
 80037c2:	f040 80ac 	bne.w	800391e <_vfprintf_r+0xf76>
 80037c6:	ac2c      	add	r4, sp, #176	; 0xb0
 80037c8:	e7b4      	b.n	8003734 <_vfprintf_r+0xd8c>
 80037ca:	bf00      	nop
 80037cc:	0800645a 	.word	0x0800645a
 80037d0:	0800646c 	.word	0x0800646c
 80037d4:	9b03      	ldr	r3, [sp, #12]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	dc01      	bgt.n	80037de <_vfprintf_r+0xe36>
 80037da:	07ee      	lsls	r6, r5, #31
 80037dc:	d576      	bpl.n	80038cc <_vfprintf_r+0xf24>
 80037de:	2301      	movs	r3, #1
 80037e0:	6063      	str	r3, [r4, #4]
 80037e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80037e4:	f8c4 9000 	str.w	r9, [r4]
 80037e8:	3301      	adds	r3, #1
 80037ea:	9321      	str	r3, [sp, #132]	; 0x84
 80037ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80037ee:	3301      	adds	r3, #1
 80037f0:	2b07      	cmp	r3, #7
 80037f2:	9320      	str	r3, [sp, #128]	; 0x80
 80037f4:	dc36      	bgt.n	8003864 <_vfprintf_r+0xebc>
 80037f6:	3408      	adds	r4, #8
 80037f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80037fa:	6023      	str	r3, [r4, #0]
 80037fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037fe:	6063      	str	r3, [r4, #4]
 8003800:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003802:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003804:	4413      	add	r3, r2
 8003806:	9321      	str	r3, [sp, #132]	; 0x84
 8003808:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800380a:	3301      	adds	r3, #1
 800380c:	2b07      	cmp	r3, #7
 800380e:	9320      	str	r3, [sp, #128]	; 0x80
 8003810:	dc31      	bgt.n	8003876 <_vfprintf_r+0xece>
 8003812:	3408      	adds	r4, #8
 8003814:	2300      	movs	r3, #0
 8003816:	2200      	movs	r2, #0
 8003818:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800381c:	f7fd f950 	bl	8000ac0 <__aeabi_dcmpeq>
 8003820:	9b03      	ldr	r3, [sp, #12]
 8003822:	1e5e      	subs	r6, r3, #1
 8003824:	2800      	cmp	r0, #0
 8003826:	d12f      	bne.n	8003888 <_vfprintf_r+0xee0>
 8003828:	f109 0301 	add.w	r3, r9, #1
 800382c:	e884 0048 	stmia.w	r4, {r3, r6}
 8003830:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003832:	9a03      	ldr	r2, [sp, #12]
 8003834:	3b01      	subs	r3, #1
 8003836:	4413      	add	r3, r2
 8003838:	9321      	str	r3, [sp, #132]	; 0x84
 800383a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800383c:	3301      	adds	r3, #1
 800383e:	2b07      	cmp	r3, #7
 8003840:	9320      	str	r3, [sp, #128]	; 0x80
 8003842:	dd4a      	ble.n	80038da <_vfprintf_r+0xf32>
 8003844:	aa1f      	add	r2, sp, #124	; 0x7c
 8003846:	4641      	mov	r1, r8
 8003848:	4658      	mov	r0, fp
 800384a:	f002 f88c 	bl	8005966 <__sprint_r>
 800384e:	2800      	cmp	r0, #0
 8003850:	d165      	bne.n	800391e <_vfprintf_r+0xf76>
 8003852:	ac2c      	add	r4, sp, #176	; 0xb0
 8003854:	ab1b      	add	r3, sp, #108	; 0x6c
 8003856:	6023      	str	r3, [r4, #0]
 8003858:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800385a:	6063      	str	r3, [r4, #4]
 800385c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800385e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003860:	4413      	add	r3, r2
 8003862:	e41a      	b.n	800309a <_vfprintf_r+0x6f2>
 8003864:	aa1f      	add	r2, sp, #124	; 0x7c
 8003866:	4641      	mov	r1, r8
 8003868:	4658      	mov	r0, fp
 800386a:	f002 f87c 	bl	8005966 <__sprint_r>
 800386e:	2800      	cmp	r0, #0
 8003870:	d155      	bne.n	800391e <_vfprintf_r+0xf76>
 8003872:	ac2c      	add	r4, sp, #176	; 0xb0
 8003874:	e7c0      	b.n	80037f8 <_vfprintf_r+0xe50>
 8003876:	aa1f      	add	r2, sp, #124	; 0x7c
 8003878:	4641      	mov	r1, r8
 800387a:	4658      	mov	r0, fp
 800387c:	f002 f873 	bl	8005966 <__sprint_r>
 8003880:	2800      	cmp	r0, #0
 8003882:	d14c      	bne.n	800391e <_vfprintf_r+0xf76>
 8003884:	ac2c      	add	r4, sp, #176	; 0xb0
 8003886:	e7c5      	b.n	8003814 <_vfprintf_r+0xe6c>
 8003888:	2e00      	cmp	r6, #0
 800388a:	dde3      	ble.n	8003854 <_vfprintf_r+0xeac>
 800388c:	4f60      	ldr	r7, [pc, #384]	; (8003a10 <_vfprintf_r+0x1068>)
 800388e:	f04f 0910 	mov.w	r9, #16
 8003892:	2e10      	cmp	r6, #16
 8003894:	6027      	str	r7, [r4, #0]
 8003896:	dc04      	bgt.n	80038a2 <_vfprintf_r+0xefa>
 8003898:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800389a:	6066      	str	r6, [r4, #4]
 800389c:	441e      	add	r6, r3
 800389e:	9621      	str	r6, [sp, #132]	; 0x84
 80038a0:	e7cb      	b.n	800383a <_vfprintf_r+0xe92>
 80038a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80038a4:	f8c4 9004 	str.w	r9, [r4, #4]
 80038a8:	3310      	adds	r3, #16
 80038aa:	9321      	str	r3, [sp, #132]	; 0x84
 80038ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80038ae:	3301      	adds	r3, #1
 80038b0:	2b07      	cmp	r3, #7
 80038b2:	9320      	str	r3, [sp, #128]	; 0x80
 80038b4:	dc02      	bgt.n	80038bc <_vfprintf_r+0xf14>
 80038b6:	3408      	adds	r4, #8
 80038b8:	3e10      	subs	r6, #16
 80038ba:	e7ea      	b.n	8003892 <_vfprintf_r+0xeea>
 80038bc:	aa1f      	add	r2, sp, #124	; 0x7c
 80038be:	4641      	mov	r1, r8
 80038c0:	4658      	mov	r0, fp
 80038c2:	f002 f850 	bl	8005966 <__sprint_r>
 80038c6:	bb50      	cbnz	r0, 800391e <_vfprintf_r+0xf76>
 80038c8:	ac2c      	add	r4, sp, #176	; 0xb0
 80038ca:	e7f5      	b.n	80038b8 <_vfprintf_r+0xf10>
 80038cc:	2301      	movs	r3, #1
 80038ce:	6063      	str	r3, [r4, #4]
 80038d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80038d2:	f8c4 9000 	str.w	r9, [r4]
 80038d6:	3301      	adds	r3, #1
 80038d8:	e7ae      	b.n	8003838 <_vfprintf_r+0xe90>
 80038da:	3408      	adds	r4, #8
 80038dc:	e7ba      	b.n	8003854 <_vfprintf_r+0xeac>
 80038de:	3408      	adds	r4, #8
 80038e0:	f7ff bbeb 	b.w	80030ba <_vfprintf_r+0x712>
 80038e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80038e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80038e8:	1a9d      	subs	r5, r3, r2
 80038ea:	2d00      	cmp	r5, #0
 80038ec:	f77f abe8 	ble.w	80030c0 <_vfprintf_r+0x718>
 80038f0:	2610      	movs	r6, #16
 80038f2:	4b48      	ldr	r3, [pc, #288]	; (8003a14 <_vfprintf_r+0x106c>)
 80038f4:	6023      	str	r3, [r4, #0]
 80038f6:	2d10      	cmp	r5, #16
 80038f8:	dc24      	bgt.n	8003944 <_vfprintf_r+0xf9c>
 80038fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80038fc:	6065      	str	r5, [r4, #4]
 80038fe:	441d      	add	r5, r3
 8003900:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003902:	9521      	str	r5, [sp, #132]	; 0x84
 8003904:	3301      	adds	r3, #1
 8003906:	2b07      	cmp	r3, #7
 8003908:	9320      	str	r3, [sp, #128]	; 0x80
 800390a:	f77f abd9 	ble.w	80030c0 <_vfprintf_r+0x718>
 800390e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003910:	4641      	mov	r1, r8
 8003912:	4658      	mov	r0, fp
 8003914:	f002 f827 	bl	8005966 <__sprint_r>
 8003918:	2800      	cmp	r0, #0
 800391a:	f43f abd1 	beq.w	80030c0 <_vfprintf_r+0x718>
 800391e:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8003922:	07d9      	lsls	r1, r3, #31
 8003924:	d407      	bmi.n	8003936 <_vfprintf_r+0xf8e>
 8003926:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800392a:	059a      	lsls	r2, r3, #22
 800392c:	d403      	bmi.n	8003936 <_vfprintf_r+0xf8e>
 800392e:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8003932:	f001 fa66 	bl	8004e02 <__retarget_lock_release_recursive>
 8003936:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800393a:	065b      	lsls	r3, r3, #25
 800393c:	f57f a8af 	bpl.w	8002a9e <_vfprintf_r+0xf6>
 8003940:	f7ff b882 	b.w	8002a48 <_vfprintf_r+0xa0>
 8003944:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003946:	6066      	str	r6, [r4, #4]
 8003948:	3310      	adds	r3, #16
 800394a:	9321      	str	r3, [sp, #132]	; 0x84
 800394c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800394e:	3301      	adds	r3, #1
 8003950:	2b07      	cmp	r3, #7
 8003952:	9320      	str	r3, [sp, #128]	; 0x80
 8003954:	dc02      	bgt.n	800395c <_vfprintf_r+0xfb4>
 8003956:	3408      	adds	r4, #8
 8003958:	3d10      	subs	r5, #16
 800395a:	e7ca      	b.n	80038f2 <_vfprintf_r+0xf4a>
 800395c:	aa1f      	add	r2, sp, #124	; 0x7c
 800395e:	4641      	mov	r1, r8
 8003960:	4658      	mov	r0, fp
 8003962:	f002 f800 	bl	8005966 <__sprint_r>
 8003966:	2800      	cmp	r0, #0
 8003968:	d1d9      	bne.n	800391e <_vfprintf_r+0xf76>
 800396a:	ac2c      	add	r4, sp, #176	; 0xb0
 800396c:	e7f4      	b.n	8003958 <_vfprintf_r+0xfb0>
 800396e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003970:	b913      	cbnz	r3, 8003978 <_vfprintf_r+0xfd0>
 8003972:	2300      	movs	r3, #0
 8003974:	9320      	str	r3, [sp, #128]	; 0x80
 8003976:	e7d2      	b.n	800391e <_vfprintf_r+0xf76>
 8003978:	aa1f      	add	r2, sp, #124	; 0x7c
 800397a:	4641      	mov	r1, r8
 800397c:	4658      	mov	r0, fp
 800397e:	f001 fff2 	bl	8005966 <__sprint_r>
 8003982:	2800      	cmp	r0, #0
 8003984:	d0f5      	beq.n	8003972 <_vfprintf_r+0xfca>
 8003986:	e7ca      	b.n	800391e <_vfprintf_r+0xf76>
 8003988:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800398c:	4610      	mov	r0, r2
 800398e:	4619      	mov	r1, r3
 8003990:	f7fd f8c8 	bl	8000b24 <__aeabi_dcmpun>
 8003994:	2800      	cmp	r0, #0
 8003996:	f43f aa36 	beq.w	8002e06 <_vfprintf_r+0x45e>
 800399a:	4b1f      	ldr	r3, [pc, #124]	; (8003a18 <_vfprintf_r+0x1070>)
 800399c:	4a1f      	ldr	r2, [pc, #124]	; (8003a1c <_vfprintf_r+0x1074>)
 800399e:	f7ff ba26 	b.w	8002dee <_vfprintf_r+0x446>
 80039a2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80039a4:	1a1b      	subs	r3, r3, r0
 80039a6:	9303      	str	r3, [sp, #12]
 80039a8:	f7ff baa9 	b.w	8002efe <_vfprintf_r+0x556>
 80039ac:	ea56 0207 	orrs.w	r2, r6, r7
 80039b0:	9508      	str	r5, [sp, #32]
 80039b2:	f43f ac1e 	beq.w	80031f2 <_vfprintf_r+0x84a>
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	f43f ac8f 	beq.w	80032da <_vfprintf_r+0x932>
 80039bc:	2b02      	cmp	r3, #2
 80039be:	f43f acaf 	beq.w	8003320 <_vfprintf_r+0x978>
 80039c2:	ab2c      	add	r3, sp, #176	; 0xb0
 80039c4:	08f1      	lsrs	r1, r6, #3
 80039c6:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 80039ca:	08f8      	lsrs	r0, r7, #3
 80039cc:	f006 0207 	and.w	r2, r6, #7
 80039d0:	4607      	mov	r7, r0
 80039d2:	460e      	mov	r6, r1
 80039d4:	3230      	adds	r2, #48	; 0x30
 80039d6:	ea56 0107 	orrs.w	r1, r6, r7
 80039da:	f103 39ff 	add.w	r9, r3, #4294967295
 80039de:	f803 2c01 	strb.w	r2, [r3, #-1]
 80039e2:	f47f ac78 	bne.w	80032d6 <_vfprintf_r+0x92e>
 80039e6:	9908      	ldr	r1, [sp, #32]
 80039e8:	07cd      	lsls	r5, r1, #31
 80039ea:	d506      	bpl.n	80039fa <_vfprintf_r+0x1052>
 80039ec:	2a30      	cmp	r2, #48	; 0x30
 80039ee:	d004      	beq.n	80039fa <_vfprintf_r+0x1052>
 80039f0:	2230      	movs	r2, #48	; 0x30
 80039f2:	f809 2c01 	strb.w	r2, [r9, #-1]
 80039f6:	f1a3 0902 	sub.w	r9, r3, #2
 80039fa:	4656      	mov	r6, sl
 80039fc:	2300      	movs	r3, #0
 80039fe:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 8003a02:	9d08      	ldr	r5, [sp, #32]
 8003a04:	9308      	str	r3, [sp, #32]
 8003a06:	ebaa 0a09 	sub.w	sl, sl, r9
 8003a0a:	f7ff bac6 	b.w	8002f9a <_vfprintf_r+0x5f2>
 8003a0e:	bf00      	nop
 8003a10:	0800646c 	.word	0x0800646c
 8003a14:	0800645c 	.word	0x0800645c
 8003a18:	08006430 	.word	0x08006430
 8003a1c:	08006434 	.word	0x08006434

08003a20 <__sbprintf>:
 8003a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a22:	460c      	mov	r4, r1
 8003a24:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8003a28:	461f      	mov	r7, r3
 8003a2a:	8989      	ldrh	r1, [r1, #12]
 8003a2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a2e:	9319      	str	r3, [sp, #100]	; 0x64
 8003a30:	89e3      	ldrh	r3, [r4, #14]
 8003a32:	f8ad 300e 	strh.w	r3, [sp, #14]
 8003a36:	f021 0102 	bic.w	r1, r1, #2
 8003a3a:	6a23      	ldr	r3, [r4, #32]
 8003a3c:	f8ad 100c 	strh.w	r1, [sp, #12]
 8003a40:	9308      	str	r3, [sp, #32]
 8003a42:	a91a      	add	r1, sp, #104	; 0x68
 8003a44:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003a46:	930a      	str	r3, [sp, #40]	; 0x28
 8003a48:	4615      	mov	r5, r2
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	4606      	mov	r6, r0
 8003a4e:	9100      	str	r1, [sp, #0]
 8003a50:	9104      	str	r1, [sp, #16]
 8003a52:	a816      	add	r0, sp, #88	; 0x58
 8003a54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a58:	9102      	str	r1, [sp, #8]
 8003a5a:	9105      	str	r1, [sp, #20]
 8003a5c:	9306      	str	r3, [sp, #24]
 8003a5e:	f001 f9cd 	bl	8004dfc <__retarget_lock_init_recursive>
 8003a62:	462a      	mov	r2, r5
 8003a64:	463b      	mov	r3, r7
 8003a66:	4669      	mov	r1, sp
 8003a68:	4630      	mov	r0, r6
 8003a6a:	f7fe ff9d 	bl	80029a8 <_vfprintf_r>
 8003a6e:	1e05      	subs	r5, r0, #0
 8003a70:	db07      	blt.n	8003a82 <__sbprintf+0x62>
 8003a72:	4669      	mov	r1, sp
 8003a74:	4630      	mov	r0, r6
 8003a76:	f000 ff6f 	bl	8004958 <_fflush_r>
 8003a7a:	2800      	cmp	r0, #0
 8003a7c:	bf18      	it	ne
 8003a7e:	f04f 35ff 	movne.w	r5, #4294967295
 8003a82:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8003a86:	9816      	ldr	r0, [sp, #88]	; 0x58
 8003a88:	065b      	lsls	r3, r3, #25
 8003a8a:	bf42      	ittt	mi
 8003a8c:	89a3      	ldrhmi	r3, [r4, #12]
 8003a8e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8003a92:	81a3      	strhmi	r3, [r4, #12]
 8003a94:	f001 f9b3 	bl	8004dfe <__retarget_lock_close_recursive>
 8003a98:	4628      	mov	r0, r5
 8003a9a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8003a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003aa0 <__swsetup_r>:
 8003aa0:	4b32      	ldr	r3, [pc, #200]	; (8003b6c <__swsetup_r+0xcc>)
 8003aa2:	b570      	push	{r4, r5, r6, lr}
 8003aa4:	681d      	ldr	r5, [r3, #0]
 8003aa6:	4606      	mov	r6, r0
 8003aa8:	460c      	mov	r4, r1
 8003aaa:	b125      	cbz	r5, 8003ab6 <__swsetup_r+0x16>
 8003aac:	69ab      	ldr	r3, [r5, #24]
 8003aae:	b913      	cbnz	r3, 8003ab6 <__swsetup_r+0x16>
 8003ab0:	4628      	mov	r0, r5
 8003ab2:	f000 ffe5 	bl	8004a80 <__sinit>
 8003ab6:	4b2e      	ldr	r3, [pc, #184]	; (8003b70 <__swsetup_r+0xd0>)
 8003ab8:	429c      	cmp	r4, r3
 8003aba:	d10f      	bne.n	8003adc <__swsetup_r+0x3c>
 8003abc:	686c      	ldr	r4, [r5, #4]
 8003abe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	0715      	lsls	r5, r2, #28
 8003ac6:	d42c      	bmi.n	8003b22 <__swsetup_r+0x82>
 8003ac8:	06d0      	lsls	r0, r2, #27
 8003aca:	d411      	bmi.n	8003af0 <__swsetup_r+0x50>
 8003acc:	2209      	movs	r2, #9
 8003ace:	6032      	str	r2, [r6, #0]
 8003ad0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ad4:	81a3      	strh	r3, [r4, #12]
 8003ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8003ada:	bd70      	pop	{r4, r5, r6, pc}
 8003adc:	4b25      	ldr	r3, [pc, #148]	; (8003b74 <__swsetup_r+0xd4>)
 8003ade:	429c      	cmp	r4, r3
 8003ae0:	d101      	bne.n	8003ae6 <__swsetup_r+0x46>
 8003ae2:	68ac      	ldr	r4, [r5, #8]
 8003ae4:	e7eb      	b.n	8003abe <__swsetup_r+0x1e>
 8003ae6:	4b24      	ldr	r3, [pc, #144]	; (8003b78 <__swsetup_r+0xd8>)
 8003ae8:	429c      	cmp	r4, r3
 8003aea:	bf08      	it	eq
 8003aec:	68ec      	ldreq	r4, [r5, #12]
 8003aee:	e7e6      	b.n	8003abe <__swsetup_r+0x1e>
 8003af0:	0751      	lsls	r1, r2, #29
 8003af2:	d512      	bpl.n	8003b1a <__swsetup_r+0x7a>
 8003af4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003af6:	b141      	cbz	r1, 8003b0a <__swsetup_r+0x6a>
 8003af8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003afc:	4299      	cmp	r1, r3
 8003afe:	d002      	beq.n	8003b06 <__swsetup_r+0x66>
 8003b00:	4630      	mov	r0, r6
 8003b02:	f001 f893 	bl	8004c2c <_free_r>
 8003b06:	2300      	movs	r3, #0
 8003b08:	6363      	str	r3, [r4, #52]	; 0x34
 8003b0a:	89a3      	ldrh	r3, [r4, #12]
 8003b0c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003b10:	81a3      	strh	r3, [r4, #12]
 8003b12:	2300      	movs	r3, #0
 8003b14:	6063      	str	r3, [r4, #4]
 8003b16:	6923      	ldr	r3, [r4, #16]
 8003b18:	6023      	str	r3, [r4, #0]
 8003b1a:	89a3      	ldrh	r3, [r4, #12]
 8003b1c:	f043 0308 	orr.w	r3, r3, #8
 8003b20:	81a3      	strh	r3, [r4, #12]
 8003b22:	6923      	ldr	r3, [r4, #16]
 8003b24:	b94b      	cbnz	r3, 8003b3a <__swsetup_r+0x9a>
 8003b26:	89a3      	ldrh	r3, [r4, #12]
 8003b28:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003b2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b30:	d003      	beq.n	8003b3a <__swsetup_r+0x9a>
 8003b32:	4621      	mov	r1, r4
 8003b34:	4630      	mov	r0, r6
 8003b36:	f001 f991 	bl	8004e5c <__smakebuf_r>
 8003b3a:	89a2      	ldrh	r2, [r4, #12]
 8003b3c:	f012 0301 	ands.w	r3, r2, #1
 8003b40:	d00c      	beq.n	8003b5c <__swsetup_r+0xbc>
 8003b42:	2300      	movs	r3, #0
 8003b44:	60a3      	str	r3, [r4, #8]
 8003b46:	6963      	ldr	r3, [r4, #20]
 8003b48:	425b      	negs	r3, r3
 8003b4a:	61a3      	str	r3, [r4, #24]
 8003b4c:	6923      	ldr	r3, [r4, #16]
 8003b4e:	b953      	cbnz	r3, 8003b66 <__swsetup_r+0xc6>
 8003b50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b54:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003b58:	d1ba      	bne.n	8003ad0 <__swsetup_r+0x30>
 8003b5a:	bd70      	pop	{r4, r5, r6, pc}
 8003b5c:	0792      	lsls	r2, r2, #30
 8003b5e:	bf58      	it	pl
 8003b60:	6963      	ldrpl	r3, [r4, #20]
 8003b62:	60a3      	str	r3, [r4, #8]
 8003b64:	e7f2      	b.n	8003b4c <__swsetup_r+0xac>
 8003b66:	2000      	movs	r0, #0
 8003b68:	e7f7      	b.n	8003b5a <__swsetup_r+0xba>
 8003b6a:	bf00      	nop
 8003b6c:	20000010 	.word	0x20000010
 8003b70:	080064ac 	.word	0x080064ac
 8003b74:	080064cc 	.word	0x080064cc
 8003b78:	0800648c 	.word	0x0800648c

08003b7c <quorem>:
 8003b7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b80:	6903      	ldr	r3, [r0, #16]
 8003b82:	690c      	ldr	r4, [r1, #16]
 8003b84:	429c      	cmp	r4, r3
 8003b86:	4680      	mov	r8, r0
 8003b88:	f300 8082 	bgt.w	8003c90 <quorem+0x114>
 8003b8c:	3c01      	subs	r4, #1
 8003b8e:	f101 0714 	add.w	r7, r1, #20
 8003b92:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8003b96:	f100 0614 	add.w	r6, r0, #20
 8003b9a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003b9e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003ba2:	eb06 030e 	add.w	r3, r6, lr
 8003ba6:	3501      	adds	r5, #1
 8003ba8:	eb07 090e 	add.w	r9, r7, lr
 8003bac:	9301      	str	r3, [sp, #4]
 8003bae:	fbb0 f5f5 	udiv	r5, r0, r5
 8003bb2:	b395      	cbz	r5, 8003c1a <quorem+0x9e>
 8003bb4:	f04f 0a00 	mov.w	sl, #0
 8003bb8:	4638      	mov	r0, r7
 8003bba:	46b4      	mov	ip, r6
 8003bbc:	46d3      	mov	fp, sl
 8003bbe:	f850 2b04 	ldr.w	r2, [r0], #4
 8003bc2:	b293      	uxth	r3, r2
 8003bc4:	fb05 a303 	mla	r3, r5, r3, sl
 8003bc8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	ebab 0303 	sub.w	r3, fp, r3
 8003bd2:	0c12      	lsrs	r2, r2, #16
 8003bd4:	f8bc b000 	ldrh.w	fp, [ip]
 8003bd8:	fb05 a202 	mla	r2, r5, r2, sl
 8003bdc:	fa13 f38b 	uxtah	r3, r3, fp
 8003be0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003be4:	fa1f fb82 	uxth.w	fp, r2
 8003be8:	f8dc 2000 	ldr.w	r2, [ip]
 8003bec:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003bf0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003bfa:	4581      	cmp	r9, r0
 8003bfc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003c00:	f84c 3b04 	str.w	r3, [ip], #4
 8003c04:	d2db      	bcs.n	8003bbe <quorem+0x42>
 8003c06:	f856 300e 	ldr.w	r3, [r6, lr]
 8003c0a:	b933      	cbnz	r3, 8003c1a <quorem+0x9e>
 8003c0c:	9b01      	ldr	r3, [sp, #4]
 8003c0e:	3b04      	subs	r3, #4
 8003c10:	429e      	cmp	r6, r3
 8003c12:	461a      	mov	r2, r3
 8003c14:	d330      	bcc.n	8003c78 <quorem+0xfc>
 8003c16:	f8c8 4010 	str.w	r4, [r8, #16]
 8003c1a:	4640      	mov	r0, r8
 8003c1c:	f001 fd89 	bl	8005732 <__mcmp>
 8003c20:	2800      	cmp	r0, #0
 8003c22:	db25      	blt.n	8003c70 <quorem+0xf4>
 8003c24:	3501      	adds	r5, #1
 8003c26:	4630      	mov	r0, r6
 8003c28:	f04f 0e00 	mov.w	lr, #0
 8003c2c:	f857 2b04 	ldr.w	r2, [r7], #4
 8003c30:	f8d0 c000 	ldr.w	ip, [r0]
 8003c34:	b293      	uxth	r3, r2
 8003c36:	ebae 0303 	sub.w	r3, lr, r3
 8003c3a:	0c12      	lsrs	r2, r2, #16
 8003c3c:	fa13 f38c 	uxtah	r3, r3, ip
 8003c40:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003c44:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003c4e:	45b9      	cmp	r9, r7
 8003c50:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8003c54:	f840 3b04 	str.w	r3, [r0], #4
 8003c58:	d2e8      	bcs.n	8003c2c <quorem+0xb0>
 8003c5a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003c5e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8003c62:	b92a      	cbnz	r2, 8003c70 <quorem+0xf4>
 8003c64:	3b04      	subs	r3, #4
 8003c66:	429e      	cmp	r6, r3
 8003c68:	461a      	mov	r2, r3
 8003c6a:	d30b      	bcc.n	8003c84 <quorem+0x108>
 8003c6c:	f8c8 4010 	str.w	r4, [r8, #16]
 8003c70:	4628      	mov	r0, r5
 8003c72:	b003      	add	sp, #12
 8003c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c78:	6812      	ldr	r2, [r2, #0]
 8003c7a:	3b04      	subs	r3, #4
 8003c7c:	2a00      	cmp	r2, #0
 8003c7e:	d1ca      	bne.n	8003c16 <quorem+0x9a>
 8003c80:	3c01      	subs	r4, #1
 8003c82:	e7c5      	b.n	8003c10 <quorem+0x94>
 8003c84:	6812      	ldr	r2, [r2, #0]
 8003c86:	3b04      	subs	r3, #4
 8003c88:	2a00      	cmp	r2, #0
 8003c8a:	d1ef      	bne.n	8003c6c <quorem+0xf0>
 8003c8c:	3c01      	subs	r4, #1
 8003c8e:	e7ea      	b.n	8003c66 <quorem+0xea>
 8003c90:	2000      	movs	r0, #0
 8003c92:	e7ee      	b.n	8003c72 <quorem+0xf6>
 8003c94:	0000      	movs	r0, r0
	...

08003c98 <_dtoa_r>:
 8003c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c9c:	ec57 6b10 	vmov	r6, r7, d0
 8003ca0:	b097      	sub	sp, #92	; 0x5c
 8003ca2:	e9cd 6700 	strd	r6, r7, [sp]
 8003ca6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003ca8:	9107      	str	r1, [sp, #28]
 8003caa:	4604      	mov	r4, r0
 8003cac:	920a      	str	r2, [sp, #40]	; 0x28
 8003cae:	930f      	str	r3, [sp, #60]	; 0x3c
 8003cb0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8003cb2:	b93e      	cbnz	r6, 8003cc4 <_dtoa_r+0x2c>
 8003cb4:	2010      	movs	r0, #16
 8003cb6:	f001 f911 	bl	8004edc <malloc>
 8003cba:	6260      	str	r0, [r4, #36]	; 0x24
 8003cbc:	6046      	str	r6, [r0, #4]
 8003cbe:	6086      	str	r6, [r0, #8]
 8003cc0:	6006      	str	r6, [r0, #0]
 8003cc2:	60c6      	str	r6, [r0, #12]
 8003cc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003cc6:	6819      	ldr	r1, [r3, #0]
 8003cc8:	b151      	cbz	r1, 8003ce0 <_dtoa_r+0x48>
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	604a      	str	r2, [r1, #4]
 8003cce:	2301      	movs	r3, #1
 8003cd0:	4093      	lsls	r3, r2
 8003cd2:	608b      	str	r3, [r1, #8]
 8003cd4:	4620      	mov	r0, r4
 8003cd6:	f001 fb57 	bl	8005388 <_Bfree>
 8003cda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	9b01      	ldr	r3, [sp, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	bfbf      	itttt	lt
 8003ce6:	2301      	movlt	r3, #1
 8003ce8:	602b      	strlt	r3, [r5, #0]
 8003cea:	9b01      	ldrlt	r3, [sp, #4]
 8003cec:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003cf0:	bfb2      	itee	lt
 8003cf2:	9301      	strlt	r3, [sp, #4]
 8003cf4:	2300      	movge	r3, #0
 8003cf6:	602b      	strge	r3, [r5, #0]
 8003cf8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8003cfc:	4ba8      	ldr	r3, [pc, #672]	; (8003fa0 <_dtoa_r+0x308>)
 8003cfe:	ea33 0308 	bics.w	r3, r3, r8
 8003d02:	d11b      	bne.n	8003d3c <_dtoa_r+0xa4>
 8003d04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003d06:	f242 730f 	movw	r3, #9999	; 0x270f
 8003d0a:	6013      	str	r3, [r2, #0]
 8003d0c:	9b00      	ldr	r3, [sp, #0]
 8003d0e:	b923      	cbnz	r3, 8003d1a <_dtoa_r+0x82>
 8003d10:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003d14:	2800      	cmp	r0, #0
 8003d16:	f000 8578 	beq.w	800480a <_dtoa_r+0xb72>
 8003d1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d1c:	b953      	cbnz	r3, 8003d34 <_dtoa_r+0x9c>
 8003d1e:	4ba1      	ldr	r3, [pc, #644]	; (8003fa4 <_dtoa_r+0x30c>)
 8003d20:	e021      	b.n	8003d66 <_dtoa_r+0xce>
 8003d22:	4ba1      	ldr	r3, [pc, #644]	; (8003fa8 <_dtoa_r+0x310>)
 8003d24:	9302      	str	r3, [sp, #8]
 8003d26:	3308      	adds	r3, #8
 8003d28:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003d2a:	6013      	str	r3, [r2, #0]
 8003d2c:	9802      	ldr	r0, [sp, #8]
 8003d2e:	b017      	add	sp, #92	; 0x5c
 8003d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d34:	4b9b      	ldr	r3, [pc, #620]	; (8003fa4 <_dtoa_r+0x30c>)
 8003d36:	9302      	str	r3, [sp, #8]
 8003d38:	3303      	adds	r3, #3
 8003d3a:	e7f5      	b.n	8003d28 <_dtoa_r+0x90>
 8003d3c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003d40:	2200      	movs	r2, #0
 8003d42:	2300      	movs	r3, #0
 8003d44:	4630      	mov	r0, r6
 8003d46:	4639      	mov	r1, r7
 8003d48:	f7fc feba 	bl	8000ac0 <__aeabi_dcmpeq>
 8003d4c:	4681      	mov	r9, r0
 8003d4e:	b160      	cbz	r0, 8003d6a <_dtoa_r+0xd2>
 8003d50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003d52:	2301      	movs	r3, #1
 8003d54:	6013      	str	r3, [r2, #0]
 8003d56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	f000 8553 	beq.w	8004804 <_dtoa_r+0xb6c>
 8003d5e:	4b93      	ldr	r3, [pc, #588]	; (8003fac <_dtoa_r+0x314>)
 8003d60:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003d62:	6013      	str	r3, [r2, #0]
 8003d64:	3b01      	subs	r3, #1
 8003d66:	9302      	str	r3, [sp, #8]
 8003d68:	e7e0      	b.n	8003d2c <_dtoa_r+0x94>
 8003d6a:	aa14      	add	r2, sp, #80	; 0x50
 8003d6c:	a915      	add	r1, sp, #84	; 0x54
 8003d6e:	ec47 6b10 	vmov	d0, r6, r7
 8003d72:	4620      	mov	r0, r4
 8003d74:	f001 fd55 	bl	8005822 <__d2b>
 8003d78:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003d7c:	4682      	mov	sl, r0
 8003d7e:	2d00      	cmp	r5, #0
 8003d80:	d07e      	beq.n	8003e80 <_dtoa_r+0x1e8>
 8003d82:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003d86:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8003d8a:	4630      	mov	r0, r6
 8003d8c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8003d90:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003d94:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8003d98:	2200      	movs	r2, #0
 8003d9a:	4b85      	ldr	r3, [pc, #532]	; (8003fb0 <_dtoa_r+0x318>)
 8003d9c:	f7fc fa74 	bl	8000288 <__aeabi_dsub>
 8003da0:	a379      	add	r3, pc, #484	; (adr r3, 8003f88 <_dtoa_r+0x2f0>)
 8003da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da6:	f7fc fc23 	bl	80005f0 <__aeabi_dmul>
 8003daa:	a379      	add	r3, pc, #484	; (adr r3, 8003f90 <_dtoa_r+0x2f8>)
 8003dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db0:	f7fc fa6c 	bl	800028c <__adddf3>
 8003db4:	4606      	mov	r6, r0
 8003db6:	4628      	mov	r0, r5
 8003db8:	460f      	mov	r7, r1
 8003dba:	f7fc fbb3 	bl	8000524 <__aeabi_i2d>
 8003dbe:	a376      	add	r3, pc, #472	; (adr r3, 8003f98 <_dtoa_r+0x300>)
 8003dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc4:	f7fc fc14 	bl	80005f0 <__aeabi_dmul>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	460b      	mov	r3, r1
 8003dcc:	4630      	mov	r0, r6
 8003dce:	4639      	mov	r1, r7
 8003dd0:	f7fc fa5c 	bl	800028c <__adddf3>
 8003dd4:	4606      	mov	r6, r0
 8003dd6:	460f      	mov	r7, r1
 8003dd8:	f7fc feba 	bl	8000b50 <__aeabi_d2iz>
 8003ddc:	2200      	movs	r2, #0
 8003dde:	4683      	mov	fp, r0
 8003de0:	2300      	movs	r3, #0
 8003de2:	4630      	mov	r0, r6
 8003de4:	4639      	mov	r1, r7
 8003de6:	f7fc fe75 	bl	8000ad4 <__aeabi_dcmplt>
 8003dea:	b158      	cbz	r0, 8003e04 <_dtoa_r+0x16c>
 8003dec:	4658      	mov	r0, fp
 8003dee:	f7fc fb99 	bl	8000524 <__aeabi_i2d>
 8003df2:	4602      	mov	r2, r0
 8003df4:	460b      	mov	r3, r1
 8003df6:	4630      	mov	r0, r6
 8003df8:	4639      	mov	r1, r7
 8003dfa:	f7fc fe61 	bl	8000ac0 <__aeabi_dcmpeq>
 8003dfe:	b908      	cbnz	r0, 8003e04 <_dtoa_r+0x16c>
 8003e00:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003e04:	f1bb 0f16 	cmp.w	fp, #22
 8003e08:	d859      	bhi.n	8003ebe <_dtoa_r+0x226>
 8003e0a:	496a      	ldr	r1, [pc, #424]	; (8003fb4 <_dtoa_r+0x31c>)
 8003e0c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8003e10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003e18:	f7fc fe7a 	bl	8000b10 <__aeabi_dcmpgt>
 8003e1c:	2800      	cmp	r0, #0
 8003e1e:	d050      	beq.n	8003ec2 <_dtoa_r+0x22a>
 8003e20:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003e24:	2300      	movs	r3, #0
 8003e26:	930e      	str	r3, [sp, #56]	; 0x38
 8003e28:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003e2a:	1b5d      	subs	r5, r3, r5
 8003e2c:	1e6b      	subs	r3, r5, #1
 8003e2e:	9306      	str	r3, [sp, #24]
 8003e30:	bf45      	ittet	mi
 8003e32:	f1c5 0301 	rsbmi	r3, r5, #1
 8003e36:	9305      	strmi	r3, [sp, #20]
 8003e38:	2300      	movpl	r3, #0
 8003e3a:	2300      	movmi	r3, #0
 8003e3c:	bf4c      	ite	mi
 8003e3e:	9306      	strmi	r3, [sp, #24]
 8003e40:	9305      	strpl	r3, [sp, #20]
 8003e42:	f1bb 0f00 	cmp.w	fp, #0
 8003e46:	db3e      	blt.n	8003ec6 <_dtoa_r+0x22e>
 8003e48:	9b06      	ldr	r3, [sp, #24]
 8003e4a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8003e4e:	445b      	add	r3, fp
 8003e50:	9306      	str	r3, [sp, #24]
 8003e52:	2300      	movs	r3, #0
 8003e54:	9308      	str	r3, [sp, #32]
 8003e56:	9b07      	ldr	r3, [sp, #28]
 8003e58:	2b09      	cmp	r3, #9
 8003e5a:	f200 80af 	bhi.w	8003fbc <_dtoa_r+0x324>
 8003e5e:	2b05      	cmp	r3, #5
 8003e60:	bfc4      	itt	gt
 8003e62:	3b04      	subgt	r3, #4
 8003e64:	9307      	strgt	r3, [sp, #28]
 8003e66:	9b07      	ldr	r3, [sp, #28]
 8003e68:	f1a3 0302 	sub.w	r3, r3, #2
 8003e6c:	bfcc      	ite	gt
 8003e6e:	2600      	movgt	r6, #0
 8003e70:	2601      	movle	r6, #1
 8003e72:	2b03      	cmp	r3, #3
 8003e74:	f200 80ae 	bhi.w	8003fd4 <_dtoa_r+0x33c>
 8003e78:	e8df f003 	tbb	[pc, r3]
 8003e7c:	772f8482 	.word	0x772f8482
 8003e80:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003e82:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8003e84:	441d      	add	r5, r3
 8003e86:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003e8a:	2b20      	cmp	r3, #32
 8003e8c:	dd11      	ble.n	8003eb2 <_dtoa_r+0x21a>
 8003e8e:	9a00      	ldr	r2, [sp, #0]
 8003e90:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8003e94:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003e98:	fa22 f000 	lsr.w	r0, r2, r0
 8003e9c:	fa08 f303 	lsl.w	r3, r8, r3
 8003ea0:	4318      	orrs	r0, r3
 8003ea2:	f7fc fb2f 	bl	8000504 <__aeabi_ui2d>
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003eac:	3d01      	subs	r5, #1
 8003eae:	9312      	str	r3, [sp, #72]	; 0x48
 8003eb0:	e772      	b.n	8003d98 <_dtoa_r+0x100>
 8003eb2:	f1c3 0020 	rsb	r0, r3, #32
 8003eb6:	9b00      	ldr	r3, [sp, #0]
 8003eb8:	fa03 f000 	lsl.w	r0, r3, r0
 8003ebc:	e7f1      	b.n	8003ea2 <_dtoa_r+0x20a>
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e7b1      	b.n	8003e26 <_dtoa_r+0x18e>
 8003ec2:	900e      	str	r0, [sp, #56]	; 0x38
 8003ec4:	e7b0      	b.n	8003e28 <_dtoa_r+0x190>
 8003ec6:	9b05      	ldr	r3, [sp, #20]
 8003ec8:	eba3 030b 	sub.w	r3, r3, fp
 8003ecc:	9305      	str	r3, [sp, #20]
 8003ece:	f1cb 0300 	rsb	r3, fp, #0
 8003ed2:	9308      	str	r3, [sp, #32]
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	930b      	str	r3, [sp, #44]	; 0x2c
 8003ed8:	e7bd      	b.n	8003e56 <_dtoa_r+0x1be>
 8003eda:	2301      	movs	r3, #1
 8003edc:	9309      	str	r3, [sp, #36]	; 0x24
 8003ede:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	dd7a      	ble.n	8003fda <_dtoa_r+0x342>
 8003ee4:	9304      	str	r3, [sp, #16]
 8003ee6:	9303      	str	r3, [sp, #12]
 8003ee8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003eea:	2200      	movs	r2, #0
 8003eec:	606a      	str	r2, [r5, #4]
 8003eee:	2104      	movs	r1, #4
 8003ef0:	f101 0214 	add.w	r2, r1, #20
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d975      	bls.n	8003fe4 <_dtoa_r+0x34c>
 8003ef8:	6869      	ldr	r1, [r5, #4]
 8003efa:	4620      	mov	r0, r4
 8003efc:	f001 fa10 	bl	8005320 <_Balloc>
 8003f00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f02:	6028      	str	r0, [r5, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	9302      	str	r3, [sp, #8]
 8003f08:	9b03      	ldr	r3, [sp, #12]
 8003f0a:	2b0e      	cmp	r3, #14
 8003f0c:	f200 80e5 	bhi.w	80040da <_dtoa_r+0x442>
 8003f10:	2e00      	cmp	r6, #0
 8003f12:	f000 80e2 	beq.w	80040da <_dtoa_r+0x442>
 8003f16:	ed9d 7b00 	vldr	d7, [sp]
 8003f1a:	f1bb 0f00 	cmp.w	fp, #0
 8003f1e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8003f22:	dd74      	ble.n	800400e <_dtoa_r+0x376>
 8003f24:	4a23      	ldr	r2, [pc, #140]	; (8003fb4 <_dtoa_r+0x31c>)
 8003f26:	f00b 030f 	and.w	r3, fp, #15
 8003f2a:	ea4f 162b 	mov.w	r6, fp, asr #4
 8003f2e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003f32:	06f0      	lsls	r0, r6, #27
 8003f34:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003f38:	d559      	bpl.n	8003fee <_dtoa_r+0x356>
 8003f3a:	4b1f      	ldr	r3, [pc, #124]	; (8003fb8 <_dtoa_r+0x320>)
 8003f3c:	ec51 0b17 	vmov	r0, r1, d7
 8003f40:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003f44:	f7fc fc7e 	bl	8000844 <__aeabi_ddiv>
 8003f48:	e9cd 0100 	strd	r0, r1, [sp]
 8003f4c:	f006 060f 	and.w	r6, r6, #15
 8003f50:	2503      	movs	r5, #3
 8003f52:	4f19      	ldr	r7, [pc, #100]	; (8003fb8 <_dtoa_r+0x320>)
 8003f54:	2e00      	cmp	r6, #0
 8003f56:	d14c      	bne.n	8003ff2 <_dtoa_r+0x35a>
 8003f58:	4642      	mov	r2, r8
 8003f5a:	464b      	mov	r3, r9
 8003f5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f60:	f7fc fc70 	bl	8000844 <__aeabi_ddiv>
 8003f64:	e9cd 0100 	strd	r0, r1, [sp]
 8003f68:	e06a      	b.n	8004040 <_dtoa_r+0x3a8>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	9309      	str	r3, [sp, #36]	; 0x24
 8003f6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f70:	445b      	add	r3, fp
 8003f72:	9304      	str	r3, [sp, #16]
 8003f74:	3301      	adds	r3, #1
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	9303      	str	r3, [sp, #12]
 8003f7a:	bfb8      	it	lt
 8003f7c:	2301      	movlt	r3, #1
 8003f7e:	e7b3      	b.n	8003ee8 <_dtoa_r+0x250>
 8003f80:	2300      	movs	r3, #0
 8003f82:	e7ab      	b.n	8003edc <_dtoa_r+0x244>
 8003f84:	2300      	movs	r3, #0
 8003f86:	e7f1      	b.n	8003f6c <_dtoa_r+0x2d4>
 8003f88:	636f4361 	.word	0x636f4361
 8003f8c:	3fd287a7 	.word	0x3fd287a7
 8003f90:	8b60c8b3 	.word	0x8b60c8b3
 8003f94:	3fc68a28 	.word	0x3fc68a28
 8003f98:	509f79fb 	.word	0x509f79fb
 8003f9c:	3fd34413 	.word	0x3fd34413
 8003fa0:	7ff00000 	.word	0x7ff00000
 8003fa4:	08006485 	.word	0x08006485
 8003fa8:	0800647c 	.word	0x0800647c
 8003fac:	0800645b 	.word	0x0800645b
 8003fb0:	3ff80000 	.word	0x3ff80000
 8003fb4:	08006518 	.word	0x08006518
 8003fb8:	080064f0 	.word	0x080064f0
 8003fbc:	2601      	movs	r6, #1
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	9307      	str	r3, [sp, #28]
 8003fc2:	9609      	str	r6, [sp, #36]	; 0x24
 8003fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8003fc8:	9304      	str	r3, [sp, #16]
 8003fca:	9303      	str	r3, [sp, #12]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	2312      	movs	r3, #18
 8003fd0:	920a      	str	r2, [sp, #40]	; 0x28
 8003fd2:	e789      	b.n	8003ee8 <_dtoa_r+0x250>
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	9309      	str	r3, [sp, #36]	; 0x24
 8003fd8:	e7f4      	b.n	8003fc4 <_dtoa_r+0x32c>
 8003fda:	2301      	movs	r3, #1
 8003fdc:	9304      	str	r3, [sp, #16]
 8003fde:	9303      	str	r3, [sp, #12]
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	e7f5      	b.n	8003fd0 <_dtoa_r+0x338>
 8003fe4:	686a      	ldr	r2, [r5, #4]
 8003fe6:	3201      	adds	r2, #1
 8003fe8:	606a      	str	r2, [r5, #4]
 8003fea:	0049      	lsls	r1, r1, #1
 8003fec:	e780      	b.n	8003ef0 <_dtoa_r+0x258>
 8003fee:	2502      	movs	r5, #2
 8003ff0:	e7af      	b.n	8003f52 <_dtoa_r+0x2ba>
 8003ff2:	07f1      	lsls	r1, r6, #31
 8003ff4:	d508      	bpl.n	8004008 <_dtoa_r+0x370>
 8003ff6:	4640      	mov	r0, r8
 8003ff8:	4649      	mov	r1, r9
 8003ffa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ffe:	f7fc faf7 	bl	80005f0 <__aeabi_dmul>
 8004002:	3501      	adds	r5, #1
 8004004:	4680      	mov	r8, r0
 8004006:	4689      	mov	r9, r1
 8004008:	1076      	asrs	r6, r6, #1
 800400a:	3708      	adds	r7, #8
 800400c:	e7a2      	b.n	8003f54 <_dtoa_r+0x2bc>
 800400e:	f000 809d 	beq.w	800414c <_dtoa_r+0x4b4>
 8004012:	f1cb 0600 	rsb	r6, fp, #0
 8004016:	4b9f      	ldr	r3, [pc, #636]	; (8004294 <_dtoa_r+0x5fc>)
 8004018:	4f9f      	ldr	r7, [pc, #636]	; (8004298 <_dtoa_r+0x600>)
 800401a:	f006 020f 	and.w	r2, r6, #15
 800401e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004026:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800402a:	f7fc fae1 	bl	80005f0 <__aeabi_dmul>
 800402e:	e9cd 0100 	strd	r0, r1, [sp]
 8004032:	1136      	asrs	r6, r6, #4
 8004034:	2300      	movs	r3, #0
 8004036:	2502      	movs	r5, #2
 8004038:	2e00      	cmp	r6, #0
 800403a:	d17c      	bne.n	8004136 <_dtoa_r+0x49e>
 800403c:	2b00      	cmp	r3, #0
 800403e:	d191      	bne.n	8003f64 <_dtoa_r+0x2cc>
 8004040:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004042:	2b00      	cmp	r3, #0
 8004044:	f000 8084 	beq.w	8004150 <_dtoa_r+0x4b8>
 8004048:	e9dd 8900 	ldrd	r8, r9, [sp]
 800404c:	2200      	movs	r2, #0
 800404e:	4b93      	ldr	r3, [pc, #588]	; (800429c <_dtoa_r+0x604>)
 8004050:	4640      	mov	r0, r8
 8004052:	4649      	mov	r1, r9
 8004054:	f7fc fd3e 	bl	8000ad4 <__aeabi_dcmplt>
 8004058:	2800      	cmp	r0, #0
 800405a:	d079      	beq.n	8004150 <_dtoa_r+0x4b8>
 800405c:	9b03      	ldr	r3, [sp, #12]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d076      	beq.n	8004150 <_dtoa_r+0x4b8>
 8004062:	9b04      	ldr	r3, [sp, #16]
 8004064:	2b00      	cmp	r3, #0
 8004066:	dd34      	ble.n	80040d2 <_dtoa_r+0x43a>
 8004068:	2200      	movs	r2, #0
 800406a:	4b8d      	ldr	r3, [pc, #564]	; (80042a0 <_dtoa_r+0x608>)
 800406c:	4640      	mov	r0, r8
 800406e:	4649      	mov	r1, r9
 8004070:	f7fc fabe 	bl	80005f0 <__aeabi_dmul>
 8004074:	e9cd 0100 	strd	r0, r1, [sp]
 8004078:	9e04      	ldr	r6, [sp, #16]
 800407a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800407e:	3501      	adds	r5, #1
 8004080:	4628      	mov	r0, r5
 8004082:	f7fc fa4f 	bl	8000524 <__aeabi_i2d>
 8004086:	e9dd 2300 	ldrd	r2, r3, [sp]
 800408a:	f7fc fab1 	bl	80005f0 <__aeabi_dmul>
 800408e:	2200      	movs	r2, #0
 8004090:	4b84      	ldr	r3, [pc, #528]	; (80042a4 <_dtoa_r+0x60c>)
 8004092:	f7fc f8fb 	bl	800028c <__adddf3>
 8004096:	4680      	mov	r8, r0
 8004098:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800409c:	2e00      	cmp	r6, #0
 800409e:	d15a      	bne.n	8004156 <_dtoa_r+0x4be>
 80040a0:	2200      	movs	r2, #0
 80040a2:	4b81      	ldr	r3, [pc, #516]	; (80042a8 <_dtoa_r+0x610>)
 80040a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80040a8:	f7fc f8ee 	bl	8000288 <__aeabi_dsub>
 80040ac:	4642      	mov	r2, r8
 80040ae:	464b      	mov	r3, r9
 80040b0:	e9cd 0100 	strd	r0, r1, [sp]
 80040b4:	f7fc fd2c 	bl	8000b10 <__aeabi_dcmpgt>
 80040b8:	2800      	cmp	r0, #0
 80040ba:	f040 829b 	bne.w	80045f4 <_dtoa_r+0x95c>
 80040be:	4642      	mov	r2, r8
 80040c0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80040c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80040c8:	f7fc fd04 	bl	8000ad4 <__aeabi_dcmplt>
 80040cc:	2800      	cmp	r0, #0
 80040ce:	f040 828f 	bne.w	80045f0 <_dtoa_r+0x958>
 80040d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80040d6:	e9cd 2300 	strd	r2, r3, [sp]
 80040da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80040dc:	2b00      	cmp	r3, #0
 80040de:	f2c0 8150 	blt.w	8004382 <_dtoa_r+0x6ea>
 80040e2:	f1bb 0f0e 	cmp.w	fp, #14
 80040e6:	f300 814c 	bgt.w	8004382 <_dtoa_r+0x6ea>
 80040ea:	4b6a      	ldr	r3, [pc, #424]	; (8004294 <_dtoa_r+0x5fc>)
 80040ec:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80040f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80040f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f280 80da 	bge.w	80042b0 <_dtoa_r+0x618>
 80040fc:	9b03      	ldr	r3, [sp, #12]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	f300 80d6 	bgt.w	80042b0 <_dtoa_r+0x618>
 8004104:	f040 8273 	bne.w	80045ee <_dtoa_r+0x956>
 8004108:	2200      	movs	r2, #0
 800410a:	4b67      	ldr	r3, [pc, #412]	; (80042a8 <_dtoa_r+0x610>)
 800410c:	4640      	mov	r0, r8
 800410e:	4649      	mov	r1, r9
 8004110:	f7fc fa6e 	bl	80005f0 <__aeabi_dmul>
 8004114:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004118:	f7fc fcf0 	bl	8000afc <__aeabi_dcmpge>
 800411c:	9e03      	ldr	r6, [sp, #12]
 800411e:	4637      	mov	r7, r6
 8004120:	2800      	cmp	r0, #0
 8004122:	f040 824a 	bne.w	80045ba <_dtoa_r+0x922>
 8004126:	9b02      	ldr	r3, [sp, #8]
 8004128:	9a02      	ldr	r2, [sp, #8]
 800412a:	1c5d      	adds	r5, r3, #1
 800412c:	2331      	movs	r3, #49	; 0x31
 800412e:	7013      	strb	r3, [r2, #0]
 8004130:	f10b 0b01 	add.w	fp, fp, #1
 8004134:	e245      	b.n	80045c2 <_dtoa_r+0x92a>
 8004136:	07f2      	lsls	r2, r6, #31
 8004138:	d505      	bpl.n	8004146 <_dtoa_r+0x4ae>
 800413a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800413e:	f7fc fa57 	bl	80005f0 <__aeabi_dmul>
 8004142:	3501      	adds	r5, #1
 8004144:	2301      	movs	r3, #1
 8004146:	1076      	asrs	r6, r6, #1
 8004148:	3708      	adds	r7, #8
 800414a:	e775      	b.n	8004038 <_dtoa_r+0x3a0>
 800414c:	2502      	movs	r5, #2
 800414e:	e777      	b.n	8004040 <_dtoa_r+0x3a8>
 8004150:	465f      	mov	r7, fp
 8004152:	9e03      	ldr	r6, [sp, #12]
 8004154:	e794      	b.n	8004080 <_dtoa_r+0x3e8>
 8004156:	9a02      	ldr	r2, [sp, #8]
 8004158:	4b4e      	ldr	r3, [pc, #312]	; (8004294 <_dtoa_r+0x5fc>)
 800415a:	4432      	add	r2, r6
 800415c:	9213      	str	r2, [sp, #76]	; 0x4c
 800415e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004160:	1e71      	subs	r1, r6, #1
 8004162:	2a00      	cmp	r2, #0
 8004164:	d048      	beq.n	80041f8 <_dtoa_r+0x560>
 8004166:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800416a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800416e:	2000      	movs	r0, #0
 8004170:	494e      	ldr	r1, [pc, #312]	; (80042ac <_dtoa_r+0x614>)
 8004172:	f7fc fb67 	bl	8000844 <__aeabi_ddiv>
 8004176:	4642      	mov	r2, r8
 8004178:	464b      	mov	r3, r9
 800417a:	f7fc f885 	bl	8000288 <__aeabi_dsub>
 800417e:	9d02      	ldr	r5, [sp, #8]
 8004180:	4680      	mov	r8, r0
 8004182:	4689      	mov	r9, r1
 8004184:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004188:	f7fc fce2 	bl	8000b50 <__aeabi_d2iz>
 800418c:	4606      	mov	r6, r0
 800418e:	f7fc f9c9 	bl	8000524 <__aeabi_i2d>
 8004192:	4602      	mov	r2, r0
 8004194:	460b      	mov	r3, r1
 8004196:	e9dd 0100 	ldrd	r0, r1, [sp]
 800419a:	f7fc f875 	bl	8000288 <__aeabi_dsub>
 800419e:	3630      	adds	r6, #48	; 0x30
 80041a0:	f805 6b01 	strb.w	r6, [r5], #1
 80041a4:	4642      	mov	r2, r8
 80041a6:	464b      	mov	r3, r9
 80041a8:	e9cd 0100 	strd	r0, r1, [sp]
 80041ac:	f7fc fc92 	bl	8000ad4 <__aeabi_dcmplt>
 80041b0:	2800      	cmp	r0, #0
 80041b2:	d165      	bne.n	8004280 <_dtoa_r+0x5e8>
 80041b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80041b8:	2000      	movs	r0, #0
 80041ba:	4938      	ldr	r1, [pc, #224]	; (800429c <_dtoa_r+0x604>)
 80041bc:	f7fc f864 	bl	8000288 <__aeabi_dsub>
 80041c0:	4642      	mov	r2, r8
 80041c2:	464b      	mov	r3, r9
 80041c4:	f7fc fc86 	bl	8000ad4 <__aeabi_dcmplt>
 80041c8:	2800      	cmp	r0, #0
 80041ca:	f040 80ba 	bne.w	8004342 <_dtoa_r+0x6aa>
 80041ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80041d0:	429d      	cmp	r5, r3
 80041d2:	f43f af7e 	beq.w	80040d2 <_dtoa_r+0x43a>
 80041d6:	2200      	movs	r2, #0
 80041d8:	4b31      	ldr	r3, [pc, #196]	; (80042a0 <_dtoa_r+0x608>)
 80041da:	4640      	mov	r0, r8
 80041dc:	4649      	mov	r1, r9
 80041de:	f7fc fa07 	bl	80005f0 <__aeabi_dmul>
 80041e2:	2200      	movs	r2, #0
 80041e4:	4680      	mov	r8, r0
 80041e6:	4689      	mov	r9, r1
 80041e8:	4b2d      	ldr	r3, [pc, #180]	; (80042a0 <_dtoa_r+0x608>)
 80041ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80041ee:	f7fc f9ff 	bl	80005f0 <__aeabi_dmul>
 80041f2:	e9cd 0100 	strd	r0, r1, [sp]
 80041f6:	e7c5      	b.n	8004184 <_dtoa_r+0x4ec>
 80041f8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80041fc:	4642      	mov	r2, r8
 80041fe:	464b      	mov	r3, r9
 8004200:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004204:	f7fc f9f4 	bl	80005f0 <__aeabi_dmul>
 8004208:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800420c:	9d02      	ldr	r5, [sp, #8]
 800420e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004212:	f7fc fc9d 	bl	8000b50 <__aeabi_d2iz>
 8004216:	4606      	mov	r6, r0
 8004218:	f7fc f984 	bl	8000524 <__aeabi_i2d>
 800421c:	3630      	adds	r6, #48	; 0x30
 800421e:	4602      	mov	r2, r0
 8004220:	460b      	mov	r3, r1
 8004222:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004226:	f7fc f82f 	bl	8000288 <__aeabi_dsub>
 800422a:	f805 6b01 	strb.w	r6, [r5], #1
 800422e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004230:	42ab      	cmp	r3, r5
 8004232:	4680      	mov	r8, r0
 8004234:	4689      	mov	r9, r1
 8004236:	f04f 0200 	mov.w	r2, #0
 800423a:	d125      	bne.n	8004288 <_dtoa_r+0x5f0>
 800423c:	4b1b      	ldr	r3, [pc, #108]	; (80042ac <_dtoa_r+0x614>)
 800423e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004242:	f7fc f823 	bl	800028c <__adddf3>
 8004246:	4602      	mov	r2, r0
 8004248:	460b      	mov	r3, r1
 800424a:	4640      	mov	r0, r8
 800424c:	4649      	mov	r1, r9
 800424e:	f7fc fc5f 	bl	8000b10 <__aeabi_dcmpgt>
 8004252:	2800      	cmp	r0, #0
 8004254:	d175      	bne.n	8004342 <_dtoa_r+0x6aa>
 8004256:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800425a:	2000      	movs	r0, #0
 800425c:	4913      	ldr	r1, [pc, #76]	; (80042ac <_dtoa_r+0x614>)
 800425e:	f7fc f813 	bl	8000288 <__aeabi_dsub>
 8004262:	4602      	mov	r2, r0
 8004264:	460b      	mov	r3, r1
 8004266:	4640      	mov	r0, r8
 8004268:	4649      	mov	r1, r9
 800426a:	f7fc fc33 	bl	8000ad4 <__aeabi_dcmplt>
 800426e:	2800      	cmp	r0, #0
 8004270:	f43f af2f 	beq.w	80040d2 <_dtoa_r+0x43a>
 8004274:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004278:	2b30      	cmp	r3, #48	; 0x30
 800427a:	f105 32ff 	add.w	r2, r5, #4294967295
 800427e:	d001      	beq.n	8004284 <_dtoa_r+0x5ec>
 8004280:	46bb      	mov	fp, r7
 8004282:	e04d      	b.n	8004320 <_dtoa_r+0x688>
 8004284:	4615      	mov	r5, r2
 8004286:	e7f5      	b.n	8004274 <_dtoa_r+0x5dc>
 8004288:	4b05      	ldr	r3, [pc, #20]	; (80042a0 <_dtoa_r+0x608>)
 800428a:	f7fc f9b1 	bl	80005f0 <__aeabi_dmul>
 800428e:	e9cd 0100 	strd	r0, r1, [sp]
 8004292:	e7bc      	b.n	800420e <_dtoa_r+0x576>
 8004294:	08006518 	.word	0x08006518
 8004298:	080064f0 	.word	0x080064f0
 800429c:	3ff00000 	.word	0x3ff00000
 80042a0:	40240000 	.word	0x40240000
 80042a4:	401c0000 	.word	0x401c0000
 80042a8:	40140000 	.word	0x40140000
 80042ac:	3fe00000 	.word	0x3fe00000
 80042b0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80042b4:	9d02      	ldr	r5, [sp, #8]
 80042b6:	4642      	mov	r2, r8
 80042b8:	464b      	mov	r3, r9
 80042ba:	4630      	mov	r0, r6
 80042bc:	4639      	mov	r1, r7
 80042be:	f7fc fac1 	bl	8000844 <__aeabi_ddiv>
 80042c2:	f7fc fc45 	bl	8000b50 <__aeabi_d2iz>
 80042c6:	9000      	str	r0, [sp, #0]
 80042c8:	f7fc f92c 	bl	8000524 <__aeabi_i2d>
 80042cc:	4642      	mov	r2, r8
 80042ce:	464b      	mov	r3, r9
 80042d0:	f7fc f98e 	bl	80005f0 <__aeabi_dmul>
 80042d4:	4602      	mov	r2, r0
 80042d6:	460b      	mov	r3, r1
 80042d8:	4630      	mov	r0, r6
 80042da:	4639      	mov	r1, r7
 80042dc:	f7fb ffd4 	bl	8000288 <__aeabi_dsub>
 80042e0:	9e00      	ldr	r6, [sp, #0]
 80042e2:	9f03      	ldr	r7, [sp, #12]
 80042e4:	3630      	adds	r6, #48	; 0x30
 80042e6:	f805 6b01 	strb.w	r6, [r5], #1
 80042ea:	9e02      	ldr	r6, [sp, #8]
 80042ec:	1bae      	subs	r6, r5, r6
 80042ee:	42b7      	cmp	r7, r6
 80042f0:	4602      	mov	r2, r0
 80042f2:	460b      	mov	r3, r1
 80042f4:	d138      	bne.n	8004368 <_dtoa_r+0x6d0>
 80042f6:	f7fb ffc9 	bl	800028c <__adddf3>
 80042fa:	4606      	mov	r6, r0
 80042fc:	460f      	mov	r7, r1
 80042fe:	4602      	mov	r2, r0
 8004300:	460b      	mov	r3, r1
 8004302:	4640      	mov	r0, r8
 8004304:	4649      	mov	r1, r9
 8004306:	f7fc fbe5 	bl	8000ad4 <__aeabi_dcmplt>
 800430a:	b9c8      	cbnz	r0, 8004340 <_dtoa_r+0x6a8>
 800430c:	4632      	mov	r2, r6
 800430e:	463b      	mov	r3, r7
 8004310:	4640      	mov	r0, r8
 8004312:	4649      	mov	r1, r9
 8004314:	f7fc fbd4 	bl	8000ac0 <__aeabi_dcmpeq>
 8004318:	b110      	cbz	r0, 8004320 <_dtoa_r+0x688>
 800431a:	9b00      	ldr	r3, [sp, #0]
 800431c:	07db      	lsls	r3, r3, #31
 800431e:	d40f      	bmi.n	8004340 <_dtoa_r+0x6a8>
 8004320:	4651      	mov	r1, sl
 8004322:	4620      	mov	r0, r4
 8004324:	f001 f830 	bl	8005388 <_Bfree>
 8004328:	2300      	movs	r3, #0
 800432a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800432c:	702b      	strb	r3, [r5, #0]
 800432e:	f10b 0301 	add.w	r3, fp, #1
 8004332:	6013      	str	r3, [r2, #0]
 8004334:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004336:	2b00      	cmp	r3, #0
 8004338:	f43f acf8 	beq.w	8003d2c <_dtoa_r+0x94>
 800433c:	601d      	str	r5, [r3, #0]
 800433e:	e4f5      	b.n	8003d2c <_dtoa_r+0x94>
 8004340:	465f      	mov	r7, fp
 8004342:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004346:	2a39      	cmp	r2, #57	; 0x39
 8004348:	f105 33ff 	add.w	r3, r5, #4294967295
 800434c:	d106      	bne.n	800435c <_dtoa_r+0x6c4>
 800434e:	9a02      	ldr	r2, [sp, #8]
 8004350:	429a      	cmp	r2, r3
 8004352:	d107      	bne.n	8004364 <_dtoa_r+0x6cc>
 8004354:	2330      	movs	r3, #48	; 0x30
 8004356:	7013      	strb	r3, [r2, #0]
 8004358:	3701      	adds	r7, #1
 800435a:	4613      	mov	r3, r2
 800435c:	781a      	ldrb	r2, [r3, #0]
 800435e:	3201      	adds	r2, #1
 8004360:	701a      	strb	r2, [r3, #0]
 8004362:	e78d      	b.n	8004280 <_dtoa_r+0x5e8>
 8004364:	461d      	mov	r5, r3
 8004366:	e7ec      	b.n	8004342 <_dtoa_r+0x6aa>
 8004368:	2200      	movs	r2, #0
 800436a:	4ba4      	ldr	r3, [pc, #656]	; (80045fc <_dtoa_r+0x964>)
 800436c:	f7fc f940 	bl	80005f0 <__aeabi_dmul>
 8004370:	2200      	movs	r2, #0
 8004372:	2300      	movs	r3, #0
 8004374:	4606      	mov	r6, r0
 8004376:	460f      	mov	r7, r1
 8004378:	f7fc fba2 	bl	8000ac0 <__aeabi_dcmpeq>
 800437c:	2800      	cmp	r0, #0
 800437e:	d09a      	beq.n	80042b6 <_dtoa_r+0x61e>
 8004380:	e7ce      	b.n	8004320 <_dtoa_r+0x688>
 8004382:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004384:	2a00      	cmp	r2, #0
 8004386:	f000 80cd 	beq.w	8004524 <_dtoa_r+0x88c>
 800438a:	9a07      	ldr	r2, [sp, #28]
 800438c:	2a01      	cmp	r2, #1
 800438e:	f300 80af 	bgt.w	80044f0 <_dtoa_r+0x858>
 8004392:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004394:	2a00      	cmp	r2, #0
 8004396:	f000 80a7 	beq.w	80044e8 <_dtoa_r+0x850>
 800439a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800439e:	9e08      	ldr	r6, [sp, #32]
 80043a0:	9d05      	ldr	r5, [sp, #20]
 80043a2:	9a05      	ldr	r2, [sp, #20]
 80043a4:	441a      	add	r2, r3
 80043a6:	9205      	str	r2, [sp, #20]
 80043a8:	9a06      	ldr	r2, [sp, #24]
 80043aa:	2101      	movs	r1, #1
 80043ac:	441a      	add	r2, r3
 80043ae:	4620      	mov	r0, r4
 80043b0:	9206      	str	r2, [sp, #24]
 80043b2:	f001 f889 	bl	80054c8 <__i2b>
 80043b6:	4607      	mov	r7, r0
 80043b8:	2d00      	cmp	r5, #0
 80043ba:	dd0c      	ble.n	80043d6 <_dtoa_r+0x73e>
 80043bc:	9b06      	ldr	r3, [sp, #24]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	dd09      	ble.n	80043d6 <_dtoa_r+0x73e>
 80043c2:	42ab      	cmp	r3, r5
 80043c4:	9a05      	ldr	r2, [sp, #20]
 80043c6:	bfa8      	it	ge
 80043c8:	462b      	movge	r3, r5
 80043ca:	1ad2      	subs	r2, r2, r3
 80043cc:	9205      	str	r2, [sp, #20]
 80043ce:	9a06      	ldr	r2, [sp, #24]
 80043d0:	1aed      	subs	r5, r5, r3
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	9306      	str	r3, [sp, #24]
 80043d6:	9b08      	ldr	r3, [sp, #32]
 80043d8:	b1f3      	cbz	r3, 8004418 <_dtoa_r+0x780>
 80043da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 80a5 	beq.w	800452c <_dtoa_r+0x894>
 80043e2:	2e00      	cmp	r6, #0
 80043e4:	dd10      	ble.n	8004408 <_dtoa_r+0x770>
 80043e6:	4639      	mov	r1, r7
 80043e8:	4632      	mov	r2, r6
 80043ea:	4620      	mov	r0, r4
 80043ec:	f001 f902 	bl	80055f4 <__pow5mult>
 80043f0:	4652      	mov	r2, sl
 80043f2:	4601      	mov	r1, r0
 80043f4:	4607      	mov	r7, r0
 80043f6:	4620      	mov	r0, r4
 80043f8:	f001 f86f 	bl	80054da <__multiply>
 80043fc:	4651      	mov	r1, sl
 80043fe:	4680      	mov	r8, r0
 8004400:	4620      	mov	r0, r4
 8004402:	f000 ffc1 	bl	8005388 <_Bfree>
 8004406:	46c2      	mov	sl, r8
 8004408:	9b08      	ldr	r3, [sp, #32]
 800440a:	1b9a      	subs	r2, r3, r6
 800440c:	d004      	beq.n	8004418 <_dtoa_r+0x780>
 800440e:	4651      	mov	r1, sl
 8004410:	4620      	mov	r0, r4
 8004412:	f001 f8ef 	bl	80055f4 <__pow5mult>
 8004416:	4682      	mov	sl, r0
 8004418:	2101      	movs	r1, #1
 800441a:	4620      	mov	r0, r4
 800441c:	f001 f854 	bl	80054c8 <__i2b>
 8004420:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004422:	2b00      	cmp	r3, #0
 8004424:	4606      	mov	r6, r0
 8004426:	f340 8083 	ble.w	8004530 <_dtoa_r+0x898>
 800442a:	461a      	mov	r2, r3
 800442c:	4601      	mov	r1, r0
 800442e:	4620      	mov	r0, r4
 8004430:	f001 f8e0 	bl	80055f4 <__pow5mult>
 8004434:	9b07      	ldr	r3, [sp, #28]
 8004436:	2b01      	cmp	r3, #1
 8004438:	4606      	mov	r6, r0
 800443a:	dd7c      	ble.n	8004536 <_dtoa_r+0x89e>
 800443c:	f04f 0800 	mov.w	r8, #0
 8004440:	6933      	ldr	r3, [r6, #16]
 8004442:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004446:	6918      	ldr	r0, [r3, #16]
 8004448:	f000 fff0 	bl	800542c <__hi0bits>
 800444c:	f1c0 0020 	rsb	r0, r0, #32
 8004450:	9b06      	ldr	r3, [sp, #24]
 8004452:	4418      	add	r0, r3
 8004454:	f010 001f 	ands.w	r0, r0, #31
 8004458:	f000 8096 	beq.w	8004588 <_dtoa_r+0x8f0>
 800445c:	f1c0 0320 	rsb	r3, r0, #32
 8004460:	2b04      	cmp	r3, #4
 8004462:	f340 8087 	ble.w	8004574 <_dtoa_r+0x8dc>
 8004466:	9b05      	ldr	r3, [sp, #20]
 8004468:	f1c0 001c 	rsb	r0, r0, #28
 800446c:	4403      	add	r3, r0
 800446e:	9305      	str	r3, [sp, #20]
 8004470:	9b06      	ldr	r3, [sp, #24]
 8004472:	4405      	add	r5, r0
 8004474:	4403      	add	r3, r0
 8004476:	9306      	str	r3, [sp, #24]
 8004478:	9b05      	ldr	r3, [sp, #20]
 800447a:	2b00      	cmp	r3, #0
 800447c:	dd05      	ble.n	800448a <_dtoa_r+0x7f2>
 800447e:	4651      	mov	r1, sl
 8004480:	461a      	mov	r2, r3
 8004482:	4620      	mov	r0, r4
 8004484:	f001 f904 	bl	8005690 <__lshift>
 8004488:	4682      	mov	sl, r0
 800448a:	9b06      	ldr	r3, [sp, #24]
 800448c:	2b00      	cmp	r3, #0
 800448e:	dd05      	ble.n	800449c <_dtoa_r+0x804>
 8004490:	4631      	mov	r1, r6
 8004492:	461a      	mov	r2, r3
 8004494:	4620      	mov	r0, r4
 8004496:	f001 f8fb 	bl	8005690 <__lshift>
 800449a:	4606      	mov	r6, r0
 800449c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d074      	beq.n	800458c <_dtoa_r+0x8f4>
 80044a2:	4631      	mov	r1, r6
 80044a4:	4650      	mov	r0, sl
 80044a6:	f001 f944 	bl	8005732 <__mcmp>
 80044aa:	2800      	cmp	r0, #0
 80044ac:	da6e      	bge.n	800458c <_dtoa_r+0x8f4>
 80044ae:	2300      	movs	r3, #0
 80044b0:	4651      	mov	r1, sl
 80044b2:	220a      	movs	r2, #10
 80044b4:	4620      	mov	r0, r4
 80044b6:	f000 ff7e 	bl	80053b6 <__multadd>
 80044ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80044c0:	4682      	mov	sl, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 81a8 	beq.w	8004818 <_dtoa_r+0xb80>
 80044c8:	2300      	movs	r3, #0
 80044ca:	4639      	mov	r1, r7
 80044cc:	220a      	movs	r2, #10
 80044ce:	4620      	mov	r0, r4
 80044d0:	f000 ff71 	bl	80053b6 <__multadd>
 80044d4:	9b04      	ldr	r3, [sp, #16]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	4607      	mov	r7, r0
 80044da:	f300 80c8 	bgt.w	800466e <_dtoa_r+0x9d6>
 80044de:	9b07      	ldr	r3, [sp, #28]
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	f340 80c4 	ble.w	800466e <_dtoa_r+0x9d6>
 80044e6:	e059      	b.n	800459c <_dtoa_r+0x904>
 80044e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80044ea:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80044ee:	e756      	b.n	800439e <_dtoa_r+0x706>
 80044f0:	9b03      	ldr	r3, [sp, #12]
 80044f2:	1e5e      	subs	r6, r3, #1
 80044f4:	9b08      	ldr	r3, [sp, #32]
 80044f6:	42b3      	cmp	r3, r6
 80044f8:	bfbf      	itttt	lt
 80044fa:	9b08      	ldrlt	r3, [sp, #32]
 80044fc:	9608      	strlt	r6, [sp, #32]
 80044fe:	1af2      	sublt	r2, r6, r3
 8004500:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8004502:	bfb6      	itet	lt
 8004504:	189b      	addlt	r3, r3, r2
 8004506:	1b9e      	subge	r6, r3, r6
 8004508:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800450a:	9b03      	ldr	r3, [sp, #12]
 800450c:	bfb8      	it	lt
 800450e:	2600      	movlt	r6, #0
 8004510:	2b00      	cmp	r3, #0
 8004512:	bfb9      	ittee	lt
 8004514:	9b05      	ldrlt	r3, [sp, #20]
 8004516:	9a03      	ldrlt	r2, [sp, #12]
 8004518:	9d05      	ldrge	r5, [sp, #20]
 800451a:	9b03      	ldrge	r3, [sp, #12]
 800451c:	bfbc      	itt	lt
 800451e:	1a9d      	sublt	r5, r3, r2
 8004520:	2300      	movlt	r3, #0
 8004522:	e73e      	b.n	80043a2 <_dtoa_r+0x70a>
 8004524:	9e08      	ldr	r6, [sp, #32]
 8004526:	9d05      	ldr	r5, [sp, #20]
 8004528:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800452a:	e745      	b.n	80043b8 <_dtoa_r+0x720>
 800452c:	9a08      	ldr	r2, [sp, #32]
 800452e:	e76e      	b.n	800440e <_dtoa_r+0x776>
 8004530:	9b07      	ldr	r3, [sp, #28]
 8004532:	2b01      	cmp	r3, #1
 8004534:	dc19      	bgt.n	800456a <_dtoa_r+0x8d2>
 8004536:	9b00      	ldr	r3, [sp, #0]
 8004538:	b9bb      	cbnz	r3, 800456a <_dtoa_r+0x8d2>
 800453a:	9b01      	ldr	r3, [sp, #4]
 800453c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004540:	b99b      	cbnz	r3, 800456a <_dtoa_r+0x8d2>
 8004542:	9b01      	ldr	r3, [sp, #4]
 8004544:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004548:	0d1b      	lsrs	r3, r3, #20
 800454a:	051b      	lsls	r3, r3, #20
 800454c:	b183      	cbz	r3, 8004570 <_dtoa_r+0x8d8>
 800454e:	9b05      	ldr	r3, [sp, #20]
 8004550:	3301      	adds	r3, #1
 8004552:	9305      	str	r3, [sp, #20]
 8004554:	9b06      	ldr	r3, [sp, #24]
 8004556:	3301      	adds	r3, #1
 8004558:	9306      	str	r3, [sp, #24]
 800455a:	f04f 0801 	mov.w	r8, #1
 800455e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004560:	2b00      	cmp	r3, #0
 8004562:	f47f af6d 	bne.w	8004440 <_dtoa_r+0x7a8>
 8004566:	2001      	movs	r0, #1
 8004568:	e772      	b.n	8004450 <_dtoa_r+0x7b8>
 800456a:	f04f 0800 	mov.w	r8, #0
 800456e:	e7f6      	b.n	800455e <_dtoa_r+0x8c6>
 8004570:	4698      	mov	r8, r3
 8004572:	e7f4      	b.n	800455e <_dtoa_r+0x8c6>
 8004574:	d080      	beq.n	8004478 <_dtoa_r+0x7e0>
 8004576:	9a05      	ldr	r2, [sp, #20]
 8004578:	331c      	adds	r3, #28
 800457a:	441a      	add	r2, r3
 800457c:	9205      	str	r2, [sp, #20]
 800457e:	9a06      	ldr	r2, [sp, #24]
 8004580:	441a      	add	r2, r3
 8004582:	441d      	add	r5, r3
 8004584:	4613      	mov	r3, r2
 8004586:	e776      	b.n	8004476 <_dtoa_r+0x7de>
 8004588:	4603      	mov	r3, r0
 800458a:	e7f4      	b.n	8004576 <_dtoa_r+0x8de>
 800458c:	9b03      	ldr	r3, [sp, #12]
 800458e:	2b00      	cmp	r3, #0
 8004590:	dc36      	bgt.n	8004600 <_dtoa_r+0x968>
 8004592:	9b07      	ldr	r3, [sp, #28]
 8004594:	2b02      	cmp	r3, #2
 8004596:	dd33      	ble.n	8004600 <_dtoa_r+0x968>
 8004598:	9b03      	ldr	r3, [sp, #12]
 800459a:	9304      	str	r3, [sp, #16]
 800459c:	9b04      	ldr	r3, [sp, #16]
 800459e:	b963      	cbnz	r3, 80045ba <_dtoa_r+0x922>
 80045a0:	4631      	mov	r1, r6
 80045a2:	2205      	movs	r2, #5
 80045a4:	4620      	mov	r0, r4
 80045a6:	f000 ff06 	bl	80053b6 <__multadd>
 80045aa:	4601      	mov	r1, r0
 80045ac:	4606      	mov	r6, r0
 80045ae:	4650      	mov	r0, sl
 80045b0:	f001 f8bf 	bl	8005732 <__mcmp>
 80045b4:	2800      	cmp	r0, #0
 80045b6:	f73f adb6 	bgt.w	8004126 <_dtoa_r+0x48e>
 80045ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045bc:	9d02      	ldr	r5, [sp, #8]
 80045be:	ea6f 0b03 	mvn.w	fp, r3
 80045c2:	2300      	movs	r3, #0
 80045c4:	9303      	str	r3, [sp, #12]
 80045c6:	4631      	mov	r1, r6
 80045c8:	4620      	mov	r0, r4
 80045ca:	f000 fedd 	bl	8005388 <_Bfree>
 80045ce:	2f00      	cmp	r7, #0
 80045d0:	f43f aea6 	beq.w	8004320 <_dtoa_r+0x688>
 80045d4:	9b03      	ldr	r3, [sp, #12]
 80045d6:	b12b      	cbz	r3, 80045e4 <_dtoa_r+0x94c>
 80045d8:	42bb      	cmp	r3, r7
 80045da:	d003      	beq.n	80045e4 <_dtoa_r+0x94c>
 80045dc:	4619      	mov	r1, r3
 80045de:	4620      	mov	r0, r4
 80045e0:	f000 fed2 	bl	8005388 <_Bfree>
 80045e4:	4639      	mov	r1, r7
 80045e6:	4620      	mov	r0, r4
 80045e8:	f000 fece 	bl	8005388 <_Bfree>
 80045ec:	e698      	b.n	8004320 <_dtoa_r+0x688>
 80045ee:	2600      	movs	r6, #0
 80045f0:	4637      	mov	r7, r6
 80045f2:	e7e2      	b.n	80045ba <_dtoa_r+0x922>
 80045f4:	46bb      	mov	fp, r7
 80045f6:	4637      	mov	r7, r6
 80045f8:	e595      	b.n	8004126 <_dtoa_r+0x48e>
 80045fa:	bf00      	nop
 80045fc:	40240000 	.word	0x40240000
 8004600:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004602:	bb93      	cbnz	r3, 800466a <_dtoa_r+0x9d2>
 8004604:	9b03      	ldr	r3, [sp, #12]
 8004606:	9304      	str	r3, [sp, #16]
 8004608:	9d02      	ldr	r5, [sp, #8]
 800460a:	4631      	mov	r1, r6
 800460c:	4650      	mov	r0, sl
 800460e:	f7ff fab5 	bl	8003b7c <quorem>
 8004612:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004616:	f805 9b01 	strb.w	r9, [r5], #1
 800461a:	9b02      	ldr	r3, [sp, #8]
 800461c:	9a04      	ldr	r2, [sp, #16]
 800461e:	1aeb      	subs	r3, r5, r3
 8004620:	429a      	cmp	r2, r3
 8004622:	f300 80dc 	bgt.w	80047de <_dtoa_r+0xb46>
 8004626:	9b02      	ldr	r3, [sp, #8]
 8004628:	2a01      	cmp	r2, #1
 800462a:	bfac      	ite	ge
 800462c:	189b      	addge	r3, r3, r2
 800462e:	3301      	addlt	r3, #1
 8004630:	4698      	mov	r8, r3
 8004632:	2300      	movs	r3, #0
 8004634:	9303      	str	r3, [sp, #12]
 8004636:	4651      	mov	r1, sl
 8004638:	2201      	movs	r2, #1
 800463a:	4620      	mov	r0, r4
 800463c:	f001 f828 	bl	8005690 <__lshift>
 8004640:	4631      	mov	r1, r6
 8004642:	4682      	mov	sl, r0
 8004644:	f001 f875 	bl	8005732 <__mcmp>
 8004648:	2800      	cmp	r0, #0
 800464a:	f300 808d 	bgt.w	8004768 <_dtoa_r+0xad0>
 800464e:	d103      	bne.n	8004658 <_dtoa_r+0x9c0>
 8004650:	f019 0f01 	tst.w	r9, #1
 8004654:	f040 8088 	bne.w	8004768 <_dtoa_r+0xad0>
 8004658:	4645      	mov	r5, r8
 800465a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800465e:	2b30      	cmp	r3, #48	; 0x30
 8004660:	f105 32ff 	add.w	r2, r5, #4294967295
 8004664:	d1af      	bne.n	80045c6 <_dtoa_r+0x92e>
 8004666:	4615      	mov	r5, r2
 8004668:	e7f7      	b.n	800465a <_dtoa_r+0x9c2>
 800466a:	9b03      	ldr	r3, [sp, #12]
 800466c:	9304      	str	r3, [sp, #16]
 800466e:	2d00      	cmp	r5, #0
 8004670:	dd05      	ble.n	800467e <_dtoa_r+0x9e6>
 8004672:	4639      	mov	r1, r7
 8004674:	462a      	mov	r2, r5
 8004676:	4620      	mov	r0, r4
 8004678:	f001 f80a 	bl	8005690 <__lshift>
 800467c:	4607      	mov	r7, r0
 800467e:	f1b8 0f00 	cmp.w	r8, #0
 8004682:	d04c      	beq.n	800471e <_dtoa_r+0xa86>
 8004684:	6879      	ldr	r1, [r7, #4]
 8004686:	4620      	mov	r0, r4
 8004688:	f000 fe4a 	bl	8005320 <_Balloc>
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	3202      	adds	r2, #2
 8004690:	4605      	mov	r5, r0
 8004692:	0092      	lsls	r2, r2, #2
 8004694:	f107 010c 	add.w	r1, r7, #12
 8004698:	300c      	adds	r0, #12
 800469a:	f7fe f959 	bl	8002950 <memcpy>
 800469e:	2201      	movs	r2, #1
 80046a0:	4629      	mov	r1, r5
 80046a2:	4620      	mov	r0, r4
 80046a4:	f000 fff4 	bl	8005690 <__lshift>
 80046a8:	9b00      	ldr	r3, [sp, #0]
 80046aa:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80046ae:	9703      	str	r7, [sp, #12]
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	4607      	mov	r7, r0
 80046b6:	9305      	str	r3, [sp, #20]
 80046b8:	4631      	mov	r1, r6
 80046ba:	4650      	mov	r0, sl
 80046bc:	f7ff fa5e 	bl	8003b7c <quorem>
 80046c0:	9903      	ldr	r1, [sp, #12]
 80046c2:	4605      	mov	r5, r0
 80046c4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80046c8:	4650      	mov	r0, sl
 80046ca:	f001 f832 	bl	8005732 <__mcmp>
 80046ce:	463a      	mov	r2, r7
 80046d0:	9000      	str	r0, [sp, #0]
 80046d2:	4631      	mov	r1, r6
 80046d4:	4620      	mov	r0, r4
 80046d6:	f001 f846 	bl	8005766 <__mdiff>
 80046da:	68c3      	ldr	r3, [r0, #12]
 80046dc:	4602      	mov	r2, r0
 80046de:	bb03      	cbnz	r3, 8004722 <_dtoa_r+0xa8a>
 80046e0:	4601      	mov	r1, r0
 80046e2:	9006      	str	r0, [sp, #24]
 80046e4:	4650      	mov	r0, sl
 80046e6:	f001 f824 	bl	8005732 <__mcmp>
 80046ea:	9a06      	ldr	r2, [sp, #24]
 80046ec:	4603      	mov	r3, r0
 80046ee:	4611      	mov	r1, r2
 80046f0:	4620      	mov	r0, r4
 80046f2:	9306      	str	r3, [sp, #24]
 80046f4:	f000 fe48 	bl	8005388 <_Bfree>
 80046f8:	9b06      	ldr	r3, [sp, #24]
 80046fa:	b9a3      	cbnz	r3, 8004726 <_dtoa_r+0xa8e>
 80046fc:	9a07      	ldr	r2, [sp, #28]
 80046fe:	b992      	cbnz	r2, 8004726 <_dtoa_r+0xa8e>
 8004700:	9a05      	ldr	r2, [sp, #20]
 8004702:	b982      	cbnz	r2, 8004726 <_dtoa_r+0xa8e>
 8004704:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004708:	d029      	beq.n	800475e <_dtoa_r+0xac6>
 800470a:	9b00      	ldr	r3, [sp, #0]
 800470c:	2b00      	cmp	r3, #0
 800470e:	dd01      	ble.n	8004714 <_dtoa_r+0xa7c>
 8004710:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8004714:	f108 0501 	add.w	r5, r8, #1
 8004718:	f888 9000 	strb.w	r9, [r8]
 800471c:	e753      	b.n	80045c6 <_dtoa_r+0x92e>
 800471e:	4638      	mov	r0, r7
 8004720:	e7c2      	b.n	80046a8 <_dtoa_r+0xa10>
 8004722:	2301      	movs	r3, #1
 8004724:	e7e3      	b.n	80046ee <_dtoa_r+0xa56>
 8004726:	9a00      	ldr	r2, [sp, #0]
 8004728:	2a00      	cmp	r2, #0
 800472a:	db04      	blt.n	8004736 <_dtoa_r+0xa9e>
 800472c:	d125      	bne.n	800477a <_dtoa_r+0xae2>
 800472e:	9a07      	ldr	r2, [sp, #28]
 8004730:	bb1a      	cbnz	r2, 800477a <_dtoa_r+0xae2>
 8004732:	9a05      	ldr	r2, [sp, #20]
 8004734:	bb0a      	cbnz	r2, 800477a <_dtoa_r+0xae2>
 8004736:	2b00      	cmp	r3, #0
 8004738:	ddec      	ble.n	8004714 <_dtoa_r+0xa7c>
 800473a:	4651      	mov	r1, sl
 800473c:	2201      	movs	r2, #1
 800473e:	4620      	mov	r0, r4
 8004740:	f000 ffa6 	bl	8005690 <__lshift>
 8004744:	4631      	mov	r1, r6
 8004746:	4682      	mov	sl, r0
 8004748:	f000 fff3 	bl	8005732 <__mcmp>
 800474c:	2800      	cmp	r0, #0
 800474e:	dc03      	bgt.n	8004758 <_dtoa_r+0xac0>
 8004750:	d1e0      	bne.n	8004714 <_dtoa_r+0xa7c>
 8004752:	f019 0f01 	tst.w	r9, #1
 8004756:	d0dd      	beq.n	8004714 <_dtoa_r+0xa7c>
 8004758:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800475c:	d1d8      	bne.n	8004710 <_dtoa_r+0xa78>
 800475e:	2339      	movs	r3, #57	; 0x39
 8004760:	f888 3000 	strb.w	r3, [r8]
 8004764:	f108 0801 	add.w	r8, r8, #1
 8004768:	4645      	mov	r5, r8
 800476a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800476e:	2b39      	cmp	r3, #57	; 0x39
 8004770:	f105 32ff 	add.w	r2, r5, #4294967295
 8004774:	d03b      	beq.n	80047ee <_dtoa_r+0xb56>
 8004776:	3301      	adds	r3, #1
 8004778:	e040      	b.n	80047fc <_dtoa_r+0xb64>
 800477a:	2b00      	cmp	r3, #0
 800477c:	f108 0501 	add.w	r5, r8, #1
 8004780:	dd05      	ble.n	800478e <_dtoa_r+0xaf6>
 8004782:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004786:	d0ea      	beq.n	800475e <_dtoa_r+0xac6>
 8004788:	f109 0901 	add.w	r9, r9, #1
 800478c:	e7c4      	b.n	8004718 <_dtoa_r+0xa80>
 800478e:	9b02      	ldr	r3, [sp, #8]
 8004790:	9a04      	ldr	r2, [sp, #16]
 8004792:	f805 9c01 	strb.w	r9, [r5, #-1]
 8004796:	1aeb      	subs	r3, r5, r3
 8004798:	4293      	cmp	r3, r2
 800479a:	46a8      	mov	r8, r5
 800479c:	f43f af4b 	beq.w	8004636 <_dtoa_r+0x99e>
 80047a0:	4651      	mov	r1, sl
 80047a2:	2300      	movs	r3, #0
 80047a4:	220a      	movs	r2, #10
 80047a6:	4620      	mov	r0, r4
 80047a8:	f000 fe05 	bl	80053b6 <__multadd>
 80047ac:	9b03      	ldr	r3, [sp, #12]
 80047ae:	9903      	ldr	r1, [sp, #12]
 80047b0:	42bb      	cmp	r3, r7
 80047b2:	4682      	mov	sl, r0
 80047b4:	f04f 0300 	mov.w	r3, #0
 80047b8:	f04f 020a 	mov.w	r2, #10
 80047bc:	4620      	mov	r0, r4
 80047be:	d104      	bne.n	80047ca <_dtoa_r+0xb32>
 80047c0:	f000 fdf9 	bl	80053b6 <__multadd>
 80047c4:	9003      	str	r0, [sp, #12]
 80047c6:	4607      	mov	r7, r0
 80047c8:	e776      	b.n	80046b8 <_dtoa_r+0xa20>
 80047ca:	f000 fdf4 	bl	80053b6 <__multadd>
 80047ce:	2300      	movs	r3, #0
 80047d0:	9003      	str	r0, [sp, #12]
 80047d2:	220a      	movs	r2, #10
 80047d4:	4639      	mov	r1, r7
 80047d6:	4620      	mov	r0, r4
 80047d8:	f000 fded 	bl	80053b6 <__multadd>
 80047dc:	e7f3      	b.n	80047c6 <_dtoa_r+0xb2e>
 80047de:	4651      	mov	r1, sl
 80047e0:	2300      	movs	r3, #0
 80047e2:	220a      	movs	r2, #10
 80047e4:	4620      	mov	r0, r4
 80047e6:	f000 fde6 	bl	80053b6 <__multadd>
 80047ea:	4682      	mov	sl, r0
 80047ec:	e70d      	b.n	800460a <_dtoa_r+0x972>
 80047ee:	9b02      	ldr	r3, [sp, #8]
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d105      	bne.n	8004800 <_dtoa_r+0xb68>
 80047f4:	9a02      	ldr	r2, [sp, #8]
 80047f6:	f10b 0b01 	add.w	fp, fp, #1
 80047fa:	2331      	movs	r3, #49	; 0x31
 80047fc:	7013      	strb	r3, [r2, #0]
 80047fe:	e6e2      	b.n	80045c6 <_dtoa_r+0x92e>
 8004800:	4615      	mov	r5, r2
 8004802:	e7b2      	b.n	800476a <_dtoa_r+0xad2>
 8004804:	4b09      	ldr	r3, [pc, #36]	; (800482c <_dtoa_r+0xb94>)
 8004806:	f7ff baae 	b.w	8003d66 <_dtoa_r+0xce>
 800480a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800480c:	2b00      	cmp	r3, #0
 800480e:	f47f aa88 	bne.w	8003d22 <_dtoa_r+0x8a>
 8004812:	4b07      	ldr	r3, [pc, #28]	; (8004830 <_dtoa_r+0xb98>)
 8004814:	f7ff baa7 	b.w	8003d66 <_dtoa_r+0xce>
 8004818:	9b04      	ldr	r3, [sp, #16]
 800481a:	2b00      	cmp	r3, #0
 800481c:	f73f aef4 	bgt.w	8004608 <_dtoa_r+0x970>
 8004820:	9b07      	ldr	r3, [sp, #28]
 8004822:	2b02      	cmp	r3, #2
 8004824:	f77f aef0 	ble.w	8004608 <_dtoa_r+0x970>
 8004828:	e6b8      	b.n	800459c <_dtoa_r+0x904>
 800482a:	bf00      	nop
 800482c:	0800645a 	.word	0x0800645a
 8004830:	0800647c 	.word	0x0800647c

08004834 <__sflush_r>:
 8004834:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004838:	b293      	uxth	r3, r2
 800483a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800483e:	4605      	mov	r5, r0
 8004840:	0718      	lsls	r0, r3, #28
 8004842:	460c      	mov	r4, r1
 8004844:	d461      	bmi.n	800490a <__sflush_r+0xd6>
 8004846:	684b      	ldr	r3, [r1, #4]
 8004848:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800484c:	2b00      	cmp	r3, #0
 800484e:	818a      	strh	r2, [r1, #12]
 8004850:	dc05      	bgt.n	800485e <__sflush_r+0x2a>
 8004852:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004854:	2b00      	cmp	r3, #0
 8004856:	dc02      	bgt.n	800485e <__sflush_r+0x2a>
 8004858:	2000      	movs	r0, #0
 800485a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800485e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004860:	2e00      	cmp	r6, #0
 8004862:	d0f9      	beq.n	8004858 <__sflush_r+0x24>
 8004864:	2300      	movs	r3, #0
 8004866:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800486a:	682f      	ldr	r7, [r5, #0]
 800486c:	602b      	str	r3, [r5, #0]
 800486e:	d037      	beq.n	80048e0 <__sflush_r+0xac>
 8004870:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004872:	89a3      	ldrh	r3, [r4, #12]
 8004874:	075a      	lsls	r2, r3, #29
 8004876:	d505      	bpl.n	8004884 <__sflush_r+0x50>
 8004878:	6863      	ldr	r3, [r4, #4]
 800487a:	1ac0      	subs	r0, r0, r3
 800487c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800487e:	b10b      	cbz	r3, 8004884 <__sflush_r+0x50>
 8004880:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004882:	1ac0      	subs	r0, r0, r3
 8004884:	2300      	movs	r3, #0
 8004886:	4602      	mov	r2, r0
 8004888:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800488a:	6a21      	ldr	r1, [r4, #32]
 800488c:	4628      	mov	r0, r5
 800488e:	47b0      	blx	r6
 8004890:	1c43      	adds	r3, r0, #1
 8004892:	89a3      	ldrh	r3, [r4, #12]
 8004894:	d106      	bne.n	80048a4 <__sflush_r+0x70>
 8004896:	6829      	ldr	r1, [r5, #0]
 8004898:	291d      	cmp	r1, #29
 800489a:	d84f      	bhi.n	800493c <__sflush_r+0x108>
 800489c:	4a2d      	ldr	r2, [pc, #180]	; (8004954 <__sflush_r+0x120>)
 800489e:	40ca      	lsrs	r2, r1
 80048a0:	07d6      	lsls	r6, r2, #31
 80048a2:	d54b      	bpl.n	800493c <__sflush_r+0x108>
 80048a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048a8:	b21b      	sxth	r3, r3
 80048aa:	2200      	movs	r2, #0
 80048ac:	6062      	str	r2, [r4, #4]
 80048ae:	04d9      	lsls	r1, r3, #19
 80048b0:	6922      	ldr	r2, [r4, #16]
 80048b2:	81a3      	strh	r3, [r4, #12]
 80048b4:	6022      	str	r2, [r4, #0]
 80048b6:	d504      	bpl.n	80048c2 <__sflush_r+0x8e>
 80048b8:	1c42      	adds	r2, r0, #1
 80048ba:	d101      	bne.n	80048c0 <__sflush_r+0x8c>
 80048bc:	682b      	ldr	r3, [r5, #0]
 80048be:	b903      	cbnz	r3, 80048c2 <__sflush_r+0x8e>
 80048c0:	6560      	str	r0, [r4, #84]	; 0x54
 80048c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80048c4:	602f      	str	r7, [r5, #0]
 80048c6:	2900      	cmp	r1, #0
 80048c8:	d0c6      	beq.n	8004858 <__sflush_r+0x24>
 80048ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80048ce:	4299      	cmp	r1, r3
 80048d0:	d002      	beq.n	80048d8 <__sflush_r+0xa4>
 80048d2:	4628      	mov	r0, r5
 80048d4:	f000 f9aa 	bl	8004c2c <_free_r>
 80048d8:	2000      	movs	r0, #0
 80048da:	6360      	str	r0, [r4, #52]	; 0x34
 80048dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048e0:	6a21      	ldr	r1, [r4, #32]
 80048e2:	2301      	movs	r3, #1
 80048e4:	4628      	mov	r0, r5
 80048e6:	47b0      	blx	r6
 80048e8:	1c41      	adds	r1, r0, #1
 80048ea:	d1c2      	bne.n	8004872 <__sflush_r+0x3e>
 80048ec:	682b      	ldr	r3, [r5, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d0bf      	beq.n	8004872 <__sflush_r+0x3e>
 80048f2:	2b1d      	cmp	r3, #29
 80048f4:	d001      	beq.n	80048fa <__sflush_r+0xc6>
 80048f6:	2b16      	cmp	r3, #22
 80048f8:	d101      	bne.n	80048fe <__sflush_r+0xca>
 80048fa:	602f      	str	r7, [r5, #0]
 80048fc:	e7ac      	b.n	8004858 <__sflush_r+0x24>
 80048fe:	89a3      	ldrh	r3, [r4, #12]
 8004900:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004904:	81a3      	strh	r3, [r4, #12]
 8004906:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800490a:	690f      	ldr	r7, [r1, #16]
 800490c:	2f00      	cmp	r7, #0
 800490e:	d0a3      	beq.n	8004858 <__sflush_r+0x24>
 8004910:	079b      	lsls	r3, r3, #30
 8004912:	680e      	ldr	r6, [r1, #0]
 8004914:	bf08      	it	eq
 8004916:	694b      	ldreq	r3, [r1, #20]
 8004918:	600f      	str	r7, [r1, #0]
 800491a:	bf18      	it	ne
 800491c:	2300      	movne	r3, #0
 800491e:	eba6 0807 	sub.w	r8, r6, r7
 8004922:	608b      	str	r3, [r1, #8]
 8004924:	f1b8 0f00 	cmp.w	r8, #0
 8004928:	dd96      	ble.n	8004858 <__sflush_r+0x24>
 800492a:	4643      	mov	r3, r8
 800492c:	463a      	mov	r2, r7
 800492e:	6a21      	ldr	r1, [r4, #32]
 8004930:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004932:	4628      	mov	r0, r5
 8004934:	47b0      	blx	r6
 8004936:	2800      	cmp	r0, #0
 8004938:	dc07      	bgt.n	800494a <__sflush_r+0x116>
 800493a:	89a3      	ldrh	r3, [r4, #12]
 800493c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004940:	81a3      	strh	r3, [r4, #12]
 8004942:	f04f 30ff 	mov.w	r0, #4294967295
 8004946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800494a:	4407      	add	r7, r0
 800494c:	eba8 0800 	sub.w	r8, r8, r0
 8004950:	e7e8      	b.n	8004924 <__sflush_r+0xf0>
 8004952:	bf00      	nop
 8004954:	20400001 	.word	0x20400001

08004958 <_fflush_r>:
 8004958:	b538      	push	{r3, r4, r5, lr}
 800495a:	690b      	ldr	r3, [r1, #16]
 800495c:	4605      	mov	r5, r0
 800495e:	460c      	mov	r4, r1
 8004960:	b913      	cbnz	r3, 8004968 <_fflush_r+0x10>
 8004962:	2500      	movs	r5, #0
 8004964:	4628      	mov	r0, r5
 8004966:	bd38      	pop	{r3, r4, r5, pc}
 8004968:	b118      	cbz	r0, 8004972 <_fflush_r+0x1a>
 800496a:	6983      	ldr	r3, [r0, #24]
 800496c:	b90b      	cbnz	r3, 8004972 <_fflush_r+0x1a>
 800496e:	f000 f887 	bl	8004a80 <__sinit>
 8004972:	4b14      	ldr	r3, [pc, #80]	; (80049c4 <_fflush_r+0x6c>)
 8004974:	429c      	cmp	r4, r3
 8004976:	d11b      	bne.n	80049b0 <_fflush_r+0x58>
 8004978:	686c      	ldr	r4, [r5, #4]
 800497a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0ef      	beq.n	8004962 <_fflush_r+0xa>
 8004982:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004984:	07d0      	lsls	r0, r2, #31
 8004986:	d404      	bmi.n	8004992 <_fflush_r+0x3a>
 8004988:	0599      	lsls	r1, r3, #22
 800498a:	d402      	bmi.n	8004992 <_fflush_r+0x3a>
 800498c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800498e:	f000 fa37 	bl	8004e00 <__retarget_lock_acquire_recursive>
 8004992:	4628      	mov	r0, r5
 8004994:	4621      	mov	r1, r4
 8004996:	f7ff ff4d 	bl	8004834 <__sflush_r>
 800499a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800499c:	07da      	lsls	r2, r3, #31
 800499e:	4605      	mov	r5, r0
 80049a0:	d4e0      	bmi.n	8004964 <_fflush_r+0xc>
 80049a2:	89a3      	ldrh	r3, [r4, #12]
 80049a4:	059b      	lsls	r3, r3, #22
 80049a6:	d4dd      	bmi.n	8004964 <_fflush_r+0xc>
 80049a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049aa:	f000 fa2a 	bl	8004e02 <__retarget_lock_release_recursive>
 80049ae:	e7d9      	b.n	8004964 <_fflush_r+0xc>
 80049b0:	4b05      	ldr	r3, [pc, #20]	; (80049c8 <_fflush_r+0x70>)
 80049b2:	429c      	cmp	r4, r3
 80049b4:	d101      	bne.n	80049ba <_fflush_r+0x62>
 80049b6:	68ac      	ldr	r4, [r5, #8]
 80049b8:	e7df      	b.n	800497a <_fflush_r+0x22>
 80049ba:	4b04      	ldr	r3, [pc, #16]	; (80049cc <_fflush_r+0x74>)
 80049bc:	429c      	cmp	r4, r3
 80049be:	bf08      	it	eq
 80049c0:	68ec      	ldreq	r4, [r5, #12]
 80049c2:	e7da      	b.n	800497a <_fflush_r+0x22>
 80049c4:	080064ac 	.word	0x080064ac
 80049c8:	080064cc 	.word	0x080064cc
 80049cc:	0800648c 	.word	0x0800648c

080049d0 <_cleanup_r>:
 80049d0:	4901      	ldr	r1, [pc, #4]	; (80049d8 <_cleanup_r+0x8>)
 80049d2:	f000 b9e7 	b.w	8004da4 <_fwalk_reent>
 80049d6:	bf00      	nop
 80049d8:	08005a71 	.word	0x08005a71

080049dc <std.isra.0>:
 80049dc:	2300      	movs	r3, #0
 80049de:	b510      	push	{r4, lr}
 80049e0:	4604      	mov	r4, r0
 80049e2:	6003      	str	r3, [r0, #0]
 80049e4:	6043      	str	r3, [r0, #4]
 80049e6:	6083      	str	r3, [r0, #8]
 80049e8:	8181      	strh	r1, [r0, #12]
 80049ea:	6643      	str	r3, [r0, #100]	; 0x64
 80049ec:	81c2      	strh	r2, [r0, #14]
 80049ee:	6103      	str	r3, [r0, #16]
 80049f0:	6143      	str	r3, [r0, #20]
 80049f2:	6183      	str	r3, [r0, #24]
 80049f4:	4619      	mov	r1, r3
 80049f6:	2208      	movs	r2, #8
 80049f8:	305c      	adds	r0, #92	; 0x5c
 80049fa:	f7fd ffb4 	bl	8002966 <memset>
 80049fe:	4b05      	ldr	r3, [pc, #20]	; (8004a14 <std.isra.0+0x38>)
 8004a00:	6263      	str	r3, [r4, #36]	; 0x24
 8004a02:	4b05      	ldr	r3, [pc, #20]	; (8004a18 <std.isra.0+0x3c>)
 8004a04:	62a3      	str	r3, [r4, #40]	; 0x28
 8004a06:	4b05      	ldr	r3, [pc, #20]	; (8004a1c <std.isra.0+0x40>)
 8004a08:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004a0a:	4b05      	ldr	r3, [pc, #20]	; (8004a20 <std.isra.0+0x44>)
 8004a0c:	6224      	str	r4, [r4, #32]
 8004a0e:	6323      	str	r3, [r4, #48]	; 0x30
 8004a10:	bd10      	pop	{r4, pc}
 8004a12:	bf00      	nop
 8004a14:	080058e1 	.word	0x080058e1
 8004a18:	08005903 	.word	0x08005903
 8004a1c:	0800593b 	.word	0x0800593b
 8004a20:	0800595f 	.word	0x0800595f

08004a24 <__sfmoreglue>:
 8004a24:	b570      	push	{r4, r5, r6, lr}
 8004a26:	1e4a      	subs	r2, r1, #1
 8004a28:	2568      	movs	r5, #104	; 0x68
 8004a2a:	4355      	muls	r5, r2
 8004a2c:	460e      	mov	r6, r1
 8004a2e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004a32:	f000 fa5b 	bl	8004eec <_malloc_r>
 8004a36:	4604      	mov	r4, r0
 8004a38:	b140      	cbz	r0, 8004a4c <__sfmoreglue+0x28>
 8004a3a:	2100      	movs	r1, #0
 8004a3c:	e880 0042 	stmia.w	r0, {r1, r6}
 8004a40:	300c      	adds	r0, #12
 8004a42:	60a0      	str	r0, [r4, #8]
 8004a44:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004a48:	f7fd ff8d 	bl	8002966 <memset>
 8004a4c:	4620      	mov	r0, r4
 8004a4e:	bd70      	pop	{r4, r5, r6, pc}

08004a50 <__sfp_lock_acquire>:
 8004a50:	4801      	ldr	r0, [pc, #4]	; (8004a58 <__sfp_lock_acquire+0x8>)
 8004a52:	f000 b9d5 	b.w	8004e00 <__retarget_lock_acquire_recursive>
 8004a56:	bf00      	nop
 8004a58:	20000ca0 	.word	0x20000ca0

08004a5c <__sfp_lock_release>:
 8004a5c:	4801      	ldr	r0, [pc, #4]	; (8004a64 <__sfp_lock_release+0x8>)
 8004a5e:	f000 b9d0 	b.w	8004e02 <__retarget_lock_release_recursive>
 8004a62:	bf00      	nop
 8004a64:	20000ca0 	.word	0x20000ca0

08004a68 <__sinit_lock_acquire>:
 8004a68:	4801      	ldr	r0, [pc, #4]	; (8004a70 <__sinit_lock_acquire+0x8>)
 8004a6a:	f000 b9c9 	b.w	8004e00 <__retarget_lock_acquire_recursive>
 8004a6e:	bf00      	nop
 8004a70:	20000c9b 	.word	0x20000c9b

08004a74 <__sinit_lock_release>:
 8004a74:	4801      	ldr	r0, [pc, #4]	; (8004a7c <__sinit_lock_release+0x8>)
 8004a76:	f000 b9c4 	b.w	8004e02 <__retarget_lock_release_recursive>
 8004a7a:	bf00      	nop
 8004a7c:	20000c9b 	.word	0x20000c9b

08004a80 <__sinit>:
 8004a80:	b510      	push	{r4, lr}
 8004a82:	4604      	mov	r4, r0
 8004a84:	f7ff fff0 	bl	8004a68 <__sinit_lock_acquire>
 8004a88:	69a3      	ldr	r3, [r4, #24]
 8004a8a:	b11b      	cbz	r3, 8004a94 <__sinit+0x14>
 8004a8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a90:	f7ff bff0 	b.w	8004a74 <__sinit_lock_release>
 8004a94:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8004a98:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8004a9c:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8004aa0:	4b12      	ldr	r3, [pc, #72]	; (8004aec <__sinit+0x6c>)
 8004aa2:	4a13      	ldr	r2, [pc, #76]	; (8004af0 <__sinit+0x70>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	62a2      	str	r2, [r4, #40]	; 0x28
 8004aa8:	429c      	cmp	r4, r3
 8004aaa:	bf04      	itt	eq
 8004aac:	2301      	moveq	r3, #1
 8004aae:	61a3      	streq	r3, [r4, #24]
 8004ab0:	4620      	mov	r0, r4
 8004ab2:	f000 f81f 	bl	8004af4 <__sfp>
 8004ab6:	6060      	str	r0, [r4, #4]
 8004ab8:	4620      	mov	r0, r4
 8004aba:	f000 f81b 	bl	8004af4 <__sfp>
 8004abe:	60a0      	str	r0, [r4, #8]
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	f000 f817 	bl	8004af4 <__sfp>
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	60e0      	str	r0, [r4, #12]
 8004aca:	2104      	movs	r1, #4
 8004acc:	6860      	ldr	r0, [r4, #4]
 8004ace:	f7ff ff85 	bl	80049dc <std.isra.0>
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	2109      	movs	r1, #9
 8004ad6:	68a0      	ldr	r0, [r4, #8]
 8004ad8:	f7ff ff80 	bl	80049dc <std.isra.0>
 8004adc:	2202      	movs	r2, #2
 8004ade:	2112      	movs	r1, #18
 8004ae0:	68e0      	ldr	r0, [r4, #12]
 8004ae2:	f7ff ff7b 	bl	80049dc <std.isra.0>
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	61a3      	str	r3, [r4, #24]
 8004aea:	e7cf      	b.n	8004a8c <__sinit+0xc>
 8004aec:	08006424 	.word	0x08006424
 8004af0:	080049d1 	.word	0x080049d1

08004af4 <__sfp>:
 8004af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004af6:	4607      	mov	r7, r0
 8004af8:	f7ff ffaa 	bl	8004a50 <__sfp_lock_acquire>
 8004afc:	4b1f      	ldr	r3, [pc, #124]	; (8004b7c <__sfp+0x88>)
 8004afe:	681e      	ldr	r6, [r3, #0]
 8004b00:	69b3      	ldr	r3, [r6, #24]
 8004b02:	b913      	cbnz	r3, 8004b0a <__sfp+0x16>
 8004b04:	4630      	mov	r0, r6
 8004b06:	f7ff ffbb 	bl	8004a80 <__sinit>
 8004b0a:	36d8      	adds	r6, #216	; 0xd8
 8004b0c:	68b4      	ldr	r4, [r6, #8]
 8004b0e:	6873      	ldr	r3, [r6, #4]
 8004b10:	3b01      	subs	r3, #1
 8004b12:	d503      	bpl.n	8004b1c <__sfp+0x28>
 8004b14:	6833      	ldr	r3, [r6, #0]
 8004b16:	b133      	cbz	r3, 8004b26 <__sfp+0x32>
 8004b18:	6836      	ldr	r6, [r6, #0]
 8004b1a:	e7f7      	b.n	8004b0c <__sfp+0x18>
 8004b1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004b20:	b17d      	cbz	r5, 8004b42 <__sfp+0x4e>
 8004b22:	3468      	adds	r4, #104	; 0x68
 8004b24:	e7f4      	b.n	8004b10 <__sfp+0x1c>
 8004b26:	2104      	movs	r1, #4
 8004b28:	4638      	mov	r0, r7
 8004b2a:	f7ff ff7b 	bl	8004a24 <__sfmoreglue>
 8004b2e:	4604      	mov	r4, r0
 8004b30:	6030      	str	r0, [r6, #0]
 8004b32:	2800      	cmp	r0, #0
 8004b34:	d1f0      	bne.n	8004b18 <__sfp+0x24>
 8004b36:	f7ff ff91 	bl	8004a5c <__sfp_lock_release>
 8004b3a:	230c      	movs	r3, #12
 8004b3c:	603b      	str	r3, [r7, #0]
 8004b3e:	4620      	mov	r0, r4
 8004b40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004b46:	81e3      	strh	r3, [r4, #14]
 8004b48:	2301      	movs	r3, #1
 8004b4a:	81a3      	strh	r3, [r4, #12]
 8004b4c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004b50:	6665      	str	r5, [r4, #100]	; 0x64
 8004b52:	f000 f953 	bl	8004dfc <__retarget_lock_init_recursive>
 8004b56:	f7ff ff81 	bl	8004a5c <__sfp_lock_release>
 8004b5a:	6025      	str	r5, [r4, #0]
 8004b5c:	60a5      	str	r5, [r4, #8]
 8004b5e:	6065      	str	r5, [r4, #4]
 8004b60:	6125      	str	r5, [r4, #16]
 8004b62:	6165      	str	r5, [r4, #20]
 8004b64:	61a5      	str	r5, [r4, #24]
 8004b66:	2208      	movs	r2, #8
 8004b68:	4629      	mov	r1, r5
 8004b6a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004b6e:	f7fd fefa 	bl	8002966 <memset>
 8004b72:	6365      	str	r5, [r4, #52]	; 0x34
 8004b74:	63a5      	str	r5, [r4, #56]	; 0x38
 8004b76:	64a5      	str	r5, [r4, #72]	; 0x48
 8004b78:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004b7a:	e7e0      	b.n	8004b3e <__sfp+0x4a>
 8004b7c:	08006424 	.word	0x08006424

08004b80 <_malloc_trim_r>:
 8004b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b84:	4f25      	ldr	r7, [pc, #148]	; (8004c1c <_malloc_trim_r+0x9c>)
 8004b86:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8004c28 <_malloc_trim_r+0xa8>
 8004b8a:	4689      	mov	r9, r1
 8004b8c:	4606      	mov	r6, r0
 8004b8e:	f000 fbbb 	bl	8005308 <__malloc_lock>
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	685d      	ldr	r5, [r3, #4]
 8004b96:	f1a8 0411 	sub.w	r4, r8, #17
 8004b9a:	f025 0503 	bic.w	r5, r5, #3
 8004b9e:	eba4 0409 	sub.w	r4, r4, r9
 8004ba2:	442c      	add	r4, r5
 8004ba4:	fbb4 f4f8 	udiv	r4, r4, r8
 8004ba8:	3c01      	subs	r4, #1
 8004baa:	fb08 f404 	mul.w	r4, r8, r4
 8004bae:	4544      	cmp	r4, r8
 8004bb0:	da05      	bge.n	8004bbe <_malloc_trim_r+0x3e>
 8004bb2:	4630      	mov	r0, r6
 8004bb4:	f000 fbae 	bl	8005314 <__malloc_unlock>
 8004bb8:	2000      	movs	r0, #0
 8004bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bbe:	2100      	movs	r1, #0
 8004bc0:	4630      	mov	r0, r6
 8004bc2:	f000 fe7d 	bl	80058c0 <_sbrk_r>
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	442b      	add	r3, r5
 8004bca:	4298      	cmp	r0, r3
 8004bcc:	d1f1      	bne.n	8004bb2 <_malloc_trim_r+0x32>
 8004bce:	4261      	negs	r1, r4
 8004bd0:	4630      	mov	r0, r6
 8004bd2:	f000 fe75 	bl	80058c0 <_sbrk_r>
 8004bd6:	3001      	adds	r0, #1
 8004bd8:	d110      	bne.n	8004bfc <_malloc_trim_r+0x7c>
 8004bda:	2100      	movs	r1, #0
 8004bdc:	4630      	mov	r0, r6
 8004bde:	f000 fe6f 	bl	80058c0 <_sbrk_r>
 8004be2:	68ba      	ldr	r2, [r7, #8]
 8004be4:	1a83      	subs	r3, r0, r2
 8004be6:	2b0f      	cmp	r3, #15
 8004be8:	dde3      	ble.n	8004bb2 <_malloc_trim_r+0x32>
 8004bea:	490d      	ldr	r1, [pc, #52]	; (8004c20 <_malloc_trim_r+0xa0>)
 8004bec:	6809      	ldr	r1, [r1, #0]
 8004bee:	1a40      	subs	r0, r0, r1
 8004bf0:	490c      	ldr	r1, [pc, #48]	; (8004c24 <_malloc_trim_r+0xa4>)
 8004bf2:	f043 0301 	orr.w	r3, r3, #1
 8004bf6:	6008      	str	r0, [r1, #0]
 8004bf8:	6053      	str	r3, [r2, #4]
 8004bfa:	e7da      	b.n	8004bb2 <_malloc_trim_r+0x32>
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	4a09      	ldr	r2, [pc, #36]	; (8004c24 <_malloc_trim_r+0xa4>)
 8004c00:	1b2d      	subs	r5, r5, r4
 8004c02:	f045 0501 	orr.w	r5, r5, #1
 8004c06:	605d      	str	r5, [r3, #4]
 8004c08:	6813      	ldr	r3, [r2, #0]
 8004c0a:	4630      	mov	r0, r6
 8004c0c:	1b1c      	subs	r4, r3, r4
 8004c0e:	6014      	str	r4, [r2, #0]
 8004c10:	f000 fb80 	bl	8005314 <__malloc_unlock>
 8004c14:	2001      	movs	r0, #1
 8004c16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c1a:	bf00      	nop
 8004c1c:	20000104 	.word	0x20000104
 8004c20:	2000050c 	.word	0x2000050c
 8004c24:	200006b0 	.word	0x200006b0
 8004c28:	00000080 	.word	0x00000080

08004c2c <_free_r>:
 8004c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c30:	4604      	mov	r4, r0
 8004c32:	4688      	mov	r8, r1
 8004c34:	2900      	cmp	r1, #0
 8004c36:	f000 80ab 	beq.w	8004d90 <_free_r+0x164>
 8004c3a:	f000 fb65 	bl	8005308 <__malloc_lock>
 8004c3e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8004c42:	4d54      	ldr	r5, [pc, #336]	; (8004d94 <_free_r+0x168>)
 8004c44:	f022 0001 	bic.w	r0, r2, #1
 8004c48:	f1a8 0308 	sub.w	r3, r8, #8
 8004c4c:	181f      	adds	r7, r3, r0
 8004c4e:	68a9      	ldr	r1, [r5, #8]
 8004c50:	687e      	ldr	r6, [r7, #4]
 8004c52:	428f      	cmp	r7, r1
 8004c54:	f026 0603 	bic.w	r6, r6, #3
 8004c58:	f002 0201 	and.w	r2, r2, #1
 8004c5c:	d11b      	bne.n	8004c96 <_free_r+0x6a>
 8004c5e:	4430      	add	r0, r6
 8004c60:	b93a      	cbnz	r2, 8004c72 <_free_r+0x46>
 8004c62:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8004c66:	1a9b      	subs	r3, r3, r2
 8004c68:	4410      	add	r0, r2
 8004c6a:	6899      	ldr	r1, [r3, #8]
 8004c6c:	68da      	ldr	r2, [r3, #12]
 8004c6e:	60ca      	str	r2, [r1, #12]
 8004c70:	6091      	str	r1, [r2, #8]
 8004c72:	f040 0201 	orr.w	r2, r0, #1
 8004c76:	605a      	str	r2, [r3, #4]
 8004c78:	60ab      	str	r3, [r5, #8]
 8004c7a:	4b47      	ldr	r3, [pc, #284]	; (8004d98 <_free_r+0x16c>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4298      	cmp	r0, r3
 8004c80:	d304      	bcc.n	8004c8c <_free_r+0x60>
 8004c82:	4b46      	ldr	r3, [pc, #280]	; (8004d9c <_free_r+0x170>)
 8004c84:	4620      	mov	r0, r4
 8004c86:	6819      	ldr	r1, [r3, #0]
 8004c88:	f7ff ff7a 	bl	8004b80 <_malloc_trim_r>
 8004c8c:	4620      	mov	r0, r4
 8004c8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c92:	f000 bb3f 	b.w	8005314 <__malloc_unlock>
 8004c96:	607e      	str	r6, [r7, #4]
 8004c98:	2a00      	cmp	r2, #0
 8004c9a:	d139      	bne.n	8004d10 <_free_r+0xe4>
 8004c9c:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8004ca0:	1a5b      	subs	r3, r3, r1
 8004ca2:	4408      	add	r0, r1
 8004ca4:	6899      	ldr	r1, [r3, #8]
 8004ca6:	f105 0e08 	add.w	lr, r5, #8
 8004caa:	4571      	cmp	r1, lr
 8004cac:	d032      	beq.n	8004d14 <_free_r+0xe8>
 8004cae:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8004cb2:	f8c1 e00c 	str.w	lr, [r1, #12]
 8004cb6:	f8ce 1008 	str.w	r1, [lr, #8]
 8004cba:	19b9      	adds	r1, r7, r6
 8004cbc:	6849      	ldr	r1, [r1, #4]
 8004cbe:	07c9      	lsls	r1, r1, #31
 8004cc0:	d40a      	bmi.n	8004cd8 <_free_r+0xac>
 8004cc2:	4430      	add	r0, r6
 8004cc4:	68b9      	ldr	r1, [r7, #8]
 8004cc6:	bb3a      	cbnz	r2, 8004d18 <_free_r+0xec>
 8004cc8:	4e35      	ldr	r6, [pc, #212]	; (8004da0 <_free_r+0x174>)
 8004cca:	42b1      	cmp	r1, r6
 8004ccc:	d124      	bne.n	8004d18 <_free_r+0xec>
 8004cce:	616b      	str	r3, [r5, #20]
 8004cd0:	612b      	str	r3, [r5, #16]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	60d9      	str	r1, [r3, #12]
 8004cd6:	6099      	str	r1, [r3, #8]
 8004cd8:	f040 0101 	orr.w	r1, r0, #1
 8004cdc:	6059      	str	r1, [r3, #4]
 8004cde:	5018      	str	r0, [r3, r0]
 8004ce0:	2a00      	cmp	r2, #0
 8004ce2:	d1d3      	bne.n	8004c8c <_free_r+0x60>
 8004ce4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004ce8:	d21a      	bcs.n	8004d20 <_free_r+0xf4>
 8004cea:	08c0      	lsrs	r0, r0, #3
 8004cec:	1081      	asrs	r1, r0, #2
 8004cee:	2201      	movs	r2, #1
 8004cf0:	408a      	lsls	r2, r1
 8004cf2:	6869      	ldr	r1, [r5, #4]
 8004cf4:	3001      	adds	r0, #1
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	606a      	str	r2, [r5, #4]
 8004cfa:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8004cfe:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8004d02:	6099      	str	r1, [r3, #8]
 8004d04:	3a08      	subs	r2, #8
 8004d06:	60da      	str	r2, [r3, #12]
 8004d08:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8004d0c:	60cb      	str	r3, [r1, #12]
 8004d0e:	e7bd      	b.n	8004c8c <_free_r+0x60>
 8004d10:	2200      	movs	r2, #0
 8004d12:	e7d2      	b.n	8004cba <_free_r+0x8e>
 8004d14:	2201      	movs	r2, #1
 8004d16:	e7d0      	b.n	8004cba <_free_r+0x8e>
 8004d18:	68fe      	ldr	r6, [r7, #12]
 8004d1a:	60ce      	str	r6, [r1, #12]
 8004d1c:	60b1      	str	r1, [r6, #8]
 8004d1e:	e7db      	b.n	8004cd8 <_free_r+0xac>
 8004d20:	0a42      	lsrs	r2, r0, #9
 8004d22:	2a04      	cmp	r2, #4
 8004d24:	d813      	bhi.n	8004d4e <_free_r+0x122>
 8004d26:	0982      	lsrs	r2, r0, #6
 8004d28:	3238      	adds	r2, #56	; 0x38
 8004d2a:	1c51      	adds	r1, r2, #1
 8004d2c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8004d30:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8004d34:	428e      	cmp	r6, r1
 8004d36:	d124      	bne.n	8004d82 <_free_r+0x156>
 8004d38:	2001      	movs	r0, #1
 8004d3a:	1092      	asrs	r2, r2, #2
 8004d3c:	fa00 f202 	lsl.w	r2, r0, r2
 8004d40:	6868      	ldr	r0, [r5, #4]
 8004d42:	4302      	orrs	r2, r0
 8004d44:	606a      	str	r2, [r5, #4]
 8004d46:	60de      	str	r6, [r3, #12]
 8004d48:	6099      	str	r1, [r3, #8]
 8004d4a:	60b3      	str	r3, [r6, #8]
 8004d4c:	e7de      	b.n	8004d0c <_free_r+0xe0>
 8004d4e:	2a14      	cmp	r2, #20
 8004d50:	d801      	bhi.n	8004d56 <_free_r+0x12a>
 8004d52:	325b      	adds	r2, #91	; 0x5b
 8004d54:	e7e9      	b.n	8004d2a <_free_r+0xfe>
 8004d56:	2a54      	cmp	r2, #84	; 0x54
 8004d58:	d802      	bhi.n	8004d60 <_free_r+0x134>
 8004d5a:	0b02      	lsrs	r2, r0, #12
 8004d5c:	326e      	adds	r2, #110	; 0x6e
 8004d5e:	e7e4      	b.n	8004d2a <_free_r+0xfe>
 8004d60:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004d64:	d802      	bhi.n	8004d6c <_free_r+0x140>
 8004d66:	0bc2      	lsrs	r2, r0, #15
 8004d68:	3277      	adds	r2, #119	; 0x77
 8004d6a:	e7de      	b.n	8004d2a <_free_r+0xfe>
 8004d6c:	f240 5154 	movw	r1, #1364	; 0x554
 8004d70:	428a      	cmp	r2, r1
 8004d72:	bf9a      	itte	ls
 8004d74:	0c82      	lsrls	r2, r0, #18
 8004d76:	327c      	addls	r2, #124	; 0x7c
 8004d78:	227e      	movhi	r2, #126	; 0x7e
 8004d7a:	e7d6      	b.n	8004d2a <_free_r+0xfe>
 8004d7c:	6889      	ldr	r1, [r1, #8]
 8004d7e:	428e      	cmp	r6, r1
 8004d80:	d004      	beq.n	8004d8c <_free_r+0x160>
 8004d82:	684a      	ldr	r2, [r1, #4]
 8004d84:	f022 0203 	bic.w	r2, r2, #3
 8004d88:	4290      	cmp	r0, r2
 8004d8a:	d3f7      	bcc.n	8004d7c <_free_r+0x150>
 8004d8c:	68ce      	ldr	r6, [r1, #12]
 8004d8e:	e7da      	b.n	8004d46 <_free_r+0x11a>
 8004d90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d94:	20000104 	.word	0x20000104
 8004d98:	20000510 	.word	0x20000510
 8004d9c:	200006e0 	.word	0x200006e0
 8004da0:	2000010c 	.word	0x2000010c

08004da4 <_fwalk_reent>:
 8004da4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004da8:	4680      	mov	r8, r0
 8004daa:	4689      	mov	r9, r1
 8004dac:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 8004db0:	2600      	movs	r6, #0
 8004db2:	b914      	cbnz	r4, 8004dba <_fwalk_reent+0x16>
 8004db4:	4630      	mov	r0, r6
 8004db6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004dba:	68a5      	ldr	r5, [r4, #8]
 8004dbc:	6867      	ldr	r7, [r4, #4]
 8004dbe:	3f01      	subs	r7, #1
 8004dc0:	d501      	bpl.n	8004dc6 <_fwalk_reent+0x22>
 8004dc2:	6824      	ldr	r4, [r4, #0]
 8004dc4:	e7f5      	b.n	8004db2 <_fwalk_reent+0xe>
 8004dc6:	89ab      	ldrh	r3, [r5, #12]
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d907      	bls.n	8004ddc <_fwalk_reent+0x38>
 8004dcc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004dd0:	3301      	adds	r3, #1
 8004dd2:	d003      	beq.n	8004ddc <_fwalk_reent+0x38>
 8004dd4:	4629      	mov	r1, r5
 8004dd6:	4640      	mov	r0, r8
 8004dd8:	47c8      	blx	r9
 8004dda:	4306      	orrs	r6, r0
 8004ddc:	3568      	adds	r5, #104	; 0x68
 8004dde:	e7ee      	b.n	8004dbe <_fwalk_reent+0x1a>

08004de0 <_localeconv_r>:
 8004de0:	4b04      	ldr	r3, [pc, #16]	; (8004df4 <_localeconv_r+0x14>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	6a18      	ldr	r0, [r3, #32]
 8004de6:	4b04      	ldr	r3, [pc, #16]	; (8004df8 <_localeconv_r+0x18>)
 8004de8:	2800      	cmp	r0, #0
 8004dea:	bf08      	it	eq
 8004dec:	4618      	moveq	r0, r3
 8004dee:	30f0      	adds	r0, #240	; 0xf0
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	20000010 	.word	0x20000010
 8004df8:	20000514 	.word	0x20000514

08004dfc <__retarget_lock_init_recursive>:
 8004dfc:	4770      	bx	lr

08004dfe <__retarget_lock_close_recursive>:
 8004dfe:	4770      	bx	lr

08004e00 <__retarget_lock_acquire_recursive>:
 8004e00:	4770      	bx	lr

08004e02 <__retarget_lock_release_recursive>:
 8004e02:	4770      	bx	lr

08004e04 <__swhatbuf_r>:
 8004e04:	b570      	push	{r4, r5, r6, lr}
 8004e06:	460e      	mov	r6, r1
 8004e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e0c:	2900      	cmp	r1, #0
 8004e0e:	b090      	sub	sp, #64	; 0x40
 8004e10:	4614      	mov	r4, r2
 8004e12:	461d      	mov	r5, r3
 8004e14:	da09      	bge.n	8004e2a <__swhatbuf_r+0x26>
 8004e16:	89b3      	ldrh	r3, [r6, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004e1e:	602a      	str	r2, [r5, #0]
 8004e20:	d116      	bne.n	8004e50 <__swhatbuf_r+0x4c>
 8004e22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e26:	6023      	str	r3, [r4, #0]
 8004e28:	e015      	b.n	8004e56 <__swhatbuf_r+0x52>
 8004e2a:	aa01      	add	r2, sp, #4
 8004e2c:	f000 fef6 	bl	8005c1c <_fstat_r>
 8004e30:	2800      	cmp	r0, #0
 8004e32:	dbf0      	blt.n	8004e16 <__swhatbuf_r+0x12>
 8004e34:	9a02      	ldr	r2, [sp, #8]
 8004e36:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004e3a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004e3e:	425a      	negs	r2, r3
 8004e40:	415a      	adcs	r2, r3
 8004e42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e46:	602a      	str	r2, [r5, #0]
 8004e48:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004e4c:	6023      	str	r3, [r4, #0]
 8004e4e:	e002      	b.n	8004e56 <__swhatbuf_r+0x52>
 8004e50:	2340      	movs	r3, #64	; 0x40
 8004e52:	6023      	str	r3, [r4, #0]
 8004e54:	4610      	mov	r0, r2
 8004e56:	b010      	add	sp, #64	; 0x40
 8004e58:	bd70      	pop	{r4, r5, r6, pc}
	...

08004e5c <__smakebuf_r>:
 8004e5c:	898b      	ldrh	r3, [r1, #12]
 8004e5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004e60:	079d      	lsls	r5, r3, #30
 8004e62:	4606      	mov	r6, r0
 8004e64:	460c      	mov	r4, r1
 8004e66:	d507      	bpl.n	8004e78 <__smakebuf_r+0x1c>
 8004e68:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004e6c:	6023      	str	r3, [r4, #0]
 8004e6e:	6123      	str	r3, [r4, #16]
 8004e70:	2301      	movs	r3, #1
 8004e72:	6163      	str	r3, [r4, #20]
 8004e74:	b002      	add	sp, #8
 8004e76:	bd70      	pop	{r4, r5, r6, pc}
 8004e78:	ab01      	add	r3, sp, #4
 8004e7a:	466a      	mov	r2, sp
 8004e7c:	f7ff ffc2 	bl	8004e04 <__swhatbuf_r>
 8004e80:	9900      	ldr	r1, [sp, #0]
 8004e82:	4605      	mov	r5, r0
 8004e84:	4630      	mov	r0, r6
 8004e86:	f000 f831 	bl	8004eec <_malloc_r>
 8004e8a:	b948      	cbnz	r0, 8004ea0 <__smakebuf_r+0x44>
 8004e8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e90:	059a      	lsls	r2, r3, #22
 8004e92:	d4ef      	bmi.n	8004e74 <__smakebuf_r+0x18>
 8004e94:	f023 0303 	bic.w	r3, r3, #3
 8004e98:	f043 0302 	orr.w	r3, r3, #2
 8004e9c:	81a3      	strh	r3, [r4, #12]
 8004e9e:	e7e3      	b.n	8004e68 <__smakebuf_r+0xc>
 8004ea0:	4b0d      	ldr	r3, [pc, #52]	; (8004ed8 <__smakebuf_r+0x7c>)
 8004ea2:	62b3      	str	r3, [r6, #40]	; 0x28
 8004ea4:	89a3      	ldrh	r3, [r4, #12]
 8004ea6:	6020      	str	r0, [r4, #0]
 8004ea8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004eac:	81a3      	strh	r3, [r4, #12]
 8004eae:	9b00      	ldr	r3, [sp, #0]
 8004eb0:	6163      	str	r3, [r4, #20]
 8004eb2:	9b01      	ldr	r3, [sp, #4]
 8004eb4:	6120      	str	r0, [r4, #16]
 8004eb6:	b15b      	cbz	r3, 8004ed0 <__smakebuf_r+0x74>
 8004eb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ebc:	4630      	mov	r0, r6
 8004ebe:	f001 f80d 	bl	8005edc <_isatty_r>
 8004ec2:	b128      	cbz	r0, 8004ed0 <__smakebuf_r+0x74>
 8004ec4:	89a3      	ldrh	r3, [r4, #12]
 8004ec6:	f023 0303 	bic.w	r3, r3, #3
 8004eca:	f043 0301 	orr.w	r3, r3, #1
 8004ece:	81a3      	strh	r3, [r4, #12]
 8004ed0:	89a3      	ldrh	r3, [r4, #12]
 8004ed2:	431d      	orrs	r5, r3
 8004ed4:	81a5      	strh	r5, [r4, #12]
 8004ed6:	e7cd      	b.n	8004e74 <__smakebuf_r+0x18>
 8004ed8:	080049d1 	.word	0x080049d1

08004edc <malloc>:
 8004edc:	4b02      	ldr	r3, [pc, #8]	; (8004ee8 <malloc+0xc>)
 8004ede:	4601      	mov	r1, r0
 8004ee0:	6818      	ldr	r0, [r3, #0]
 8004ee2:	f000 b803 	b.w	8004eec <_malloc_r>
 8004ee6:	bf00      	nop
 8004ee8:	20000010 	.word	0x20000010

08004eec <_malloc_r>:
 8004eec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ef0:	f101 040b 	add.w	r4, r1, #11
 8004ef4:	2c16      	cmp	r4, #22
 8004ef6:	4681      	mov	r9, r0
 8004ef8:	d907      	bls.n	8004f0a <_malloc_r+0x1e>
 8004efa:	f034 0407 	bics.w	r4, r4, #7
 8004efe:	d505      	bpl.n	8004f0c <_malloc_r+0x20>
 8004f00:	230c      	movs	r3, #12
 8004f02:	f8c9 3000 	str.w	r3, [r9]
 8004f06:	2600      	movs	r6, #0
 8004f08:	e131      	b.n	800516e <_malloc_r+0x282>
 8004f0a:	2410      	movs	r4, #16
 8004f0c:	428c      	cmp	r4, r1
 8004f0e:	d3f7      	bcc.n	8004f00 <_malloc_r+0x14>
 8004f10:	4648      	mov	r0, r9
 8004f12:	f000 f9f9 	bl	8005308 <__malloc_lock>
 8004f16:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8004f1a:	4d9c      	ldr	r5, [pc, #624]	; (800518c <_malloc_r+0x2a0>)
 8004f1c:	d236      	bcs.n	8004f8c <_malloc_r+0xa0>
 8004f1e:	f104 0208 	add.w	r2, r4, #8
 8004f22:	442a      	add	r2, r5
 8004f24:	f1a2 0108 	sub.w	r1, r2, #8
 8004f28:	6856      	ldr	r6, [r2, #4]
 8004f2a:	428e      	cmp	r6, r1
 8004f2c:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8004f30:	d102      	bne.n	8004f38 <_malloc_r+0x4c>
 8004f32:	68d6      	ldr	r6, [r2, #12]
 8004f34:	42b2      	cmp	r2, r6
 8004f36:	d010      	beq.n	8004f5a <_malloc_r+0x6e>
 8004f38:	6873      	ldr	r3, [r6, #4]
 8004f3a:	68f2      	ldr	r2, [r6, #12]
 8004f3c:	68b1      	ldr	r1, [r6, #8]
 8004f3e:	f023 0303 	bic.w	r3, r3, #3
 8004f42:	60ca      	str	r2, [r1, #12]
 8004f44:	4433      	add	r3, r6
 8004f46:	6091      	str	r1, [r2, #8]
 8004f48:	685a      	ldr	r2, [r3, #4]
 8004f4a:	f042 0201 	orr.w	r2, r2, #1
 8004f4e:	605a      	str	r2, [r3, #4]
 8004f50:	4648      	mov	r0, r9
 8004f52:	f000 f9df 	bl	8005314 <__malloc_unlock>
 8004f56:	3608      	adds	r6, #8
 8004f58:	e109      	b.n	800516e <_malloc_r+0x282>
 8004f5a:	3302      	adds	r3, #2
 8004f5c:	4a8c      	ldr	r2, [pc, #560]	; (8005190 <_malloc_r+0x2a4>)
 8004f5e:	692e      	ldr	r6, [r5, #16]
 8004f60:	4296      	cmp	r6, r2
 8004f62:	4611      	mov	r1, r2
 8004f64:	d06d      	beq.n	8005042 <_malloc_r+0x156>
 8004f66:	6870      	ldr	r0, [r6, #4]
 8004f68:	f020 0003 	bic.w	r0, r0, #3
 8004f6c:	1b07      	subs	r7, r0, r4
 8004f6e:	2f0f      	cmp	r7, #15
 8004f70:	dd47      	ble.n	8005002 <_malloc_r+0x116>
 8004f72:	1933      	adds	r3, r6, r4
 8004f74:	f044 0401 	orr.w	r4, r4, #1
 8004f78:	6074      	str	r4, [r6, #4]
 8004f7a:	616b      	str	r3, [r5, #20]
 8004f7c:	612b      	str	r3, [r5, #16]
 8004f7e:	60da      	str	r2, [r3, #12]
 8004f80:	609a      	str	r2, [r3, #8]
 8004f82:	f047 0201 	orr.w	r2, r7, #1
 8004f86:	605a      	str	r2, [r3, #4]
 8004f88:	5037      	str	r7, [r6, r0]
 8004f8a:	e7e1      	b.n	8004f50 <_malloc_r+0x64>
 8004f8c:	0a63      	lsrs	r3, r4, #9
 8004f8e:	d02a      	beq.n	8004fe6 <_malloc_r+0xfa>
 8004f90:	2b04      	cmp	r3, #4
 8004f92:	d812      	bhi.n	8004fba <_malloc_r+0xce>
 8004f94:	09a3      	lsrs	r3, r4, #6
 8004f96:	3338      	adds	r3, #56	; 0x38
 8004f98:	1c5a      	adds	r2, r3, #1
 8004f9a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8004f9e:	f1a2 0008 	sub.w	r0, r2, #8
 8004fa2:	6856      	ldr	r6, [r2, #4]
 8004fa4:	4286      	cmp	r6, r0
 8004fa6:	d006      	beq.n	8004fb6 <_malloc_r+0xca>
 8004fa8:	6872      	ldr	r2, [r6, #4]
 8004faa:	f022 0203 	bic.w	r2, r2, #3
 8004fae:	1b11      	subs	r1, r2, r4
 8004fb0:	290f      	cmp	r1, #15
 8004fb2:	dd1c      	ble.n	8004fee <_malloc_r+0x102>
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	e7d0      	b.n	8004f5c <_malloc_r+0x70>
 8004fba:	2b14      	cmp	r3, #20
 8004fbc:	d801      	bhi.n	8004fc2 <_malloc_r+0xd6>
 8004fbe:	335b      	adds	r3, #91	; 0x5b
 8004fc0:	e7ea      	b.n	8004f98 <_malloc_r+0xac>
 8004fc2:	2b54      	cmp	r3, #84	; 0x54
 8004fc4:	d802      	bhi.n	8004fcc <_malloc_r+0xe0>
 8004fc6:	0b23      	lsrs	r3, r4, #12
 8004fc8:	336e      	adds	r3, #110	; 0x6e
 8004fca:	e7e5      	b.n	8004f98 <_malloc_r+0xac>
 8004fcc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8004fd0:	d802      	bhi.n	8004fd8 <_malloc_r+0xec>
 8004fd2:	0be3      	lsrs	r3, r4, #15
 8004fd4:	3377      	adds	r3, #119	; 0x77
 8004fd6:	e7df      	b.n	8004f98 <_malloc_r+0xac>
 8004fd8:	f240 5254 	movw	r2, #1364	; 0x554
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d804      	bhi.n	8004fea <_malloc_r+0xfe>
 8004fe0:	0ca3      	lsrs	r3, r4, #18
 8004fe2:	337c      	adds	r3, #124	; 0x7c
 8004fe4:	e7d8      	b.n	8004f98 <_malloc_r+0xac>
 8004fe6:	233f      	movs	r3, #63	; 0x3f
 8004fe8:	e7d6      	b.n	8004f98 <_malloc_r+0xac>
 8004fea:	237e      	movs	r3, #126	; 0x7e
 8004fec:	e7d4      	b.n	8004f98 <_malloc_r+0xac>
 8004fee:	2900      	cmp	r1, #0
 8004ff0:	68f1      	ldr	r1, [r6, #12]
 8004ff2:	db04      	blt.n	8004ffe <_malloc_r+0x112>
 8004ff4:	68b3      	ldr	r3, [r6, #8]
 8004ff6:	60d9      	str	r1, [r3, #12]
 8004ff8:	608b      	str	r3, [r1, #8]
 8004ffa:	18b3      	adds	r3, r6, r2
 8004ffc:	e7a4      	b.n	8004f48 <_malloc_r+0x5c>
 8004ffe:	460e      	mov	r6, r1
 8005000:	e7d0      	b.n	8004fa4 <_malloc_r+0xb8>
 8005002:	2f00      	cmp	r7, #0
 8005004:	616a      	str	r2, [r5, #20]
 8005006:	612a      	str	r2, [r5, #16]
 8005008:	db05      	blt.n	8005016 <_malloc_r+0x12a>
 800500a:	4430      	add	r0, r6
 800500c:	6843      	ldr	r3, [r0, #4]
 800500e:	f043 0301 	orr.w	r3, r3, #1
 8005012:	6043      	str	r3, [r0, #4]
 8005014:	e79c      	b.n	8004f50 <_malloc_r+0x64>
 8005016:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800501a:	d244      	bcs.n	80050a6 <_malloc_r+0x1ba>
 800501c:	08c0      	lsrs	r0, r0, #3
 800501e:	1087      	asrs	r7, r0, #2
 8005020:	2201      	movs	r2, #1
 8005022:	fa02 f707 	lsl.w	r7, r2, r7
 8005026:	686a      	ldr	r2, [r5, #4]
 8005028:	3001      	adds	r0, #1
 800502a:	433a      	orrs	r2, r7
 800502c:	606a      	str	r2, [r5, #4]
 800502e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005032:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8005036:	60b7      	str	r7, [r6, #8]
 8005038:	3a08      	subs	r2, #8
 800503a:	60f2      	str	r2, [r6, #12]
 800503c:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8005040:	60fe      	str	r6, [r7, #12]
 8005042:	2001      	movs	r0, #1
 8005044:	109a      	asrs	r2, r3, #2
 8005046:	fa00 f202 	lsl.w	r2, r0, r2
 800504a:	6868      	ldr	r0, [r5, #4]
 800504c:	4282      	cmp	r2, r0
 800504e:	f200 80a1 	bhi.w	8005194 <_malloc_r+0x2a8>
 8005052:	4202      	tst	r2, r0
 8005054:	d106      	bne.n	8005064 <_malloc_r+0x178>
 8005056:	f023 0303 	bic.w	r3, r3, #3
 800505a:	0052      	lsls	r2, r2, #1
 800505c:	4202      	tst	r2, r0
 800505e:	f103 0304 	add.w	r3, r3, #4
 8005062:	d0fa      	beq.n	800505a <_malloc_r+0x16e>
 8005064:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8005068:	46e0      	mov	r8, ip
 800506a:	469e      	mov	lr, r3
 800506c:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8005070:	4546      	cmp	r6, r8
 8005072:	d153      	bne.n	800511c <_malloc_r+0x230>
 8005074:	f10e 0e01 	add.w	lr, lr, #1
 8005078:	f01e 0f03 	tst.w	lr, #3
 800507c:	f108 0808 	add.w	r8, r8, #8
 8005080:	d1f4      	bne.n	800506c <_malloc_r+0x180>
 8005082:	0798      	lsls	r0, r3, #30
 8005084:	d179      	bne.n	800517a <_malloc_r+0x28e>
 8005086:	686b      	ldr	r3, [r5, #4]
 8005088:	ea23 0302 	bic.w	r3, r3, r2
 800508c:	606b      	str	r3, [r5, #4]
 800508e:	6868      	ldr	r0, [r5, #4]
 8005090:	0052      	lsls	r2, r2, #1
 8005092:	4282      	cmp	r2, r0
 8005094:	d87e      	bhi.n	8005194 <_malloc_r+0x2a8>
 8005096:	2a00      	cmp	r2, #0
 8005098:	d07c      	beq.n	8005194 <_malloc_r+0x2a8>
 800509a:	4673      	mov	r3, lr
 800509c:	4202      	tst	r2, r0
 800509e:	d1e1      	bne.n	8005064 <_malloc_r+0x178>
 80050a0:	3304      	adds	r3, #4
 80050a2:	0052      	lsls	r2, r2, #1
 80050a4:	e7fa      	b.n	800509c <_malloc_r+0x1b0>
 80050a6:	0a42      	lsrs	r2, r0, #9
 80050a8:	2a04      	cmp	r2, #4
 80050aa:	d815      	bhi.n	80050d8 <_malloc_r+0x1ec>
 80050ac:	0982      	lsrs	r2, r0, #6
 80050ae:	3238      	adds	r2, #56	; 0x38
 80050b0:	1c57      	adds	r7, r2, #1
 80050b2:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80050b6:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80050ba:	45be      	cmp	lr, r7
 80050bc:	d126      	bne.n	800510c <_malloc_r+0x220>
 80050be:	2001      	movs	r0, #1
 80050c0:	1092      	asrs	r2, r2, #2
 80050c2:	fa00 f202 	lsl.w	r2, r0, r2
 80050c6:	6868      	ldr	r0, [r5, #4]
 80050c8:	4310      	orrs	r0, r2
 80050ca:	6068      	str	r0, [r5, #4]
 80050cc:	f8c6 e00c 	str.w	lr, [r6, #12]
 80050d0:	60b7      	str	r7, [r6, #8]
 80050d2:	f8ce 6008 	str.w	r6, [lr, #8]
 80050d6:	e7b3      	b.n	8005040 <_malloc_r+0x154>
 80050d8:	2a14      	cmp	r2, #20
 80050da:	d801      	bhi.n	80050e0 <_malloc_r+0x1f4>
 80050dc:	325b      	adds	r2, #91	; 0x5b
 80050de:	e7e7      	b.n	80050b0 <_malloc_r+0x1c4>
 80050e0:	2a54      	cmp	r2, #84	; 0x54
 80050e2:	d802      	bhi.n	80050ea <_malloc_r+0x1fe>
 80050e4:	0b02      	lsrs	r2, r0, #12
 80050e6:	326e      	adds	r2, #110	; 0x6e
 80050e8:	e7e2      	b.n	80050b0 <_malloc_r+0x1c4>
 80050ea:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80050ee:	d802      	bhi.n	80050f6 <_malloc_r+0x20a>
 80050f0:	0bc2      	lsrs	r2, r0, #15
 80050f2:	3277      	adds	r2, #119	; 0x77
 80050f4:	e7dc      	b.n	80050b0 <_malloc_r+0x1c4>
 80050f6:	f240 5754 	movw	r7, #1364	; 0x554
 80050fa:	42ba      	cmp	r2, r7
 80050fc:	bf9a      	itte	ls
 80050fe:	0c82      	lsrls	r2, r0, #18
 8005100:	327c      	addls	r2, #124	; 0x7c
 8005102:	227e      	movhi	r2, #126	; 0x7e
 8005104:	e7d4      	b.n	80050b0 <_malloc_r+0x1c4>
 8005106:	68bf      	ldr	r7, [r7, #8]
 8005108:	45be      	cmp	lr, r7
 800510a:	d004      	beq.n	8005116 <_malloc_r+0x22a>
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	f022 0203 	bic.w	r2, r2, #3
 8005112:	4290      	cmp	r0, r2
 8005114:	d3f7      	bcc.n	8005106 <_malloc_r+0x21a>
 8005116:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800511a:	e7d7      	b.n	80050cc <_malloc_r+0x1e0>
 800511c:	6870      	ldr	r0, [r6, #4]
 800511e:	68f7      	ldr	r7, [r6, #12]
 8005120:	f020 0003 	bic.w	r0, r0, #3
 8005124:	eba0 0a04 	sub.w	sl, r0, r4
 8005128:	f1ba 0f0f 	cmp.w	sl, #15
 800512c:	dd10      	ble.n	8005150 <_malloc_r+0x264>
 800512e:	68b2      	ldr	r2, [r6, #8]
 8005130:	1933      	adds	r3, r6, r4
 8005132:	f044 0401 	orr.w	r4, r4, #1
 8005136:	6074      	str	r4, [r6, #4]
 8005138:	60d7      	str	r7, [r2, #12]
 800513a:	60ba      	str	r2, [r7, #8]
 800513c:	f04a 0201 	orr.w	r2, sl, #1
 8005140:	616b      	str	r3, [r5, #20]
 8005142:	612b      	str	r3, [r5, #16]
 8005144:	60d9      	str	r1, [r3, #12]
 8005146:	6099      	str	r1, [r3, #8]
 8005148:	605a      	str	r2, [r3, #4]
 800514a:	f846 a000 	str.w	sl, [r6, r0]
 800514e:	e6ff      	b.n	8004f50 <_malloc_r+0x64>
 8005150:	f1ba 0f00 	cmp.w	sl, #0
 8005154:	db0f      	blt.n	8005176 <_malloc_r+0x28a>
 8005156:	4430      	add	r0, r6
 8005158:	6843      	ldr	r3, [r0, #4]
 800515a:	f043 0301 	orr.w	r3, r3, #1
 800515e:	6043      	str	r3, [r0, #4]
 8005160:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8005164:	4648      	mov	r0, r9
 8005166:	60df      	str	r7, [r3, #12]
 8005168:	60bb      	str	r3, [r7, #8]
 800516a:	f000 f8d3 	bl	8005314 <__malloc_unlock>
 800516e:	4630      	mov	r0, r6
 8005170:	b003      	add	sp, #12
 8005172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005176:	463e      	mov	r6, r7
 8005178:	e77a      	b.n	8005070 <_malloc_r+0x184>
 800517a:	f85c 0908 	ldr.w	r0, [ip], #-8
 800517e:	4584      	cmp	ip, r0
 8005180:	f103 33ff 	add.w	r3, r3, #4294967295
 8005184:	f43f af7d 	beq.w	8005082 <_malloc_r+0x196>
 8005188:	e781      	b.n	800508e <_malloc_r+0x1a2>
 800518a:	bf00      	nop
 800518c:	20000104 	.word	0x20000104
 8005190:	2000010c 	.word	0x2000010c
 8005194:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8005198:	f8db 6004 	ldr.w	r6, [fp, #4]
 800519c:	f026 0603 	bic.w	r6, r6, #3
 80051a0:	42b4      	cmp	r4, r6
 80051a2:	d803      	bhi.n	80051ac <_malloc_r+0x2c0>
 80051a4:	1b33      	subs	r3, r6, r4
 80051a6:	2b0f      	cmp	r3, #15
 80051a8:	f300 8096 	bgt.w	80052d8 <_malloc_r+0x3ec>
 80051ac:	4a4f      	ldr	r2, [pc, #316]	; (80052ec <_malloc_r+0x400>)
 80051ae:	6817      	ldr	r7, [r2, #0]
 80051b0:	4a4f      	ldr	r2, [pc, #316]	; (80052f0 <_malloc_r+0x404>)
 80051b2:	6811      	ldr	r1, [r2, #0]
 80051b4:	3710      	adds	r7, #16
 80051b6:	3101      	adds	r1, #1
 80051b8:	eb0b 0306 	add.w	r3, fp, r6
 80051bc:	4427      	add	r7, r4
 80051be:	d005      	beq.n	80051cc <_malloc_r+0x2e0>
 80051c0:	494c      	ldr	r1, [pc, #304]	; (80052f4 <_malloc_r+0x408>)
 80051c2:	3901      	subs	r1, #1
 80051c4:	440f      	add	r7, r1
 80051c6:	3101      	adds	r1, #1
 80051c8:	4249      	negs	r1, r1
 80051ca:	400f      	ands	r7, r1
 80051cc:	4639      	mov	r1, r7
 80051ce:	4648      	mov	r0, r9
 80051d0:	9201      	str	r2, [sp, #4]
 80051d2:	9300      	str	r3, [sp, #0]
 80051d4:	f000 fb74 	bl	80058c0 <_sbrk_r>
 80051d8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80051dc:	4680      	mov	r8, r0
 80051de:	d056      	beq.n	800528e <_malloc_r+0x3a2>
 80051e0:	9b00      	ldr	r3, [sp, #0]
 80051e2:	9a01      	ldr	r2, [sp, #4]
 80051e4:	4283      	cmp	r3, r0
 80051e6:	d901      	bls.n	80051ec <_malloc_r+0x300>
 80051e8:	45ab      	cmp	fp, r5
 80051ea:	d150      	bne.n	800528e <_malloc_r+0x3a2>
 80051ec:	4842      	ldr	r0, [pc, #264]	; (80052f8 <_malloc_r+0x40c>)
 80051ee:	6801      	ldr	r1, [r0, #0]
 80051f0:	4543      	cmp	r3, r8
 80051f2:	eb07 0e01 	add.w	lr, r7, r1
 80051f6:	f8c0 e000 	str.w	lr, [r0]
 80051fa:	4940      	ldr	r1, [pc, #256]	; (80052fc <_malloc_r+0x410>)
 80051fc:	4682      	mov	sl, r0
 80051fe:	d113      	bne.n	8005228 <_malloc_r+0x33c>
 8005200:	420b      	tst	r3, r1
 8005202:	d111      	bne.n	8005228 <_malloc_r+0x33c>
 8005204:	68ab      	ldr	r3, [r5, #8]
 8005206:	443e      	add	r6, r7
 8005208:	f046 0601 	orr.w	r6, r6, #1
 800520c:	605e      	str	r6, [r3, #4]
 800520e:	4a3c      	ldr	r2, [pc, #240]	; (8005300 <_malloc_r+0x414>)
 8005210:	f8da 3000 	ldr.w	r3, [sl]
 8005214:	6811      	ldr	r1, [r2, #0]
 8005216:	428b      	cmp	r3, r1
 8005218:	bf88      	it	hi
 800521a:	6013      	strhi	r3, [r2, #0]
 800521c:	4a39      	ldr	r2, [pc, #228]	; (8005304 <_malloc_r+0x418>)
 800521e:	6811      	ldr	r1, [r2, #0]
 8005220:	428b      	cmp	r3, r1
 8005222:	bf88      	it	hi
 8005224:	6013      	strhi	r3, [r2, #0]
 8005226:	e032      	b.n	800528e <_malloc_r+0x3a2>
 8005228:	6810      	ldr	r0, [r2, #0]
 800522a:	3001      	adds	r0, #1
 800522c:	bf1b      	ittet	ne
 800522e:	eba8 0303 	subne.w	r3, r8, r3
 8005232:	4473      	addne	r3, lr
 8005234:	f8c2 8000 	streq.w	r8, [r2]
 8005238:	f8ca 3000 	strne.w	r3, [sl]
 800523c:	f018 0007 	ands.w	r0, r8, #7
 8005240:	bf1c      	itt	ne
 8005242:	f1c0 0008 	rsbne	r0, r0, #8
 8005246:	4480      	addne	r8, r0
 8005248:	4b2a      	ldr	r3, [pc, #168]	; (80052f4 <_malloc_r+0x408>)
 800524a:	4447      	add	r7, r8
 800524c:	4418      	add	r0, r3
 800524e:	400f      	ands	r7, r1
 8005250:	1bc7      	subs	r7, r0, r7
 8005252:	4639      	mov	r1, r7
 8005254:	4648      	mov	r0, r9
 8005256:	f000 fb33 	bl	80058c0 <_sbrk_r>
 800525a:	1c43      	adds	r3, r0, #1
 800525c:	bf08      	it	eq
 800525e:	4640      	moveq	r0, r8
 8005260:	f8da 3000 	ldr.w	r3, [sl]
 8005264:	f8c5 8008 	str.w	r8, [r5, #8]
 8005268:	bf08      	it	eq
 800526a:	2700      	moveq	r7, #0
 800526c:	eba0 0008 	sub.w	r0, r0, r8
 8005270:	443b      	add	r3, r7
 8005272:	4407      	add	r7, r0
 8005274:	f047 0701 	orr.w	r7, r7, #1
 8005278:	45ab      	cmp	fp, r5
 800527a:	f8ca 3000 	str.w	r3, [sl]
 800527e:	f8c8 7004 	str.w	r7, [r8, #4]
 8005282:	d0c4      	beq.n	800520e <_malloc_r+0x322>
 8005284:	2e0f      	cmp	r6, #15
 8005286:	d810      	bhi.n	80052aa <_malloc_r+0x3be>
 8005288:	2301      	movs	r3, #1
 800528a:	f8c8 3004 	str.w	r3, [r8, #4]
 800528e:	68ab      	ldr	r3, [r5, #8]
 8005290:	685a      	ldr	r2, [r3, #4]
 8005292:	f022 0203 	bic.w	r2, r2, #3
 8005296:	4294      	cmp	r4, r2
 8005298:	eba2 0304 	sub.w	r3, r2, r4
 800529c:	d801      	bhi.n	80052a2 <_malloc_r+0x3b6>
 800529e:	2b0f      	cmp	r3, #15
 80052a0:	dc1a      	bgt.n	80052d8 <_malloc_r+0x3ec>
 80052a2:	4648      	mov	r0, r9
 80052a4:	f000 f836 	bl	8005314 <__malloc_unlock>
 80052a8:	e62d      	b.n	8004f06 <_malloc_r+0x1a>
 80052aa:	f8db 3004 	ldr.w	r3, [fp, #4]
 80052ae:	3e0c      	subs	r6, #12
 80052b0:	f026 0607 	bic.w	r6, r6, #7
 80052b4:	f003 0301 	and.w	r3, r3, #1
 80052b8:	4333      	orrs	r3, r6
 80052ba:	f8cb 3004 	str.w	r3, [fp, #4]
 80052be:	eb0b 0306 	add.w	r3, fp, r6
 80052c2:	2205      	movs	r2, #5
 80052c4:	2e0f      	cmp	r6, #15
 80052c6:	605a      	str	r2, [r3, #4]
 80052c8:	609a      	str	r2, [r3, #8]
 80052ca:	d9a0      	bls.n	800520e <_malloc_r+0x322>
 80052cc:	f10b 0108 	add.w	r1, fp, #8
 80052d0:	4648      	mov	r0, r9
 80052d2:	f7ff fcab 	bl	8004c2c <_free_r>
 80052d6:	e79a      	b.n	800520e <_malloc_r+0x322>
 80052d8:	68ae      	ldr	r6, [r5, #8]
 80052da:	f044 0201 	orr.w	r2, r4, #1
 80052de:	4434      	add	r4, r6
 80052e0:	f043 0301 	orr.w	r3, r3, #1
 80052e4:	6072      	str	r2, [r6, #4]
 80052e6:	60ac      	str	r4, [r5, #8]
 80052e8:	6063      	str	r3, [r4, #4]
 80052ea:	e631      	b.n	8004f50 <_malloc_r+0x64>
 80052ec:	200006e0 	.word	0x200006e0
 80052f0:	2000050c 	.word	0x2000050c
 80052f4:	00000080 	.word	0x00000080
 80052f8:	200006b0 	.word	0x200006b0
 80052fc:	0000007f 	.word	0x0000007f
 8005300:	200006d8 	.word	0x200006d8
 8005304:	200006dc 	.word	0x200006dc

08005308 <__malloc_lock>:
 8005308:	4801      	ldr	r0, [pc, #4]	; (8005310 <__malloc_lock+0x8>)
 800530a:	f7ff bd79 	b.w	8004e00 <__retarget_lock_acquire_recursive>
 800530e:	bf00      	nop
 8005310:	20000c9c 	.word	0x20000c9c

08005314 <__malloc_unlock>:
 8005314:	4801      	ldr	r0, [pc, #4]	; (800531c <__malloc_unlock+0x8>)
 8005316:	f7ff bd74 	b.w	8004e02 <__retarget_lock_release_recursive>
 800531a:	bf00      	nop
 800531c:	20000c9c 	.word	0x20000c9c

08005320 <_Balloc>:
 8005320:	b570      	push	{r4, r5, r6, lr}
 8005322:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005324:	4604      	mov	r4, r0
 8005326:	460e      	mov	r6, r1
 8005328:	b93d      	cbnz	r5, 800533a <_Balloc+0x1a>
 800532a:	2010      	movs	r0, #16
 800532c:	f7ff fdd6 	bl	8004edc <malloc>
 8005330:	6260      	str	r0, [r4, #36]	; 0x24
 8005332:	6045      	str	r5, [r0, #4]
 8005334:	6085      	str	r5, [r0, #8]
 8005336:	6005      	str	r5, [r0, #0]
 8005338:	60c5      	str	r5, [r0, #12]
 800533a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800533c:	68eb      	ldr	r3, [r5, #12]
 800533e:	b183      	cbz	r3, 8005362 <_Balloc+0x42>
 8005340:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005348:	b9b8      	cbnz	r0, 800537a <_Balloc+0x5a>
 800534a:	2101      	movs	r1, #1
 800534c:	fa01 f506 	lsl.w	r5, r1, r6
 8005350:	1d6a      	adds	r2, r5, #5
 8005352:	0092      	lsls	r2, r2, #2
 8005354:	4620      	mov	r0, r4
 8005356:	f000 fb4d 	bl	80059f4 <_calloc_r>
 800535a:	b160      	cbz	r0, 8005376 <_Balloc+0x56>
 800535c:	6046      	str	r6, [r0, #4]
 800535e:	6085      	str	r5, [r0, #8]
 8005360:	e00e      	b.n	8005380 <_Balloc+0x60>
 8005362:	2221      	movs	r2, #33	; 0x21
 8005364:	2104      	movs	r1, #4
 8005366:	4620      	mov	r0, r4
 8005368:	f000 fb44 	bl	80059f4 <_calloc_r>
 800536c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800536e:	60e8      	str	r0, [r5, #12]
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1e4      	bne.n	8005340 <_Balloc+0x20>
 8005376:	2000      	movs	r0, #0
 8005378:	bd70      	pop	{r4, r5, r6, pc}
 800537a:	6802      	ldr	r2, [r0, #0]
 800537c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005380:	2300      	movs	r3, #0
 8005382:	6103      	str	r3, [r0, #16]
 8005384:	60c3      	str	r3, [r0, #12]
 8005386:	bd70      	pop	{r4, r5, r6, pc}

08005388 <_Bfree>:
 8005388:	b570      	push	{r4, r5, r6, lr}
 800538a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800538c:	4606      	mov	r6, r0
 800538e:	460d      	mov	r5, r1
 8005390:	b93c      	cbnz	r4, 80053a2 <_Bfree+0x1a>
 8005392:	2010      	movs	r0, #16
 8005394:	f7ff fda2 	bl	8004edc <malloc>
 8005398:	6270      	str	r0, [r6, #36]	; 0x24
 800539a:	6044      	str	r4, [r0, #4]
 800539c:	6084      	str	r4, [r0, #8]
 800539e:	6004      	str	r4, [r0, #0]
 80053a0:	60c4      	str	r4, [r0, #12]
 80053a2:	b13d      	cbz	r5, 80053b4 <_Bfree+0x2c>
 80053a4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80053a6:	686a      	ldr	r2, [r5, #4]
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80053ae:	6029      	str	r1, [r5, #0]
 80053b0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80053b4:	bd70      	pop	{r4, r5, r6, pc}

080053b6 <__multadd>:
 80053b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053ba:	690d      	ldr	r5, [r1, #16]
 80053bc:	461f      	mov	r7, r3
 80053be:	4606      	mov	r6, r0
 80053c0:	460c      	mov	r4, r1
 80053c2:	f101 0e14 	add.w	lr, r1, #20
 80053c6:	2300      	movs	r3, #0
 80053c8:	f8de 0000 	ldr.w	r0, [lr]
 80053cc:	b281      	uxth	r1, r0
 80053ce:	fb02 7101 	mla	r1, r2, r1, r7
 80053d2:	0c0f      	lsrs	r7, r1, #16
 80053d4:	0c00      	lsrs	r0, r0, #16
 80053d6:	fb02 7000 	mla	r0, r2, r0, r7
 80053da:	b289      	uxth	r1, r1
 80053dc:	3301      	adds	r3, #1
 80053de:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80053e2:	429d      	cmp	r5, r3
 80053e4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80053e8:	f84e 1b04 	str.w	r1, [lr], #4
 80053ec:	dcec      	bgt.n	80053c8 <__multadd+0x12>
 80053ee:	b1d7      	cbz	r7, 8005426 <__multadd+0x70>
 80053f0:	68a3      	ldr	r3, [r4, #8]
 80053f2:	429d      	cmp	r5, r3
 80053f4:	db12      	blt.n	800541c <__multadd+0x66>
 80053f6:	6861      	ldr	r1, [r4, #4]
 80053f8:	4630      	mov	r0, r6
 80053fa:	3101      	adds	r1, #1
 80053fc:	f7ff ff90 	bl	8005320 <_Balloc>
 8005400:	6922      	ldr	r2, [r4, #16]
 8005402:	3202      	adds	r2, #2
 8005404:	f104 010c 	add.w	r1, r4, #12
 8005408:	4680      	mov	r8, r0
 800540a:	0092      	lsls	r2, r2, #2
 800540c:	300c      	adds	r0, #12
 800540e:	f7fd fa9f 	bl	8002950 <memcpy>
 8005412:	4621      	mov	r1, r4
 8005414:	4630      	mov	r0, r6
 8005416:	f7ff ffb7 	bl	8005388 <_Bfree>
 800541a:	4644      	mov	r4, r8
 800541c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005420:	3501      	adds	r5, #1
 8005422:	615f      	str	r7, [r3, #20]
 8005424:	6125      	str	r5, [r4, #16]
 8005426:	4620      	mov	r0, r4
 8005428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800542c <__hi0bits>:
 800542c:	0c02      	lsrs	r2, r0, #16
 800542e:	0412      	lsls	r2, r2, #16
 8005430:	4603      	mov	r3, r0
 8005432:	b9b2      	cbnz	r2, 8005462 <__hi0bits+0x36>
 8005434:	0403      	lsls	r3, r0, #16
 8005436:	2010      	movs	r0, #16
 8005438:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800543c:	bf04      	itt	eq
 800543e:	021b      	lsleq	r3, r3, #8
 8005440:	3008      	addeq	r0, #8
 8005442:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005446:	bf04      	itt	eq
 8005448:	011b      	lsleq	r3, r3, #4
 800544a:	3004      	addeq	r0, #4
 800544c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005450:	bf04      	itt	eq
 8005452:	009b      	lsleq	r3, r3, #2
 8005454:	3002      	addeq	r0, #2
 8005456:	2b00      	cmp	r3, #0
 8005458:	db06      	blt.n	8005468 <__hi0bits+0x3c>
 800545a:	005b      	lsls	r3, r3, #1
 800545c:	d503      	bpl.n	8005466 <__hi0bits+0x3a>
 800545e:	3001      	adds	r0, #1
 8005460:	4770      	bx	lr
 8005462:	2000      	movs	r0, #0
 8005464:	e7e8      	b.n	8005438 <__hi0bits+0xc>
 8005466:	2020      	movs	r0, #32
 8005468:	4770      	bx	lr

0800546a <__lo0bits>:
 800546a:	6803      	ldr	r3, [r0, #0]
 800546c:	f013 0207 	ands.w	r2, r3, #7
 8005470:	4601      	mov	r1, r0
 8005472:	d00b      	beq.n	800548c <__lo0bits+0x22>
 8005474:	07da      	lsls	r2, r3, #31
 8005476:	d423      	bmi.n	80054c0 <__lo0bits+0x56>
 8005478:	0798      	lsls	r0, r3, #30
 800547a:	bf49      	itett	mi
 800547c:	085b      	lsrmi	r3, r3, #1
 800547e:	089b      	lsrpl	r3, r3, #2
 8005480:	2001      	movmi	r0, #1
 8005482:	600b      	strmi	r3, [r1, #0]
 8005484:	bf5c      	itt	pl
 8005486:	600b      	strpl	r3, [r1, #0]
 8005488:	2002      	movpl	r0, #2
 800548a:	4770      	bx	lr
 800548c:	b298      	uxth	r0, r3
 800548e:	b9a8      	cbnz	r0, 80054bc <__lo0bits+0x52>
 8005490:	0c1b      	lsrs	r3, r3, #16
 8005492:	2010      	movs	r0, #16
 8005494:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005498:	bf04      	itt	eq
 800549a:	0a1b      	lsreq	r3, r3, #8
 800549c:	3008      	addeq	r0, #8
 800549e:	071a      	lsls	r2, r3, #28
 80054a0:	bf04      	itt	eq
 80054a2:	091b      	lsreq	r3, r3, #4
 80054a4:	3004      	addeq	r0, #4
 80054a6:	079a      	lsls	r2, r3, #30
 80054a8:	bf04      	itt	eq
 80054aa:	089b      	lsreq	r3, r3, #2
 80054ac:	3002      	addeq	r0, #2
 80054ae:	07da      	lsls	r2, r3, #31
 80054b0:	d402      	bmi.n	80054b8 <__lo0bits+0x4e>
 80054b2:	085b      	lsrs	r3, r3, #1
 80054b4:	d006      	beq.n	80054c4 <__lo0bits+0x5a>
 80054b6:	3001      	adds	r0, #1
 80054b8:	600b      	str	r3, [r1, #0]
 80054ba:	4770      	bx	lr
 80054bc:	4610      	mov	r0, r2
 80054be:	e7e9      	b.n	8005494 <__lo0bits+0x2a>
 80054c0:	2000      	movs	r0, #0
 80054c2:	4770      	bx	lr
 80054c4:	2020      	movs	r0, #32
 80054c6:	4770      	bx	lr

080054c8 <__i2b>:
 80054c8:	b510      	push	{r4, lr}
 80054ca:	460c      	mov	r4, r1
 80054cc:	2101      	movs	r1, #1
 80054ce:	f7ff ff27 	bl	8005320 <_Balloc>
 80054d2:	2201      	movs	r2, #1
 80054d4:	6144      	str	r4, [r0, #20]
 80054d6:	6102      	str	r2, [r0, #16]
 80054d8:	bd10      	pop	{r4, pc}

080054da <__multiply>:
 80054da:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054de:	4614      	mov	r4, r2
 80054e0:	690a      	ldr	r2, [r1, #16]
 80054e2:	6923      	ldr	r3, [r4, #16]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	bfb8      	it	lt
 80054e8:	460b      	movlt	r3, r1
 80054ea:	4689      	mov	r9, r1
 80054ec:	bfbc      	itt	lt
 80054ee:	46a1      	movlt	r9, r4
 80054f0:	461c      	movlt	r4, r3
 80054f2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80054f6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80054fa:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80054fe:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005502:	eb07 060a 	add.w	r6, r7, sl
 8005506:	429e      	cmp	r6, r3
 8005508:	bfc8      	it	gt
 800550a:	3101      	addgt	r1, #1
 800550c:	f7ff ff08 	bl	8005320 <_Balloc>
 8005510:	f100 0514 	add.w	r5, r0, #20
 8005514:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005518:	462b      	mov	r3, r5
 800551a:	2200      	movs	r2, #0
 800551c:	4543      	cmp	r3, r8
 800551e:	d316      	bcc.n	800554e <__multiply+0x74>
 8005520:	f104 0214 	add.w	r2, r4, #20
 8005524:	f109 0114 	add.w	r1, r9, #20
 8005528:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800552c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005530:	9301      	str	r3, [sp, #4]
 8005532:	9c01      	ldr	r4, [sp, #4]
 8005534:	4294      	cmp	r4, r2
 8005536:	4613      	mov	r3, r2
 8005538:	d80c      	bhi.n	8005554 <__multiply+0x7a>
 800553a:	2e00      	cmp	r6, #0
 800553c:	dd03      	ble.n	8005546 <__multiply+0x6c>
 800553e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005542:	2b00      	cmp	r3, #0
 8005544:	d054      	beq.n	80055f0 <__multiply+0x116>
 8005546:	6106      	str	r6, [r0, #16]
 8005548:	b003      	add	sp, #12
 800554a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800554e:	f843 2b04 	str.w	r2, [r3], #4
 8005552:	e7e3      	b.n	800551c <__multiply+0x42>
 8005554:	f8b3 a000 	ldrh.w	sl, [r3]
 8005558:	3204      	adds	r2, #4
 800555a:	f1ba 0f00 	cmp.w	sl, #0
 800555e:	d020      	beq.n	80055a2 <__multiply+0xc8>
 8005560:	46ae      	mov	lr, r5
 8005562:	4689      	mov	r9, r1
 8005564:	f04f 0c00 	mov.w	ip, #0
 8005568:	f859 4b04 	ldr.w	r4, [r9], #4
 800556c:	f8be b000 	ldrh.w	fp, [lr]
 8005570:	b2a3      	uxth	r3, r4
 8005572:	fb0a b303 	mla	r3, sl, r3, fp
 8005576:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800557a:	f8de 4000 	ldr.w	r4, [lr]
 800557e:	4463      	add	r3, ip
 8005580:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005584:	fb0a c40b 	mla	r4, sl, fp, ip
 8005588:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800558c:	b29b      	uxth	r3, r3
 800558e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005592:	454f      	cmp	r7, r9
 8005594:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005598:	f84e 3b04 	str.w	r3, [lr], #4
 800559c:	d8e4      	bhi.n	8005568 <__multiply+0x8e>
 800559e:	f8ce c000 	str.w	ip, [lr]
 80055a2:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80055a6:	f1b9 0f00 	cmp.w	r9, #0
 80055aa:	d01f      	beq.n	80055ec <__multiply+0x112>
 80055ac:	682b      	ldr	r3, [r5, #0]
 80055ae:	46ae      	mov	lr, r5
 80055b0:	468c      	mov	ip, r1
 80055b2:	f04f 0a00 	mov.w	sl, #0
 80055b6:	f8bc 4000 	ldrh.w	r4, [ip]
 80055ba:	f8be b002 	ldrh.w	fp, [lr, #2]
 80055be:	fb09 b404 	mla	r4, r9, r4, fp
 80055c2:	44a2      	add	sl, r4
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80055ca:	f84e 3b04 	str.w	r3, [lr], #4
 80055ce:	f85c 3b04 	ldr.w	r3, [ip], #4
 80055d2:	f8be 4000 	ldrh.w	r4, [lr]
 80055d6:	0c1b      	lsrs	r3, r3, #16
 80055d8:	fb09 4303 	mla	r3, r9, r3, r4
 80055dc:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80055e0:	4567      	cmp	r7, ip
 80055e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80055e6:	d8e6      	bhi.n	80055b6 <__multiply+0xdc>
 80055e8:	f8ce 3000 	str.w	r3, [lr]
 80055ec:	3504      	adds	r5, #4
 80055ee:	e7a0      	b.n	8005532 <__multiply+0x58>
 80055f0:	3e01      	subs	r6, #1
 80055f2:	e7a2      	b.n	800553a <__multiply+0x60>

080055f4 <__pow5mult>:
 80055f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055f8:	4615      	mov	r5, r2
 80055fa:	f012 0203 	ands.w	r2, r2, #3
 80055fe:	4606      	mov	r6, r0
 8005600:	460f      	mov	r7, r1
 8005602:	d007      	beq.n	8005614 <__pow5mult+0x20>
 8005604:	3a01      	subs	r2, #1
 8005606:	4c21      	ldr	r4, [pc, #132]	; (800568c <__pow5mult+0x98>)
 8005608:	2300      	movs	r3, #0
 800560a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800560e:	f7ff fed2 	bl	80053b6 <__multadd>
 8005612:	4607      	mov	r7, r0
 8005614:	10ad      	asrs	r5, r5, #2
 8005616:	d035      	beq.n	8005684 <__pow5mult+0x90>
 8005618:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800561a:	b93c      	cbnz	r4, 800562c <__pow5mult+0x38>
 800561c:	2010      	movs	r0, #16
 800561e:	f7ff fc5d 	bl	8004edc <malloc>
 8005622:	6270      	str	r0, [r6, #36]	; 0x24
 8005624:	6044      	str	r4, [r0, #4]
 8005626:	6084      	str	r4, [r0, #8]
 8005628:	6004      	str	r4, [r0, #0]
 800562a:	60c4      	str	r4, [r0, #12]
 800562c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005630:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005634:	b94c      	cbnz	r4, 800564a <__pow5mult+0x56>
 8005636:	f240 2171 	movw	r1, #625	; 0x271
 800563a:	4630      	mov	r0, r6
 800563c:	f7ff ff44 	bl	80054c8 <__i2b>
 8005640:	2300      	movs	r3, #0
 8005642:	f8c8 0008 	str.w	r0, [r8, #8]
 8005646:	4604      	mov	r4, r0
 8005648:	6003      	str	r3, [r0, #0]
 800564a:	f04f 0800 	mov.w	r8, #0
 800564e:	07eb      	lsls	r3, r5, #31
 8005650:	d50a      	bpl.n	8005668 <__pow5mult+0x74>
 8005652:	4639      	mov	r1, r7
 8005654:	4622      	mov	r2, r4
 8005656:	4630      	mov	r0, r6
 8005658:	f7ff ff3f 	bl	80054da <__multiply>
 800565c:	4639      	mov	r1, r7
 800565e:	4681      	mov	r9, r0
 8005660:	4630      	mov	r0, r6
 8005662:	f7ff fe91 	bl	8005388 <_Bfree>
 8005666:	464f      	mov	r7, r9
 8005668:	106d      	asrs	r5, r5, #1
 800566a:	d00b      	beq.n	8005684 <__pow5mult+0x90>
 800566c:	6820      	ldr	r0, [r4, #0]
 800566e:	b938      	cbnz	r0, 8005680 <__pow5mult+0x8c>
 8005670:	4622      	mov	r2, r4
 8005672:	4621      	mov	r1, r4
 8005674:	4630      	mov	r0, r6
 8005676:	f7ff ff30 	bl	80054da <__multiply>
 800567a:	6020      	str	r0, [r4, #0]
 800567c:	f8c0 8000 	str.w	r8, [r0]
 8005680:	4604      	mov	r4, r0
 8005682:	e7e4      	b.n	800564e <__pow5mult+0x5a>
 8005684:	4638      	mov	r0, r7
 8005686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800568a:	bf00      	nop
 800568c:	080065e0 	.word	0x080065e0

08005690 <__lshift>:
 8005690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005694:	460c      	mov	r4, r1
 8005696:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800569a:	6923      	ldr	r3, [r4, #16]
 800569c:	6849      	ldr	r1, [r1, #4]
 800569e:	eb0a 0903 	add.w	r9, sl, r3
 80056a2:	68a3      	ldr	r3, [r4, #8]
 80056a4:	4607      	mov	r7, r0
 80056a6:	4616      	mov	r6, r2
 80056a8:	f109 0501 	add.w	r5, r9, #1
 80056ac:	42ab      	cmp	r3, r5
 80056ae:	db31      	blt.n	8005714 <__lshift+0x84>
 80056b0:	4638      	mov	r0, r7
 80056b2:	f7ff fe35 	bl	8005320 <_Balloc>
 80056b6:	2200      	movs	r2, #0
 80056b8:	4680      	mov	r8, r0
 80056ba:	f100 0314 	add.w	r3, r0, #20
 80056be:	4611      	mov	r1, r2
 80056c0:	4552      	cmp	r2, sl
 80056c2:	db2a      	blt.n	800571a <__lshift+0x8a>
 80056c4:	6920      	ldr	r0, [r4, #16]
 80056c6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80056ca:	f104 0114 	add.w	r1, r4, #20
 80056ce:	f016 021f 	ands.w	r2, r6, #31
 80056d2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80056d6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80056da:	d022      	beq.n	8005722 <__lshift+0x92>
 80056dc:	f1c2 0c20 	rsb	ip, r2, #32
 80056e0:	2000      	movs	r0, #0
 80056e2:	680e      	ldr	r6, [r1, #0]
 80056e4:	4096      	lsls	r6, r2
 80056e6:	4330      	orrs	r0, r6
 80056e8:	f843 0b04 	str.w	r0, [r3], #4
 80056ec:	f851 0b04 	ldr.w	r0, [r1], #4
 80056f0:	458e      	cmp	lr, r1
 80056f2:	fa20 f00c 	lsr.w	r0, r0, ip
 80056f6:	d8f4      	bhi.n	80056e2 <__lshift+0x52>
 80056f8:	6018      	str	r0, [r3, #0]
 80056fa:	b108      	cbz	r0, 8005700 <__lshift+0x70>
 80056fc:	f109 0502 	add.w	r5, r9, #2
 8005700:	3d01      	subs	r5, #1
 8005702:	4638      	mov	r0, r7
 8005704:	f8c8 5010 	str.w	r5, [r8, #16]
 8005708:	4621      	mov	r1, r4
 800570a:	f7ff fe3d 	bl	8005388 <_Bfree>
 800570e:	4640      	mov	r0, r8
 8005710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005714:	3101      	adds	r1, #1
 8005716:	005b      	lsls	r3, r3, #1
 8005718:	e7c8      	b.n	80056ac <__lshift+0x1c>
 800571a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800571e:	3201      	adds	r2, #1
 8005720:	e7ce      	b.n	80056c0 <__lshift+0x30>
 8005722:	3b04      	subs	r3, #4
 8005724:	f851 2b04 	ldr.w	r2, [r1], #4
 8005728:	f843 2f04 	str.w	r2, [r3, #4]!
 800572c:	458e      	cmp	lr, r1
 800572e:	d8f9      	bhi.n	8005724 <__lshift+0x94>
 8005730:	e7e6      	b.n	8005700 <__lshift+0x70>

08005732 <__mcmp>:
 8005732:	6903      	ldr	r3, [r0, #16]
 8005734:	690a      	ldr	r2, [r1, #16]
 8005736:	1a9b      	subs	r3, r3, r2
 8005738:	b530      	push	{r4, r5, lr}
 800573a:	d10c      	bne.n	8005756 <__mcmp+0x24>
 800573c:	0092      	lsls	r2, r2, #2
 800573e:	3014      	adds	r0, #20
 8005740:	3114      	adds	r1, #20
 8005742:	1884      	adds	r4, r0, r2
 8005744:	4411      	add	r1, r2
 8005746:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800574a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800574e:	4295      	cmp	r5, r2
 8005750:	d003      	beq.n	800575a <__mcmp+0x28>
 8005752:	d305      	bcc.n	8005760 <__mcmp+0x2e>
 8005754:	2301      	movs	r3, #1
 8005756:	4618      	mov	r0, r3
 8005758:	bd30      	pop	{r4, r5, pc}
 800575a:	42a0      	cmp	r0, r4
 800575c:	d3f3      	bcc.n	8005746 <__mcmp+0x14>
 800575e:	e7fa      	b.n	8005756 <__mcmp+0x24>
 8005760:	f04f 33ff 	mov.w	r3, #4294967295
 8005764:	e7f7      	b.n	8005756 <__mcmp+0x24>

08005766 <__mdiff>:
 8005766:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800576a:	460d      	mov	r5, r1
 800576c:	4607      	mov	r7, r0
 800576e:	4611      	mov	r1, r2
 8005770:	4628      	mov	r0, r5
 8005772:	4614      	mov	r4, r2
 8005774:	f7ff ffdd 	bl	8005732 <__mcmp>
 8005778:	1e06      	subs	r6, r0, #0
 800577a:	d108      	bne.n	800578e <__mdiff+0x28>
 800577c:	4631      	mov	r1, r6
 800577e:	4638      	mov	r0, r7
 8005780:	f7ff fdce 	bl	8005320 <_Balloc>
 8005784:	2301      	movs	r3, #1
 8005786:	6103      	str	r3, [r0, #16]
 8005788:	6146      	str	r6, [r0, #20]
 800578a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800578e:	bfa4      	itt	ge
 8005790:	4623      	movge	r3, r4
 8005792:	462c      	movge	r4, r5
 8005794:	4638      	mov	r0, r7
 8005796:	6861      	ldr	r1, [r4, #4]
 8005798:	bfa6      	itte	ge
 800579a:	461d      	movge	r5, r3
 800579c:	2600      	movge	r6, #0
 800579e:	2601      	movlt	r6, #1
 80057a0:	f7ff fdbe 	bl	8005320 <_Balloc>
 80057a4:	692b      	ldr	r3, [r5, #16]
 80057a6:	60c6      	str	r6, [r0, #12]
 80057a8:	6926      	ldr	r6, [r4, #16]
 80057aa:	f105 0914 	add.w	r9, r5, #20
 80057ae:	f104 0214 	add.w	r2, r4, #20
 80057b2:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80057b6:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80057ba:	f100 0514 	add.w	r5, r0, #20
 80057be:	f04f 0c00 	mov.w	ip, #0
 80057c2:	f852 ab04 	ldr.w	sl, [r2], #4
 80057c6:	f859 4b04 	ldr.w	r4, [r9], #4
 80057ca:	fa1c f18a 	uxtah	r1, ip, sl
 80057ce:	b2a3      	uxth	r3, r4
 80057d0:	1ac9      	subs	r1, r1, r3
 80057d2:	0c23      	lsrs	r3, r4, #16
 80057d4:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80057d8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80057dc:	b289      	uxth	r1, r1
 80057de:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80057e2:	45c8      	cmp	r8, r9
 80057e4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80057e8:	4696      	mov	lr, r2
 80057ea:	f845 3b04 	str.w	r3, [r5], #4
 80057ee:	d8e8      	bhi.n	80057c2 <__mdiff+0x5c>
 80057f0:	45be      	cmp	lr, r7
 80057f2:	d305      	bcc.n	8005800 <__mdiff+0x9a>
 80057f4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80057f8:	b18b      	cbz	r3, 800581e <__mdiff+0xb8>
 80057fa:	6106      	str	r6, [r0, #16]
 80057fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005800:	f85e 1b04 	ldr.w	r1, [lr], #4
 8005804:	fa1c f381 	uxtah	r3, ip, r1
 8005808:	141a      	asrs	r2, r3, #16
 800580a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800580e:	b29b      	uxth	r3, r3
 8005810:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005814:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005818:	f845 3b04 	str.w	r3, [r5], #4
 800581c:	e7e8      	b.n	80057f0 <__mdiff+0x8a>
 800581e:	3e01      	subs	r6, #1
 8005820:	e7e8      	b.n	80057f4 <__mdiff+0x8e>

08005822 <__d2b>:
 8005822:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005826:	460e      	mov	r6, r1
 8005828:	2101      	movs	r1, #1
 800582a:	ec59 8b10 	vmov	r8, r9, d0
 800582e:	4615      	mov	r5, r2
 8005830:	f7ff fd76 	bl	8005320 <_Balloc>
 8005834:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005838:	4607      	mov	r7, r0
 800583a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800583e:	bb34      	cbnz	r4, 800588e <__d2b+0x6c>
 8005840:	9301      	str	r3, [sp, #4]
 8005842:	f1b8 0f00 	cmp.w	r8, #0
 8005846:	d027      	beq.n	8005898 <__d2b+0x76>
 8005848:	a802      	add	r0, sp, #8
 800584a:	f840 8d08 	str.w	r8, [r0, #-8]!
 800584e:	f7ff fe0c 	bl	800546a <__lo0bits>
 8005852:	9900      	ldr	r1, [sp, #0]
 8005854:	b1f0      	cbz	r0, 8005894 <__d2b+0x72>
 8005856:	9a01      	ldr	r2, [sp, #4]
 8005858:	f1c0 0320 	rsb	r3, r0, #32
 800585c:	fa02 f303 	lsl.w	r3, r2, r3
 8005860:	430b      	orrs	r3, r1
 8005862:	40c2      	lsrs	r2, r0
 8005864:	617b      	str	r3, [r7, #20]
 8005866:	9201      	str	r2, [sp, #4]
 8005868:	9b01      	ldr	r3, [sp, #4]
 800586a:	61bb      	str	r3, [r7, #24]
 800586c:	2b00      	cmp	r3, #0
 800586e:	bf14      	ite	ne
 8005870:	2102      	movne	r1, #2
 8005872:	2101      	moveq	r1, #1
 8005874:	6139      	str	r1, [r7, #16]
 8005876:	b1c4      	cbz	r4, 80058aa <__d2b+0x88>
 8005878:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800587c:	4404      	add	r4, r0
 800587e:	6034      	str	r4, [r6, #0]
 8005880:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005884:	6028      	str	r0, [r5, #0]
 8005886:	4638      	mov	r0, r7
 8005888:	b003      	add	sp, #12
 800588a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800588e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005892:	e7d5      	b.n	8005840 <__d2b+0x1e>
 8005894:	6179      	str	r1, [r7, #20]
 8005896:	e7e7      	b.n	8005868 <__d2b+0x46>
 8005898:	a801      	add	r0, sp, #4
 800589a:	f7ff fde6 	bl	800546a <__lo0bits>
 800589e:	9b01      	ldr	r3, [sp, #4]
 80058a0:	617b      	str	r3, [r7, #20]
 80058a2:	2101      	movs	r1, #1
 80058a4:	6139      	str	r1, [r7, #16]
 80058a6:	3020      	adds	r0, #32
 80058a8:	e7e5      	b.n	8005876 <__d2b+0x54>
 80058aa:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80058ae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80058b2:	6030      	str	r0, [r6, #0]
 80058b4:	6918      	ldr	r0, [r3, #16]
 80058b6:	f7ff fdb9 	bl	800542c <__hi0bits>
 80058ba:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80058be:	e7e1      	b.n	8005884 <__d2b+0x62>

080058c0 <_sbrk_r>:
 80058c0:	b538      	push	{r3, r4, r5, lr}
 80058c2:	4c06      	ldr	r4, [pc, #24]	; (80058dc <_sbrk_r+0x1c>)
 80058c4:	2300      	movs	r3, #0
 80058c6:	4605      	mov	r5, r0
 80058c8:	4608      	mov	r0, r1
 80058ca:	6023      	str	r3, [r4, #0]
 80058cc:	f7fc fe68 	bl	80025a0 <_sbrk>
 80058d0:	1c43      	adds	r3, r0, #1
 80058d2:	d102      	bne.n	80058da <_sbrk_r+0x1a>
 80058d4:	6823      	ldr	r3, [r4, #0]
 80058d6:	b103      	cbz	r3, 80058da <_sbrk_r+0x1a>
 80058d8:	602b      	str	r3, [r5, #0]
 80058da:	bd38      	pop	{r3, r4, r5, pc}
 80058dc:	20000ca4 	.word	0x20000ca4

080058e0 <__sread>:
 80058e0:	b510      	push	{r4, lr}
 80058e2:	460c      	mov	r4, r1
 80058e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058e8:	f000 fb54 	bl	8005f94 <_read_r>
 80058ec:	2800      	cmp	r0, #0
 80058ee:	bfab      	itete	ge
 80058f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80058f2:	89a3      	ldrhlt	r3, [r4, #12]
 80058f4:	181b      	addge	r3, r3, r0
 80058f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80058fa:	bfac      	ite	ge
 80058fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80058fe:	81a3      	strhlt	r3, [r4, #12]
 8005900:	bd10      	pop	{r4, pc}

08005902 <__swrite>:
 8005902:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005906:	461f      	mov	r7, r3
 8005908:	898b      	ldrh	r3, [r1, #12]
 800590a:	05db      	lsls	r3, r3, #23
 800590c:	4605      	mov	r5, r0
 800590e:	460c      	mov	r4, r1
 8005910:	4616      	mov	r6, r2
 8005912:	d505      	bpl.n	8005920 <__swrite+0x1e>
 8005914:	2302      	movs	r3, #2
 8005916:	2200      	movs	r2, #0
 8005918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800591c:	f000 fafc 	bl	8005f18 <_lseek_r>
 8005920:	89a3      	ldrh	r3, [r4, #12]
 8005922:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005926:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800592a:	81a3      	strh	r3, [r4, #12]
 800592c:	4632      	mov	r2, r6
 800592e:	463b      	mov	r3, r7
 8005930:	4628      	mov	r0, r5
 8005932:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005936:	f000 b84b 	b.w	80059d0 <_write_r>

0800593a <__sseek>:
 800593a:	b510      	push	{r4, lr}
 800593c:	460c      	mov	r4, r1
 800593e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005942:	f000 fae9 	bl	8005f18 <_lseek_r>
 8005946:	1c43      	adds	r3, r0, #1
 8005948:	89a3      	ldrh	r3, [r4, #12]
 800594a:	bf15      	itete	ne
 800594c:	6560      	strne	r0, [r4, #84]	; 0x54
 800594e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005952:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005956:	81a3      	strheq	r3, [r4, #12]
 8005958:	bf18      	it	ne
 800595a:	81a3      	strhne	r3, [r4, #12]
 800595c:	bd10      	pop	{r4, pc}

0800595e <__sclose>:
 800595e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005962:	f000 b875 	b.w	8005a50 <_close_r>

08005966 <__sprint_r>:
 8005966:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800596a:	6893      	ldr	r3, [r2, #8]
 800596c:	4680      	mov	r8, r0
 800596e:	460f      	mov	r7, r1
 8005970:	4614      	mov	r4, r2
 8005972:	b91b      	cbnz	r3, 800597c <__sprint_r+0x16>
 8005974:	6053      	str	r3, [r2, #4]
 8005976:	4618      	mov	r0, r3
 8005978:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800597c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800597e:	049d      	lsls	r5, r3, #18
 8005980:	d523      	bpl.n	80059ca <__sprint_r+0x64>
 8005982:	6815      	ldr	r5, [r2, #0]
 8005984:	68a0      	ldr	r0, [r4, #8]
 8005986:	3508      	adds	r5, #8
 8005988:	b920      	cbnz	r0, 8005994 <__sprint_r+0x2e>
 800598a:	2300      	movs	r3, #0
 800598c:	60a3      	str	r3, [r4, #8]
 800598e:	6063      	str	r3, [r4, #4]
 8005990:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005994:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8005998:	f855 bc08 	ldr.w	fp, [r5, #-8]
 800599c:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 80059a0:	f04f 0900 	mov.w	r9, #0
 80059a4:	45ca      	cmp	sl, r9
 80059a6:	dc05      	bgt.n	80059b4 <__sprint_r+0x4e>
 80059a8:	68a3      	ldr	r3, [r4, #8]
 80059aa:	f026 0603 	bic.w	r6, r6, #3
 80059ae:	1b9e      	subs	r6, r3, r6
 80059b0:	60a6      	str	r6, [r4, #8]
 80059b2:	e7e7      	b.n	8005984 <__sprint_r+0x1e>
 80059b4:	463a      	mov	r2, r7
 80059b6:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80059ba:	4640      	mov	r0, r8
 80059bc:	f000 f905 	bl	8005bca <_fputwc_r>
 80059c0:	1c43      	adds	r3, r0, #1
 80059c2:	d0e2      	beq.n	800598a <__sprint_r+0x24>
 80059c4:	f109 0901 	add.w	r9, r9, #1
 80059c8:	e7ec      	b.n	80059a4 <__sprint_r+0x3e>
 80059ca:	f000 f939 	bl	8005c40 <__sfvwrite_r>
 80059ce:	e7dc      	b.n	800598a <__sprint_r+0x24>

080059d0 <_write_r>:
 80059d0:	b538      	push	{r3, r4, r5, lr}
 80059d2:	4c07      	ldr	r4, [pc, #28]	; (80059f0 <_write_r+0x20>)
 80059d4:	4605      	mov	r5, r0
 80059d6:	4608      	mov	r0, r1
 80059d8:	4611      	mov	r1, r2
 80059da:	2200      	movs	r2, #0
 80059dc:	6022      	str	r2, [r4, #0]
 80059de:	461a      	mov	r2, r3
 80059e0:	f7fc fbf2 	bl	80021c8 <_write>
 80059e4:	1c43      	adds	r3, r0, #1
 80059e6:	d102      	bne.n	80059ee <_write_r+0x1e>
 80059e8:	6823      	ldr	r3, [r4, #0]
 80059ea:	b103      	cbz	r3, 80059ee <_write_r+0x1e>
 80059ec:	602b      	str	r3, [r5, #0]
 80059ee:	bd38      	pop	{r3, r4, r5, pc}
 80059f0:	20000ca4 	.word	0x20000ca4

080059f4 <_calloc_r>:
 80059f4:	b510      	push	{r4, lr}
 80059f6:	4351      	muls	r1, r2
 80059f8:	f7ff fa78 	bl	8004eec <_malloc_r>
 80059fc:	4604      	mov	r4, r0
 80059fe:	b198      	cbz	r0, 8005a28 <_calloc_r+0x34>
 8005a00:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8005a04:	f022 0203 	bic.w	r2, r2, #3
 8005a08:	3a04      	subs	r2, #4
 8005a0a:	2a24      	cmp	r2, #36	; 0x24
 8005a0c:	d81b      	bhi.n	8005a46 <_calloc_r+0x52>
 8005a0e:	2a13      	cmp	r2, #19
 8005a10:	d917      	bls.n	8005a42 <_calloc_r+0x4e>
 8005a12:	2100      	movs	r1, #0
 8005a14:	2a1b      	cmp	r2, #27
 8005a16:	6001      	str	r1, [r0, #0]
 8005a18:	6041      	str	r1, [r0, #4]
 8005a1a:	d807      	bhi.n	8005a2c <_calloc_r+0x38>
 8005a1c:	f100 0308 	add.w	r3, r0, #8
 8005a20:	2200      	movs	r2, #0
 8005a22:	601a      	str	r2, [r3, #0]
 8005a24:	605a      	str	r2, [r3, #4]
 8005a26:	609a      	str	r2, [r3, #8]
 8005a28:	4620      	mov	r0, r4
 8005a2a:	bd10      	pop	{r4, pc}
 8005a2c:	2a24      	cmp	r2, #36	; 0x24
 8005a2e:	6081      	str	r1, [r0, #8]
 8005a30:	60c1      	str	r1, [r0, #12]
 8005a32:	bf11      	iteee	ne
 8005a34:	f100 0310 	addne.w	r3, r0, #16
 8005a38:	6101      	streq	r1, [r0, #16]
 8005a3a:	f100 0318 	addeq.w	r3, r0, #24
 8005a3e:	6141      	streq	r1, [r0, #20]
 8005a40:	e7ee      	b.n	8005a20 <_calloc_r+0x2c>
 8005a42:	4603      	mov	r3, r0
 8005a44:	e7ec      	b.n	8005a20 <_calloc_r+0x2c>
 8005a46:	2100      	movs	r1, #0
 8005a48:	f7fc ff8d 	bl	8002966 <memset>
 8005a4c:	e7ec      	b.n	8005a28 <_calloc_r+0x34>
	...

08005a50 <_close_r>:
 8005a50:	b538      	push	{r3, r4, r5, lr}
 8005a52:	4c06      	ldr	r4, [pc, #24]	; (8005a6c <_close_r+0x1c>)
 8005a54:	2300      	movs	r3, #0
 8005a56:	4605      	mov	r5, r0
 8005a58:	4608      	mov	r0, r1
 8005a5a:	6023      	str	r3, [r4, #0]
 8005a5c:	f7fc fdba 	bl	80025d4 <_close>
 8005a60:	1c43      	adds	r3, r0, #1
 8005a62:	d102      	bne.n	8005a6a <_close_r+0x1a>
 8005a64:	6823      	ldr	r3, [r4, #0]
 8005a66:	b103      	cbz	r3, 8005a6a <_close_r+0x1a>
 8005a68:	602b      	str	r3, [r5, #0]
 8005a6a:	bd38      	pop	{r3, r4, r5, pc}
 8005a6c:	20000ca4 	.word	0x20000ca4

08005a70 <_fclose_r>:
 8005a70:	b570      	push	{r4, r5, r6, lr}
 8005a72:	4605      	mov	r5, r0
 8005a74:	460c      	mov	r4, r1
 8005a76:	b911      	cbnz	r1, 8005a7e <_fclose_r+0xe>
 8005a78:	2600      	movs	r6, #0
 8005a7a:	4630      	mov	r0, r6
 8005a7c:	bd70      	pop	{r4, r5, r6, pc}
 8005a7e:	b118      	cbz	r0, 8005a88 <_fclose_r+0x18>
 8005a80:	6983      	ldr	r3, [r0, #24]
 8005a82:	b90b      	cbnz	r3, 8005a88 <_fclose_r+0x18>
 8005a84:	f7fe fffc 	bl	8004a80 <__sinit>
 8005a88:	4b2c      	ldr	r3, [pc, #176]	; (8005b3c <_fclose_r+0xcc>)
 8005a8a:	429c      	cmp	r4, r3
 8005a8c:	d114      	bne.n	8005ab8 <_fclose_r+0x48>
 8005a8e:	686c      	ldr	r4, [r5, #4]
 8005a90:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a92:	07d8      	lsls	r0, r3, #31
 8005a94:	d405      	bmi.n	8005aa2 <_fclose_r+0x32>
 8005a96:	89a3      	ldrh	r3, [r4, #12]
 8005a98:	0599      	lsls	r1, r3, #22
 8005a9a:	d402      	bmi.n	8005aa2 <_fclose_r+0x32>
 8005a9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a9e:	f7ff f9af 	bl	8004e00 <__retarget_lock_acquire_recursive>
 8005aa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005aa6:	b98b      	cbnz	r3, 8005acc <_fclose_r+0x5c>
 8005aa8:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8005aaa:	f016 0601 	ands.w	r6, r6, #1
 8005aae:	d1e3      	bne.n	8005a78 <_fclose_r+0x8>
 8005ab0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ab2:	f7ff f9a6 	bl	8004e02 <__retarget_lock_release_recursive>
 8005ab6:	e7e0      	b.n	8005a7a <_fclose_r+0xa>
 8005ab8:	4b21      	ldr	r3, [pc, #132]	; (8005b40 <_fclose_r+0xd0>)
 8005aba:	429c      	cmp	r4, r3
 8005abc:	d101      	bne.n	8005ac2 <_fclose_r+0x52>
 8005abe:	68ac      	ldr	r4, [r5, #8]
 8005ac0:	e7e6      	b.n	8005a90 <_fclose_r+0x20>
 8005ac2:	4b20      	ldr	r3, [pc, #128]	; (8005b44 <_fclose_r+0xd4>)
 8005ac4:	429c      	cmp	r4, r3
 8005ac6:	bf08      	it	eq
 8005ac8:	68ec      	ldreq	r4, [r5, #12]
 8005aca:	e7e1      	b.n	8005a90 <_fclose_r+0x20>
 8005acc:	4621      	mov	r1, r4
 8005ace:	4628      	mov	r0, r5
 8005ad0:	f7fe feb0 	bl	8004834 <__sflush_r>
 8005ad4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005ad6:	4606      	mov	r6, r0
 8005ad8:	b133      	cbz	r3, 8005ae8 <_fclose_r+0x78>
 8005ada:	6a21      	ldr	r1, [r4, #32]
 8005adc:	4628      	mov	r0, r5
 8005ade:	4798      	blx	r3
 8005ae0:	2800      	cmp	r0, #0
 8005ae2:	bfb8      	it	lt
 8005ae4:	f04f 36ff 	movlt.w	r6, #4294967295
 8005ae8:	89a3      	ldrh	r3, [r4, #12]
 8005aea:	061a      	lsls	r2, r3, #24
 8005aec:	d503      	bpl.n	8005af6 <_fclose_r+0x86>
 8005aee:	6921      	ldr	r1, [r4, #16]
 8005af0:	4628      	mov	r0, r5
 8005af2:	f7ff f89b 	bl	8004c2c <_free_r>
 8005af6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005af8:	b141      	cbz	r1, 8005b0c <_fclose_r+0x9c>
 8005afa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005afe:	4299      	cmp	r1, r3
 8005b00:	d002      	beq.n	8005b08 <_fclose_r+0x98>
 8005b02:	4628      	mov	r0, r5
 8005b04:	f7ff f892 	bl	8004c2c <_free_r>
 8005b08:	2300      	movs	r3, #0
 8005b0a:	6363      	str	r3, [r4, #52]	; 0x34
 8005b0c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005b0e:	b121      	cbz	r1, 8005b1a <_fclose_r+0xaa>
 8005b10:	4628      	mov	r0, r5
 8005b12:	f7ff f88b 	bl	8004c2c <_free_r>
 8005b16:	2300      	movs	r3, #0
 8005b18:	64a3      	str	r3, [r4, #72]	; 0x48
 8005b1a:	f7fe ff99 	bl	8004a50 <__sfp_lock_acquire>
 8005b1e:	2300      	movs	r3, #0
 8005b20:	81a3      	strh	r3, [r4, #12]
 8005b22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b24:	07db      	lsls	r3, r3, #31
 8005b26:	d402      	bmi.n	8005b2e <_fclose_r+0xbe>
 8005b28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b2a:	f7ff f96a 	bl	8004e02 <__retarget_lock_release_recursive>
 8005b2e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b30:	f7ff f965 	bl	8004dfe <__retarget_lock_close_recursive>
 8005b34:	f7fe ff92 	bl	8004a5c <__sfp_lock_release>
 8005b38:	e79f      	b.n	8005a7a <_fclose_r+0xa>
 8005b3a:	bf00      	nop
 8005b3c:	080064ac 	.word	0x080064ac
 8005b40:	080064cc 	.word	0x080064cc
 8005b44:	0800648c 	.word	0x0800648c

08005b48 <__fputwc>:
 8005b48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005b4c:	4680      	mov	r8, r0
 8005b4e:	460e      	mov	r6, r1
 8005b50:	4614      	mov	r4, r2
 8005b52:	f000 f9d3 	bl	8005efc <__locale_mb_cur_max>
 8005b56:	2801      	cmp	r0, #1
 8005b58:	d11c      	bne.n	8005b94 <__fputwc+0x4c>
 8005b5a:	1e73      	subs	r3, r6, #1
 8005b5c:	2bfe      	cmp	r3, #254	; 0xfe
 8005b5e:	d819      	bhi.n	8005b94 <__fputwc+0x4c>
 8005b60:	f88d 6004 	strb.w	r6, [sp, #4]
 8005b64:	4605      	mov	r5, r0
 8005b66:	2700      	movs	r7, #0
 8005b68:	f10d 0904 	add.w	r9, sp, #4
 8005b6c:	42af      	cmp	r7, r5
 8005b6e:	d020      	beq.n	8005bb2 <__fputwc+0x6a>
 8005b70:	68a3      	ldr	r3, [r4, #8]
 8005b72:	f817 1009 	ldrb.w	r1, [r7, r9]
 8005b76:	3b01      	subs	r3, #1
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	60a3      	str	r3, [r4, #8]
 8005b7c:	da04      	bge.n	8005b88 <__fputwc+0x40>
 8005b7e:	69a2      	ldr	r2, [r4, #24]
 8005b80:	4293      	cmp	r3, r2
 8005b82:	db1a      	blt.n	8005bba <__fputwc+0x72>
 8005b84:	290a      	cmp	r1, #10
 8005b86:	d018      	beq.n	8005bba <__fputwc+0x72>
 8005b88:	6823      	ldr	r3, [r4, #0]
 8005b8a:	1c5a      	adds	r2, r3, #1
 8005b8c:	6022      	str	r2, [r4, #0]
 8005b8e:	7019      	strb	r1, [r3, #0]
 8005b90:	3701      	adds	r7, #1
 8005b92:	e7eb      	b.n	8005b6c <__fputwc+0x24>
 8005b94:	4632      	mov	r2, r6
 8005b96:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8005b9a:	a901      	add	r1, sp, #4
 8005b9c:	4640      	mov	r0, r8
 8005b9e:	f000 fbe9 	bl	8006374 <_wcrtomb_r>
 8005ba2:	1c42      	adds	r2, r0, #1
 8005ba4:	4605      	mov	r5, r0
 8005ba6:	d1de      	bne.n	8005b66 <__fputwc+0x1e>
 8005ba8:	89a3      	ldrh	r3, [r4, #12]
 8005baa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005bae:	81a3      	strh	r3, [r4, #12]
 8005bb0:	4606      	mov	r6, r0
 8005bb2:	4630      	mov	r0, r6
 8005bb4:	b003      	add	sp, #12
 8005bb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005bba:	4622      	mov	r2, r4
 8005bbc:	4640      	mov	r0, r8
 8005bbe:	f000 fb7b 	bl	80062b8 <__swbuf_r>
 8005bc2:	1c43      	adds	r3, r0, #1
 8005bc4:	d1e4      	bne.n	8005b90 <__fputwc+0x48>
 8005bc6:	4606      	mov	r6, r0
 8005bc8:	e7f3      	b.n	8005bb2 <__fputwc+0x6a>

08005bca <_fputwc_r>:
 8005bca:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8005bcc:	07db      	lsls	r3, r3, #31
 8005bce:	b570      	push	{r4, r5, r6, lr}
 8005bd0:	4605      	mov	r5, r0
 8005bd2:	460e      	mov	r6, r1
 8005bd4:	4614      	mov	r4, r2
 8005bd6:	d405      	bmi.n	8005be4 <_fputwc_r+0x1a>
 8005bd8:	8993      	ldrh	r3, [r2, #12]
 8005bda:	0598      	lsls	r0, r3, #22
 8005bdc:	d402      	bmi.n	8005be4 <_fputwc_r+0x1a>
 8005bde:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8005be0:	f7ff f90e 	bl	8004e00 <__retarget_lock_acquire_recursive>
 8005be4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005be8:	0499      	lsls	r1, r3, #18
 8005bea:	d406      	bmi.n	8005bfa <_fputwc_r+0x30>
 8005bec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005bf0:	81a3      	strh	r3, [r4, #12]
 8005bf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005bf4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005bf8:	6663      	str	r3, [r4, #100]	; 0x64
 8005bfa:	4622      	mov	r2, r4
 8005bfc:	4628      	mov	r0, r5
 8005bfe:	4631      	mov	r1, r6
 8005c00:	f7ff ffa2 	bl	8005b48 <__fputwc>
 8005c04:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005c06:	07da      	lsls	r2, r3, #31
 8005c08:	4605      	mov	r5, r0
 8005c0a:	d405      	bmi.n	8005c18 <_fputwc_r+0x4e>
 8005c0c:	89a3      	ldrh	r3, [r4, #12]
 8005c0e:	059b      	lsls	r3, r3, #22
 8005c10:	d402      	bmi.n	8005c18 <_fputwc_r+0x4e>
 8005c12:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c14:	f7ff f8f5 	bl	8004e02 <__retarget_lock_release_recursive>
 8005c18:	4628      	mov	r0, r5
 8005c1a:	bd70      	pop	{r4, r5, r6, pc}

08005c1c <_fstat_r>:
 8005c1c:	b538      	push	{r3, r4, r5, lr}
 8005c1e:	4c07      	ldr	r4, [pc, #28]	; (8005c3c <_fstat_r+0x20>)
 8005c20:	2300      	movs	r3, #0
 8005c22:	4605      	mov	r5, r0
 8005c24:	4608      	mov	r0, r1
 8005c26:	4611      	mov	r1, r2
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	f7fc fcd6 	bl	80025da <_fstat>
 8005c2e:	1c43      	adds	r3, r0, #1
 8005c30:	d102      	bne.n	8005c38 <_fstat_r+0x1c>
 8005c32:	6823      	ldr	r3, [r4, #0]
 8005c34:	b103      	cbz	r3, 8005c38 <_fstat_r+0x1c>
 8005c36:	602b      	str	r3, [r5, #0]
 8005c38:	bd38      	pop	{r3, r4, r5, pc}
 8005c3a:	bf00      	nop
 8005c3c:	20000ca4 	.word	0x20000ca4

08005c40 <__sfvwrite_r>:
 8005c40:	6893      	ldr	r3, [r2, #8]
 8005c42:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c46:	4607      	mov	r7, r0
 8005c48:	460c      	mov	r4, r1
 8005c4a:	4690      	mov	r8, r2
 8005c4c:	b91b      	cbnz	r3, 8005c56 <__sfvwrite_r+0x16>
 8005c4e:	2000      	movs	r0, #0
 8005c50:	b003      	add	sp, #12
 8005c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c56:	898b      	ldrh	r3, [r1, #12]
 8005c58:	0718      	lsls	r0, r3, #28
 8005c5a:	d526      	bpl.n	8005caa <__sfvwrite_r+0x6a>
 8005c5c:	690b      	ldr	r3, [r1, #16]
 8005c5e:	b323      	cbz	r3, 8005caa <__sfvwrite_r+0x6a>
 8005c60:	89a3      	ldrh	r3, [r4, #12]
 8005c62:	f8d8 6000 	ldr.w	r6, [r8]
 8005c66:	f013 0902 	ands.w	r9, r3, #2
 8005c6a:	d02d      	beq.n	8005cc8 <__sfvwrite_r+0x88>
 8005c6c:	f04f 0a00 	mov.w	sl, #0
 8005c70:	f8df b264 	ldr.w	fp, [pc, #612]	; 8005ed8 <__sfvwrite_r+0x298>
 8005c74:	46d1      	mov	r9, sl
 8005c76:	f1b9 0f00 	cmp.w	r9, #0
 8005c7a:	d01f      	beq.n	8005cbc <__sfvwrite_r+0x7c>
 8005c7c:	45d9      	cmp	r9, fp
 8005c7e:	464b      	mov	r3, r9
 8005c80:	4652      	mov	r2, sl
 8005c82:	bf28      	it	cs
 8005c84:	465b      	movcs	r3, fp
 8005c86:	6a21      	ldr	r1, [r4, #32]
 8005c88:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8005c8a:	4638      	mov	r0, r7
 8005c8c:	47a8      	blx	r5
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	f340 8089 	ble.w	8005da6 <__sfvwrite_r+0x166>
 8005c94:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005c98:	4482      	add	sl, r0
 8005c9a:	eba9 0900 	sub.w	r9, r9, r0
 8005c9e:	1a18      	subs	r0, r3, r0
 8005ca0:	f8c8 0008 	str.w	r0, [r8, #8]
 8005ca4:	2800      	cmp	r0, #0
 8005ca6:	d1e6      	bne.n	8005c76 <__sfvwrite_r+0x36>
 8005ca8:	e7d1      	b.n	8005c4e <__sfvwrite_r+0xe>
 8005caa:	4621      	mov	r1, r4
 8005cac:	4638      	mov	r0, r7
 8005cae:	f7fd fef7 	bl	8003aa0 <__swsetup_r>
 8005cb2:	2800      	cmp	r0, #0
 8005cb4:	d0d4      	beq.n	8005c60 <__sfvwrite_r+0x20>
 8005cb6:	f04f 30ff 	mov.w	r0, #4294967295
 8005cba:	e7c9      	b.n	8005c50 <__sfvwrite_r+0x10>
 8005cbc:	f8d6 a000 	ldr.w	sl, [r6]
 8005cc0:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8005cc4:	3608      	adds	r6, #8
 8005cc6:	e7d6      	b.n	8005c76 <__sfvwrite_r+0x36>
 8005cc8:	f013 0301 	ands.w	r3, r3, #1
 8005ccc:	d043      	beq.n	8005d56 <__sfvwrite_r+0x116>
 8005cce:	4648      	mov	r0, r9
 8005cd0:	46ca      	mov	sl, r9
 8005cd2:	46cb      	mov	fp, r9
 8005cd4:	f1bb 0f00 	cmp.w	fp, #0
 8005cd8:	f000 80d9 	beq.w	8005e8e <__sfvwrite_r+0x24e>
 8005cdc:	b950      	cbnz	r0, 8005cf4 <__sfvwrite_r+0xb4>
 8005cde:	465a      	mov	r2, fp
 8005ce0:	210a      	movs	r1, #10
 8005ce2:	4650      	mov	r0, sl
 8005ce4:	f7fa fa74 	bl	80001d0 <memchr>
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	f000 80d5 	beq.w	8005e98 <__sfvwrite_r+0x258>
 8005cee:	3001      	adds	r0, #1
 8005cf0:	eba0 090a 	sub.w	r9, r0, sl
 8005cf4:	6820      	ldr	r0, [r4, #0]
 8005cf6:	6921      	ldr	r1, [r4, #16]
 8005cf8:	6962      	ldr	r2, [r4, #20]
 8005cfa:	45d9      	cmp	r9, fp
 8005cfc:	464b      	mov	r3, r9
 8005cfe:	bf28      	it	cs
 8005d00:	465b      	movcs	r3, fp
 8005d02:	4288      	cmp	r0, r1
 8005d04:	f240 80cb 	bls.w	8005e9e <__sfvwrite_r+0x25e>
 8005d08:	68a5      	ldr	r5, [r4, #8]
 8005d0a:	4415      	add	r5, r2
 8005d0c:	42ab      	cmp	r3, r5
 8005d0e:	f340 80c6 	ble.w	8005e9e <__sfvwrite_r+0x25e>
 8005d12:	4651      	mov	r1, sl
 8005d14:	462a      	mov	r2, r5
 8005d16:	f000 f923 	bl	8005f60 <memmove>
 8005d1a:	6823      	ldr	r3, [r4, #0]
 8005d1c:	442b      	add	r3, r5
 8005d1e:	6023      	str	r3, [r4, #0]
 8005d20:	4621      	mov	r1, r4
 8005d22:	4638      	mov	r0, r7
 8005d24:	f7fe fe18 	bl	8004958 <_fflush_r>
 8005d28:	2800      	cmp	r0, #0
 8005d2a:	d13c      	bne.n	8005da6 <__sfvwrite_r+0x166>
 8005d2c:	ebb9 0905 	subs.w	r9, r9, r5
 8005d30:	f040 80cf 	bne.w	8005ed2 <__sfvwrite_r+0x292>
 8005d34:	4621      	mov	r1, r4
 8005d36:	4638      	mov	r0, r7
 8005d38:	f7fe fe0e 	bl	8004958 <_fflush_r>
 8005d3c:	2800      	cmp	r0, #0
 8005d3e:	d132      	bne.n	8005da6 <__sfvwrite_r+0x166>
 8005d40:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005d44:	44aa      	add	sl, r5
 8005d46:	ebab 0b05 	sub.w	fp, fp, r5
 8005d4a:	1b5d      	subs	r5, r3, r5
 8005d4c:	f8c8 5008 	str.w	r5, [r8, #8]
 8005d50:	2d00      	cmp	r5, #0
 8005d52:	d1bf      	bne.n	8005cd4 <__sfvwrite_r+0x94>
 8005d54:	e77b      	b.n	8005c4e <__sfvwrite_r+0xe>
 8005d56:	4699      	mov	r9, r3
 8005d58:	469a      	mov	sl, r3
 8005d5a:	f1ba 0f00 	cmp.w	sl, #0
 8005d5e:	d027      	beq.n	8005db0 <__sfvwrite_r+0x170>
 8005d60:	89a2      	ldrh	r2, [r4, #12]
 8005d62:	68a5      	ldr	r5, [r4, #8]
 8005d64:	0591      	lsls	r1, r2, #22
 8005d66:	d565      	bpl.n	8005e34 <__sfvwrite_r+0x1f4>
 8005d68:	45aa      	cmp	sl, r5
 8005d6a:	d33b      	bcc.n	8005de4 <__sfvwrite_r+0x1a4>
 8005d6c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005d70:	d036      	beq.n	8005de0 <__sfvwrite_r+0x1a0>
 8005d72:	6921      	ldr	r1, [r4, #16]
 8005d74:	6823      	ldr	r3, [r4, #0]
 8005d76:	1a5b      	subs	r3, r3, r1
 8005d78:	9301      	str	r3, [sp, #4]
 8005d7a:	6963      	ldr	r3, [r4, #20]
 8005d7c:	2002      	movs	r0, #2
 8005d7e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005d82:	fb93 fbf0 	sdiv	fp, r3, r0
 8005d86:	9b01      	ldr	r3, [sp, #4]
 8005d88:	1c58      	adds	r0, r3, #1
 8005d8a:	4450      	add	r0, sl
 8005d8c:	4583      	cmp	fp, r0
 8005d8e:	bf38      	it	cc
 8005d90:	4683      	movcc	fp, r0
 8005d92:	0553      	lsls	r3, r2, #21
 8005d94:	d53e      	bpl.n	8005e14 <__sfvwrite_r+0x1d4>
 8005d96:	4659      	mov	r1, fp
 8005d98:	4638      	mov	r0, r7
 8005d9a:	f7ff f8a7 	bl	8004eec <_malloc_r>
 8005d9e:	4605      	mov	r5, r0
 8005da0:	b950      	cbnz	r0, 8005db8 <__sfvwrite_r+0x178>
 8005da2:	230c      	movs	r3, #12
 8005da4:	603b      	str	r3, [r7, #0]
 8005da6:	89a3      	ldrh	r3, [r4, #12]
 8005da8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dac:	81a3      	strh	r3, [r4, #12]
 8005dae:	e782      	b.n	8005cb6 <__sfvwrite_r+0x76>
 8005db0:	e896 0600 	ldmia.w	r6, {r9, sl}
 8005db4:	3608      	adds	r6, #8
 8005db6:	e7d0      	b.n	8005d5a <__sfvwrite_r+0x11a>
 8005db8:	9a01      	ldr	r2, [sp, #4]
 8005dba:	6921      	ldr	r1, [r4, #16]
 8005dbc:	f7fc fdc8 	bl	8002950 <memcpy>
 8005dc0:	89a2      	ldrh	r2, [r4, #12]
 8005dc2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8005dc6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005dca:	81a2      	strh	r2, [r4, #12]
 8005dcc:	9b01      	ldr	r3, [sp, #4]
 8005dce:	6125      	str	r5, [r4, #16]
 8005dd0:	441d      	add	r5, r3
 8005dd2:	ebab 0303 	sub.w	r3, fp, r3
 8005dd6:	6025      	str	r5, [r4, #0]
 8005dd8:	f8c4 b014 	str.w	fp, [r4, #20]
 8005ddc:	4655      	mov	r5, sl
 8005dde:	60a3      	str	r3, [r4, #8]
 8005de0:	45aa      	cmp	sl, r5
 8005de2:	d200      	bcs.n	8005de6 <__sfvwrite_r+0x1a6>
 8005de4:	4655      	mov	r5, sl
 8005de6:	462a      	mov	r2, r5
 8005de8:	4649      	mov	r1, r9
 8005dea:	6820      	ldr	r0, [r4, #0]
 8005dec:	f000 f8b8 	bl	8005f60 <memmove>
 8005df0:	68a3      	ldr	r3, [r4, #8]
 8005df2:	1b5b      	subs	r3, r3, r5
 8005df4:	60a3      	str	r3, [r4, #8]
 8005df6:	6823      	ldr	r3, [r4, #0]
 8005df8:	441d      	add	r5, r3
 8005dfa:	6025      	str	r5, [r4, #0]
 8005dfc:	4655      	mov	r5, sl
 8005dfe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005e02:	44a9      	add	r9, r5
 8005e04:	ebaa 0a05 	sub.w	sl, sl, r5
 8005e08:	1b5d      	subs	r5, r3, r5
 8005e0a:	f8c8 5008 	str.w	r5, [r8, #8]
 8005e0e:	2d00      	cmp	r5, #0
 8005e10:	d1a3      	bne.n	8005d5a <__sfvwrite_r+0x11a>
 8005e12:	e71c      	b.n	8005c4e <__sfvwrite_r+0xe>
 8005e14:	465a      	mov	r2, fp
 8005e16:	4638      	mov	r0, r7
 8005e18:	f000 f8ce 	bl	8005fb8 <_realloc_r>
 8005e1c:	4605      	mov	r5, r0
 8005e1e:	2800      	cmp	r0, #0
 8005e20:	d1d4      	bne.n	8005dcc <__sfvwrite_r+0x18c>
 8005e22:	6921      	ldr	r1, [r4, #16]
 8005e24:	4638      	mov	r0, r7
 8005e26:	f7fe ff01 	bl	8004c2c <_free_r>
 8005e2a:	89a3      	ldrh	r3, [r4, #12]
 8005e2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e30:	81a3      	strh	r3, [r4, #12]
 8005e32:	e7b6      	b.n	8005da2 <__sfvwrite_r+0x162>
 8005e34:	6820      	ldr	r0, [r4, #0]
 8005e36:	6923      	ldr	r3, [r4, #16]
 8005e38:	4298      	cmp	r0, r3
 8005e3a:	d802      	bhi.n	8005e42 <__sfvwrite_r+0x202>
 8005e3c:	6962      	ldr	r2, [r4, #20]
 8005e3e:	4592      	cmp	sl, r2
 8005e40:	d215      	bcs.n	8005e6e <__sfvwrite_r+0x22e>
 8005e42:	4555      	cmp	r5, sl
 8005e44:	bf28      	it	cs
 8005e46:	4655      	movcs	r5, sl
 8005e48:	462a      	mov	r2, r5
 8005e4a:	4649      	mov	r1, r9
 8005e4c:	f000 f888 	bl	8005f60 <memmove>
 8005e50:	68a3      	ldr	r3, [r4, #8]
 8005e52:	6822      	ldr	r2, [r4, #0]
 8005e54:	1b5b      	subs	r3, r3, r5
 8005e56:	442a      	add	r2, r5
 8005e58:	60a3      	str	r3, [r4, #8]
 8005e5a:	6022      	str	r2, [r4, #0]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d1ce      	bne.n	8005dfe <__sfvwrite_r+0x1be>
 8005e60:	4621      	mov	r1, r4
 8005e62:	4638      	mov	r0, r7
 8005e64:	f7fe fd78 	bl	8004958 <_fflush_r>
 8005e68:	2800      	cmp	r0, #0
 8005e6a:	d0c8      	beq.n	8005dfe <__sfvwrite_r+0x1be>
 8005e6c:	e79b      	b.n	8005da6 <__sfvwrite_r+0x166>
 8005e6e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8005e72:	4553      	cmp	r3, sl
 8005e74:	bf28      	it	cs
 8005e76:	4653      	movcs	r3, sl
 8005e78:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8005e7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8005e7e:	6a21      	ldr	r1, [r4, #32]
 8005e80:	4353      	muls	r3, r2
 8005e82:	4638      	mov	r0, r7
 8005e84:	464a      	mov	r2, r9
 8005e86:	47a8      	blx	r5
 8005e88:	1e05      	subs	r5, r0, #0
 8005e8a:	dcb8      	bgt.n	8005dfe <__sfvwrite_r+0x1be>
 8005e8c:	e78b      	b.n	8005da6 <__sfvwrite_r+0x166>
 8005e8e:	e896 0c00 	ldmia.w	r6, {sl, fp}
 8005e92:	2000      	movs	r0, #0
 8005e94:	3608      	adds	r6, #8
 8005e96:	e71d      	b.n	8005cd4 <__sfvwrite_r+0x94>
 8005e98:	f10b 0901 	add.w	r9, fp, #1
 8005e9c:	e72a      	b.n	8005cf4 <__sfvwrite_r+0xb4>
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	db09      	blt.n	8005eb6 <__sfvwrite_r+0x276>
 8005ea2:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8005ea4:	6a21      	ldr	r1, [r4, #32]
 8005ea6:	4613      	mov	r3, r2
 8005ea8:	4638      	mov	r0, r7
 8005eaa:	4652      	mov	r2, sl
 8005eac:	47a8      	blx	r5
 8005eae:	1e05      	subs	r5, r0, #0
 8005eb0:	f73f af3c 	bgt.w	8005d2c <__sfvwrite_r+0xec>
 8005eb4:	e777      	b.n	8005da6 <__sfvwrite_r+0x166>
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	4651      	mov	r1, sl
 8005eba:	9301      	str	r3, [sp, #4]
 8005ebc:	f000 f850 	bl	8005f60 <memmove>
 8005ec0:	9b01      	ldr	r3, [sp, #4]
 8005ec2:	68a2      	ldr	r2, [r4, #8]
 8005ec4:	1ad2      	subs	r2, r2, r3
 8005ec6:	60a2      	str	r2, [r4, #8]
 8005ec8:	6822      	ldr	r2, [r4, #0]
 8005eca:	441a      	add	r2, r3
 8005ecc:	6022      	str	r2, [r4, #0]
 8005ece:	461d      	mov	r5, r3
 8005ed0:	e72c      	b.n	8005d2c <__sfvwrite_r+0xec>
 8005ed2:	2001      	movs	r0, #1
 8005ed4:	e734      	b.n	8005d40 <__sfvwrite_r+0x100>
 8005ed6:	bf00      	nop
 8005ed8:	7ffffc00 	.word	0x7ffffc00

08005edc <_isatty_r>:
 8005edc:	b538      	push	{r3, r4, r5, lr}
 8005ede:	4c06      	ldr	r4, [pc, #24]	; (8005ef8 <_isatty_r+0x1c>)
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	4605      	mov	r5, r0
 8005ee4:	4608      	mov	r0, r1
 8005ee6:	6023      	str	r3, [r4, #0]
 8005ee8:	f7fc fb7c 	bl	80025e4 <_isatty>
 8005eec:	1c43      	adds	r3, r0, #1
 8005eee:	d102      	bne.n	8005ef6 <_isatty_r+0x1a>
 8005ef0:	6823      	ldr	r3, [r4, #0]
 8005ef2:	b103      	cbz	r3, 8005ef6 <_isatty_r+0x1a>
 8005ef4:	602b      	str	r3, [r5, #0]
 8005ef6:	bd38      	pop	{r3, r4, r5, pc}
 8005ef8:	20000ca4 	.word	0x20000ca4

08005efc <__locale_mb_cur_max>:
 8005efc:	4b04      	ldr	r3, [pc, #16]	; (8005f10 <__locale_mb_cur_max+0x14>)
 8005efe:	4a05      	ldr	r2, [pc, #20]	; (8005f14 <__locale_mb_cur_max+0x18>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	6a1b      	ldr	r3, [r3, #32]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	bf08      	it	eq
 8005f08:	4613      	moveq	r3, r2
 8005f0a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8005f0e:	4770      	bx	lr
 8005f10:	20000010 	.word	0x20000010
 8005f14:	20000514 	.word	0x20000514

08005f18 <_lseek_r>:
 8005f18:	b538      	push	{r3, r4, r5, lr}
 8005f1a:	4c07      	ldr	r4, [pc, #28]	; (8005f38 <_lseek_r+0x20>)
 8005f1c:	4605      	mov	r5, r0
 8005f1e:	4608      	mov	r0, r1
 8005f20:	4611      	mov	r1, r2
 8005f22:	2200      	movs	r2, #0
 8005f24:	6022      	str	r2, [r4, #0]
 8005f26:	461a      	mov	r2, r3
 8005f28:	f7fc fb5e 	bl	80025e8 <_lseek>
 8005f2c:	1c43      	adds	r3, r0, #1
 8005f2e:	d102      	bne.n	8005f36 <_lseek_r+0x1e>
 8005f30:	6823      	ldr	r3, [r4, #0]
 8005f32:	b103      	cbz	r3, 8005f36 <_lseek_r+0x1e>
 8005f34:	602b      	str	r3, [r5, #0]
 8005f36:	bd38      	pop	{r3, r4, r5, pc}
 8005f38:	20000ca4 	.word	0x20000ca4

08005f3c <__ascii_mbtowc>:
 8005f3c:	b082      	sub	sp, #8
 8005f3e:	b901      	cbnz	r1, 8005f42 <__ascii_mbtowc+0x6>
 8005f40:	a901      	add	r1, sp, #4
 8005f42:	b142      	cbz	r2, 8005f56 <__ascii_mbtowc+0x1a>
 8005f44:	b14b      	cbz	r3, 8005f5a <__ascii_mbtowc+0x1e>
 8005f46:	7813      	ldrb	r3, [r2, #0]
 8005f48:	600b      	str	r3, [r1, #0]
 8005f4a:	7812      	ldrb	r2, [r2, #0]
 8005f4c:	1c10      	adds	r0, r2, #0
 8005f4e:	bf18      	it	ne
 8005f50:	2001      	movne	r0, #1
 8005f52:	b002      	add	sp, #8
 8005f54:	4770      	bx	lr
 8005f56:	4610      	mov	r0, r2
 8005f58:	e7fb      	b.n	8005f52 <__ascii_mbtowc+0x16>
 8005f5a:	f06f 0001 	mvn.w	r0, #1
 8005f5e:	e7f8      	b.n	8005f52 <__ascii_mbtowc+0x16>

08005f60 <memmove>:
 8005f60:	4288      	cmp	r0, r1
 8005f62:	b510      	push	{r4, lr}
 8005f64:	eb01 0302 	add.w	r3, r1, r2
 8005f68:	d803      	bhi.n	8005f72 <memmove+0x12>
 8005f6a:	1e42      	subs	r2, r0, #1
 8005f6c:	4299      	cmp	r1, r3
 8005f6e:	d10c      	bne.n	8005f8a <memmove+0x2a>
 8005f70:	bd10      	pop	{r4, pc}
 8005f72:	4298      	cmp	r0, r3
 8005f74:	d2f9      	bcs.n	8005f6a <memmove+0xa>
 8005f76:	1881      	adds	r1, r0, r2
 8005f78:	1ad2      	subs	r2, r2, r3
 8005f7a:	42d3      	cmn	r3, r2
 8005f7c:	d100      	bne.n	8005f80 <memmove+0x20>
 8005f7e:	bd10      	pop	{r4, pc}
 8005f80:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f84:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005f88:	e7f7      	b.n	8005f7a <memmove+0x1a>
 8005f8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f8e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005f92:	e7eb      	b.n	8005f6c <memmove+0xc>

08005f94 <_read_r>:
 8005f94:	b538      	push	{r3, r4, r5, lr}
 8005f96:	4c07      	ldr	r4, [pc, #28]	; (8005fb4 <_read_r+0x20>)
 8005f98:	4605      	mov	r5, r0
 8005f9a:	4608      	mov	r0, r1
 8005f9c:	4611      	mov	r1, r2
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	6022      	str	r2, [r4, #0]
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	f7fc faee 	bl	8002584 <_read>
 8005fa8:	1c43      	adds	r3, r0, #1
 8005faa:	d102      	bne.n	8005fb2 <_read_r+0x1e>
 8005fac:	6823      	ldr	r3, [r4, #0]
 8005fae:	b103      	cbz	r3, 8005fb2 <_read_r+0x1e>
 8005fb0:	602b      	str	r3, [r5, #0]
 8005fb2:	bd38      	pop	{r3, r4, r5, pc}
 8005fb4:	20000ca4 	.word	0x20000ca4

08005fb8 <_realloc_r>:
 8005fb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fbc:	4682      	mov	sl, r0
 8005fbe:	460c      	mov	r4, r1
 8005fc0:	b929      	cbnz	r1, 8005fce <_realloc_r+0x16>
 8005fc2:	4611      	mov	r1, r2
 8005fc4:	b003      	add	sp, #12
 8005fc6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fca:	f7fe bf8f 	b.w	8004eec <_malloc_r>
 8005fce:	9201      	str	r2, [sp, #4]
 8005fd0:	f7ff f99a 	bl	8005308 <__malloc_lock>
 8005fd4:	9a01      	ldr	r2, [sp, #4]
 8005fd6:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8005fda:	f102 080b 	add.w	r8, r2, #11
 8005fde:	f1b8 0f16 	cmp.w	r8, #22
 8005fe2:	f1a4 0908 	sub.w	r9, r4, #8
 8005fe6:	f025 0603 	bic.w	r6, r5, #3
 8005fea:	d90a      	bls.n	8006002 <_realloc_r+0x4a>
 8005fec:	f038 0807 	bics.w	r8, r8, #7
 8005ff0:	d509      	bpl.n	8006006 <_realloc_r+0x4e>
 8005ff2:	230c      	movs	r3, #12
 8005ff4:	f8ca 3000 	str.w	r3, [sl]
 8005ff8:	2700      	movs	r7, #0
 8005ffa:	4638      	mov	r0, r7
 8005ffc:	b003      	add	sp, #12
 8005ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006002:	f04f 0810 	mov.w	r8, #16
 8006006:	4590      	cmp	r8, r2
 8006008:	d3f3      	bcc.n	8005ff2 <_realloc_r+0x3a>
 800600a:	45b0      	cmp	r8, r6
 800600c:	f340 8145 	ble.w	800629a <_realloc_r+0x2e2>
 8006010:	4ba8      	ldr	r3, [pc, #672]	; (80062b4 <_realloc_r+0x2fc>)
 8006012:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8006016:	eb09 0106 	add.w	r1, r9, r6
 800601a:	4571      	cmp	r1, lr
 800601c:	469b      	mov	fp, r3
 800601e:	684b      	ldr	r3, [r1, #4]
 8006020:	d005      	beq.n	800602e <_realloc_r+0x76>
 8006022:	f023 0001 	bic.w	r0, r3, #1
 8006026:	4408      	add	r0, r1
 8006028:	6840      	ldr	r0, [r0, #4]
 800602a:	07c7      	lsls	r7, r0, #31
 800602c:	d447      	bmi.n	80060be <_realloc_r+0x106>
 800602e:	f023 0303 	bic.w	r3, r3, #3
 8006032:	4571      	cmp	r1, lr
 8006034:	eb06 0703 	add.w	r7, r6, r3
 8006038:	d119      	bne.n	800606e <_realloc_r+0xb6>
 800603a:	f108 0010 	add.w	r0, r8, #16
 800603e:	4287      	cmp	r7, r0
 8006040:	db3f      	blt.n	80060c2 <_realloc_r+0x10a>
 8006042:	eb09 0308 	add.w	r3, r9, r8
 8006046:	eba7 0708 	sub.w	r7, r7, r8
 800604a:	f047 0701 	orr.w	r7, r7, #1
 800604e:	f8cb 3008 	str.w	r3, [fp, #8]
 8006052:	605f      	str	r7, [r3, #4]
 8006054:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006058:	f003 0301 	and.w	r3, r3, #1
 800605c:	ea43 0308 	orr.w	r3, r3, r8
 8006060:	f844 3c04 	str.w	r3, [r4, #-4]
 8006064:	4650      	mov	r0, sl
 8006066:	f7ff f955 	bl	8005314 <__malloc_unlock>
 800606a:	4627      	mov	r7, r4
 800606c:	e7c5      	b.n	8005ffa <_realloc_r+0x42>
 800606e:	45b8      	cmp	r8, r7
 8006070:	dc27      	bgt.n	80060c2 <_realloc_r+0x10a>
 8006072:	68cb      	ldr	r3, [r1, #12]
 8006074:	688a      	ldr	r2, [r1, #8]
 8006076:	60d3      	str	r3, [r2, #12]
 8006078:	609a      	str	r2, [r3, #8]
 800607a:	eba7 0008 	sub.w	r0, r7, r8
 800607e:	280f      	cmp	r0, #15
 8006080:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006084:	eb09 0207 	add.w	r2, r9, r7
 8006088:	f240 8109 	bls.w	800629e <_realloc_r+0x2e6>
 800608c:	eb09 0108 	add.w	r1, r9, r8
 8006090:	f003 0301 	and.w	r3, r3, #1
 8006094:	ea43 0308 	orr.w	r3, r3, r8
 8006098:	f040 0001 	orr.w	r0, r0, #1
 800609c:	f8c9 3004 	str.w	r3, [r9, #4]
 80060a0:	6048      	str	r0, [r1, #4]
 80060a2:	6853      	ldr	r3, [r2, #4]
 80060a4:	f043 0301 	orr.w	r3, r3, #1
 80060a8:	6053      	str	r3, [r2, #4]
 80060aa:	3108      	adds	r1, #8
 80060ac:	4650      	mov	r0, sl
 80060ae:	f7fe fdbd 	bl	8004c2c <_free_r>
 80060b2:	4650      	mov	r0, sl
 80060b4:	f7ff f92e 	bl	8005314 <__malloc_unlock>
 80060b8:	f109 0708 	add.w	r7, r9, #8
 80060bc:	e79d      	b.n	8005ffa <_realloc_r+0x42>
 80060be:	2300      	movs	r3, #0
 80060c0:	4619      	mov	r1, r3
 80060c2:	07e8      	lsls	r0, r5, #31
 80060c4:	f100 8084 	bmi.w	80061d0 <_realloc_r+0x218>
 80060c8:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80060cc:	eba9 0505 	sub.w	r5, r9, r5
 80060d0:	6868      	ldr	r0, [r5, #4]
 80060d2:	f020 0003 	bic.w	r0, r0, #3
 80060d6:	4430      	add	r0, r6
 80060d8:	2900      	cmp	r1, #0
 80060da:	d076      	beq.n	80061ca <_realloc_r+0x212>
 80060dc:	4571      	cmp	r1, lr
 80060de:	d150      	bne.n	8006182 <_realloc_r+0x1ca>
 80060e0:	4403      	add	r3, r0
 80060e2:	f108 0110 	add.w	r1, r8, #16
 80060e6:	428b      	cmp	r3, r1
 80060e8:	db6f      	blt.n	80061ca <_realloc_r+0x212>
 80060ea:	462f      	mov	r7, r5
 80060ec:	68ea      	ldr	r2, [r5, #12]
 80060ee:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80060f2:	60ca      	str	r2, [r1, #12]
 80060f4:	6091      	str	r1, [r2, #8]
 80060f6:	1f32      	subs	r2, r6, #4
 80060f8:	2a24      	cmp	r2, #36	; 0x24
 80060fa:	d83b      	bhi.n	8006174 <_realloc_r+0x1bc>
 80060fc:	2a13      	cmp	r2, #19
 80060fe:	d936      	bls.n	800616e <_realloc_r+0x1b6>
 8006100:	6821      	ldr	r1, [r4, #0]
 8006102:	60a9      	str	r1, [r5, #8]
 8006104:	6861      	ldr	r1, [r4, #4]
 8006106:	60e9      	str	r1, [r5, #12]
 8006108:	2a1b      	cmp	r2, #27
 800610a:	d81c      	bhi.n	8006146 <_realloc_r+0x18e>
 800610c:	f105 0210 	add.w	r2, r5, #16
 8006110:	f104 0108 	add.w	r1, r4, #8
 8006114:	6808      	ldr	r0, [r1, #0]
 8006116:	6010      	str	r0, [r2, #0]
 8006118:	6848      	ldr	r0, [r1, #4]
 800611a:	6050      	str	r0, [r2, #4]
 800611c:	6889      	ldr	r1, [r1, #8]
 800611e:	6091      	str	r1, [r2, #8]
 8006120:	eb05 0208 	add.w	r2, r5, r8
 8006124:	eba3 0308 	sub.w	r3, r3, r8
 8006128:	f043 0301 	orr.w	r3, r3, #1
 800612c:	f8cb 2008 	str.w	r2, [fp, #8]
 8006130:	6053      	str	r3, [r2, #4]
 8006132:	686b      	ldr	r3, [r5, #4]
 8006134:	f003 0301 	and.w	r3, r3, #1
 8006138:	ea43 0308 	orr.w	r3, r3, r8
 800613c:	606b      	str	r3, [r5, #4]
 800613e:	4650      	mov	r0, sl
 8006140:	f7ff f8e8 	bl	8005314 <__malloc_unlock>
 8006144:	e759      	b.n	8005ffa <_realloc_r+0x42>
 8006146:	68a1      	ldr	r1, [r4, #8]
 8006148:	6129      	str	r1, [r5, #16]
 800614a:	68e1      	ldr	r1, [r4, #12]
 800614c:	6169      	str	r1, [r5, #20]
 800614e:	2a24      	cmp	r2, #36	; 0x24
 8006150:	bf01      	itttt	eq
 8006152:	6922      	ldreq	r2, [r4, #16]
 8006154:	61aa      	streq	r2, [r5, #24]
 8006156:	6960      	ldreq	r0, [r4, #20]
 8006158:	61e8      	streq	r0, [r5, #28]
 800615a:	bf19      	ittee	ne
 800615c:	f105 0218 	addne.w	r2, r5, #24
 8006160:	f104 0110 	addne.w	r1, r4, #16
 8006164:	f105 0220 	addeq.w	r2, r5, #32
 8006168:	f104 0118 	addeq.w	r1, r4, #24
 800616c:	e7d2      	b.n	8006114 <_realloc_r+0x15c>
 800616e:	463a      	mov	r2, r7
 8006170:	4621      	mov	r1, r4
 8006172:	e7cf      	b.n	8006114 <_realloc_r+0x15c>
 8006174:	4621      	mov	r1, r4
 8006176:	4638      	mov	r0, r7
 8006178:	9301      	str	r3, [sp, #4]
 800617a:	f7ff fef1 	bl	8005f60 <memmove>
 800617e:	9b01      	ldr	r3, [sp, #4]
 8006180:	e7ce      	b.n	8006120 <_realloc_r+0x168>
 8006182:	18c7      	adds	r7, r0, r3
 8006184:	45b8      	cmp	r8, r7
 8006186:	dc20      	bgt.n	80061ca <_realloc_r+0x212>
 8006188:	68cb      	ldr	r3, [r1, #12]
 800618a:	688a      	ldr	r2, [r1, #8]
 800618c:	60d3      	str	r3, [r2, #12]
 800618e:	609a      	str	r2, [r3, #8]
 8006190:	4628      	mov	r0, r5
 8006192:	68eb      	ldr	r3, [r5, #12]
 8006194:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8006198:	60d3      	str	r3, [r2, #12]
 800619a:	609a      	str	r2, [r3, #8]
 800619c:	1f32      	subs	r2, r6, #4
 800619e:	2a24      	cmp	r2, #36	; 0x24
 80061a0:	d842      	bhi.n	8006228 <_realloc_r+0x270>
 80061a2:	2a13      	cmp	r2, #19
 80061a4:	d93e      	bls.n	8006224 <_realloc_r+0x26c>
 80061a6:	6823      	ldr	r3, [r4, #0]
 80061a8:	60ab      	str	r3, [r5, #8]
 80061aa:	6863      	ldr	r3, [r4, #4]
 80061ac:	60eb      	str	r3, [r5, #12]
 80061ae:	2a1b      	cmp	r2, #27
 80061b0:	d824      	bhi.n	80061fc <_realloc_r+0x244>
 80061b2:	f105 0010 	add.w	r0, r5, #16
 80061b6:	f104 0308 	add.w	r3, r4, #8
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	6002      	str	r2, [r0, #0]
 80061be:	685a      	ldr	r2, [r3, #4]
 80061c0:	6042      	str	r2, [r0, #4]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	6083      	str	r3, [r0, #8]
 80061c6:	46a9      	mov	r9, r5
 80061c8:	e757      	b.n	800607a <_realloc_r+0xc2>
 80061ca:	4580      	cmp	r8, r0
 80061cc:	4607      	mov	r7, r0
 80061ce:	dddf      	ble.n	8006190 <_realloc_r+0x1d8>
 80061d0:	4611      	mov	r1, r2
 80061d2:	4650      	mov	r0, sl
 80061d4:	f7fe fe8a 	bl	8004eec <_malloc_r>
 80061d8:	4607      	mov	r7, r0
 80061da:	2800      	cmp	r0, #0
 80061dc:	d0af      	beq.n	800613e <_realloc_r+0x186>
 80061de:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80061e2:	f023 0301 	bic.w	r3, r3, #1
 80061e6:	f1a0 0208 	sub.w	r2, r0, #8
 80061ea:	444b      	add	r3, r9
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d11f      	bne.n	8006230 <_realloc_r+0x278>
 80061f0:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80061f4:	f027 0703 	bic.w	r7, r7, #3
 80061f8:	4437      	add	r7, r6
 80061fa:	e73e      	b.n	800607a <_realloc_r+0xc2>
 80061fc:	68a3      	ldr	r3, [r4, #8]
 80061fe:	612b      	str	r3, [r5, #16]
 8006200:	68e3      	ldr	r3, [r4, #12]
 8006202:	616b      	str	r3, [r5, #20]
 8006204:	2a24      	cmp	r2, #36	; 0x24
 8006206:	bf01      	itttt	eq
 8006208:	6923      	ldreq	r3, [r4, #16]
 800620a:	61ab      	streq	r3, [r5, #24]
 800620c:	6962      	ldreq	r2, [r4, #20]
 800620e:	61ea      	streq	r2, [r5, #28]
 8006210:	bf19      	ittee	ne
 8006212:	f105 0018 	addne.w	r0, r5, #24
 8006216:	f104 0310 	addne.w	r3, r4, #16
 800621a:	f105 0020 	addeq.w	r0, r5, #32
 800621e:	f104 0318 	addeq.w	r3, r4, #24
 8006222:	e7ca      	b.n	80061ba <_realloc_r+0x202>
 8006224:	4623      	mov	r3, r4
 8006226:	e7c8      	b.n	80061ba <_realloc_r+0x202>
 8006228:	4621      	mov	r1, r4
 800622a:	f7ff fe99 	bl	8005f60 <memmove>
 800622e:	e7ca      	b.n	80061c6 <_realloc_r+0x20e>
 8006230:	1f32      	subs	r2, r6, #4
 8006232:	2a24      	cmp	r2, #36	; 0x24
 8006234:	d82d      	bhi.n	8006292 <_realloc_r+0x2da>
 8006236:	2a13      	cmp	r2, #19
 8006238:	d928      	bls.n	800628c <_realloc_r+0x2d4>
 800623a:	6823      	ldr	r3, [r4, #0]
 800623c:	6003      	str	r3, [r0, #0]
 800623e:	6863      	ldr	r3, [r4, #4]
 8006240:	6043      	str	r3, [r0, #4]
 8006242:	2a1b      	cmp	r2, #27
 8006244:	d80e      	bhi.n	8006264 <_realloc_r+0x2ac>
 8006246:	f100 0308 	add.w	r3, r0, #8
 800624a:	f104 0208 	add.w	r2, r4, #8
 800624e:	6811      	ldr	r1, [r2, #0]
 8006250:	6019      	str	r1, [r3, #0]
 8006252:	6851      	ldr	r1, [r2, #4]
 8006254:	6059      	str	r1, [r3, #4]
 8006256:	6892      	ldr	r2, [r2, #8]
 8006258:	609a      	str	r2, [r3, #8]
 800625a:	4621      	mov	r1, r4
 800625c:	4650      	mov	r0, sl
 800625e:	f7fe fce5 	bl	8004c2c <_free_r>
 8006262:	e76c      	b.n	800613e <_realloc_r+0x186>
 8006264:	68a3      	ldr	r3, [r4, #8]
 8006266:	6083      	str	r3, [r0, #8]
 8006268:	68e3      	ldr	r3, [r4, #12]
 800626a:	60c3      	str	r3, [r0, #12]
 800626c:	2a24      	cmp	r2, #36	; 0x24
 800626e:	bf01      	itttt	eq
 8006270:	6923      	ldreq	r3, [r4, #16]
 8006272:	6103      	streq	r3, [r0, #16]
 8006274:	6961      	ldreq	r1, [r4, #20]
 8006276:	6141      	streq	r1, [r0, #20]
 8006278:	bf19      	ittee	ne
 800627a:	f100 0310 	addne.w	r3, r0, #16
 800627e:	f104 0210 	addne.w	r2, r4, #16
 8006282:	f100 0318 	addeq.w	r3, r0, #24
 8006286:	f104 0218 	addeq.w	r2, r4, #24
 800628a:	e7e0      	b.n	800624e <_realloc_r+0x296>
 800628c:	4603      	mov	r3, r0
 800628e:	4622      	mov	r2, r4
 8006290:	e7dd      	b.n	800624e <_realloc_r+0x296>
 8006292:	4621      	mov	r1, r4
 8006294:	f7ff fe64 	bl	8005f60 <memmove>
 8006298:	e7df      	b.n	800625a <_realloc_r+0x2a2>
 800629a:	4637      	mov	r7, r6
 800629c:	e6ed      	b.n	800607a <_realloc_r+0xc2>
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	431f      	orrs	r7, r3
 80062a4:	f8c9 7004 	str.w	r7, [r9, #4]
 80062a8:	6853      	ldr	r3, [r2, #4]
 80062aa:	f043 0301 	orr.w	r3, r3, #1
 80062ae:	6053      	str	r3, [r2, #4]
 80062b0:	e6ff      	b.n	80060b2 <_realloc_r+0xfa>
 80062b2:	bf00      	nop
 80062b4:	20000104 	.word	0x20000104

080062b8 <__swbuf_r>:
 80062b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ba:	460e      	mov	r6, r1
 80062bc:	4614      	mov	r4, r2
 80062be:	4605      	mov	r5, r0
 80062c0:	b118      	cbz	r0, 80062ca <__swbuf_r+0x12>
 80062c2:	6983      	ldr	r3, [r0, #24]
 80062c4:	b90b      	cbnz	r3, 80062ca <__swbuf_r+0x12>
 80062c6:	f7fe fbdb 	bl	8004a80 <__sinit>
 80062ca:	4b27      	ldr	r3, [pc, #156]	; (8006368 <__swbuf_r+0xb0>)
 80062cc:	429c      	cmp	r4, r3
 80062ce:	d12f      	bne.n	8006330 <__swbuf_r+0x78>
 80062d0:	686c      	ldr	r4, [r5, #4]
 80062d2:	69a3      	ldr	r3, [r4, #24]
 80062d4:	60a3      	str	r3, [r4, #8]
 80062d6:	89a3      	ldrh	r3, [r4, #12]
 80062d8:	0719      	lsls	r1, r3, #28
 80062da:	d533      	bpl.n	8006344 <__swbuf_r+0x8c>
 80062dc:	6923      	ldr	r3, [r4, #16]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d030      	beq.n	8006344 <__swbuf_r+0x8c>
 80062e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062e6:	b2f6      	uxtb	r6, r6
 80062e8:	049a      	lsls	r2, r3, #18
 80062ea:	4637      	mov	r7, r6
 80062ec:	d534      	bpl.n	8006358 <__swbuf_r+0xa0>
 80062ee:	6923      	ldr	r3, [r4, #16]
 80062f0:	6820      	ldr	r0, [r4, #0]
 80062f2:	1ac0      	subs	r0, r0, r3
 80062f4:	6963      	ldr	r3, [r4, #20]
 80062f6:	4298      	cmp	r0, r3
 80062f8:	db04      	blt.n	8006304 <__swbuf_r+0x4c>
 80062fa:	4621      	mov	r1, r4
 80062fc:	4628      	mov	r0, r5
 80062fe:	f7fe fb2b 	bl	8004958 <_fflush_r>
 8006302:	bb28      	cbnz	r0, 8006350 <__swbuf_r+0x98>
 8006304:	68a3      	ldr	r3, [r4, #8]
 8006306:	3b01      	subs	r3, #1
 8006308:	60a3      	str	r3, [r4, #8]
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	1c5a      	adds	r2, r3, #1
 800630e:	6022      	str	r2, [r4, #0]
 8006310:	701e      	strb	r6, [r3, #0]
 8006312:	6963      	ldr	r3, [r4, #20]
 8006314:	3001      	adds	r0, #1
 8006316:	4298      	cmp	r0, r3
 8006318:	d004      	beq.n	8006324 <__swbuf_r+0x6c>
 800631a:	89a3      	ldrh	r3, [r4, #12]
 800631c:	07db      	lsls	r3, r3, #31
 800631e:	d519      	bpl.n	8006354 <__swbuf_r+0x9c>
 8006320:	2e0a      	cmp	r6, #10
 8006322:	d117      	bne.n	8006354 <__swbuf_r+0x9c>
 8006324:	4621      	mov	r1, r4
 8006326:	4628      	mov	r0, r5
 8006328:	f7fe fb16 	bl	8004958 <_fflush_r>
 800632c:	b190      	cbz	r0, 8006354 <__swbuf_r+0x9c>
 800632e:	e00f      	b.n	8006350 <__swbuf_r+0x98>
 8006330:	4b0e      	ldr	r3, [pc, #56]	; (800636c <__swbuf_r+0xb4>)
 8006332:	429c      	cmp	r4, r3
 8006334:	d101      	bne.n	800633a <__swbuf_r+0x82>
 8006336:	68ac      	ldr	r4, [r5, #8]
 8006338:	e7cb      	b.n	80062d2 <__swbuf_r+0x1a>
 800633a:	4b0d      	ldr	r3, [pc, #52]	; (8006370 <__swbuf_r+0xb8>)
 800633c:	429c      	cmp	r4, r3
 800633e:	bf08      	it	eq
 8006340:	68ec      	ldreq	r4, [r5, #12]
 8006342:	e7c6      	b.n	80062d2 <__swbuf_r+0x1a>
 8006344:	4621      	mov	r1, r4
 8006346:	4628      	mov	r0, r5
 8006348:	f7fd fbaa 	bl	8003aa0 <__swsetup_r>
 800634c:	2800      	cmp	r0, #0
 800634e:	d0c8      	beq.n	80062e2 <__swbuf_r+0x2a>
 8006350:	f04f 37ff 	mov.w	r7, #4294967295
 8006354:	4638      	mov	r0, r7
 8006356:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006358:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800635c:	81a3      	strh	r3, [r4, #12]
 800635e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006360:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006364:	6663      	str	r3, [r4, #100]	; 0x64
 8006366:	e7c2      	b.n	80062ee <__swbuf_r+0x36>
 8006368:	080064ac 	.word	0x080064ac
 800636c:	080064cc 	.word	0x080064cc
 8006370:	0800648c 	.word	0x0800648c

08006374 <_wcrtomb_r>:
 8006374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006376:	4605      	mov	r5, r0
 8006378:	b085      	sub	sp, #20
 800637a:	461e      	mov	r6, r3
 800637c:	460f      	mov	r7, r1
 800637e:	4c0f      	ldr	r4, [pc, #60]	; (80063bc <_wcrtomb_r+0x48>)
 8006380:	b991      	cbnz	r1, 80063a8 <_wcrtomb_r+0x34>
 8006382:	6822      	ldr	r2, [r4, #0]
 8006384:	490e      	ldr	r1, [pc, #56]	; (80063c0 <_wcrtomb_r+0x4c>)
 8006386:	6a12      	ldr	r2, [r2, #32]
 8006388:	2a00      	cmp	r2, #0
 800638a:	bf08      	it	eq
 800638c:	460a      	moveq	r2, r1
 800638e:	a901      	add	r1, sp, #4
 8006390:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8006394:	463a      	mov	r2, r7
 8006396:	47a0      	blx	r4
 8006398:	1c43      	adds	r3, r0, #1
 800639a:	bf01      	itttt	eq
 800639c:	2300      	moveq	r3, #0
 800639e:	6033      	streq	r3, [r6, #0]
 80063a0:	238a      	moveq	r3, #138	; 0x8a
 80063a2:	602b      	streq	r3, [r5, #0]
 80063a4:	b005      	add	sp, #20
 80063a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063a8:	6824      	ldr	r4, [r4, #0]
 80063aa:	4f05      	ldr	r7, [pc, #20]	; (80063c0 <_wcrtomb_r+0x4c>)
 80063ac:	6a24      	ldr	r4, [r4, #32]
 80063ae:	2c00      	cmp	r4, #0
 80063b0:	bf08      	it	eq
 80063b2:	463c      	moveq	r4, r7
 80063b4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 80063b8:	e7ed      	b.n	8006396 <_wcrtomb_r+0x22>
 80063ba:	bf00      	nop
 80063bc:	20000010 	.word	0x20000010
 80063c0:	20000514 	.word	0x20000514

080063c4 <__ascii_wctomb>:
 80063c4:	b149      	cbz	r1, 80063da <__ascii_wctomb+0x16>
 80063c6:	2aff      	cmp	r2, #255	; 0xff
 80063c8:	bf85      	ittet	hi
 80063ca:	238a      	movhi	r3, #138	; 0x8a
 80063cc:	6003      	strhi	r3, [r0, #0]
 80063ce:	700a      	strbls	r2, [r1, #0]
 80063d0:	f04f 30ff 	movhi.w	r0, #4294967295
 80063d4:	bf98      	it	ls
 80063d6:	2001      	movls	r0, #1
 80063d8:	4770      	bx	lr
 80063da:	4608      	mov	r0, r1
 80063dc:	4770      	bx	lr
	...

080063e0 <_init>:
 80063e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063e2:	bf00      	nop
 80063e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063e6:	bc08      	pop	{r3}
 80063e8:	469e      	mov	lr, r3
 80063ea:	4770      	bx	lr

080063ec <_fini>:
 80063ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ee:	bf00      	nop
 80063f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063f2:	bc08      	pop	{r3}
 80063f4:	469e      	mov	lr, r3
 80063f6:	4770      	bx	lr
