{"vcs1":{"timestamp_begin":1682217503.706147378, "rt":0.68, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1682217504.422512798, "rt":1.21, "ut":0.20, "st":0.27}}
{"link":{"timestamp_begin":1682217505.653067398, "rt":1.90, "ut":0.06, "st":1.46}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682217503.417157668}
{"VCS_COMP_START_TIME": 1682217503.417157668}
{"VCS_COMP_END_TIME": 1682217508.258176550}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340820}}
{"stitch_vcselab": {"peak_mem": 238988}}
