

================================================================
== Vivado HLS Report for 'biconv16'
================================================================
* Date:           Sun Sep  6 13:24:45 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.578 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4506|     4506| 45.060 us | 45.060 us |  4506|  4506|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- biconv_row_biconv_col  |     4504|     4504|        10|          5|          5|   900|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bottom_V_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %bottom_V_offset)" [ResNet/biconv.cc:67]   --->   Operation 13 'read' 'bottom_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_0_V_addr = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 14 'getelementptr' 'weights_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_0_V_addr_1 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 15 'getelementptr' 'weights_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_0_V_addr_2 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 16 'getelementptr' 'weights_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_0_V_addr_3 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 17 'getelementptr' 'weights_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_0_V_addr_4 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 18 'getelementptr' 'weights_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_0_V_addr_5 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 19 'getelementptr' 'weights_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_0_V_addr_6 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 20 'getelementptr' 'weights_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_0_V_addr_7 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 21 'getelementptr' 'weights_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_0_V_addr_8 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 22 'getelementptr' 'weights_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_1_V_addr = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 23 'getelementptr' 'weights_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weights_1_V_addr_1 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 24 'getelementptr' 'weights_1_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_1_V_addr_2 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 25 'getelementptr' 'weights_1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weights_1_V_addr_3 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 26 'getelementptr' 'weights_1_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weights_1_V_addr_4 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 27 'getelementptr' 'weights_1_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weights_1_V_addr_5 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 28 'getelementptr' 'weights_1_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weights_1_V_addr_6 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 29 'getelementptr' 'weights_1_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weights_1_V_addr_7 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 30 'getelementptr' 'weights_1_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weights_1_V_addr_8 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 31 'getelementptr' 'weights_1_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weights_2_V_addr = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 32 'getelementptr' 'weights_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%weights_2_V_addr_1 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 33 'getelementptr' 'weights_2_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weights_2_V_addr_2 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 34 'getelementptr' 'weights_2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weights_2_V_addr_3 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 35 'getelementptr' 'weights_2_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weights_2_V_addr_4 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 36 'getelementptr' 'weights_2_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%weights_2_V_addr_5 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 37 'getelementptr' 'weights_2_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weights_2_V_addr_6 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 38 'getelementptr' 'weights_2_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%weights_2_V_addr_7 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 39 'getelementptr' 'weights_2_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%weights_2_V_addr_8 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 40 'getelementptr' 'weights_2_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%weights_3_V_addr = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 41 'getelementptr' 'weights_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%weights_3_V_addr_1 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 42 'getelementptr' 'weights_3_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%weights_3_V_addr_2 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 43 'getelementptr' 'weights_3_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weights_3_V_addr_3 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 44 'getelementptr' 'weights_3_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%weights_3_V_addr_4 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 45 'getelementptr' 'weights_3_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%weights_3_V_addr_5 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 46 'getelementptr' 'weights_3_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%weights_3_V_addr_6 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 47 'getelementptr' 'weights_3_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%weights_3_V_addr_7 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 48 'getelementptr' 'weights_3_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%weights_3_V_addr_8 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 49 'getelementptr' 'weights_3_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%weights_4_V_addr = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 50 'getelementptr' 'weights_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%weights_4_V_addr_1 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 51 'getelementptr' 'weights_4_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%weights_4_V_addr_2 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 52 'getelementptr' 'weights_4_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%weights_4_V_addr_3 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 53 'getelementptr' 'weights_4_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%weights_4_V_addr_4 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 54 'getelementptr' 'weights_4_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%weights_4_V_addr_5 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 55 'getelementptr' 'weights_4_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%weights_4_V_addr_6 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 56 'getelementptr' 'weights_4_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%weights_4_V_addr_7 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 57 'getelementptr' 'weights_4_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%weights_4_V_addr_8 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 58 'getelementptr' 'weights_4_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%weights_5_V_addr = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 59 'getelementptr' 'weights_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%weights_5_V_addr_1 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 60 'getelementptr' 'weights_5_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%weights_5_V_addr_2 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 61 'getelementptr' 'weights_5_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%weights_5_V_addr_3 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 62 'getelementptr' 'weights_5_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%weights_5_V_addr_4 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 63 'getelementptr' 'weights_5_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%weights_5_V_addr_5 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 64 'getelementptr' 'weights_5_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%weights_5_V_addr_6 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 65 'getelementptr' 'weights_5_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%weights_5_V_addr_7 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 66 'getelementptr' 'weights_5_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%weights_5_V_addr_8 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 67 'getelementptr' 'weights_5_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%weights_6_V_addr = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 68 'getelementptr' 'weights_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%weights_6_V_addr_1 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 69 'getelementptr' 'weights_6_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weights_6_V_addr_2 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 70 'getelementptr' 'weights_6_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weights_6_V_addr_3 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 71 'getelementptr' 'weights_6_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weights_6_V_addr_4 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 72 'getelementptr' 'weights_6_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weights_6_V_addr_5 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 73 'getelementptr' 'weights_6_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%weights_6_V_addr_6 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 74 'getelementptr' 'weights_6_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weights_6_V_addr_7 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 75 'getelementptr' 'weights_6_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weights_6_V_addr_8 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 76 'getelementptr' 'weights_6_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weights_7_V_addr = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 77 'getelementptr' 'weights_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weights_7_V_addr_1 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 78 'getelementptr' 'weights_7_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weights_7_V_addr_2 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 79 'getelementptr' 'weights_7_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weights_7_V_addr_3 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 80 'getelementptr' 'weights_7_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%weights_7_V_addr_4 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 81 'getelementptr' 'weights_7_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%weights_7_V_addr_5 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 82 'getelementptr' 'weights_7_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%weights_7_V_addr_6 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 83 'getelementptr' 'weights_7_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%weights_7_V_addr_7 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 84 'getelementptr' 'weights_7_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%weights_7_V_addr_8 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 85 'getelementptr' 'weights_7_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%weights_8_V_addr = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 86 'getelementptr' 'weights_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%weights_8_V_addr_1 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 87 'getelementptr' 'weights_8_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%weights_8_V_addr_2 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 88 'getelementptr' 'weights_8_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%weights_8_V_addr_3 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 89 'getelementptr' 'weights_8_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%weights_8_V_addr_4 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 90 'getelementptr' 'weights_8_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%weights_8_V_addr_5 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 91 'getelementptr' 'weights_8_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%weights_8_V_addr_6 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 92 'getelementptr' 'weights_8_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%weights_8_V_addr_7 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 93 'getelementptr' 'weights_8_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%weights_8_V_addr_8 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 94 'getelementptr' 'weights_8_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%weights_9_V_addr = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 95 'getelementptr' 'weights_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%weights_9_V_addr_1 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 96 'getelementptr' 'weights_9_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%weights_9_V_addr_2 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 97 'getelementptr' 'weights_9_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%weights_9_V_addr_3 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 98 'getelementptr' 'weights_9_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%weights_9_V_addr_4 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 99 'getelementptr' 'weights_9_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%weights_9_V_addr_5 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 100 'getelementptr' 'weights_9_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%weights_9_V_addr_6 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 101 'getelementptr' 'weights_9_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%weights_9_V_addr_7 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 102 'getelementptr' 'weights_9_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%weights_9_V_addr_8 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 103 'getelementptr' 'weights_9_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%weights_10_V_addr = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 104 'getelementptr' 'weights_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%weights_10_V_addr_1 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 105 'getelementptr' 'weights_10_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%weights_10_V_addr_2 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 106 'getelementptr' 'weights_10_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%weights_10_V_addr_3 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 107 'getelementptr' 'weights_10_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%weights_10_V_addr_4 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 108 'getelementptr' 'weights_10_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%weights_10_V_addr_5 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 109 'getelementptr' 'weights_10_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%weights_10_V_addr_6 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 110 'getelementptr' 'weights_10_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%weights_10_V_addr_7 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 111 'getelementptr' 'weights_10_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%weights_10_V_addr_8 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 112 'getelementptr' 'weights_10_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%weights_11_V_addr = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 113 'getelementptr' 'weights_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%weights_11_V_addr_1 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 114 'getelementptr' 'weights_11_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%weights_11_V_addr_2 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 115 'getelementptr' 'weights_11_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%weights_11_V_addr_3 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 116 'getelementptr' 'weights_11_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%weights_11_V_addr_4 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 117 'getelementptr' 'weights_11_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%weights_11_V_addr_5 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 118 'getelementptr' 'weights_11_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%weights_11_V_addr_6 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 119 'getelementptr' 'weights_11_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%weights_11_V_addr_7 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 120 'getelementptr' 'weights_11_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%weights_11_V_addr_8 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 121 'getelementptr' 'weights_11_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%weights_12_V_addr = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 122 'getelementptr' 'weights_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%weights_12_V_addr_1 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 123 'getelementptr' 'weights_12_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%weights_12_V_addr_2 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 124 'getelementptr' 'weights_12_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%weights_12_V_addr_3 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 125 'getelementptr' 'weights_12_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%weights_12_V_addr_4 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 126 'getelementptr' 'weights_12_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%weights_12_V_addr_5 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 127 'getelementptr' 'weights_12_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%weights_12_V_addr_6 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 128 'getelementptr' 'weights_12_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%weights_12_V_addr_7 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 129 'getelementptr' 'weights_12_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%weights_12_V_addr_8 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 130 'getelementptr' 'weights_12_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%weights_13_V_addr = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 131 'getelementptr' 'weights_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%weights_13_V_addr_1 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 132 'getelementptr' 'weights_13_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%weights_13_V_addr_2 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 133 'getelementptr' 'weights_13_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%weights_13_V_addr_3 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 134 'getelementptr' 'weights_13_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%weights_13_V_addr_4 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 135 'getelementptr' 'weights_13_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%weights_13_V_addr_5 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 136 'getelementptr' 'weights_13_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%weights_13_V_addr_6 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 137 'getelementptr' 'weights_13_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%weights_13_V_addr_7 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 138 'getelementptr' 'weights_13_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%weights_13_V_addr_8 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 139 'getelementptr' 'weights_13_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%weights_14_V_addr = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 140 'getelementptr' 'weights_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%weights_14_V_addr_1 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 141 'getelementptr' 'weights_14_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%weights_14_V_addr_2 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 142 'getelementptr' 'weights_14_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%weights_14_V_addr_3 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 143 'getelementptr' 'weights_14_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%weights_14_V_addr_4 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 144 'getelementptr' 'weights_14_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%weights_14_V_addr_5 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 145 'getelementptr' 'weights_14_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%weights_14_V_addr_6 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 146 'getelementptr' 'weights_14_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%weights_14_V_addr_7 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 147 'getelementptr' 'weights_14_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%weights_14_V_addr_8 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 148 'getelementptr' 'weights_14_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%weights_15_V_addr = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 0" [ResNet/biconv.cc:67]   --->   Operation 149 'getelementptr' 'weights_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%weights_15_V_addr_1 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 1" [ResNet/biconv.cc:68]   --->   Operation 150 'getelementptr' 'weights_15_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%weights_15_V_addr_2 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 2" [ResNet/biconv.cc:69]   --->   Operation 151 'getelementptr' 'weights_15_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%weights_15_V_addr_3 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 3" [ResNet/biconv.cc:70]   --->   Operation 152 'getelementptr' 'weights_15_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%weights_15_V_addr_4 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 4" [ResNet/biconv.cc:71]   --->   Operation 153 'getelementptr' 'weights_15_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%weights_15_V_addr_5 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 5" [ResNet/biconv.cc:72]   --->   Operation 154 'getelementptr' 'weights_15_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%weights_15_V_addr_6 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 6" [ResNet/biconv.cc:73]   --->   Operation 155 'getelementptr' 'weights_15_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%weights_15_V_addr_7 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 7" [ResNet/biconv.cc:74]   --->   Operation 156 'getelementptr' 'weights_15_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%weights_15_V_addr_8 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 8" [ResNet/biconv.cc:75]   --->   Operation 157 'getelementptr' 'weights_15_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.75ns)   --->   "br label %1" [ResNet/biconv.cc:60]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln60, %biconv_col ]" [ResNet/biconv.cc:60]   --->   Operation 159 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%row_0 = phi i5 [ 1, %0 ], [ %select_ln65_1, %biconv_col ]" [ResNet/biconv.cc:65]   --->   Operation 160 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%col_0 = phi i5 [ 1, %0 ], [ %col, %biconv_col ]"   --->   Operation 161 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.85ns)   --->   "%icmp_ln60 = icmp eq i10 %indvar_flatten, -124" [ResNet/biconv.cc:60]   --->   Operation 162 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.93ns)   --->   "%add_ln60 = add i10 %indvar_flatten, 1" [ResNet/biconv.cc:60]   --->   Operation 163 'add' 'add_ln60' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %2, label %biconv_col" [ResNet/biconv.cc:60]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.87ns)   --->   "%icmp_ln61 = icmp eq i5 %col_0, -1" [ResNet/biconv.cc:61]   --->   Operation 165 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.48ns)   --->   "%select_ln65 = select i1 %icmp_ln61, i5 1, i5 %col_0" [ResNet/biconv.cc:65]   --->   Operation 166 'select' 'select_ln65' <Predicate = (!icmp_ln60)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.87ns)   --->   "%add_ln73_1 = add i5 1, %row_0" [ResNet/biconv.cc:73]   --->   Operation 167 'add' 'add_ln73_1' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.48ns)   --->   "%select_ln65_1 = select i1 %icmp_ln61, i5 %add_ln73_1, i5 %row_0" [ResNet/biconv.cc:65]   --->   Operation 168 'select' 'select_ln65_1' <Predicate = (!icmp_ln60)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.87ns)   --->   "%add_ln67 = add i5 -1, %row_0" [ResNet/biconv.cc:67]   --->   Operation 169 'add' 'add_ln67' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.48ns)   --->   "%select_ln65_2 = select i1 %icmp_ln61, i5 %row_0, i5 %add_ln67" [ResNet/biconv.cc:65]   --->   Operation 170 'select' 'select_ln65_2' <Predicate = (!icmp_ln60)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.87ns)   --->   "%add_ln73 = add i5 2, %row_0" [ResNet/biconv.cc:73]   --->   Operation 171 'add' 'add_ln73' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.48ns)   --->   "%select_ln65_3 = select i1 %icmp_ln61, i5 %add_ln73, i5 %add_ln73_1" [ResNet/biconv.cc:65]   --->   Operation 172 'select' 'select_ln65_3' <Predicate = (!icmp_ln60)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_703 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_2, i5 %select_ln65)" [ResNet/biconv.cc:68]   --->   Operation 173 'bitconcatenate' 'tmp_703' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i10 %tmp_703 to i64" [ResNet/biconv.cc:68]   --->   Operation 174 'zext' 'zext_ln68' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%bottom_0_V_addr_1 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln68" [ResNet/biconv.cc:68]   --->   Operation 175 'getelementptr' 'bottom_0_V_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%bottom_1_V_addr_1 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln68" [ResNet/biconv.cc:68]   --->   Operation 176 'getelementptr' 'bottom_1_V_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%bottom_2_V_addr_1 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln68" [ResNet/biconv.cc:68]   --->   Operation 177 'getelementptr' 'bottom_2_V_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%bottom_3_V_addr_1 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln68" [ResNet/biconv.cc:68]   --->   Operation 178 'getelementptr' 'bottom_3_V_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%bottom_4_V_addr_1 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln68" [ResNet/biconv.cc:68]   --->   Operation 179 'getelementptr' 'bottom_4_V_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%bottom_5_V_addr_1 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln68" [ResNet/biconv.cc:68]   --->   Operation 180 'getelementptr' 'bottom_5_V_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.87ns)   --->   "%add_ln67_1 = add i5 -1, %select_ln65" [ResNet/biconv.cc:67]   --->   Operation 181 'add' 'add_ln67_1' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_705 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_2, i5 %add_ln67_1)" [ResNet/biconv.cc:67]   --->   Operation 182 'bitconcatenate' 'tmp_705' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i10 %tmp_705 to i64" [ResNet/biconv.cc:67]   --->   Operation 183 'zext' 'zext_ln67' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%bottom_0_V_addr = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln67" [ResNet/biconv.cc:67]   --->   Operation 184 'getelementptr' 'bottom_0_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%bottom_1_V_addr = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln67" [ResNet/biconv.cc:67]   --->   Operation 185 'getelementptr' 'bottom_1_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%bottom_2_V_addr = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln67" [ResNet/biconv.cc:67]   --->   Operation 186 'getelementptr' 'bottom_2_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%bottom_3_V_addr = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln67" [ResNet/biconv.cc:67]   --->   Operation 187 'getelementptr' 'bottom_3_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%bottom_4_V_addr = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln67" [ResNet/biconv.cc:67]   --->   Operation 188 'getelementptr' 'bottom_4_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%bottom_5_V_addr = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln67" [ResNet/biconv.cc:67]   --->   Operation 189 'getelementptr' 'bottom_5_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 190 [2/2] (1.35ns)   --->   "%bottom_0_V_load = load i16* %bottom_0_V_addr, align 2" [ResNet/biconv.cc:67]   --->   Operation 190 'load' 'bottom_0_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 191 [2/2] (1.35ns)   --->   "%bottom_1_V_load = load i16* %bottom_1_V_addr, align 2" [ResNet/biconv.cc:67]   --->   Operation 191 'load' 'bottom_1_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 192 [2/2] (1.35ns)   --->   "%bottom_2_V_load = load i16* %bottom_2_V_addr, align 2" [ResNet/biconv.cc:67]   --->   Operation 192 'load' 'bottom_2_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 193 [2/2] (1.35ns)   --->   "%bottom_3_V_load = load i16* %bottom_3_V_addr, align 2" [ResNet/biconv.cc:67]   --->   Operation 193 'load' 'bottom_3_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 194 [2/2] (1.35ns)   --->   "%bottom_4_V_load = load i16* %bottom_4_V_addr, align 2" [ResNet/biconv.cc:67]   --->   Operation 194 'load' 'bottom_4_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 195 [2/2] (1.35ns)   --->   "%bottom_5_V_load = load i16* %bottom_5_V_addr, align 2" [ResNet/biconv.cc:67]   --->   Operation 195 'load' 'bottom_5_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 196 [2/2] (0.79ns)   --->   "%weights_0_V_load = load i2* %weights_0_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 196 'load' 'weights_0_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 197 [2/2] (1.35ns)   --->   "%bottom_0_V_load_1 = load i16* %bottom_0_V_addr_1, align 2" [ResNet/biconv.cc:68]   --->   Operation 197 'load' 'bottom_0_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 198 [2/2] (1.35ns)   --->   "%bottom_1_V_load_1 = load i16* %bottom_1_V_addr_1, align 2" [ResNet/biconv.cc:68]   --->   Operation 198 'load' 'bottom_1_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 199 [2/2] (1.35ns)   --->   "%bottom_2_V_load_1 = load i16* %bottom_2_V_addr_1, align 2" [ResNet/biconv.cc:68]   --->   Operation 199 'load' 'bottom_2_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 200 [2/2] (1.35ns)   --->   "%bottom_3_V_load_1 = load i16* %bottom_3_V_addr_1, align 2" [ResNet/biconv.cc:68]   --->   Operation 200 'load' 'bottom_3_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 201 [2/2] (1.35ns)   --->   "%bottom_4_V_load_1 = load i16* %bottom_4_V_addr_1, align 2" [ResNet/biconv.cc:68]   --->   Operation 201 'load' 'bottom_4_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 202 [2/2] (1.35ns)   --->   "%bottom_5_V_load_1 = load i16* %bottom_5_V_addr_1, align 2" [ResNet/biconv.cc:68]   --->   Operation 202 'load' 'bottom_5_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 203 [2/2] (0.79ns)   --->   "%weights_0_V_load_1 = load i2* %weights_0_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 203 'load' 'weights_0_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 204 [2/2] (0.79ns)   --->   "%weights_1_V_load = load i2* %weights_1_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 204 'load' 'weights_1_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 205 [2/2] (0.79ns)   --->   "%weights_1_V_load_1 = load i2* %weights_1_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 205 'load' 'weights_1_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 206 [2/2] (0.79ns)   --->   "%weights_2_V_load = load i2* %weights_2_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 206 'load' 'weights_2_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 207 [2/2] (0.79ns)   --->   "%weights_2_V_load_1 = load i2* %weights_2_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 207 'load' 'weights_2_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 208 [2/2] (0.79ns)   --->   "%weights_3_V_load = load i2* %weights_3_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 208 'load' 'weights_3_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 209 [2/2] (0.79ns)   --->   "%weights_3_V_load_1 = load i2* %weights_3_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 209 'load' 'weights_3_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 210 [2/2] (0.79ns)   --->   "%weights_4_V_load = load i2* %weights_4_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 210 'load' 'weights_4_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 211 [2/2] (0.79ns)   --->   "%weights_4_V_load_1 = load i2* %weights_4_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 211 'load' 'weights_4_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 212 [2/2] (0.79ns)   --->   "%weights_5_V_load = load i2* %weights_5_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 212 'load' 'weights_5_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 213 [2/2] (0.79ns)   --->   "%weights_5_V_load_1 = load i2* %weights_5_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 213 'load' 'weights_5_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 214 [2/2] (0.79ns)   --->   "%weights_6_V_load = load i2* %weights_6_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 214 'load' 'weights_6_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 215 [2/2] (0.79ns)   --->   "%weights_6_V_load_1 = load i2* %weights_6_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 215 'load' 'weights_6_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 216 [2/2] (0.79ns)   --->   "%weights_7_V_load = load i2* %weights_7_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 216 'load' 'weights_7_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 217 [2/2] (0.79ns)   --->   "%weights_7_V_load_1 = load i2* %weights_7_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 217 'load' 'weights_7_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 218 [2/2] (0.79ns)   --->   "%weights_8_V_load = load i2* %weights_8_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 218 'load' 'weights_8_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 219 [2/2] (0.79ns)   --->   "%weights_8_V_load_1 = load i2* %weights_8_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 219 'load' 'weights_8_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 220 [2/2] (0.79ns)   --->   "%weights_9_V_load = load i2* %weights_9_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 220 'load' 'weights_9_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 221 [2/2] (0.79ns)   --->   "%weights_9_V_load_1 = load i2* %weights_9_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 221 'load' 'weights_9_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 222 [2/2] (0.79ns)   --->   "%weights_10_V_load = load i2* %weights_10_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 222 'load' 'weights_10_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 223 [2/2] (0.79ns)   --->   "%weights_10_V_load_1 = load i2* %weights_10_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 223 'load' 'weights_10_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 224 [2/2] (0.79ns)   --->   "%weights_11_V_load = load i2* %weights_11_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 224 'load' 'weights_11_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 225 [2/2] (0.79ns)   --->   "%weights_11_V_load_1 = load i2* %weights_11_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 225 'load' 'weights_11_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 226 [2/2] (0.79ns)   --->   "%weights_12_V_load = load i2* %weights_12_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 226 'load' 'weights_12_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 227 [2/2] (0.79ns)   --->   "%weights_12_V_load_1 = load i2* %weights_12_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 227 'load' 'weights_12_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 228 [2/2] (0.79ns)   --->   "%weights_13_V_load = load i2* %weights_13_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 228 'load' 'weights_13_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 229 [2/2] (0.79ns)   --->   "%weights_13_V_load_1 = load i2* %weights_13_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 229 'load' 'weights_13_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 230 [2/2] (0.79ns)   --->   "%weights_14_V_load = load i2* %weights_14_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 230 'load' 'weights_14_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 231 [2/2] (0.79ns)   --->   "%weights_14_V_load_1 = load i2* %weights_14_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 231 'load' 'weights_14_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 232 [2/2] (0.79ns)   --->   "%weights_15_V_load = load i2* %weights_15_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 232 'load' 'weights_15_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 233 [2/2] (0.79ns)   --->   "%weights_15_V_load_1 = load i2* %weights_15_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 233 'load' 'weights_15_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.96>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_706 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_1, i5 %add_ln67_1)" [ResNet/biconv.cc:70]   --->   Operation 234 'bitconcatenate' 'tmp_706' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i10 %tmp_706 to i64" [ResNet/biconv.cc:70]   --->   Operation 235 'zext' 'zext_ln70' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%bottom_0_V_addr_3 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln70" [ResNet/biconv.cc:70]   --->   Operation 236 'getelementptr' 'bottom_0_V_addr_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%bottom_1_V_addr_3 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln70" [ResNet/biconv.cc:70]   --->   Operation 237 'getelementptr' 'bottom_1_V_addr_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%bottom_2_V_addr_3 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln70" [ResNet/biconv.cc:70]   --->   Operation 238 'getelementptr' 'bottom_2_V_addr_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%bottom_3_V_addr_3 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln70" [ResNet/biconv.cc:70]   --->   Operation 239 'getelementptr' 'bottom_3_V_addr_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%bottom_4_V_addr_3 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln70" [ResNet/biconv.cc:70]   --->   Operation 240 'getelementptr' 'bottom_4_V_addr_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%bottom_5_V_addr_3 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln70" [ResNet/biconv.cc:70]   --->   Operation 241 'getelementptr' 'bottom_5_V_addr_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.87ns)   --->   "%col = add i5 1, %select_ln65" [ResNet/biconv.cc:69]   --->   Operation 242 'add' 'col' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_708 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_2, i5 %col)" [ResNet/biconv.cc:69]   --->   Operation 243 'bitconcatenate' 'tmp_708' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i10 %tmp_708 to i64" [ResNet/biconv.cc:69]   --->   Operation 244 'zext' 'zext_ln69' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%bottom_0_V_addr_2 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln69" [ResNet/biconv.cc:69]   --->   Operation 245 'getelementptr' 'bottom_0_V_addr_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%bottom_1_V_addr_2 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln69" [ResNet/biconv.cc:69]   --->   Operation 246 'getelementptr' 'bottom_1_V_addr_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%bottom_2_V_addr_2 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln69" [ResNet/biconv.cc:69]   --->   Operation 247 'getelementptr' 'bottom_2_V_addr_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%bottom_3_V_addr_2 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln69" [ResNet/biconv.cc:69]   --->   Operation 248 'getelementptr' 'bottom_3_V_addr_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%bottom_4_V_addr_2 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln69" [ResNet/biconv.cc:69]   --->   Operation 249 'getelementptr' 'bottom_4_V_addr_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%bottom_5_V_addr_2 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln69" [ResNet/biconv.cc:69]   --->   Operation 250 'getelementptr' 'bottom_5_V_addr_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 251 [1/2] (1.35ns)   --->   "%bottom_0_V_load = load i16* %bottom_0_V_addr, align 2" [ResNet/biconv.cc:67]   --->   Operation 251 'load' 'bottom_0_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 252 [1/2] (1.35ns)   --->   "%bottom_1_V_load = load i16* %bottom_1_V_addr, align 2" [ResNet/biconv.cc:67]   --->   Operation 252 'load' 'bottom_1_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 253 [1/2] (1.35ns)   --->   "%bottom_2_V_load = load i16* %bottom_2_V_addr, align 2" [ResNet/biconv.cc:67]   --->   Operation 253 'load' 'bottom_2_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 254 [1/2] (1.35ns)   --->   "%bottom_3_V_load = load i16* %bottom_3_V_addr, align 2" [ResNet/biconv.cc:67]   --->   Operation 254 'load' 'bottom_3_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 255 [1/2] (1.35ns)   --->   "%bottom_4_V_load = load i16* %bottom_4_V_addr, align 2" [ResNet/biconv.cc:67]   --->   Operation 255 'load' 'bottom_4_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 256 [1/2] (1.35ns)   --->   "%bottom_5_V_load = load i16* %bottom_5_V_addr, align 2" [ResNet/biconv.cc:67]   --->   Operation 256 'load' 'bottom_5_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 257 [1/1] (0.82ns)   --->   "%tmp_178 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load, i16 %bottom_1_V_load, i16 %bottom_2_V_load, i16 %bottom_3_V_load, i16 %bottom_4_V_load, i16 %bottom_5_V_load, i3 %bottom_V_offset_read)" [ResNet/biconv.cc:67]   --->   Operation 257 'mux' 'tmp_178' <Predicate = (!icmp_ln60)> <Delay = 0.82> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/2] (0.79ns)   --->   "%weights_0_V_load = load i2* %weights_0_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 258 'load' 'weights_0_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 259 [2/2] (1.79ns)   --->   "%p_s = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_0_V_load)" [ResNet/biconv.cc:67]   --->   Operation 259 'call' 'p_s' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 260 [1/2] (1.35ns)   --->   "%bottom_0_V_load_1 = load i16* %bottom_0_V_addr_1, align 2" [ResNet/biconv.cc:68]   --->   Operation 260 'load' 'bottom_0_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 261 [1/2] (1.35ns)   --->   "%bottom_1_V_load_1 = load i16* %bottom_1_V_addr_1, align 2" [ResNet/biconv.cc:68]   --->   Operation 261 'load' 'bottom_1_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 262 [1/2] (1.35ns)   --->   "%bottom_2_V_load_1 = load i16* %bottom_2_V_addr_1, align 2" [ResNet/biconv.cc:68]   --->   Operation 262 'load' 'bottom_2_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 263 [1/2] (1.35ns)   --->   "%bottom_3_V_load_1 = load i16* %bottom_3_V_addr_1, align 2" [ResNet/biconv.cc:68]   --->   Operation 263 'load' 'bottom_3_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 264 [1/2] (1.35ns)   --->   "%bottom_4_V_load_1 = load i16* %bottom_4_V_addr_1, align 2" [ResNet/biconv.cc:68]   --->   Operation 264 'load' 'bottom_4_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 265 [1/2] (1.35ns)   --->   "%bottom_5_V_load_1 = load i16* %bottom_5_V_addr_1, align 2" [ResNet/biconv.cc:68]   --->   Operation 265 'load' 'bottom_5_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 266 [1/1] (0.82ns)   --->   "%tmp_179 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_1, i16 %bottom_1_V_load_1, i16 %bottom_2_V_load_1, i16 %bottom_3_V_load_1, i16 %bottom_4_V_load_1, i16 %bottom_5_V_load_1, i3 %bottom_V_offset_read)" [ResNet/biconv.cc:68]   --->   Operation 266 'mux' 'tmp_179' <Predicate = (!icmp_ln60)> <Delay = 0.82> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/2] (0.79ns)   --->   "%weights_0_V_load_1 = load i2* %weights_0_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 267 'load' 'weights_0_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 268 [2/2] (1.79ns)   --->   "%tmp1_V = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_0_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 268 'call' 'tmp1_V' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 269 [2/2] (1.35ns)   --->   "%bottom_0_V_load_2 = load i16* %bottom_0_V_addr_2, align 2" [ResNet/biconv.cc:69]   --->   Operation 269 'load' 'bottom_0_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 270 [2/2] (1.35ns)   --->   "%bottom_1_V_load_2 = load i16* %bottom_1_V_addr_2, align 2" [ResNet/biconv.cc:69]   --->   Operation 270 'load' 'bottom_1_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 271 [2/2] (1.35ns)   --->   "%bottom_2_V_load_2 = load i16* %bottom_2_V_addr_2, align 2" [ResNet/biconv.cc:69]   --->   Operation 271 'load' 'bottom_2_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 272 [2/2] (1.35ns)   --->   "%bottom_3_V_load_2 = load i16* %bottom_3_V_addr_2, align 2" [ResNet/biconv.cc:69]   --->   Operation 272 'load' 'bottom_3_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 273 [2/2] (1.35ns)   --->   "%bottom_4_V_load_2 = load i16* %bottom_4_V_addr_2, align 2" [ResNet/biconv.cc:69]   --->   Operation 273 'load' 'bottom_4_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 274 [2/2] (1.35ns)   --->   "%bottom_5_V_load_2 = load i16* %bottom_5_V_addr_2, align 2" [ResNet/biconv.cc:69]   --->   Operation 274 'load' 'bottom_5_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 275 [2/2] (0.79ns)   --->   "%weights_0_V_load_2 = load i2* %weights_0_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 275 'load' 'weights_0_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 276 [2/2] (1.35ns)   --->   "%bottom_0_V_load_3 = load i16* %bottom_0_V_addr_3, align 2" [ResNet/biconv.cc:70]   --->   Operation 276 'load' 'bottom_0_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 277 [2/2] (1.35ns)   --->   "%bottom_1_V_load_3 = load i16* %bottom_1_V_addr_3, align 2" [ResNet/biconv.cc:70]   --->   Operation 277 'load' 'bottom_1_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 278 [2/2] (1.35ns)   --->   "%bottom_2_V_load_3 = load i16* %bottom_2_V_addr_3, align 2" [ResNet/biconv.cc:70]   --->   Operation 278 'load' 'bottom_2_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 279 [2/2] (1.35ns)   --->   "%bottom_3_V_load_3 = load i16* %bottom_3_V_addr_3, align 2" [ResNet/biconv.cc:70]   --->   Operation 279 'load' 'bottom_3_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 280 [2/2] (1.35ns)   --->   "%bottom_4_V_load_3 = load i16* %bottom_4_V_addr_3, align 2" [ResNet/biconv.cc:70]   --->   Operation 280 'load' 'bottom_4_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 281 [2/2] (1.35ns)   --->   "%bottom_5_V_load_3 = load i16* %bottom_5_V_addr_3, align 2" [ResNet/biconv.cc:70]   --->   Operation 281 'load' 'bottom_5_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 282 [2/2] (0.79ns)   --->   "%weights_0_V_load_3 = load i2* %weights_0_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 282 'load' 'weights_0_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 283 [1/2] (0.79ns)   --->   "%weights_1_V_load = load i2* %weights_1_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 283 'load' 'weights_1_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 284 [2/2] (1.79ns)   --->   "%p_028_1 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_1_V_load)" [ResNet/biconv.cc:67]   --->   Operation 284 'call' 'p_028_1' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 285 [1/2] (0.79ns)   --->   "%weights_1_V_load_1 = load i2* %weights_1_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 285 'load' 'weights_1_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 286 [2/2] (1.79ns)   --->   "%tmp1_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_1_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 286 'call' 'tmp1_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 287 [2/2] (0.79ns)   --->   "%weights_1_V_load_2 = load i2* %weights_1_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 287 'load' 'weights_1_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 288 [2/2] (0.79ns)   --->   "%weights_1_V_load_3 = load i2* %weights_1_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 288 'load' 'weights_1_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 289 [1/2] (0.79ns)   --->   "%weights_2_V_load = load i2* %weights_2_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 289 'load' 'weights_2_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 290 [2/2] (1.79ns)   --->   "%p_028_2 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_2_V_load)" [ResNet/biconv.cc:67]   --->   Operation 290 'call' 'p_028_2' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 291 [1/2] (0.79ns)   --->   "%weights_2_V_load_1 = load i2* %weights_2_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 291 'load' 'weights_2_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 292 [2/2] (1.79ns)   --->   "%tmp1_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_2_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 292 'call' 'tmp1_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 293 [2/2] (0.79ns)   --->   "%weights_2_V_load_2 = load i2* %weights_2_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 293 'load' 'weights_2_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 294 [2/2] (0.79ns)   --->   "%weights_2_V_load_3 = load i2* %weights_2_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 294 'load' 'weights_2_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 295 [1/2] (0.79ns)   --->   "%weights_3_V_load = load i2* %weights_3_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 295 'load' 'weights_3_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 296 [2/2] (1.79ns)   --->   "%p_028_3 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_3_V_load)" [ResNet/biconv.cc:67]   --->   Operation 296 'call' 'p_028_3' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 297 [1/2] (0.79ns)   --->   "%weights_3_V_load_1 = load i2* %weights_3_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 297 'load' 'weights_3_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 298 [2/2] (1.79ns)   --->   "%tmp1_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_3_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 298 'call' 'tmp1_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 299 [2/2] (0.79ns)   --->   "%weights_3_V_load_2 = load i2* %weights_3_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 299 'load' 'weights_3_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 300 [2/2] (0.79ns)   --->   "%weights_3_V_load_3 = load i2* %weights_3_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 300 'load' 'weights_3_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 301 [1/2] (0.79ns)   --->   "%weights_4_V_load = load i2* %weights_4_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 301 'load' 'weights_4_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 302 [2/2] (1.79ns)   --->   "%p_028_4 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_4_V_load)" [ResNet/biconv.cc:67]   --->   Operation 302 'call' 'p_028_4' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 303 [1/2] (0.79ns)   --->   "%weights_4_V_load_1 = load i2* %weights_4_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 303 'load' 'weights_4_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 304 [2/2] (1.79ns)   --->   "%tmp1_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_4_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 304 'call' 'tmp1_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 305 [2/2] (0.79ns)   --->   "%weights_4_V_load_2 = load i2* %weights_4_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 305 'load' 'weights_4_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 306 [2/2] (0.79ns)   --->   "%weights_4_V_load_3 = load i2* %weights_4_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 306 'load' 'weights_4_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 307 [1/2] (0.79ns)   --->   "%weights_5_V_load = load i2* %weights_5_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 307 'load' 'weights_5_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 308 [2/2] (1.79ns)   --->   "%p_028_5 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_5_V_load)" [ResNet/biconv.cc:67]   --->   Operation 308 'call' 'p_028_5' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 309 [1/2] (0.79ns)   --->   "%weights_5_V_load_1 = load i2* %weights_5_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 309 'load' 'weights_5_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 310 [2/2] (1.79ns)   --->   "%tmp1_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_5_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 310 'call' 'tmp1_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 311 [2/2] (0.79ns)   --->   "%weights_5_V_load_2 = load i2* %weights_5_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 311 'load' 'weights_5_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 312 [2/2] (0.79ns)   --->   "%weights_5_V_load_3 = load i2* %weights_5_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 312 'load' 'weights_5_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 313 [1/2] (0.79ns)   --->   "%weights_6_V_load = load i2* %weights_6_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 313 'load' 'weights_6_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 314 [2/2] (1.79ns)   --->   "%p_028_6 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_6_V_load)" [ResNet/biconv.cc:67]   --->   Operation 314 'call' 'p_028_6' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 315 [1/2] (0.79ns)   --->   "%weights_6_V_load_1 = load i2* %weights_6_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 315 'load' 'weights_6_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 316 [2/2] (1.79ns)   --->   "%tmp1_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_6_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 316 'call' 'tmp1_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 317 [2/2] (0.79ns)   --->   "%weights_6_V_load_2 = load i2* %weights_6_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 317 'load' 'weights_6_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 318 [2/2] (0.79ns)   --->   "%weights_6_V_load_3 = load i2* %weights_6_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 318 'load' 'weights_6_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 319 [1/2] (0.79ns)   --->   "%weights_7_V_load = load i2* %weights_7_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 319 'load' 'weights_7_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 320 [2/2] (1.79ns)   --->   "%p_028_7 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_7_V_load)" [ResNet/biconv.cc:67]   --->   Operation 320 'call' 'p_028_7' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 321 [1/2] (0.79ns)   --->   "%weights_7_V_load_1 = load i2* %weights_7_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 321 'load' 'weights_7_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 322 [2/2] (1.79ns)   --->   "%tmp1_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_7_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 322 'call' 'tmp1_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 323 [2/2] (0.79ns)   --->   "%weights_7_V_load_2 = load i2* %weights_7_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 323 'load' 'weights_7_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 324 [2/2] (0.79ns)   --->   "%weights_7_V_load_3 = load i2* %weights_7_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 324 'load' 'weights_7_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 325 [1/2] (0.79ns)   --->   "%weights_8_V_load = load i2* %weights_8_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 325 'load' 'weights_8_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 326 [2/2] (1.79ns)   --->   "%p_028_8 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_8_V_load)" [ResNet/biconv.cc:67]   --->   Operation 326 'call' 'p_028_8' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 327 [1/2] (0.79ns)   --->   "%weights_8_V_load_1 = load i2* %weights_8_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 327 'load' 'weights_8_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 328 [2/2] (1.79ns)   --->   "%tmp1_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_8_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 328 'call' 'tmp1_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 329 [2/2] (0.79ns)   --->   "%weights_8_V_load_2 = load i2* %weights_8_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 329 'load' 'weights_8_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 330 [2/2] (0.79ns)   --->   "%weights_8_V_load_3 = load i2* %weights_8_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 330 'load' 'weights_8_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 331 [1/2] (0.79ns)   --->   "%weights_9_V_load = load i2* %weights_9_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 331 'load' 'weights_9_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 332 [2/2] (1.79ns)   --->   "%p_028_9 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_9_V_load)" [ResNet/biconv.cc:67]   --->   Operation 332 'call' 'p_028_9' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 333 [1/2] (0.79ns)   --->   "%weights_9_V_load_1 = load i2* %weights_9_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 333 'load' 'weights_9_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 334 [2/2] (1.79ns)   --->   "%tmp1_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_9_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 334 'call' 'tmp1_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 335 [2/2] (0.79ns)   --->   "%weights_9_V_load_2 = load i2* %weights_9_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 335 'load' 'weights_9_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 336 [2/2] (0.79ns)   --->   "%weights_9_V_load_3 = load i2* %weights_9_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 336 'load' 'weights_9_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 337 [1/2] (0.79ns)   --->   "%weights_10_V_load = load i2* %weights_10_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 337 'load' 'weights_10_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 338 [2/2] (1.79ns)   --->   "%p_028_s = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_10_V_load)" [ResNet/biconv.cc:67]   --->   Operation 338 'call' 'p_028_s' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 339 [1/2] (0.79ns)   --->   "%weights_10_V_load_1 = load i2* %weights_10_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 339 'load' 'weights_10_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 340 [2/2] (1.79ns)   --->   "%tmp1_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_10_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 340 'call' 'tmp1_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 341 [2/2] (0.79ns)   --->   "%weights_10_V_load_2 = load i2* %weights_10_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 341 'load' 'weights_10_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 342 [2/2] (0.79ns)   --->   "%weights_10_V_load_3 = load i2* %weights_10_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 342 'load' 'weights_10_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 343 [1/2] (0.79ns)   --->   "%weights_11_V_load = load i2* %weights_11_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 343 'load' 'weights_11_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 344 [2/2] (1.79ns)   --->   "%p_028_10 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_11_V_load)" [ResNet/biconv.cc:67]   --->   Operation 344 'call' 'p_028_10' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 345 [1/2] (0.79ns)   --->   "%weights_11_V_load_1 = load i2* %weights_11_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 345 'load' 'weights_11_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 346 [2/2] (1.79ns)   --->   "%tmp1_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_11_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 346 'call' 'tmp1_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 347 [2/2] (0.79ns)   --->   "%weights_11_V_load_2 = load i2* %weights_11_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 347 'load' 'weights_11_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 348 [2/2] (0.79ns)   --->   "%weights_11_V_load_3 = load i2* %weights_11_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 348 'load' 'weights_11_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 349 [1/2] (0.79ns)   --->   "%weights_12_V_load = load i2* %weights_12_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 349 'load' 'weights_12_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 350 [2/2] (1.79ns)   --->   "%p_028_11 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_12_V_load)" [ResNet/biconv.cc:67]   --->   Operation 350 'call' 'p_028_11' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 351 [1/2] (0.79ns)   --->   "%weights_12_V_load_1 = load i2* %weights_12_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 351 'load' 'weights_12_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 352 [2/2] (1.79ns)   --->   "%tmp1_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_12_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 352 'call' 'tmp1_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 353 [2/2] (0.79ns)   --->   "%weights_12_V_load_2 = load i2* %weights_12_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 353 'load' 'weights_12_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 354 [2/2] (0.79ns)   --->   "%weights_12_V_load_3 = load i2* %weights_12_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 354 'load' 'weights_12_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 355 [1/2] (0.79ns)   --->   "%weights_13_V_load = load i2* %weights_13_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 355 'load' 'weights_13_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 356 [2/2] (1.79ns)   --->   "%p_028_12 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_13_V_load)" [ResNet/biconv.cc:67]   --->   Operation 356 'call' 'p_028_12' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 357 [1/2] (0.79ns)   --->   "%weights_13_V_load_1 = load i2* %weights_13_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 357 'load' 'weights_13_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 358 [2/2] (1.79ns)   --->   "%tmp1_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_13_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 358 'call' 'tmp1_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 359 [2/2] (0.79ns)   --->   "%weights_13_V_load_2 = load i2* %weights_13_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 359 'load' 'weights_13_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 360 [2/2] (0.79ns)   --->   "%weights_13_V_load_3 = load i2* %weights_13_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 360 'load' 'weights_13_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 361 [1/2] (0.79ns)   --->   "%weights_14_V_load = load i2* %weights_14_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 361 'load' 'weights_14_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 362 [2/2] (1.79ns)   --->   "%p_028_13 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_14_V_load)" [ResNet/biconv.cc:67]   --->   Operation 362 'call' 'p_028_13' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 363 [1/2] (0.79ns)   --->   "%weights_14_V_load_1 = load i2* %weights_14_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 363 'load' 'weights_14_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 364 [2/2] (0.79ns)   --->   "%weights_14_V_load_2 = load i2* %weights_14_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 364 'load' 'weights_14_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 365 [2/2] (0.79ns)   --->   "%weights_14_V_load_3 = load i2* %weights_14_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 365 'load' 'weights_14_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 366 [1/2] (0.79ns)   --->   "%weights_15_V_load = load i2* %weights_15_V_addr, align 1" [ResNet/biconv.cc:67]   --->   Operation 366 'load' 'weights_15_V_load' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 367 [1/2] (0.79ns)   --->   "%weights_15_V_load_1 = load i2* %weights_15_V_addr_1, align 1" [ResNet/biconv.cc:68]   --->   Operation 367 'load' 'weights_15_V_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 368 [2/2] (0.79ns)   --->   "%weights_15_V_load_2 = load i2* %weights_15_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 368 'load' 'weights_15_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_3 : Operation 369 [2/2] (0.79ns)   --->   "%weights_15_V_load_3 = load i2* %weights_15_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 369 'load' 'weights_15_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.96>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_1, i5 %select_ln65)" [ResNet/biconv.cc:71]   --->   Operation 370 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i10 %tmp to i64" [ResNet/biconv.cc:71]   --->   Operation 371 'zext' 'zext_ln71' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%bottom_0_V_addr_4 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:71]   --->   Operation 372 'getelementptr' 'bottom_0_V_addr_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%bottom_1_V_addr_4 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:71]   --->   Operation 373 'getelementptr' 'bottom_1_V_addr_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%bottom_2_V_addr_4 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:71]   --->   Operation 374 'getelementptr' 'bottom_2_V_addr_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%bottom_3_V_addr_4 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:71]   --->   Operation 375 'getelementptr' 'bottom_3_V_addr_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%bottom_4_V_addr_4 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:71]   --->   Operation 376 'getelementptr' 'bottom_4_V_addr_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%bottom_5_V_addr_4 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:71]   --->   Operation 377 'getelementptr' 'bottom_5_V_addr_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_709 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_1, i5 %col)" [ResNet/biconv.cc:72]   --->   Operation 378 'bitconcatenate' 'tmp_709' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i10 %tmp_709 to i64" [ResNet/biconv.cc:72]   --->   Operation 379 'zext' 'zext_ln72' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%bottom_0_V_addr_5 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln72" [ResNet/biconv.cc:72]   --->   Operation 380 'getelementptr' 'bottom_0_V_addr_5' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%bottom_1_V_addr_5 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln72" [ResNet/biconv.cc:72]   --->   Operation 381 'getelementptr' 'bottom_1_V_addr_5' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%bottom_2_V_addr_5 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln72" [ResNet/biconv.cc:72]   --->   Operation 382 'getelementptr' 'bottom_2_V_addr_5' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%bottom_3_V_addr_5 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln72" [ResNet/biconv.cc:72]   --->   Operation 383 'getelementptr' 'bottom_3_V_addr_5' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%bottom_4_V_addr_5 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln72" [ResNet/biconv.cc:72]   --->   Operation 384 'getelementptr' 'bottom_4_V_addr_5' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%bottom_5_V_addr_5 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln72" [ResNet/biconv.cc:72]   --->   Operation 385 'getelementptr' 'bottom_5_V_addr_5' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 386 [1/2] (2.96ns)   --->   "%p_s = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_0_V_load)" [ResNet/biconv.cc:67]   --->   Operation 386 'call' 'p_s' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 387 [1/2] (2.96ns)   --->   "%tmp1_V = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_0_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 387 'call' 'tmp1_V' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 388 [1/2] (1.35ns)   --->   "%bottom_0_V_load_2 = load i16* %bottom_0_V_addr_2, align 2" [ResNet/biconv.cc:69]   --->   Operation 388 'load' 'bottom_0_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 389 [1/2] (1.35ns)   --->   "%bottom_1_V_load_2 = load i16* %bottom_1_V_addr_2, align 2" [ResNet/biconv.cc:69]   --->   Operation 389 'load' 'bottom_1_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 390 [1/2] (1.35ns)   --->   "%bottom_2_V_load_2 = load i16* %bottom_2_V_addr_2, align 2" [ResNet/biconv.cc:69]   --->   Operation 390 'load' 'bottom_2_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 391 [1/2] (1.35ns)   --->   "%bottom_3_V_load_2 = load i16* %bottom_3_V_addr_2, align 2" [ResNet/biconv.cc:69]   --->   Operation 391 'load' 'bottom_3_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 392 [1/2] (1.35ns)   --->   "%bottom_4_V_load_2 = load i16* %bottom_4_V_addr_2, align 2" [ResNet/biconv.cc:69]   --->   Operation 392 'load' 'bottom_4_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 393 [1/2] (1.35ns)   --->   "%bottom_5_V_load_2 = load i16* %bottom_5_V_addr_2, align 2" [ResNet/biconv.cc:69]   --->   Operation 393 'load' 'bottom_5_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 394 [1/1] (0.82ns)   --->   "%tmp_180 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_2, i16 %bottom_1_V_load_2, i16 %bottom_2_V_load_2, i16 %bottom_3_V_load_2, i16 %bottom_4_V_load_2, i16 %bottom_5_V_load_2, i3 %bottom_V_offset_read)" [ResNet/biconv.cc:69]   --->   Operation 394 'mux' 'tmp_180' <Predicate = (!icmp_ln60)> <Delay = 0.82> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/2] (0.79ns)   --->   "%weights_0_V_load_2 = load i2* %weights_0_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 395 'load' 'weights_0_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 396 [2/2] (1.79ns)   --->   "%tmp2_V = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_0_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 396 'call' 'tmp2_V' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 397 [1/2] (1.35ns)   --->   "%bottom_0_V_load_3 = load i16* %bottom_0_V_addr_3, align 2" [ResNet/biconv.cc:70]   --->   Operation 397 'load' 'bottom_0_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 398 [1/2] (1.35ns)   --->   "%bottom_1_V_load_3 = load i16* %bottom_1_V_addr_3, align 2" [ResNet/biconv.cc:70]   --->   Operation 398 'load' 'bottom_1_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 399 [1/2] (1.35ns)   --->   "%bottom_2_V_load_3 = load i16* %bottom_2_V_addr_3, align 2" [ResNet/biconv.cc:70]   --->   Operation 399 'load' 'bottom_2_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 400 [1/2] (1.35ns)   --->   "%bottom_3_V_load_3 = load i16* %bottom_3_V_addr_3, align 2" [ResNet/biconv.cc:70]   --->   Operation 400 'load' 'bottom_3_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 401 [1/2] (1.35ns)   --->   "%bottom_4_V_load_3 = load i16* %bottom_4_V_addr_3, align 2" [ResNet/biconv.cc:70]   --->   Operation 401 'load' 'bottom_4_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 402 [1/2] (1.35ns)   --->   "%bottom_5_V_load_3 = load i16* %bottom_5_V_addr_3, align 2" [ResNet/biconv.cc:70]   --->   Operation 402 'load' 'bottom_5_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 403 [1/1] (0.82ns)   --->   "%tmp_181 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_3, i16 %bottom_1_V_load_3, i16 %bottom_2_V_load_3, i16 %bottom_3_V_load_3, i16 %bottom_4_V_load_3, i16 %bottom_5_V_load_3, i3 %bottom_V_offset_read)" [ResNet/biconv.cc:70]   --->   Operation 403 'mux' 'tmp_181' <Predicate = (!icmp_ln60)> <Delay = 0.82> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/2] (0.79ns)   --->   "%weights_0_V_load_3 = load i2* %weights_0_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 404 'load' 'weights_0_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 405 [2/2] (1.79ns)   --->   "%tmp3_V = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_0_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 405 'call' 'tmp3_V' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 406 [2/2] (1.35ns)   --->   "%bottom_0_V_load_4 = load i16* %bottom_0_V_addr_4, align 2" [ResNet/biconv.cc:71]   --->   Operation 406 'load' 'bottom_0_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 407 [2/2] (1.35ns)   --->   "%bottom_1_V_load_4 = load i16* %bottom_1_V_addr_4, align 2" [ResNet/biconv.cc:71]   --->   Operation 407 'load' 'bottom_1_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 408 [2/2] (1.35ns)   --->   "%bottom_2_V_load_4 = load i16* %bottom_2_V_addr_4, align 2" [ResNet/biconv.cc:71]   --->   Operation 408 'load' 'bottom_2_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 409 [2/2] (1.35ns)   --->   "%bottom_3_V_load_4 = load i16* %bottom_3_V_addr_4, align 2" [ResNet/biconv.cc:71]   --->   Operation 409 'load' 'bottom_3_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 410 [2/2] (1.35ns)   --->   "%bottom_4_V_load_4 = load i16* %bottom_4_V_addr_4, align 2" [ResNet/biconv.cc:71]   --->   Operation 410 'load' 'bottom_4_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 411 [2/2] (1.35ns)   --->   "%bottom_5_V_load_4 = load i16* %bottom_5_V_addr_4, align 2" [ResNet/biconv.cc:71]   --->   Operation 411 'load' 'bottom_5_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 412 [2/2] (0.79ns)   --->   "%weights_0_V_load_4 = load i2* %weights_0_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 412 'load' 'weights_0_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 413 [2/2] (1.35ns)   --->   "%bottom_0_V_load_5 = load i16* %bottom_0_V_addr_5, align 2" [ResNet/biconv.cc:72]   --->   Operation 413 'load' 'bottom_0_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 414 [2/2] (1.35ns)   --->   "%bottom_1_V_load_5 = load i16* %bottom_1_V_addr_5, align 2" [ResNet/biconv.cc:72]   --->   Operation 414 'load' 'bottom_1_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 415 [2/2] (1.35ns)   --->   "%bottom_2_V_load_5 = load i16* %bottom_2_V_addr_5, align 2" [ResNet/biconv.cc:72]   --->   Operation 415 'load' 'bottom_2_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 416 [2/2] (1.35ns)   --->   "%bottom_3_V_load_5 = load i16* %bottom_3_V_addr_5, align 2" [ResNet/biconv.cc:72]   --->   Operation 416 'load' 'bottom_3_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 417 [2/2] (1.35ns)   --->   "%bottom_4_V_load_5 = load i16* %bottom_4_V_addr_5, align 2" [ResNet/biconv.cc:72]   --->   Operation 417 'load' 'bottom_4_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 418 [2/2] (1.35ns)   --->   "%bottom_5_V_load_5 = load i16* %bottom_5_V_addr_5, align 2" [ResNet/biconv.cc:72]   --->   Operation 418 'load' 'bottom_5_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 419 [2/2] (0.79ns)   --->   "%weights_0_V_load_5 = load i2* %weights_0_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 419 'load' 'weights_0_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 420 [1/2] (2.96ns)   --->   "%p_028_1 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_1_V_load)" [ResNet/biconv.cc:67]   --->   Operation 420 'call' 'p_028_1' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 421 [1/2] (2.96ns)   --->   "%tmp1_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_1_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 421 'call' 'tmp1_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 422 [1/2] (0.79ns)   --->   "%weights_1_V_load_2 = load i2* %weights_1_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 422 'load' 'weights_1_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 423 [2/2] (1.79ns)   --->   "%tmp2_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_1_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 423 'call' 'tmp2_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 424 [1/2] (0.79ns)   --->   "%weights_1_V_load_3 = load i2* %weights_1_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 424 'load' 'weights_1_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 425 [2/2] (1.79ns)   --->   "%tmp3_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_1_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 425 'call' 'tmp3_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 426 [2/2] (0.79ns)   --->   "%weights_1_V_load_4 = load i2* %weights_1_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 426 'load' 'weights_1_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 427 [2/2] (0.79ns)   --->   "%weights_1_V_load_5 = load i2* %weights_1_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 427 'load' 'weights_1_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 428 [1/2] (2.96ns)   --->   "%p_028_2 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_2_V_load)" [ResNet/biconv.cc:67]   --->   Operation 428 'call' 'p_028_2' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 429 [1/2] (2.96ns)   --->   "%tmp1_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_2_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 429 'call' 'tmp1_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 430 [1/2] (0.79ns)   --->   "%weights_2_V_load_2 = load i2* %weights_2_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 430 'load' 'weights_2_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 431 [2/2] (1.79ns)   --->   "%tmp2_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_2_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 431 'call' 'tmp2_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 432 [1/2] (0.79ns)   --->   "%weights_2_V_load_3 = load i2* %weights_2_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 432 'load' 'weights_2_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 433 [2/2] (1.79ns)   --->   "%tmp3_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_2_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 433 'call' 'tmp3_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 434 [2/2] (0.79ns)   --->   "%weights_2_V_load_4 = load i2* %weights_2_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 434 'load' 'weights_2_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 435 [2/2] (0.79ns)   --->   "%weights_2_V_load_5 = load i2* %weights_2_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 435 'load' 'weights_2_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 436 [1/2] (2.96ns)   --->   "%p_028_3 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_3_V_load)" [ResNet/biconv.cc:67]   --->   Operation 436 'call' 'p_028_3' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 437 [1/2] (2.96ns)   --->   "%tmp1_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_3_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 437 'call' 'tmp1_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 438 [1/2] (0.79ns)   --->   "%weights_3_V_load_2 = load i2* %weights_3_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 438 'load' 'weights_3_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 439 [2/2] (1.79ns)   --->   "%tmp2_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_3_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 439 'call' 'tmp2_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 440 [1/2] (0.79ns)   --->   "%weights_3_V_load_3 = load i2* %weights_3_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 440 'load' 'weights_3_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 441 [2/2] (1.79ns)   --->   "%tmp3_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_3_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 441 'call' 'tmp3_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 442 [2/2] (0.79ns)   --->   "%weights_3_V_load_4 = load i2* %weights_3_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 442 'load' 'weights_3_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 443 [2/2] (0.79ns)   --->   "%weights_3_V_load_5 = load i2* %weights_3_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 443 'load' 'weights_3_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 444 [1/2] (2.96ns)   --->   "%p_028_4 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_4_V_load)" [ResNet/biconv.cc:67]   --->   Operation 444 'call' 'p_028_4' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 445 [1/2] (2.96ns)   --->   "%tmp1_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_4_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 445 'call' 'tmp1_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 446 [1/2] (0.79ns)   --->   "%weights_4_V_load_2 = load i2* %weights_4_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 446 'load' 'weights_4_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 447 [2/2] (1.79ns)   --->   "%tmp2_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_4_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 447 'call' 'tmp2_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 448 [1/2] (0.79ns)   --->   "%weights_4_V_load_3 = load i2* %weights_4_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 448 'load' 'weights_4_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 449 [2/2] (1.79ns)   --->   "%tmp3_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_4_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 449 'call' 'tmp3_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 450 [2/2] (0.79ns)   --->   "%weights_4_V_load_4 = load i2* %weights_4_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 450 'load' 'weights_4_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 451 [2/2] (0.79ns)   --->   "%weights_4_V_load_5 = load i2* %weights_4_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 451 'load' 'weights_4_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 452 [1/2] (2.96ns)   --->   "%p_028_5 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_5_V_load)" [ResNet/biconv.cc:67]   --->   Operation 452 'call' 'p_028_5' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 453 [1/2] (2.96ns)   --->   "%tmp1_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_5_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 453 'call' 'tmp1_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 454 [1/2] (0.79ns)   --->   "%weights_5_V_load_2 = load i2* %weights_5_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 454 'load' 'weights_5_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 455 [2/2] (1.79ns)   --->   "%tmp2_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_5_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 455 'call' 'tmp2_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 456 [1/2] (0.79ns)   --->   "%weights_5_V_load_3 = load i2* %weights_5_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 456 'load' 'weights_5_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 457 [2/2] (1.79ns)   --->   "%tmp3_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_5_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 457 'call' 'tmp3_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 458 [2/2] (0.79ns)   --->   "%weights_5_V_load_4 = load i2* %weights_5_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 458 'load' 'weights_5_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 459 [2/2] (0.79ns)   --->   "%weights_5_V_load_5 = load i2* %weights_5_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 459 'load' 'weights_5_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 460 [1/2] (2.96ns)   --->   "%p_028_6 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_6_V_load)" [ResNet/biconv.cc:67]   --->   Operation 460 'call' 'p_028_6' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 461 [1/2] (2.96ns)   --->   "%tmp1_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_6_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 461 'call' 'tmp1_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 462 [1/2] (0.79ns)   --->   "%weights_6_V_load_2 = load i2* %weights_6_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 462 'load' 'weights_6_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 463 [2/2] (1.79ns)   --->   "%tmp2_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_6_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 463 'call' 'tmp2_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 464 [1/2] (0.79ns)   --->   "%weights_6_V_load_3 = load i2* %weights_6_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 464 'load' 'weights_6_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 465 [2/2] (1.79ns)   --->   "%tmp3_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_6_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 465 'call' 'tmp3_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 466 [2/2] (0.79ns)   --->   "%weights_6_V_load_4 = load i2* %weights_6_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 466 'load' 'weights_6_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 467 [2/2] (0.79ns)   --->   "%weights_6_V_load_5 = load i2* %weights_6_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 467 'load' 'weights_6_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 468 [1/2] (2.96ns)   --->   "%p_028_7 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_7_V_load)" [ResNet/biconv.cc:67]   --->   Operation 468 'call' 'p_028_7' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 469 [1/2] (2.96ns)   --->   "%tmp1_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_7_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 469 'call' 'tmp1_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 470 [1/2] (0.79ns)   --->   "%weights_7_V_load_2 = load i2* %weights_7_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 470 'load' 'weights_7_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 471 [2/2] (1.79ns)   --->   "%tmp2_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_7_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 471 'call' 'tmp2_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 472 [1/2] (0.79ns)   --->   "%weights_7_V_load_3 = load i2* %weights_7_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 472 'load' 'weights_7_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 473 [2/2] (1.79ns)   --->   "%tmp3_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_7_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 473 'call' 'tmp3_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 474 [2/2] (0.79ns)   --->   "%weights_7_V_load_4 = load i2* %weights_7_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 474 'load' 'weights_7_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 475 [2/2] (0.79ns)   --->   "%weights_7_V_load_5 = load i2* %weights_7_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 475 'load' 'weights_7_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 476 [1/2] (2.96ns)   --->   "%p_028_8 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_8_V_load)" [ResNet/biconv.cc:67]   --->   Operation 476 'call' 'p_028_8' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 477 [1/2] (2.96ns)   --->   "%tmp1_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_8_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 477 'call' 'tmp1_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 478 [1/2] (0.79ns)   --->   "%weights_8_V_load_2 = load i2* %weights_8_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 478 'load' 'weights_8_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 479 [2/2] (1.79ns)   --->   "%tmp2_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_8_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 479 'call' 'tmp2_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 480 [1/2] (0.79ns)   --->   "%weights_8_V_load_3 = load i2* %weights_8_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 480 'load' 'weights_8_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 481 [2/2] (1.79ns)   --->   "%tmp3_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_8_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 481 'call' 'tmp3_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 482 [2/2] (0.79ns)   --->   "%weights_8_V_load_4 = load i2* %weights_8_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 482 'load' 'weights_8_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 483 [2/2] (0.79ns)   --->   "%weights_8_V_load_5 = load i2* %weights_8_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 483 'load' 'weights_8_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 484 [1/2] (2.96ns)   --->   "%p_028_9 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_9_V_load)" [ResNet/biconv.cc:67]   --->   Operation 484 'call' 'p_028_9' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 485 [1/2] (2.96ns)   --->   "%tmp1_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_9_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 485 'call' 'tmp1_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 486 [1/2] (0.79ns)   --->   "%weights_9_V_load_2 = load i2* %weights_9_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 486 'load' 'weights_9_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 487 [2/2] (1.79ns)   --->   "%tmp2_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_9_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 487 'call' 'tmp2_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 488 [1/2] (0.79ns)   --->   "%weights_9_V_load_3 = load i2* %weights_9_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 488 'load' 'weights_9_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 489 [2/2] (1.79ns)   --->   "%tmp3_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_9_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 489 'call' 'tmp3_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 490 [2/2] (0.79ns)   --->   "%weights_9_V_load_4 = load i2* %weights_9_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 490 'load' 'weights_9_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 491 [2/2] (0.79ns)   --->   "%weights_9_V_load_5 = load i2* %weights_9_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 491 'load' 'weights_9_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 492 [1/2] (2.96ns)   --->   "%p_028_s = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_10_V_load)" [ResNet/biconv.cc:67]   --->   Operation 492 'call' 'p_028_s' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 493 [1/2] (2.96ns)   --->   "%tmp1_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_10_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 493 'call' 'tmp1_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 494 [1/2] (0.79ns)   --->   "%weights_10_V_load_2 = load i2* %weights_10_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 494 'load' 'weights_10_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 495 [2/2] (1.79ns)   --->   "%tmp2_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_10_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 495 'call' 'tmp2_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 496 [1/2] (0.79ns)   --->   "%weights_10_V_load_3 = load i2* %weights_10_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 496 'load' 'weights_10_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 497 [2/2] (1.79ns)   --->   "%tmp3_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_10_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 497 'call' 'tmp3_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 498 [2/2] (0.79ns)   --->   "%weights_10_V_load_4 = load i2* %weights_10_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 498 'load' 'weights_10_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 499 [2/2] (0.79ns)   --->   "%weights_10_V_load_5 = load i2* %weights_10_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 499 'load' 'weights_10_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 500 [1/2] (2.96ns)   --->   "%p_028_10 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_11_V_load)" [ResNet/biconv.cc:67]   --->   Operation 500 'call' 'p_028_10' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 501 [1/2] (2.96ns)   --->   "%tmp1_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_11_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 501 'call' 'tmp1_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 502 [1/2] (0.79ns)   --->   "%weights_11_V_load_2 = load i2* %weights_11_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 502 'load' 'weights_11_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 503 [2/2] (1.79ns)   --->   "%tmp2_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_11_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 503 'call' 'tmp2_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 504 [1/2] (0.79ns)   --->   "%weights_11_V_load_3 = load i2* %weights_11_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 504 'load' 'weights_11_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 505 [2/2] (1.79ns)   --->   "%tmp3_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_11_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 505 'call' 'tmp3_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 506 [2/2] (0.79ns)   --->   "%weights_11_V_load_4 = load i2* %weights_11_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 506 'load' 'weights_11_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 507 [2/2] (0.79ns)   --->   "%weights_11_V_load_5 = load i2* %weights_11_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 507 'load' 'weights_11_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 508 [1/2] (2.96ns)   --->   "%p_028_11 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_12_V_load)" [ResNet/biconv.cc:67]   --->   Operation 508 'call' 'p_028_11' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 509 [1/2] (2.96ns)   --->   "%tmp1_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_12_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 509 'call' 'tmp1_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 510 [1/2] (0.79ns)   --->   "%weights_12_V_load_2 = load i2* %weights_12_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 510 'load' 'weights_12_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 511 [2/2] (1.79ns)   --->   "%tmp2_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_12_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 511 'call' 'tmp2_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 512 [1/2] (0.79ns)   --->   "%weights_12_V_load_3 = load i2* %weights_12_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 512 'load' 'weights_12_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 513 [2/2] (1.79ns)   --->   "%tmp3_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_12_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 513 'call' 'tmp3_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 514 [2/2] (0.79ns)   --->   "%weights_12_V_load_4 = load i2* %weights_12_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 514 'load' 'weights_12_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 515 [2/2] (0.79ns)   --->   "%weights_12_V_load_5 = load i2* %weights_12_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 515 'load' 'weights_12_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 516 [1/2] (2.96ns)   --->   "%p_028_12 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_13_V_load)" [ResNet/biconv.cc:67]   --->   Operation 516 'call' 'p_028_12' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 517 [1/2] (2.96ns)   --->   "%tmp1_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_13_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 517 'call' 'tmp1_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 518 [1/2] (0.79ns)   --->   "%weights_13_V_load_2 = load i2* %weights_13_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 518 'load' 'weights_13_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 519 [2/2] (1.79ns)   --->   "%tmp2_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_13_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 519 'call' 'tmp2_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 520 [1/2] (0.79ns)   --->   "%weights_13_V_load_3 = load i2* %weights_13_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 520 'load' 'weights_13_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 521 [2/2] (1.79ns)   --->   "%tmp3_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_13_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 521 'call' 'tmp3_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 522 [2/2] (0.79ns)   --->   "%weights_13_V_load_4 = load i2* %weights_13_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 522 'load' 'weights_13_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 523 [2/2] (0.79ns)   --->   "%weights_13_V_load_5 = load i2* %weights_13_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 523 'load' 'weights_13_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 524 [1/2] (2.96ns)   --->   "%p_028_13 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_14_V_load)" [ResNet/biconv.cc:67]   --->   Operation 524 'call' 'p_028_13' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 525 [2/2] (1.79ns)   --->   "%tmp1_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_14_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 525 'call' 'tmp1_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 526 [1/2] (0.79ns)   --->   "%weights_14_V_load_2 = load i2* %weights_14_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 526 'load' 'weights_14_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 527 [1/2] (0.79ns)   --->   "%weights_14_V_load_3 = load i2* %weights_14_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 527 'load' 'weights_14_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 528 [2/2] (0.79ns)   --->   "%weights_14_V_load_4 = load i2* %weights_14_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 528 'load' 'weights_14_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 529 [2/2] (0.79ns)   --->   "%weights_14_V_load_5 = load i2* %weights_14_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 529 'load' 'weights_14_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 530 [1/2] (0.79ns)   --->   "%weights_15_V_load_2 = load i2* %weights_15_V_addr_2, align 1" [ResNet/biconv.cc:69]   --->   Operation 530 'load' 'weights_15_V_load_2' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 531 [1/2] (0.79ns)   --->   "%weights_15_V_load_3 = load i2* %weights_15_V_addr_3, align 1" [ResNet/biconv.cc:70]   --->   Operation 531 'load' 'weights_15_V_load_3' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 532 [2/2] (0.79ns)   --->   "%weights_15_V_load_4 = load i2* %weights_15_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 532 'load' 'weights_15_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_4 : Operation 533 [2/2] (0.79ns)   --->   "%weights_15_V_load_5 = load i2* %weights_15_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 533 'load' 'weights_15_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 3.96>
ST_5 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_704 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_3, i5 %select_ln65)" [ResNet/biconv.cc:74]   --->   Operation 534 'bitconcatenate' 'tmp_704' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i10 %tmp_704 to i64" [ResNet/biconv.cc:74]   --->   Operation 535 'zext' 'zext_ln74' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 536 [1/1] (0.00ns)   --->   "%bottom_0_V_addr_7 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln74" [ResNet/biconv.cc:74]   --->   Operation 536 'getelementptr' 'bottom_0_V_addr_7' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 537 [1/1] (0.00ns)   --->   "%bottom_1_V_addr_7 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln74" [ResNet/biconv.cc:74]   --->   Operation 537 'getelementptr' 'bottom_1_V_addr_7' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%bottom_2_V_addr_7 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln74" [ResNet/biconv.cc:74]   --->   Operation 538 'getelementptr' 'bottom_2_V_addr_7' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 539 [1/1] (0.00ns)   --->   "%bottom_3_V_addr_7 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln74" [ResNet/biconv.cc:74]   --->   Operation 539 'getelementptr' 'bottom_3_V_addr_7' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%bottom_4_V_addr_7 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln74" [ResNet/biconv.cc:74]   --->   Operation 540 'getelementptr' 'bottom_4_V_addr_7' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 541 [1/1] (0.00ns)   --->   "%bottom_5_V_addr_7 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln74" [ResNet/biconv.cc:74]   --->   Operation 541 'getelementptr' 'bottom_5_V_addr_7' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_707 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_3, i5 %add_ln67_1)" [ResNet/biconv.cc:73]   --->   Operation 542 'bitconcatenate' 'tmp_707' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i10 %tmp_707 to i64" [ResNet/biconv.cc:73]   --->   Operation 543 'zext' 'zext_ln73' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (0.00ns)   --->   "%bottom_0_V_addr_6 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln73" [ResNet/biconv.cc:73]   --->   Operation 544 'getelementptr' 'bottom_0_V_addr_6' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%bottom_1_V_addr_6 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln73" [ResNet/biconv.cc:73]   --->   Operation 545 'getelementptr' 'bottom_1_V_addr_6' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%bottom_2_V_addr_6 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln73" [ResNet/biconv.cc:73]   --->   Operation 546 'getelementptr' 'bottom_2_V_addr_6' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.00ns)   --->   "%bottom_3_V_addr_6 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln73" [ResNet/biconv.cc:73]   --->   Operation 547 'getelementptr' 'bottom_3_V_addr_6' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%bottom_4_V_addr_6 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln73" [ResNet/biconv.cc:73]   --->   Operation 548 'getelementptr' 'bottom_4_V_addr_6' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%bottom_5_V_addr_6 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln73" [ResNet/biconv.cc:73]   --->   Operation 549 'getelementptr' 'bottom_5_V_addr_6' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 550 [1/2] (2.96ns)   --->   "%tmp2_V = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_0_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 550 'call' 'tmp2_V' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 551 [1/2] (2.96ns)   --->   "%tmp3_V = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_0_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 551 'call' 'tmp3_V' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 552 [1/2] (1.35ns)   --->   "%bottom_0_V_load_4 = load i16* %bottom_0_V_addr_4, align 2" [ResNet/biconv.cc:71]   --->   Operation 552 'load' 'bottom_0_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 553 [1/2] (1.35ns)   --->   "%bottom_1_V_load_4 = load i16* %bottom_1_V_addr_4, align 2" [ResNet/biconv.cc:71]   --->   Operation 553 'load' 'bottom_1_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 554 [1/2] (1.35ns)   --->   "%bottom_2_V_load_4 = load i16* %bottom_2_V_addr_4, align 2" [ResNet/biconv.cc:71]   --->   Operation 554 'load' 'bottom_2_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 555 [1/2] (1.35ns)   --->   "%bottom_3_V_load_4 = load i16* %bottom_3_V_addr_4, align 2" [ResNet/biconv.cc:71]   --->   Operation 555 'load' 'bottom_3_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 556 [1/2] (1.35ns)   --->   "%bottom_4_V_load_4 = load i16* %bottom_4_V_addr_4, align 2" [ResNet/biconv.cc:71]   --->   Operation 556 'load' 'bottom_4_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 557 [1/2] (1.35ns)   --->   "%bottom_5_V_load_4 = load i16* %bottom_5_V_addr_4, align 2" [ResNet/biconv.cc:71]   --->   Operation 557 'load' 'bottom_5_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 558 [1/1] (0.82ns)   --->   "%tmp_182 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_4, i16 %bottom_1_V_load_4, i16 %bottom_2_V_load_4, i16 %bottom_3_V_load_4, i16 %bottom_4_V_load_4, i16 %bottom_5_V_load_4, i3 %bottom_V_offset_read)" [ResNet/biconv.cc:71]   --->   Operation 558 'mux' 'tmp_182' <Predicate = (!icmp_ln60)> <Delay = 0.82> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 559 [1/2] (0.79ns)   --->   "%weights_0_V_load_4 = load i2* %weights_0_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 559 'load' 'weights_0_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 560 [2/2] (1.79ns)   --->   "%tmp4_V = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_0_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 560 'call' 'tmp4_V' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 561 [1/2] (1.35ns)   --->   "%bottom_0_V_load_5 = load i16* %bottom_0_V_addr_5, align 2" [ResNet/biconv.cc:72]   --->   Operation 561 'load' 'bottom_0_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 562 [1/2] (1.35ns)   --->   "%bottom_1_V_load_5 = load i16* %bottom_1_V_addr_5, align 2" [ResNet/biconv.cc:72]   --->   Operation 562 'load' 'bottom_1_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 563 [1/2] (1.35ns)   --->   "%bottom_2_V_load_5 = load i16* %bottom_2_V_addr_5, align 2" [ResNet/biconv.cc:72]   --->   Operation 563 'load' 'bottom_2_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 564 [1/2] (1.35ns)   --->   "%bottom_3_V_load_5 = load i16* %bottom_3_V_addr_5, align 2" [ResNet/biconv.cc:72]   --->   Operation 564 'load' 'bottom_3_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 565 [1/2] (1.35ns)   --->   "%bottom_4_V_load_5 = load i16* %bottom_4_V_addr_5, align 2" [ResNet/biconv.cc:72]   --->   Operation 565 'load' 'bottom_4_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 566 [1/2] (1.35ns)   --->   "%bottom_5_V_load_5 = load i16* %bottom_5_V_addr_5, align 2" [ResNet/biconv.cc:72]   --->   Operation 566 'load' 'bottom_5_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 567 [1/1] (0.82ns)   --->   "%tmp_183 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_5, i16 %bottom_1_V_load_5, i16 %bottom_2_V_load_5, i16 %bottom_3_V_load_5, i16 %bottom_4_V_load_5, i16 %bottom_5_V_load_5, i3 %bottom_V_offset_read)" [ResNet/biconv.cc:72]   --->   Operation 567 'mux' 'tmp_183' <Predicate = (!icmp_ln60)> <Delay = 0.82> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 568 [1/2] (0.79ns)   --->   "%weights_0_V_load_5 = load i2* %weights_0_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 568 'load' 'weights_0_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 569 [2/2] (1.79ns)   --->   "%tmp5_V = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_0_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 569 'call' 'tmp5_V' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 570 [2/2] (1.35ns)   --->   "%bottom_0_V_load_6 = load i16* %bottom_0_V_addr_6, align 2" [ResNet/biconv.cc:73]   --->   Operation 570 'load' 'bottom_0_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 571 [2/2] (1.35ns)   --->   "%bottom_1_V_load_6 = load i16* %bottom_1_V_addr_6, align 2" [ResNet/biconv.cc:73]   --->   Operation 571 'load' 'bottom_1_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 572 [2/2] (1.35ns)   --->   "%bottom_2_V_load_6 = load i16* %bottom_2_V_addr_6, align 2" [ResNet/biconv.cc:73]   --->   Operation 572 'load' 'bottom_2_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 573 [2/2] (1.35ns)   --->   "%bottom_3_V_load_6 = load i16* %bottom_3_V_addr_6, align 2" [ResNet/biconv.cc:73]   --->   Operation 573 'load' 'bottom_3_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 574 [2/2] (1.35ns)   --->   "%bottom_4_V_load_6 = load i16* %bottom_4_V_addr_6, align 2" [ResNet/biconv.cc:73]   --->   Operation 574 'load' 'bottom_4_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 575 [2/2] (1.35ns)   --->   "%bottom_5_V_load_6 = load i16* %bottom_5_V_addr_6, align 2" [ResNet/biconv.cc:73]   --->   Operation 575 'load' 'bottom_5_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 576 [2/2] (0.79ns)   --->   "%weights_0_V_load_6 = load i2* %weights_0_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 576 'load' 'weights_0_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 577 [2/2] (1.35ns)   --->   "%bottom_0_V_load_7 = load i16* %bottom_0_V_addr_7, align 2" [ResNet/biconv.cc:74]   --->   Operation 577 'load' 'bottom_0_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 578 [2/2] (1.35ns)   --->   "%bottom_1_V_load_7 = load i16* %bottom_1_V_addr_7, align 2" [ResNet/biconv.cc:74]   --->   Operation 578 'load' 'bottom_1_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 579 [2/2] (1.35ns)   --->   "%bottom_2_V_load_7 = load i16* %bottom_2_V_addr_7, align 2" [ResNet/biconv.cc:74]   --->   Operation 579 'load' 'bottom_2_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 580 [2/2] (1.35ns)   --->   "%bottom_3_V_load_7 = load i16* %bottom_3_V_addr_7, align 2" [ResNet/biconv.cc:74]   --->   Operation 580 'load' 'bottom_3_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 581 [2/2] (1.35ns)   --->   "%bottom_4_V_load_7 = load i16* %bottom_4_V_addr_7, align 2" [ResNet/biconv.cc:74]   --->   Operation 581 'load' 'bottom_4_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 582 [2/2] (1.35ns)   --->   "%bottom_5_V_load_7 = load i16* %bottom_5_V_addr_7, align 2" [ResNet/biconv.cc:74]   --->   Operation 582 'load' 'bottom_5_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 583 [2/2] (0.79ns)   --->   "%weights_0_V_load_7 = load i2* %weights_0_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 583 'load' 'weights_0_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 584 [1/2] (2.96ns)   --->   "%tmp2_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_1_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 584 'call' 'tmp2_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 585 [1/2] (2.96ns)   --->   "%tmp3_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_1_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 585 'call' 'tmp3_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 586 [1/2] (0.79ns)   --->   "%weights_1_V_load_4 = load i2* %weights_1_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 586 'load' 'weights_1_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 587 [2/2] (1.79ns)   --->   "%tmp4_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_1_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 587 'call' 'tmp4_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 588 [1/2] (0.79ns)   --->   "%weights_1_V_load_5 = load i2* %weights_1_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 588 'load' 'weights_1_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 589 [2/2] (1.79ns)   --->   "%tmp5_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_1_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 589 'call' 'tmp5_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 590 [2/2] (0.79ns)   --->   "%weights_1_V_load_6 = load i2* %weights_1_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 590 'load' 'weights_1_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 591 [2/2] (0.79ns)   --->   "%weights_1_V_load_7 = load i2* %weights_1_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 591 'load' 'weights_1_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 592 [1/2] (2.96ns)   --->   "%tmp2_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_2_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 592 'call' 'tmp2_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 593 [1/2] (2.96ns)   --->   "%tmp3_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_2_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 593 'call' 'tmp3_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 594 [1/2] (0.79ns)   --->   "%weights_2_V_load_4 = load i2* %weights_2_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 594 'load' 'weights_2_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 595 [2/2] (1.79ns)   --->   "%tmp4_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_2_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 595 'call' 'tmp4_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 596 [1/2] (0.79ns)   --->   "%weights_2_V_load_5 = load i2* %weights_2_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 596 'load' 'weights_2_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 597 [2/2] (1.79ns)   --->   "%tmp5_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_2_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 597 'call' 'tmp5_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 598 [2/2] (0.79ns)   --->   "%weights_2_V_load_6 = load i2* %weights_2_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 598 'load' 'weights_2_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 599 [2/2] (0.79ns)   --->   "%weights_2_V_load_7 = load i2* %weights_2_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 599 'load' 'weights_2_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 600 [1/2] (2.96ns)   --->   "%tmp2_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_3_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 600 'call' 'tmp2_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 601 [1/2] (2.96ns)   --->   "%tmp3_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_3_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 601 'call' 'tmp3_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 602 [1/2] (0.79ns)   --->   "%weights_3_V_load_4 = load i2* %weights_3_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 602 'load' 'weights_3_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 603 [2/2] (1.79ns)   --->   "%tmp4_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_3_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 603 'call' 'tmp4_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 604 [1/2] (0.79ns)   --->   "%weights_3_V_load_5 = load i2* %weights_3_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 604 'load' 'weights_3_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 605 [2/2] (1.79ns)   --->   "%tmp5_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_3_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 605 'call' 'tmp5_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 606 [2/2] (0.79ns)   --->   "%weights_3_V_load_6 = load i2* %weights_3_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 606 'load' 'weights_3_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 607 [2/2] (0.79ns)   --->   "%weights_3_V_load_7 = load i2* %weights_3_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 607 'load' 'weights_3_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 608 [1/2] (2.96ns)   --->   "%tmp2_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_4_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 608 'call' 'tmp2_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 609 [1/2] (2.96ns)   --->   "%tmp3_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_4_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 609 'call' 'tmp3_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 610 [1/2] (0.79ns)   --->   "%weights_4_V_load_4 = load i2* %weights_4_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 610 'load' 'weights_4_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 611 [2/2] (1.79ns)   --->   "%tmp4_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_4_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 611 'call' 'tmp4_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 612 [1/2] (0.79ns)   --->   "%weights_4_V_load_5 = load i2* %weights_4_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 612 'load' 'weights_4_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 613 [2/2] (1.79ns)   --->   "%tmp5_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_4_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 613 'call' 'tmp5_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 614 [2/2] (0.79ns)   --->   "%weights_4_V_load_6 = load i2* %weights_4_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 614 'load' 'weights_4_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 615 [2/2] (0.79ns)   --->   "%weights_4_V_load_7 = load i2* %weights_4_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 615 'load' 'weights_4_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 616 [1/2] (2.96ns)   --->   "%tmp2_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_5_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 616 'call' 'tmp2_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 617 [1/2] (2.96ns)   --->   "%tmp3_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_5_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 617 'call' 'tmp3_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 618 [1/2] (0.79ns)   --->   "%weights_5_V_load_4 = load i2* %weights_5_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 618 'load' 'weights_5_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 619 [2/2] (1.79ns)   --->   "%tmp4_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_5_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 619 'call' 'tmp4_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 620 [1/2] (0.79ns)   --->   "%weights_5_V_load_5 = load i2* %weights_5_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 620 'load' 'weights_5_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 621 [2/2] (1.79ns)   --->   "%tmp5_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_5_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 621 'call' 'tmp5_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 622 [2/2] (0.79ns)   --->   "%weights_5_V_load_6 = load i2* %weights_5_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 622 'load' 'weights_5_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 623 [2/2] (0.79ns)   --->   "%weights_5_V_load_7 = load i2* %weights_5_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 623 'load' 'weights_5_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 624 [1/2] (2.96ns)   --->   "%tmp2_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_6_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 624 'call' 'tmp2_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 625 [1/2] (2.96ns)   --->   "%tmp3_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_6_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 625 'call' 'tmp3_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 626 [1/2] (0.79ns)   --->   "%weights_6_V_load_4 = load i2* %weights_6_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 626 'load' 'weights_6_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 627 [2/2] (1.79ns)   --->   "%tmp4_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_6_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 627 'call' 'tmp4_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 628 [1/2] (0.79ns)   --->   "%weights_6_V_load_5 = load i2* %weights_6_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 628 'load' 'weights_6_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 629 [2/2] (1.79ns)   --->   "%tmp5_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_6_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 629 'call' 'tmp5_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 630 [2/2] (0.79ns)   --->   "%weights_6_V_load_6 = load i2* %weights_6_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 630 'load' 'weights_6_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 631 [2/2] (0.79ns)   --->   "%weights_6_V_load_7 = load i2* %weights_6_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 631 'load' 'weights_6_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 632 [1/2] (2.96ns)   --->   "%tmp2_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_7_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 632 'call' 'tmp2_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 633 [1/2] (2.96ns)   --->   "%tmp3_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_7_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 633 'call' 'tmp3_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 634 [1/2] (0.79ns)   --->   "%weights_7_V_load_4 = load i2* %weights_7_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 634 'load' 'weights_7_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 635 [2/2] (1.79ns)   --->   "%tmp4_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_7_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 635 'call' 'tmp4_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 636 [1/2] (0.79ns)   --->   "%weights_7_V_load_5 = load i2* %weights_7_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 636 'load' 'weights_7_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 637 [2/2] (1.79ns)   --->   "%tmp5_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_7_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 637 'call' 'tmp5_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 638 [2/2] (0.79ns)   --->   "%weights_7_V_load_6 = load i2* %weights_7_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 638 'load' 'weights_7_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 639 [2/2] (0.79ns)   --->   "%weights_7_V_load_7 = load i2* %weights_7_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 639 'load' 'weights_7_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 640 [1/2] (2.96ns)   --->   "%tmp2_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_8_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 640 'call' 'tmp2_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 641 [1/2] (2.96ns)   --->   "%tmp3_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_8_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 641 'call' 'tmp3_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 642 [1/2] (0.79ns)   --->   "%weights_8_V_load_4 = load i2* %weights_8_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 642 'load' 'weights_8_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 643 [2/2] (1.79ns)   --->   "%tmp4_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_8_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 643 'call' 'tmp4_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 644 [1/2] (0.79ns)   --->   "%weights_8_V_load_5 = load i2* %weights_8_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 644 'load' 'weights_8_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 645 [2/2] (1.79ns)   --->   "%tmp5_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_8_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 645 'call' 'tmp5_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 646 [2/2] (0.79ns)   --->   "%weights_8_V_load_6 = load i2* %weights_8_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 646 'load' 'weights_8_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 647 [2/2] (0.79ns)   --->   "%weights_8_V_load_7 = load i2* %weights_8_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 647 'load' 'weights_8_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 648 [1/2] (2.96ns)   --->   "%tmp2_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_9_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 648 'call' 'tmp2_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 649 [1/2] (2.96ns)   --->   "%tmp3_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_9_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 649 'call' 'tmp3_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 650 [1/2] (0.79ns)   --->   "%weights_9_V_load_4 = load i2* %weights_9_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 650 'load' 'weights_9_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 651 [2/2] (1.79ns)   --->   "%tmp4_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_9_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 651 'call' 'tmp4_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 652 [1/2] (0.79ns)   --->   "%weights_9_V_load_5 = load i2* %weights_9_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 652 'load' 'weights_9_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 653 [2/2] (1.79ns)   --->   "%tmp5_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_9_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 653 'call' 'tmp5_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 654 [2/2] (0.79ns)   --->   "%weights_9_V_load_6 = load i2* %weights_9_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 654 'load' 'weights_9_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 655 [2/2] (0.79ns)   --->   "%weights_9_V_load_7 = load i2* %weights_9_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 655 'load' 'weights_9_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 656 [1/2] (2.96ns)   --->   "%tmp2_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_10_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 656 'call' 'tmp2_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 657 [1/2] (2.96ns)   --->   "%tmp3_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_10_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 657 'call' 'tmp3_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 658 [1/2] (0.79ns)   --->   "%weights_10_V_load_4 = load i2* %weights_10_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 658 'load' 'weights_10_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 659 [2/2] (1.79ns)   --->   "%tmp4_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_10_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 659 'call' 'tmp4_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 660 [1/2] (0.79ns)   --->   "%weights_10_V_load_5 = load i2* %weights_10_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 660 'load' 'weights_10_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 661 [2/2] (1.79ns)   --->   "%tmp5_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_10_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 661 'call' 'tmp5_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 662 [2/2] (0.79ns)   --->   "%weights_10_V_load_6 = load i2* %weights_10_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 662 'load' 'weights_10_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 663 [2/2] (0.79ns)   --->   "%weights_10_V_load_7 = load i2* %weights_10_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 663 'load' 'weights_10_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 664 [1/2] (2.96ns)   --->   "%tmp2_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_11_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 664 'call' 'tmp2_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 665 [1/2] (2.96ns)   --->   "%tmp3_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_11_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 665 'call' 'tmp3_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 666 [1/2] (0.79ns)   --->   "%weights_11_V_load_4 = load i2* %weights_11_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 666 'load' 'weights_11_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 667 [2/2] (1.79ns)   --->   "%tmp4_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_11_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 667 'call' 'tmp4_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 668 [1/2] (0.79ns)   --->   "%weights_11_V_load_5 = load i2* %weights_11_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 668 'load' 'weights_11_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 669 [2/2] (1.79ns)   --->   "%tmp5_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_11_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 669 'call' 'tmp5_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 670 [2/2] (0.79ns)   --->   "%weights_11_V_load_6 = load i2* %weights_11_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 670 'load' 'weights_11_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 671 [2/2] (0.79ns)   --->   "%weights_11_V_load_7 = load i2* %weights_11_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 671 'load' 'weights_11_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 672 [1/2] (2.96ns)   --->   "%tmp2_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_12_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 672 'call' 'tmp2_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 673 [1/2] (2.96ns)   --->   "%tmp3_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_12_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 673 'call' 'tmp3_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 674 [1/2] (0.79ns)   --->   "%weights_12_V_load_4 = load i2* %weights_12_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 674 'load' 'weights_12_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 675 [2/2] (1.79ns)   --->   "%tmp4_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_12_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 675 'call' 'tmp4_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 676 [1/2] (0.79ns)   --->   "%weights_12_V_load_5 = load i2* %weights_12_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 676 'load' 'weights_12_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 677 [2/2] (1.79ns)   --->   "%tmp5_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_12_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 677 'call' 'tmp5_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 678 [2/2] (0.79ns)   --->   "%weights_12_V_load_6 = load i2* %weights_12_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 678 'load' 'weights_12_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 679 [2/2] (0.79ns)   --->   "%weights_12_V_load_7 = load i2* %weights_12_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 679 'load' 'weights_12_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 680 [1/2] (2.96ns)   --->   "%tmp2_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_13_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 680 'call' 'tmp2_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 681 [1/2] (2.96ns)   --->   "%tmp3_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_13_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 681 'call' 'tmp3_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 682 [1/2] (0.79ns)   --->   "%weights_13_V_load_4 = load i2* %weights_13_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 682 'load' 'weights_13_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 683 [2/2] (1.79ns)   --->   "%tmp4_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_13_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 683 'call' 'tmp4_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 684 [1/2] (0.79ns)   --->   "%weights_13_V_load_5 = load i2* %weights_13_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 684 'load' 'weights_13_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 685 [2/2] (1.79ns)   --->   "%tmp5_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_13_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 685 'call' 'tmp5_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 686 [2/2] (0.79ns)   --->   "%weights_13_V_load_6 = load i2* %weights_13_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 686 'load' 'weights_13_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 687 [2/2] (0.79ns)   --->   "%weights_13_V_load_7 = load i2* %weights_13_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 687 'load' 'weights_13_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 688 [1/2] (2.96ns)   --->   "%tmp1_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_14_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 688 'call' 'tmp1_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 689 [2/2] (1.79ns)   --->   "%tmp2_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_14_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 689 'call' 'tmp2_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 690 [1/2] (0.79ns)   --->   "%weights_14_V_load_4 = load i2* %weights_14_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 690 'load' 'weights_14_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 691 [1/2] (0.79ns)   --->   "%weights_14_V_load_5 = load i2* %weights_14_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 691 'load' 'weights_14_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 692 [2/2] (0.79ns)   --->   "%weights_14_V_load_6 = load i2* %weights_14_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 692 'load' 'weights_14_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 693 [2/2] (0.79ns)   --->   "%weights_14_V_load_7 = load i2* %weights_14_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 693 'load' 'weights_14_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 694 [1/2] (0.79ns)   --->   "%weights_15_V_load_4 = load i2* %weights_15_V_addr_4, align 1" [ResNet/biconv.cc:71]   --->   Operation 694 'load' 'weights_15_V_load_4' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 695 [1/2] (0.79ns)   --->   "%weights_15_V_load_5 = load i2* %weights_15_V_addr_5, align 1" [ResNet/biconv.cc:72]   --->   Operation 695 'load' 'weights_15_V_load_5' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 696 [2/2] (0.79ns)   --->   "%weights_15_V_load_6 = load i2* %weights_15_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 696 'load' 'weights_15_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_5 : Operation 697 [2/2] (0.79ns)   --->   "%weights_15_V_load_7 = load i2* %weights_15_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 697 'load' 'weights_15_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 3.96>
ST_6 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_710 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_3, i5 %col)" [ResNet/biconv.cc:75]   --->   Operation 698 'bitconcatenate' 'tmp_710' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_6 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i10 %tmp_710 to i64" [ResNet/biconv.cc:75]   --->   Operation 699 'zext' 'zext_ln75' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_6 : Operation 700 [1/1] (0.00ns)   --->   "%bottom_0_V_addr_8 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln75" [ResNet/biconv.cc:75]   --->   Operation 700 'getelementptr' 'bottom_0_V_addr_8' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_6 : Operation 701 [1/1] (0.00ns)   --->   "%bottom_1_V_addr_8 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln75" [ResNet/biconv.cc:75]   --->   Operation 701 'getelementptr' 'bottom_1_V_addr_8' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_6 : Operation 702 [1/1] (0.00ns)   --->   "%bottom_2_V_addr_8 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln75" [ResNet/biconv.cc:75]   --->   Operation 702 'getelementptr' 'bottom_2_V_addr_8' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_6 : Operation 703 [1/1] (0.00ns)   --->   "%bottom_3_V_addr_8 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln75" [ResNet/biconv.cc:75]   --->   Operation 703 'getelementptr' 'bottom_3_V_addr_8' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_6 : Operation 704 [1/1] (0.00ns)   --->   "%bottom_4_V_addr_8 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln75" [ResNet/biconv.cc:75]   --->   Operation 704 'getelementptr' 'bottom_4_V_addr_8' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_6 : Operation 705 [1/1] (0.00ns)   --->   "%bottom_5_V_addr_8 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln75" [ResNet/biconv.cc:75]   --->   Operation 705 'getelementptr' 'bottom_5_V_addr_8' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_6 : Operation 706 [1/2] (2.96ns)   --->   "%tmp4_V = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_0_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 706 'call' 'tmp4_V' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 707 [1/2] (2.96ns)   --->   "%tmp5_V = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_0_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 707 'call' 'tmp5_V' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 708 [1/2] (1.35ns)   --->   "%bottom_0_V_load_6 = load i16* %bottom_0_V_addr_6, align 2" [ResNet/biconv.cc:73]   --->   Operation 708 'load' 'bottom_0_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 709 [1/2] (1.35ns)   --->   "%bottom_1_V_load_6 = load i16* %bottom_1_V_addr_6, align 2" [ResNet/biconv.cc:73]   --->   Operation 709 'load' 'bottom_1_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 710 [1/2] (1.35ns)   --->   "%bottom_2_V_load_6 = load i16* %bottom_2_V_addr_6, align 2" [ResNet/biconv.cc:73]   --->   Operation 710 'load' 'bottom_2_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 711 [1/2] (1.35ns)   --->   "%bottom_3_V_load_6 = load i16* %bottom_3_V_addr_6, align 2" [ResNet/biconv.cc:73]   --->   Operation 711 'load' 'bottom_3_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 712 [1/2] (1.35ns)   --->   "%bottom_4_V_load_6 = load i16* %bottom_4_V_addr_6, align 2" [ResNet/biconv.cc:73]   --->   Operation 712 'load' 'bottom_4_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 713 [1/2] (1.35ns)   --->   "%bottom_5_V_load_6 = load i16* %bottom_5_V_addr_6, align 2" [ResNet/biconv.cc:73]   --->   Operation 713 'load' 'bottom_5_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 714 [1/1] (0.82ns)   --->   "%tmp_184 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_6, i16 %bottom_1_V_load_6, i16 %bottom_2_V_load_6, i16 %bottom_3_V_load_6, i16 %bottom_4_V_load_6, i16 %bottom_5_V_load_6, i3 %bottom_V_offset_read)" [ResNet/biconv.cc:73]   --->   Operation 714 'mux' 'tmp_184' <Predicate = (!icmp_ln60)> <Delay = 0.82> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 715 [1/2] (0.79ns)   --->   "%weights_0_V_load_6 = load i2* %weights_0_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 715 'load' 'weights_0_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 716 [2/2] (1.79ns)   --->   "%tmp6_V = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_0_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 716 'call' 'tmp6_V' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 717 [1/2] (1.35ns)   --->   "%bottom_0_V_load_7 = load i16* %bottom_0_V_addr_7, align 2" [ResNet/biconv.cc:74]   --->   Operation 717 'load' 'bottom_0_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 718 [1/2] (1.35ns)   --->   "%bottom_1_V_load_7 = load i16* %bottom_1_V_addr_7, align 2" [ResNet/biconv.cc:74]   --->   Operation 718 'load' 'bottom_1_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 719 [1/2] (1.35ns)   --->   "%bottom_2_V_load_7 = load i16* %bottom_2_V_addr_7, align 2" [ResNet/biconv.cc:74]   --->   Operation 719 'load' 'bottom_2_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 720 [1/2] (1.35ns)   --->   "%bottom_3_V_load_7 = load i16* %bottom_3_V_addr_7, align 2" [ResNet/biconv.cc:74]   --->   Operation 720 'load' 'bottom_3_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 721 [1/2] (1.35ns)   --->   "%bottom_4_V_load_7 = load i16* %bottom_4_V_addr_7, align 2" [ResNet/biconv.cc:74]   --->   Operation 721 'load' 'bottom_4_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 722 [1/2] (1.35ns)   --->   "%bottom_5_V_load_7 = load i16* %bottom_5_V_addr_7, align 2" [ResNet/biconv.cc:74]   --->   Operation 722 'load' 'bottom_5_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 723 [1/1] (0.82ns)   --->   "%tmp_185 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_7, i16 %bottom_1_V_load_7, i16 %bottom_2_V_load_7, i16 %bottom_3_V_load_7, i16 %bottom_4_V_load_7, i16 %bottom_5_V_load_7, i3 %bottom_V_offset_read)" [ResNet/biconv.cc:74]   --->   Operation 723 'mux' 'tmp_185' <Predicate = (!icmp_ln60)> <Delay = 0.82> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 724 [1/2] (0.79ns)   --->   "%weights_0_V_load_7 = load i2* %weights_0_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 724 'load' 'weights_0_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 725 [2/2] (1.79ns)   --->   "%tmp7_V = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_0_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 725 'call' 'tmp7_V' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 726 [2/2] (1.35ns)   --->   "%bottom_0_V_load_8 = load i16* %bottom_0_V_addr_8, align 2" [ResNet/biconv.cc:75]   --->   Operation 726 'load' 'bottom_0_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 727 [2/2] (1.35ns)   --->   "%bottom_1_V_load_8 = load i16* %bottom_1_V_addr_8, align 2" [ResNet/biconv.cc:75]   --->   Operation 727 'load' 'bottom_1_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 728 [2/2] (1.35ns)   --->   "%bottom_2_V_load_8 = load i16* %bottom_2_V_addr_8, align 2" [ResNet/biconv.cc:75]   --->   Operation 728 'load' 'bottom_2_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 729 [2/2] (1.35ns)   --->   "%bottom_3_V_load_8 = load i16* %bottom_3_V_addr_8, align 2" [ResNet/biconv.cc:75]   --->   Operation 729 'load' 'bottom_3_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 730 [2/2] (1.35ns)   --->   "%bottom_4_V_load_8 = load i16* %bottom_4_V_addr_8, align 2" [ResNet/biconv.cc:75]   --->   Operation 730 'load' 'bottom_4_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 731 [2/2] (1.35ns)   --->   "%bottom_5_V_load_8 = load i16* %bottom_5_V_addr_8, align 2" [ResNet/biconv.cc:75]   --->   Operation 731 'load' 'bottom_5_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 732 [2/2] (0.79ns)   --->   "%weights_0_V_load_8 = load i2* %weights_0_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 732 'load' 'weights_0_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 733 [1/2] (2.96ns)   --->   "%tmp4_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_1_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 733 'call' 'tmp4_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 734 [1/2] (2.96ns)   --->   "%tmp5_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_1_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 734 'call' 'tmp5_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 735 [1/2] (0.79ns)   --->   "%weights_1_V_load_6 = load i2* %weights_1_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 735 'load' 'weights_1_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 736 [2/2] (1.79ns)   --->   "%tmp6_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_1_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 736 'call' 'tmp6_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 737 [1/2] (0.79ns)   --->   "%weights_1_V_load_7 = load i2* %weights_1_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 737 'load' 'weights_1_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 738 [2/2] (1.79ns)   --->   "%tmp7_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_1_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 738 'call' 'tmp7_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 739 [2/2] (0.79ns)   --->   "%weights_1_V_load_8 = load i2* %weights_1_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 739 'load' 'weights_1_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 740 [1/2] (2.96ns)   --->   "%tmp4_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_2_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 740 'call' 'tmp4_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 741 [1/2] (2.96ns)   --->   "%tmp5_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_2_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 741 'call' 'tmp5_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 742 [1/2] (0.79ns)   --->   "%weights_2_V_load_6 = load i2* %weights_2_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 742 'load' 'weights_2_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 743 [2/2] (1.79ns)   --->   "%tmp6_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_2_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 743 'call' 'tmp6_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 744 [1/2] (0.79ns)   --->   "%weights_2_V_load_7 = load i2* %weights_2_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 744 'load' 'weights_2_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 745 [2/2] (1.79ns)   --->   "%tmp7_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_2_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 745 'call' 'tmp7_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 746 [2/2] (0.79ns)   --->   "%weights_2_V_load_8 = load i2* %weights_2_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 746 'load' 'weights_2_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 747 [1/2] (2.96ns)   --->   "%tmp4_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_3_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 747 'call' 'tmp4_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 748 [1/2] (2.96ns)   --->   "%tmp5_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_3_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 748 'call' 'tmp5_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 749 [1/2] (0.79ns)   --->   "%weights_3_V_load_6 = load i2* %weights_3_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 749 'load' 'weights_3_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 750 [2/2] (1.79ns)   --->   "%tmp6_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_3_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 750 'call' 'tmp6_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 751 [1/2] (0.79ns)   --->   "%weights_3_V_load_7 = load i2* %weights_3_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 751 'load' 'weights_3_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 752 [2/2] (1.79ns)   --->   "%tmp7_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_3_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 752 'call' 'tmp7_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 753 [2/2] (0.79ns)   --->   "%weights_3_V_load_8 = load i2* %weights_3_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 753 'load' 'weights_3_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 754 [1/2] (2.96ns)   --->   "%tmp4_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_4_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 754 'call' 'tmp4_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 755 [1/2] (2.96ns)   --->   "%tmp5_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_4_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 755 'call' 'tmp5_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 756 [1/2] (0.79ns)   --->   "%weights_4_V_load_6 = load i2* %weights_4_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 756 'load' 'weights_4_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 757 [2/2] (1.79ns)   --->   "%tmp6_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_4_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 757 'call' 'tmp6_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 758 [1/2] (0.79ns)   --->   "%weights_4_V_load_7 = load i2* %weights_4_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 758 'load' 'weights_4_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 759 [2/2] (1.79ns)   --->   "%tmp7_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_4_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 759 'call' 'tmp7_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 760 [2/2] (0.79ns)   --->   "%weights_4_V_load_8 = load i2* %weights_4_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 760 'load' 'weights_4_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 761 [1/2] (2.96ns)   --->   "%tmp4_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_5_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 761 'call' 'tmp4_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 762 [1/2] (2.96ns)   --->   "%tmp5_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_5_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 762 'call' 'tmp5_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 763 [1/2] (0.79ns)   --->   "%weights_5_V_load_6 = load i2* %weights_5_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 763 'load' 'weights_5_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 764 [2/2] (1.79ns)   --->   "%tmp6_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_5_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 764 'call' 'tmp6_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 765 [1/2] (0.79ns)   --->   "%weights_5_V_load_7 = load i2* %weights_5_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 765 'load' 'weights_5_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 766 [2/2] (1.79ns)   --->   "%tmp7_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_5_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 766 'call' 'tmp7_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 767 [2/2] (0.79ns)   --->   "%weights_5_V_load_8 = load i2* %weights_5_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 767 'load' 'weights_5_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 768 [1/2] (2.96ns)   --->   "%tmp4_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_6_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 768 'call' 'tmp4_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 769 [1/2] (2.96ns)   --->   "%tmp5_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_6_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 769 'call' 'tmp5_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 770 [1/2] (0.79ns)   --->   "%weights_6_V_load_6 = load i2* %weights_6_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 770 'load' 'weights_6_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 771 [2/2] (1.79ns)   --->   "%tmp6_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_6_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 771 'call' 'tmp6_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 772 [1/2] (0.79ns)   --->   "%weights_6_V_load_7 = load i2* %weights_6_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 772 'load' 'weights_6_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 773 [2/2] (1.79ns)   --->   "%tmp7_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_6_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 773 'call' 'tmp7_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 774 [2/2] (0.79ns)   --->   "%weights_6_V_load_8 = load i2* %weights_6_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 774 'load' 'weights_6_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 775 [1/2] (2.96ns)   --->   "%tmp4_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_7_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 775 'call' 'tmp4_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 776 [1/2] (2.96ns)   --->   "%tmp5_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_7_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 776 'call' 'tmp5_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 777 [1/2] (0.79ns)   --->   "%weights_7_V_load_6 = load i2* %weights_7_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 777 'load' 'weights_7_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 778 [2/2] (1.79ns)   --->   "%tmp6_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_7_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 778 'call' 'tmp6_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 779 [1/2] (0.79ns)   --->   "%weights_7_V_load_7 = load i2* %weights_7_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 779 'load' 'weights_7_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 780 [2/2] (1.79ns)   --->   "%tmp7_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_7_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 780 'call' 'tmp7_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 781 [2/2] (0.79ns)   --->   "%weights_7_V_load_8 = load i2* %weights_7_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 781 'load' 'weights_7_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 782 [1/2] (2.96ns)   --->   "%tmp4_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_8_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 782 'call' 'tmp4_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 783 [1/2] (2.96ns)   --->   "%tmp5_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_8_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 783 'call' 'tmp5_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 784 [1/2] (0.79ns)   --->   "%weights_8_V_load_6 = load i2* %weights_8_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 784 'load' 'weights_8_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 785 [2/2] (1.79ns)   --->   "%tmp6_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_8_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 785 'call' 'tmp6_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 786 [1/2] (0.79ns)   --->   "%weights_8_V_load_7 = load i2* %weights_8_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 786 'load' 'weights_8_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 787 [2/2] (1.79ns)   --->   "%tmp7_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_8_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 787 'call' 'tmp7_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 788 [2/2] (0.79ns)   --->   "%weights_8_V_load_8 = load i2* %weights_8_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 788 'load' 'weights_8_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 789 [1/2] (2.96ns)   --->   "%tmp4_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_9_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 789 'call' 'tmp4_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 790 [1/2] (2.96ns)   --->   "%tmp5_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_9_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 790 'call' 'tmp5_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 791 [1/2] (0.79ns)   --->   "%weights_9_V_load_6 = load i2* %weights_9_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 791 'load' 'weights_9_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 792 [2/2] (1.79ns)   --->   "%tmp6_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_9_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 792 'call' 'tmp6_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 793 [1/2] (0.79ns)   --->   "%weights_9_V_load_7 = load i2* %weights_9_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 793 'load' 'weights_9_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 794 [2/2] (1.79ns)   --->   "%tmp7_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_9_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 794 'call' 'tmp7_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 795 [2/2] (0.79ns)   --->   "%weights_9_V_load_8 = load i2* %weights_9_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 795 'load' 'weights_9_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 796 [1/2] (2.96ns)   --->   "%tmp4_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_10_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 796 'call' 'tmp4_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 797 [1/2] (2.96ns)   --->   "%tmp5_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_10_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 797 'call' 'tmp5_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 798 [1/2] (0.79ns)   --->   "%weights_10_V_load_6 = load i2* %weights_10_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 798 'load' 'weights_10_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 799 [2/2] (1.79ns)   --->   "%tmp6_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_10_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 799 'call' 'tmp6_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 800 [1/2] (0.79ns)   --->   "%weights_10_V_load_7 = load i2* %weights_10_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 800 'load' 'weights_10_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 801 [2/2] (1.79ns)   --->   "%tmp7_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_10_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 801 'call' 'tmp7_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 802 [2/2] (0.79ns)   --->   "%weights_10_V_load_8 = load i2* %weights_10_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 802 'load' 'weights_10_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 803 [1/2] (2.96ns)   --->   "%tmp4_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_11_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 803 'call' 'tmp4_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 804 [1/2] (2.96ns)   --->   "%tmp5_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_11_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 804 'call' 'tmp5_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 805 [1/2] (0.79ns)   --->   "%weights_11_V_load_6 = load i2* %weights_11_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 805 'load' 'weights_11_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 806 [2/2] (1.79ns)   --->   "%tmp6_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_11_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 806 'call' 'tmp6_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 807 [1/2] (0.79ns)   --->   "%weights_11_V_load_7 = load i2* %weights_11_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 807 'load' 'weights_11_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 808 [2/2] (1.79ns)   --->   "%tmp7_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_11_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 808 'call' 'tmp7_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 809 [2/2] (0.79ns)   --->   "%weights_11_V_load_8 = load i2* %weights_11_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 809 'load' 'weights_11_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 810 [1/2] (2.96ns)   --->   "%tmp4_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_12_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 810 'call' 'tmp4_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 811 [1/2] (2.96ns)   --->   "%tmp5_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_12_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 811 'call' 'tmp5_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 812 [1/2] (0.79ns)   --->   "%weights_12_V_load_6 = load i2* %weights_12_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 812 'load' 'weights_12_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 813 [2/2] (1.79ns)   --->   "%tmp6_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_12_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 813 'call' 'tmp6_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 814 [1/2] (0.79ns)   --->   "%weights_12_V_load_7 = load i2* %weights_12_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 814 'load' 'weights_12_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 815 [2/2] (1.79ns)   --->   "%tmp7_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_12_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 815 'call' 'tmp7_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 816 [2/2] (0.79ns)   --->   "%weights_12_V_load_8 = load i2* %weights_12_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 816 'load' 'weights_12_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 817 [1/2] (2.96ns)   --->   "%tmp4_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_13_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 817 'call' 'tmp4_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 818 [1/2] (2.96ns)   --->   "%tmp5_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_13_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 818 'call' 'tmp5_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 819 [1/2] (0.79ns)   --->   "%weights_13_V_load_6 = load i2* %weights_13_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 819 'load' 'weights_13_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 820 [2/2] (1.79ns)   --->   "%tmp6_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_13_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 820 'call' 'tmp6_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 821 [1/2] (0.79ns)   --->   "%weights_13_V_load_7 = load i2* %weights_13_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 821 'load' 'weights_13_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 822 [2/2] (1.79ns)   --->   "%tmp7_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_13_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 822 'call' 'tmp7_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 823 [2/2] (0.79ns)   --->   "%weights_13_V_load_8 = load i2* %weights_13_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 823 'load' 'weights_13_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 824 [1/2] (2.96ns)   --->   "%tmp2_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_14_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 824 'call' 'tmp2_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 825 [2/2] (1.79ns)   --->   "%tmp3_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_14_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 825 'call' 'tmp3_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 826 [1/2] (0.79ns)   --->   "%weights_14_V_load_6 = load i2* %weights_14_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 826 'load' 'weights_14_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 827 [1/2] (0.79ns)   --->   "%weights_14_V_load_7 = load i2* %weights_14_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 827 'load' 'weights_14_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 828 [2/2] (0.79ns)   --->   "%weights_14_V_load_8 = load i2* %weights_14_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 828 'load' 'weights_14_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 829 [1/2] (0.79ns)   --->   "%weights_15_V_load_6 = load i2* %weights_15_V_addr_6, align 1" [ResNet/biconv.cc:73]   --->   Operation 829 'load' 'weights_15_V_load_6' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 830 [1/2] (0.79ns)   --->   "%weights_15_V_load_7 = load i2* %weights_15_V_addr_7, align 1" [ResNet/biconv.cc:74]   --->   Operation 830 'load' 'weights_15_V_load_7' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_6 : Operation 831 [2/2] (0.79ns)   --->   "%weights_15_V_load_8 = load i2* %weights_15_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 831 'load' 'weights_15_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 3.96>
ST_7 : Operation 832 [1/1] (0.00ns)   --->   "%top_0_V_addr = getelementptr [1024 x i12]* %top_0_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 832 'getelementptr' 'top_0_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 833 [1/1] (0.00ns)   --->   "%top_1_V_addr = getelementptr [1024 x i12]* %top_1_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 833 'getelementptr' 'top_1_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 834 [1/1] (0.00ns)   --->   "%top_2_V_addr = getelementptr [1024 x i12]* %top_2_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 834 'getelementptr' 'top_2_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 835 [1/1] (0.00ns)   --->   "%top_3_V_addr = getelementptr [1024 x i12]* %top_3_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 835 'getelementptr' 'top_3_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 836 [1/1] (0.00ns)   --->   "%top_4_V_addr = getelementptr [1024 x i12]* %top_4_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 836 'getelementptr' 'top_4_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 837 [1/1] (0.00ns)   --->   "%top_5_V_addr = getelementptr [1024 x i12]* %top_5_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 837 'getelementptr' 'top_5_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 838 [1/1] (0.00ns)   --->   "%top_6_V_addr = getelementptr [1024 x i12]* %top_6_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 838 'getelementptr' 'top_6_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 839 [1/1] (0.00ns)   --->   "%top_7_V_addr = getelementptr [1024 x i12]* %top_7_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 839 'getelementptr' 'top_7_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 840 [1/1] (0.00ns)   --->   "%top_8_V_addr = getelementptr [1024 x i12]* %top_8_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 840 'getelementptr' 'top_8_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 841 [1/1] (0.00ns)   --->   "%top_9_V_addr = getelementptr [1024 x i12]* %top_9_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 841 'getelementptr' 'top_9_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 842 [1/1] (0.00ns)   --->   "%top_10_V_addr = getelementptr [1024 x i12]* %top_10_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 842 'getelementptr' 'top_10_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 843 [1/1] (0.00ns)   --->   "%top_11_V_addr = getelementptr [1024 x i12]* %top_11_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 843 'getelementptr' 'top_11_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 844 [1/1] (0.00ns)   --->   "%top_12_V_addr = getelementptr [1024 x i12]* %top_12_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 844 'getelementptr' 'top_12_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 845 [1/1] (0.00ns)   --->   "%top_13_V_addr = getelementptr [1024 x i12]* %top_13_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 845 'getelementptr' 'top_13_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 846 [1/1] (0.00ns)   --->   "%top_14_V_addr = getelementptr [1024 x i12]* %top_14_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 846 'getelementptr' 'top_14_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 847 [1/1] (0.00ns)   --->   "%top_15_V_addr = getelementptr [1024 x i12]* %top_15_V, i64 0, i64 %zext_ln71" [ResNet/biconv.cc:65]   --->   Operation 847 'getelementptr' 'top_15_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 848 [2/2] (1.35ns)   --->   "%top_0_V_load = load i12* %top_0_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 848 'load' 'top_0_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 849 [1/2] (2.96ns)   --->   "%tmp6_V = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_0_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 849 'call' 'tmp6_V' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 850 [1/2] (2.96ns)   --->   "%tmp7_V = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_0_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 850 'call' 'tmp7_V' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 851 [1/2] (1.35ns)   --->   "%bottom_0_V_load_8 = load i16* %bottom_0_V_addr_8, align 2" [ResNet/biconv.cc:75]   --->   Operation 851 'load' 'bottom_0_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 852 [1/2] (1.35ns)   --->   "%bottom_1_V_load_8 = load i16* %bottom_1_V_addr_8, align 2" [ResNet/biconv.cc:75]   --->   Operation 852 'load' 'bottom_1_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 853 [1/2] (1.35ns)   --->   "%bottom_2_V_load_8 = load i16* %bottom_2_V_addr_8, align 2" [ResNet/biconv.cc:75]   --->   Operation 853 'load' 'bottom_2_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 854 [1/2] (1.35ns)   --->   "%bottom_3_V_load_8 = load i16* %bottom_3_V_addr_8, align 2" [ResNet/biconv.cc:75]   --->   Operation 854 'load' 'bottom_3_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 855 [1/2] (1.35ns)   --->   "%bottom_4_V_load_8 = load i16* %bottom_4_V_addr_8, align 2" [ResNet/biconv.cc:75]   --->   Operation 855 'load' 'bottom_4_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 856 [1/2] (1.35ns)   --->   "%bottom_5_V_load_8 = load i16* %bottom_5_V_addr_8, align 2" [ResNet/biconv.cc:75]   --->   Operation 856 'load' 'bottom_5_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 857 [1/1] (0.82ns)   --->   "%tmp_186 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_8, i16 %bottom_1_V_load_8, i16 %bottom_2_V_load_8, i16 %bottom_3_V_load_8, i16 %bottom_4_V_load_8, i16 %bottom_5_V_load_8, i3 %bottom_V_offset_read)" [ResNet/biconv.cc:75]   --->   Operation 857 'mux' 'tmp_186' <Predicate = (!icmp_ln60)> <Delay = 0.82> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 858 [1/2] (0.79ns)   --->   "%weights_0_V_load_8 = load i2* %weights_0_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 858 'load' 'weights_0_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 859 [2/2] (1.79ns)   --->   "%tmp8_V = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_0_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 859 'call' 'tmp8_V' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 860 [2/2] (1.35ns)   --->   "%top_1_V_load = load i12* %top_1_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 860 'load' 'top_1_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 861 [1/2] (2.96ns)   --->   "%tmp6_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_1_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 861 'call' 'tmp6_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 862 [1/2] (2.96ns)   --->   "%tmp7_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_1_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 862 'call' 'tmp7_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 863 [1/2] (0.79ns)   --->   "%weights_1_V_load_8 = load i2* %weights_1_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 863 'load' 'weights_1_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 864 [2/2] (1.79ns)   --->   "%tmp8_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_1_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 864 'call' 'tmp8_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 865 [2/2] (1.35ns)   --->   "%top_2_V_load = load i12* %top_2_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 865 'load' 'top_2_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 866 [1/2] (2.96ns)   --->   "%tmp6_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_2_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 866 'call' 'tmp6_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 867 [1/2] (2.96ns)   --->   "%tmp7_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_2_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 867 'call' 'tmp7_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 868 [1/2] (0.79ns)   --->   "%weights_2_V_load_8 = load i2* %weights_2_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 868 'load' 'weights_2_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 869 [2/2] (1.79ns)   --->   "%tmp8_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_2_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 869 'call' 'tmp8_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 870 [2/2] (1.35ns)   --->   "%top_3_V_load = load i12* %top_3_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 870 'load' 'top_3_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 871 [1/2] (2.96ns)   --->   "%tmp6_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_3_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 871 'call' 'tmp6_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 872 [1/2] (2.96ns)   --->   "%tmp7_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_3_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 872 'call' 'tmp7_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 873 [1/2] (0.79ns)   --->   "%weights_3_V_load_8 = load i2* %weights_3_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 873 'load' 'weights_3_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 874 [2/2] (1.79ns)   --->   "%tmp8_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_3_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 874 'call' 'tmp8_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 875 [2/2] (1.35ns)   --->   "%top_4_V_load = load i12* %top_4_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 875 'load' 'top_4_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 876 [1/2] (2.96ns)   --->   "%tmp6_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_4_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 876 'call' 'tmp6_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 877 [1/2] (2.96ns)   --->   "%tmp7_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_4_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 877 'call' 'tmp7_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 878 [1/2] (0.79ns)   --->   "%weights_4_V_load_8 = load i2* %weights_4_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 878 'load' 'weights_4_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 879 [2/2] (1.79ns)   --->   "%tmp8_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_4_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 879 'call' 'tmp8_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 880 [2/2] (1.35ns)   --->   "%top_5_V_load = load i12* %top_5_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 880 'load' 'top_5_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 881 [1/2] (2.96ns)   --->   "%tmp6_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_5_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 881 'call' 'tmp6_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 882 [1/2] (2.96ns)   --->   "%tmp7_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_5_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 882 'call' 'tmp7_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 883 [1/2] (0.79ns)   --->   "%weights_5_V_load_8 = load i2* %weights_5_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 883 'load' 'weights_5_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 884 [2/2] (1.79ns)   --->   "%tmp8_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_5_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 884 'call' 'tmp8_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 885 [2/2] (1.35ns)   --->   "%top_6_V_load = load i12* %top_6_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 885 'load' 'top_6_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 886 [1/2] (2.96ns)   --->   "%tmp6_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_6_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 886 'call' 'tmp6_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 887 [1/2] (2.96ns)   --->   "%tmp7_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_6_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 887 'call' 'tmp7_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 888 [1/2] (0.79ns)   --->   "%weights_6_V_load_8 = load i2* %weights_6_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 888 'load' 'weights_6_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 889 [2/2] (1.79ns)   --->   "%tmp8_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_6_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 889 'call' 'tmp8_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 890 [2/2] (1.35ns)   --->   "%top_7_V_load = load i12* %top_7_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 890 'load' 'top_7_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 891 [1/2] (2.96ns)   --->   "%tmp6_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_7_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 891 'call' 'tmp6_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 892 [1/2] (2.96ns)   --->   "%tmp7_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_7_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 892 'call' 'tmp7_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 893 [1/2] (0.79ns)   --->   "%weights_7_V_load_8 = load i2* %weights_7_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 893 'load' 'weights_7_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 894 [2/2] (1.79ns)   --->   "%tmp8_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_7_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 894 'call' 'tmp8_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 895 [2/2] (1.35ns)   --->   "%top_8_V_load = load i12* %top_8_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 895 'load' 'top_8_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 896 [1/2] (2.96ns)   --->   "%tmp6_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_8_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 896 'call' 'tmp6_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 897 [1/2] (2.96ns)   --->   "%tmp7_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_8_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 897 'call' 'tmp7_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 898 [1/2] (0.79ns)   --->   "%weights_8_V_load_8 = load i2* %weights_8_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 898 'load' 'weights_8_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 899 [2/2] (1.79ns)   --->   "%tmp8_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_8_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 899 'call' 'tmp8_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 900 [2/2] (1.35ns)   --->   "%top_9_V_load = load i12* %top_9_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 900 'load' 'top_9_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 901 [1/2] (2.96ns)   --->   "%tmp6_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_9_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 901 'call' 'tmp6_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 902 [1/2] (2.96ns)   --->   "%tmp7_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_9_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 902 'call' 'tmp7_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 903 [1/2] (0.79ns)   --->   "%weights_9_V_load_8 = load i2* %weights_9_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 903 'load' 'weights_9_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 904 [2/2] (1.79ns)   --->   "%tmp8_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_9_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 904 'call' 'tmp8_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 905 [2/2] (1.35ns)   --->   "%top_10_V_load = load i12* %top_10_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 905 'load' 'top_10_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 906 [1/2] (2.96ns)   --->   "%tmp6_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_10_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 906 'call' 'tmp6_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 907 [1/2] (2.96ns)   --->   "%tmp7_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_10_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 907 'call' 'tmp7_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 908 [1/2] (0.79ns)   --->   "%weights_10_V_load_8 = load i2* %weights_10_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 908 'load' 'weights_10_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 909 [2/2] (1.79ns)   --->   "%tmp8_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_10_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 909 'call' 'tmp8_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 910 [2/2] (1.35ns)   --->   "%top_11_V_load = load i12* %top_11_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 910 'load' 'top_11_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 911 [1/2] (2.96ns)   --->   "%tmp6_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_11_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 911 'call' 'tmp6_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 912 [1/2] (2.96ns)   --->   "%tmp7_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_11_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 912 'call' 'tmp7_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 913 [1/2] (0.79ns)   --->   "%weights_11_V_load_8 = load i2* %weights_11_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 913 'load' 'weights_11_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 914 [2/2] (1.79ns)   --->   "%tmp8_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_11_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 914 'call' 'tmp8_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 915 [2/2] (1.35ns)   --->   "%top_12_V_load = load i12* %top_12_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 915 'load' 'top_12_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 916 [1/2] (2.96ns)   --->   "%tmp6_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_12_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 916 'call' 'tmp6_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 917 [1/2] (2.96ns)   --->   "%tmp7_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_12_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 917 'call' 'tmp7_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 918 [1/2] (0.79ns)   --->   "%weights_12_V_load_8 = load i2* %weights_12_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 918 'load' 'weights_12_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 919 [2/2] (1.79ns)   --->   "%tmp8_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_12_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 919 'call' 'tmp8_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 920 [2/2] (1.35ns)   --->   "%top_13_V_load = load i12* %top_13_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 920 'load' 'top_13_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 921 [1/2] (2.96ns)   --->   "%tmp6_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_13_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 921 'call' 'tmp6_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 922 [1/2] (2.96ns)   --->   "%tmp7_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_13_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 922 'call' 'tmp7_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 923 [1/2] (0.79ns)   --->   "%weights_13_V_load_8 = load i2* %weights_13_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 923 'load' 'weights_13_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 924 [2/2] (1.79ns)   --->   "%tmp8_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_13_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 924 'call' 'tmp8_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 925 [2/2] (1.35ns)   --->   "%top_14_V_load = load i12* %top_14_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 925 'load' 'top_14_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 926 [1/2] (2.96ns)   --->   "%tmp3_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_14_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 926 'call' 'tmp3_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 927 [2/2] (1.79ns)   --->   "%tmp4_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_14_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 927 'call' 'tmp4_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 928 [2/2] (1.79ns)   --->   "%tmp5_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_14_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 928 'call' 'tmp5_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 929 [2/2] (1.79ns)   --->   "%tmp6_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_14_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 929 'call' 'tmp6_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 930 [2/2] (1.79ns)   --->   "%tmp7_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_14_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 930 'call' 'tmp7_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 931 [1/2] (0.79ns)   --->   "%weights_14_V_load_8 = load i2* %weights_14_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 931 'load' 'weights_14_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 932 [2/2] (1.79ns)   --->   "%tmp8_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_14_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 932 'call' 'tmp8_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 933 [2/2] (1.35ns)   --->   "%top_15_V_load = load i12* %top_15_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 933 'load' 'top_15_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 934 [2/2] (1.79ns)   --->   "%p_028_14 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_15_V_load)" [ResNet/biconv.cc:67]   --->   Operation 934 'call' 'p_028_14' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 935 [2/2] (1.79ns)   --->   "%tmp1_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_15_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 935 'call' 'tmp1_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 936 [2/2] (1.79ns)   --->   "%tmp2_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_15_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 936 'call' 'tmp2_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 937 [2/2] (1.79ns)   --->   "%tmp3_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_15_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 937 'call' 'tmp3_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 938 [2/2] (1.79ns)   --->   "%tmp4_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_15_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 938 'call' 'tmp4_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 939 [2/2] (1.79ns)   --->   "%tmp5_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_15_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 939 'call' 'tmp5_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 940 [2/2] (1.79ns)   --->   "%tmp6_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_15_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 940 'call' 'tmp6_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 941 [2/2] (1.79ns)   --->   "%tmp7_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_15_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 941 'call' 'tmp7_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 942 [1/2] (0.79ns)   --->   "%weights_15_V_load_8 = load i2* %weights_15_V_addr_8, align 1" [ResNet/biconv.cc:75]   --->   Operation 942 'load' 'weights_15_V_load_8' <Predicate = (!icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_7 : Operation 943 [2/2] (1.79ns)   --->   "%tmp8_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_15_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 943 'call' 'tmp8_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.57>
ST_8 : Operation 944 [1/2] (1.35ns)   --->   "%top_0_V_load = load i12* %top_0_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 944 'load' 'top_0_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 945 [1/2] (2.96ns)   --->   "%tmp8_V = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_0_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 945 'call' 'tmp8_V' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i5 %p_s to i6" [ResNet/biconv.cc:77]   --->   Operation 946 'sext' 'sext_ln77' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln77_1 = sext i5 %tmp1_V to i6" [ResNet/biconv.cc:77]   --->   Operation 947 'sext' 'sext_ln77_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln77_2 = sext i5 %tmp2_V to i6" [ResNet/biconv.cc:77]   --->   Operation 948 'sext' 'sext_ln77_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln77_3 = sext i5 %tmp3_V to i6" [ResNet/biconv.cc:77]   --->   Operation 949 'sext' 'sext_ln77_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln77_4 = sext i5 %tmp4_V to i6" [ResNet/biconv.cc:77]   --->   Operation 950 'sext' 'sext_ln77_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln77_5 = sext i5 %tmp5_V to i6" [ResNet/biconv.cc:77]   --->   Operation 951 'sext' 'sext_ln77_5' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln77_6 = sext i5 %tmp6_V to i6" [ResNet/biconv.cc:77]   --->   Operation 952 'sext' 'sext_ln77_6' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln77_7 = sext i5 %tmp7_V to i6" [ResNet/biconv.cc:77]   --->   Operation 953 'sext' 'sext_ln77_7' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln77_8 = sext i5 %tmp8_V to i6" [ResNet/biconv.cc:77]   --->   Operation 954 'sext' 'sext_ln77_8' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 955 [1/1] (3.72ns)   --->   "%p_3 = call fastcc i8 @sum_engine(i6 %sext_ln77, i6 %sext_ln77_1, i6 %sext_ln77_2, i6 %sext_ln77_3, i6 %sext_ln77_4, i6 %sext_ln77_5, i6 %sext_ln77_6, i6 %sext_ln77_7, i6 %sext_ln77_8)" [ResNet/biconv.cc:77]   --->   Operation 955 'call' 'p_3' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %top_0_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 956 'sext' 'sext_ln703' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 957 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_3, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 957 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i16 %shl_ln to i18" [ResNet/biconv.cc:77]   --->   Operation 958 'zext' 'zext_ln728' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i8 %p_3 to i4" [ResNet/biconv.cc:77]   --->   Operation 959 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 960 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 961 [1/1] (1.01ns)   --->   "%add_ln1192 = add nsw i18 %zext_ln728, %sext_ln703" [ResNet/biconv.cc:77]   --->   Operation 961 'add' 'add_ln1192' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_711 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 962 'bitselect' 'tmp_711' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 963 [1/1] (0.96ns)   --->   "%add_ln703 = add i12 %top_0_V_load, %trunc_ln" [ResNet/biconv.cc:77]   --->   Operation 963 'add' 'add_ln703' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_712 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 964 'bitselect' 'tmp_712' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 965 [1/1] (0.00ns)   --->   "%p_Result_s = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 965 'partselect' 'p_Result_s' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 966 [1/1] (0.87ns)   --->   "%icmp_ln785 = icmp ne i6 %p_Result_s, 0" [ResNet/biconv.cc:77]   --->   Operation 966 'icmp' 'icmp_ln785' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 967 [1/1] (0.87ns)   --->   "%icmp_ln786 = icmp ne i6 %p_Result_s, -1" [ResNet/biconv.cc:77]   --->   Operation 967 'icmp' 'icmp_ln786' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 968 [1/2] (1.35ns)   --->   "%top_1_V_load = load i12* %top_1_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 968 'load' 'top_1_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 969 [1/2] (2.96ns)   --->   "%tmp8_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_1_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 969 'call' 'tmp8_V_0_1' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln77_9 = sext i5 %p_028_1 to i6" [ResNet/biconv.cc:77]   --->   Operation 970 'sext' 'sext_ln77_9' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln77_10 = sext i5 %tmp1_V_0_1 to i6" [ResNet/biconv.cc:77]   --->   Operation 971 'sext' 'sext_ln77_10' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln77_11 = sext i5 %tmp2_V_0_1 to i6" [ResNet/biconv.cc:77]   --->   Operation 972 'sext' 'sext_ln77_11' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln77_12 = sext i5 %tmp3_V_0_1 to i6" [ResNet/biconv.cc:77]   --->   Operation 973 'sext' 'sext_ln77_12' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln77_13 = sext i5 %tmp4_V_0_1 to i6" [ResNet/biconv.cc:77]   --->   Operation 974 'sext' 'sext_ln77_13' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln77_14 = sext i5 %tmp5_V_0_1 to i6" [ResNet/biconv.cc:77]   --->   Operation 975 'sext' 'sext_ln77_14' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln77_15 = sext i5 %tmp6_V_0_1 to i6" [ResNet/biconv.cc:77]   --->   Operation 976 'sext' 'sext_ln77_15' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln77_16 = sext i5 %tmp7_V_0_1 to i6" [ResNet/biconv.cc:77]   --->   Operation 977 'sext' 'sext_ln77_16' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln77_17 = sext i5 %tmp8_V_0_1 to i6" [ResNet/biconv.cc:77]   --->   Operation 978 'sext' 'sext_ln77_17' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 979 [1/1] (3.72ns)   --->   "%p_029_1 = call fastcc i8 @sum_engine(i6 %sext_ln77_9, i6 %sext_ln77_10, i6 %sext_ln77_11, i6 %sext_ln77_12, i6 %sext_ln77_13, i6 %sext_ln77_14, i6 %sext_ln77_15, i6 %sext_ln77_16, i6 %sext_ln77_17)" [ResNet/biconv.cc:77]   --->   Operation 979 'call' 'p_029_1' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln703_142 = sext i12 %top_1_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 980 'sext' 'sext_ln703_142' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 981 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_1, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 981 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i16 %shl_ln728_s to i18" [ResNet/biconv.cc:77]   --->   Operation 982 'zext' 'zext_ln728_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln1192_40 = trunc i8 %p_029_1 to i4" [ResNet/biconv.cc:77]   --->   Operation 983 'trunc' 'trunc_ln1192_40' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln1192_2 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_40, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 984 'bitconcatenate' 'trunc_ln1192_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 985 [1/1] (1.01ns)   --->   "%add_ln1192_133 = add nsw i18 %zext_ln728_1, %sext_ln703_142" [ResNet/biconv.cc:77]   --->   Operation 985 'add' 'add_ln1192_133' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_713 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_133, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 986 'bitselect' 'tmp_713' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 987 [1/1] (0.96ns)   --->   "%add_ln703_76 = add i12 %top_1_V_load, %trunc_ln1192_2" [ResNet/biconv.cc:77]   --->   Operation 987 'add' 'add_ln703_76' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_714 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_76, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 988 'bitselect' 'tmp_714' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 989 [1/1] (0.00ns)   --->   "%p_Result_82_1 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_133, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 989 'partselect' 'p_Result_82_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 990 [1/1] (0.87ns)   --->   "%icmp_ln785_1 = icmp ne i6 %p_Result_82_1, 0" [ResNet/biconv.cc:77]   --->   Operation 990 'icmp' 'icmp_ln785_1' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 991 [1/1] (0.87ns)   --->   "%icmp_ln786_1 = icmp ne i6 %p_Result_82_1, -1" [ResNet/biconv.cc:77]   --->   Operation 991 'icmp' 'icmp_ln786_1' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 992 [1/2] (1.35ns)   --->   "%top_2_V_load = load i12* %top_2_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 992 'load' 'top_2_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 993 [1/2] (2.96ns)   --->   "%tmp8_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_2_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 993 'call' 'tmp8_V_0_2' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln77_18 = sext i5 %p_028_2 to i6" [ResNet/biconv.cc:77]   --->   Operation 994 'sext' 'sext_ln77_18' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln77_19 = sext i5 %tmp1_V_0_2 to i6" [ResNet/biconv.cc:77]   --->   Operation 995 'sext' 'sext_ln77_19' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln77_20 = sext i5 %tmp2_V_0_2 to i6" [ResNet/biconv.cc:77]   --->   Operation 996 'sext' 'sext_ln77_20' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln77_21 = sext i5 %tmp3_V_0_2 to i6" [ResNet/biconv.cc:77]   --->   Operation 997 'sext' 'sext_ln77_21' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln77_22 = sext i5 %tmp4_V_0_2 to i6" [ResNet/biconv.cc:77]   --->   Operation 998 'sext' 'sext_ln77_22' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln77_23 = sext i5 %tmp5_V_0_2 to i6" [ResNet/biconv.cc:77]   --->   Operation 999 'sext' 'sext_ln77_23' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln77_24 = sext i5 %tmp6_V_0_2 to i6" [ResNet/biconv.cc:77]   --->   Operation 1000 'sext' 'sext_ln77_24' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln77_25 = sext i5 %tmp7_V_0_2 to i6" [ResNet/biconv.cc:77]   --->   Operation 1001 'sext' 'sext_ln77_25' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln77_26 = sext i5 %tmp8_V_0_2 to i6" [ResNet/biconv.cc:77]   --->   Operation 1002 'sext' 'sext_ln77_26' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1003 [1/1] (3.72ns)   --->   "%p_029_2 = call fastcc i8 @sum_engine(i6 %sext_ln77_18, i6 %sext_ln77_19, i6 %sext_ln77_20, i6 %sext_ln77_21, i6 %sext_ln77_22, i6 %sext_ln77_23, i6 %sext_ln77_24, i6 %sext_ln77_25, i6 %sext_ln77_26)" [ResNet/biconv.cc:77]   --->   Operation 1003 'call' 'p_029_2' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln703_143 = sext i12 %top_2_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1004 'sext' 'sext_ln703_143' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1005 [1/1] (0.00ns)   --->   "%shl_ln728_39 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_2, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1005 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln728_2 = zext i16 %shl_ln728_39 to i18" [ResNet/biconv.cc:77]   --->   Operation 1006 'zext' 'zext_ln728_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln1192_41 = trunc i8 %p_029_2 to i4" [ResNet/biconv.cc:77]   --->   Operation 1007 'trunc' 'trunc_ln1192_41' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1008 [1/1] (0.00ns)   --->   "%trunc_ln1192_3 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_41, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1008 'bitconcatenate' 'trunc_ln1192_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1009 [1/1] (1.01ns)   --->   "%add_ln1192_134 = add nsw i18 %zext_ln728_2, %sext_ln703_143" [ResNet/biconv.cc:77]   --->   Operation 1009 'add' 'add_ln1192_134' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_715 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_134, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1010 'bitselect' 'tmp_715' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1011 [1/1] (0.96ns)   --->   "%add_ln703_77 = add i12 %top_2_V_load, %trunc_ln1192_3" [ResNet/biconv.cc:77]   --->   Operation 1011 'add' 'add_ln703_77' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_716 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_77, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1012 'bitselect' 'tmp_716' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1013 [1/1] (0.00ns)   --->   "%p_Result_82_2 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_134, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1013 'partselect' 'p_Result_82_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1014 [1/1] (0.87ns)   --->   "%icmp_ln785_2 = icmp ne i6 %p_Result_82_2, 0" [ResNet/biconv.cc:77]   --->   Operation 1014 'icmp' 'icmp_ln785_2' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1015 [1/1] (0.87ns)   --->   "%icmp_ln786_2 = icmp ne i6 %p_Result_82_2, -1" [ResNet/biconv.cc:77]   --->   Operation 1015 'icmp' 'icmp_ln786_2' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1016 [1/2] (1.35ns)   --->   "%top_3_V_load = load i12* %top_3_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 1016 'load' 'top_3_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 1017 [1/2] (2.96ns)   --->   "%tmp8_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_3_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 1017 'call' 'tmp8_V_0_3' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln77_27 = sext i5 %p_028_3 to i6" [ResNet/biconv.cc:77]   --->   Operation 1018 'sext' 'sext_ln77_27' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln77_28 = sext i5 %tmp1_V_0_3 to i6" [ResNet/biconv.cc:77]   --->   Operation 1019 'sext' 'sext_ln77_28' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln77_29 = sext i5 %tmp2_V_0_3 to i6" [ResNet/biconv.cc:77]   --->   Operation 1020 'sext' 'sext_ln77_29' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln77_30 = sext i5 %tmp3_V_0_3 to i6" [ResNet/biconv.cc:77]   --->   Operation 1021 'sext' 'sext_ln77_30' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln77_31 = sext i5 %tmp4_V_0_3 to i6" [ResNet/biconv.cc:77]   --->   Operation 1022 'sext' 'sext_ln77_31' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln77_32 = sext i5 %tmp5_V_0_3 to i6" [ResNet/biconv.cc:77]   --->   Operation 1023 'sext' 'sext_ln77_32' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln77_33 = sext i5 %tmp6_V_0_3 to i6" [ResNet/biconv.cc:77]   --->   Operation 1024 'sext' 'sext_ln77_33' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln77_34 = sext i5 %tmp7_V_0_3 to i6" [ResNet/biconv.cc:77]   --->   Operation 1025 'sext' 'sext_ln77_34' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln77_35 = sext i5 %tmp8_V_0_3 to i6" [ResNet/biconv.cc:77]   --->   Operation 1026 'sext' 'sext_ln77_35' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1027 [1/1] (3.72ns)   --->   "%p_029_3 = call fastcc i8 @sum_engine(i6 %sext_ln77_27, i6 %sext_ln77_28, i6 %sext_ln77_29, i6 %sext_ln77_30, i6 %sext_ln77_31, i6 %sext_ln77_32, i6 %sext_ln77_33, i6 %sext_ln77_34, i6 %sext_ln77_35)" [ResNet/biconv.cc:77]   --->   Operation 1027 'call' 'p_029_3' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln703_144 = sext i12 %top_3_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1028 'sext' 'sext_ln703_144' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1029 [1/1] (0.00ns)   --->   "%shl_ln728_40 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_3, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1029 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln728_3 = zext i16 %shl_ln728_40 to i18" [ResNet/biconv.cc:77]   --->   Operation 1030 'zext' 'zext_ln728_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln1192_42 = trunc i8 %p_029_3 to i4" [ResNet/biconv.cc:77]   --->   Operation 1031 'trunc' 'trunc_ln1192_42' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln1192_4 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_42, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1032 'bitconcatenate' 'trunc_ln1192_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1033 [1/1] (1.01ns)   --->   "%add_ln1192_135 = add nsw i18 %zext_ln728_3, %sext_ln703_144" [ResNet/biconv.cc:77]   --->   Operation 1033 'add' 'add_ln1192_135' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_717 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_135, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1034 'bitselect' 'tmp_717' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1035 [1/1] (0.96ns)   --->   "%add_ln703_78 = add i12 %top_3_V_load, %trunc_ln1192_4" [ResNet/biconv.cc:77]   --->   Operation 1035 'add' 'add_ln703_78' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_718 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_78, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1036 'bitselect' 'tmp_718' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1037 [1/1] (0.00ns)   --->   "%p_Result_82_3 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_135, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1037 'partselect' 'p_Result_82_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 1038 [1/1] (0.87ns)   --->   "%icmp_ln785_3 = icmp ne i6 %p_Result_82_3, 0" [ResNet/biconv.cc:77]   --->   Operation 1038 'icmp' 'icmp_ln785_3' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1039 [1/1] (0.87ns)   --->   "%icmp_ln786_3 = icmp ne i6 %p_Result_82_3, -1" [ResNet/biconv.cc:77]   --->   Operation 1039 'icmp' 'icmp_ln786_3' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1040 [1/2] (1.35ns)   --->   "%top_4_V_load = load i12* %top_4_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 1040 'load' 'top_4_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 1041 [1/2] (2.96ns)   --->   "%tmp8_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_4_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 1041 'call' 'tmp8_V_0_4' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1042 [1/2] (1.35ns)   --->   "%top_5_V_load = load i12* %top_5_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 1042 'load' 'top_5_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 1043 [1/2] (2.96ns)   --->   "%tmp8_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_5_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 1043 'call' 'tmp8_V_0_5' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1044 [1/2] (1.35ns)   --->   "%top_6_V_load = load i12* %top_6_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 1044 'load' 'top_6_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 1045 [1/2] (2.96ns)   --->   "%tmp8_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_6_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 1045 'call' 'tmp8_V_0_6' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1046 [1/2] (1.35ns)   --->   "%top_7_V_load = load i12* %top_7_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 1046 'load' 'top_7_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 1047 [1/2] (2.96ns)   --->   "%tmp8_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_7_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 1047 'call' 'tmp8_V_0_7' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1048 [1/2] (1.35ns)   --->   "%top_8_V_load = load i12* %top_8_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 1048 'load' 'top_8_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 1049 [1/2] (2.96ns)   --->   "%tmp8_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_8_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 1049 'call' 'tmp8_V_0_8' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1050 [1/2] (1.35ns)   --->   "%top_9_V_load = load i12* %top_9_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 1050 'load' 'top_9_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 1051 [1/2] (2.96ns)   --->   "%tmp8_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_9_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 1051 'call' 'tmp8_V_0_9' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1052 [1/2] (1.35ns)   --->   "%top_10_V_load = load i12* %top_10_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 1052 'load' 'top_10_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 1053 [1/2] (2.96ns)   --->   "%tmp8_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_10_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 1053 'call' 'tmp8_V_0_10' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1054 [1/2] (1.35ns)   --->   "%top_11_V_load = load i12* %top_11_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 1054 'load' 'top_11_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 1055 [1/2] (2.96ns)   --->   "%tmp8_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_11_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 1055 'call' 'tmp8_V_0_11' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1056 [1/2] (1.35ns)   --->   "%top_12_V_load = load i12* %top_12_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 1056 'load' 'top_12_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 1057 [1/2] (2.96ns)   --->   "%tmp8_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_12_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 1057 'call' 'tmp8_V_0_12' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1058 [1/2] (1.35ns)   --->   "%top_13_V_load = load i12* %top_13_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 1058 'load' 'top_13_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 1059 [1/2] (2.96ns)   --->   "%tmp8_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_13_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 1059 'call' 'tmp8_V_0_13' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1060 [1/2] (1.35ns)   --->   "%top_14_V_load = load i12* %top_14_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 1060 'load' 'top_14_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 1061 [1/2] (2.96ns)   --->   "%tmp4_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_14_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 1061 'call' 'tmp4_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1062 [1/2] (2.96ns)   --->   "%tmp5_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_14_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 1062 'call' 'tmp5_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1063 [1/2] (2.96ns)   --->   "%tmp6_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_14_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 1063 'call' 'tmp6_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1064 [1/2] (2.96ns)   --->   "%tmp7_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_14_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 1064 'call' 'tmp7_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1065 [1/2] (2.96ns)   --->   "%tmp8_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_14_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 1065 'call' 'tmp8_V_0_14' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1066 [1/2] (1.35ns)   --->   "%top_15_V_load = load i12* %top_15_V_addr, align 2" [ResNet/biconv.cc:65]   --->   Operation 1066 'load' 'top_15_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_8 : Operation 1067 [1/2] (2.96ns)   --->   "%p_028_14 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_15_V_load)" [ResNet/biconv.cc:67]   --->   Operation 1067 'call' 'p_028_14' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1068 [1/2] (2.96ns)   --->   "%tmp1_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_15_V_load_1)" [ResNet/biconv.cc:68]   --->   Operation 1068 'call' 'tmp1_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1069 [1/2] (2.96ns)   --->   "%tmp2_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_15_V_load_2)" [ResNet/biconv.cc:69]   --->   Operation 1069 'call' 'tmp2_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1070 [1/2] (2.96ns)   --->   "%tmp3_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_15_V_load_3)" [ResNet/biconv.cc:70]   --->   Operation 1070 'call' 'tmp3_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1071 [1/2] (2.96ns)   --->   "%tmp4_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_15_V_load_4)" [ResNet/biconv.cc:71]   --->   Operation 1071 'call' 'tmp4_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1072 [1/2] (2.96ns)   --->   "%tmp5_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_15_V_load_5)" [ResNet/biconv.cc:72]   --->   Operation 1072 'call' 'tmp5_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1073 [1/2] (2.96ns)   --->   "%tmp6_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_15_V_load_6)" [ResNet/biconv.cc:73]   --->   Operation 1073 'call' 'tmp6_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1074 [1/2] (2.96ns)   --->   "%tmp7_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_15_V_load_7)" [ResNet/biconv.cc:74]   --->   Operation 1074 'call' 'tmp7_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 1075 [1/2] (2.96ns)   --->   "%tmp8_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_15_V_load_8)" [ResNet/biconv.cc:75]   --->   Operation 1075 'call' 'tmp8_V_0_s' <Predicate = (!icmp_ln60)> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.15>
ST_9 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln785)   --->   "%or_ln785 = or i1 %tmp_712, %icmp_ln785" [ResNet/biconv.cc:77]   --->   Operation 1076 'or' 'or_ln785' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln785)   --->   "%xor_ln785 = xor i1 %tmp_711, true" [ResNet/biconv.cc:77]   --->   Operation 1077 'xor' 'xor_ln785' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1078 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785" [ResNet/biconv.cc:77]   --->   Operation 1078 'and' 'and_ln785' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln786 = xor i1 %tmp_712, true" [ResNet/biconv.cc:77]   --->   Operation 1079 'xor' 'xor_ln786' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln786 = or i1 %icmp_ln786, %xor_ln786" [ResNet/biconv.cc:77]   --->   Operation 1080 'or' 'or_ln786' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1081 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %or_ln786, %tmp_711" [ResNet/biconv.cc:77]   --->   Operation 1081 'and' 'and_ln786' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %and_ln786, %and_ln785" [ResNet/biconv.cc:77]   --->   Operation 1082 'or' 'or_ln340' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%xor_ln340 = xor i1 %and_ln786, true" [ResNet/biconv.cc:77]   --->   Operation 1083 'xor' 'xor_ln340' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%or_ln340_248 = or i1 %and_ln785, %xor_ln340" [ResNet/biconv.cc:77]   --->   Operation 1084 'or' 'or_ln340_248' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1085 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i12 2047, i12 %add_ln703" [ResNet/biconv.cc:77]   --->   Operation 1085 'select' 'select_ln340' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%select_ln388 = select i1 %and_ln786, i12 -2048, i12 %add_ln703" [ResNet/biconv.cc:77]   --->   Operation 1086 'select' 'select_ln388' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1087 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_158 = select i1 %or_ln340_248, i12 %select_ln340, i12 %select_ln388" [ResNet/biconv.cc:77]   --->   Operation 1087 'select' 'select_ln340_158' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1088 [1/1] (1.35ns)   --->   "store i12 %select_ln340_158, i12* %top_0_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1088 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_9 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_55)   --->   "%or_ln785_1 = or i1 %tmp_714, %icmp_ln785_1" [ResNet/biconv.cc:77]   --->   Operation 1089 'or' 'or_ln785_1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_55)   --->   "%xor_ln785_1 = xor i1 %tmp_713, true" [ResNet/biconv.cc:77]   --->   Operation 1090 'xor' 'xor_ln785_1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1091 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_55 = and i1 %or_ln785_1, %xor_ln785_1" [ResNet/biconv.cc:77]   --->   Operation 1091 'and' 'and_ln785_55' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_140)   --->   "%xor_ln786_1 = xor i1 %tmp_714, true" [ResNet/biconv.cc:77]   --->   Operation 1092 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_140)   --->   "%or_ln786_1 = or i1 %icmp_ln786_1, %xor_ln786_1" [ResNet/biconv.cc:77]   --->   Operation 1093 'or' 'or_ln786_1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1094 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_140 = and i1 %or_ln786_1, %tmp_713" [ResNet/biconv.cc:77]   --->   Operation 1094 'and' 'and_ln786_140' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln340_1 = or i1 %and_ln786_140, %and_ln785_55" [ResNet/biconv.cc:77]   --->   Operation 1095 'or' 'or_ln340_1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%xor_ln340_1 = xor i1 %and_ln786_140, true" [ResNet/biconv.cc:77]   --->   Operation 1096 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%or_ln340_249 = or i1 %and_ln785_55, %xor_ln340_1" [ResNet/biconv.cc:77]   --->   Operation 1097 'or' 'or_ln340_249' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1098 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_1, i12 2047, i12 %add_ln703_76" [ResNet/biconv.cc:77]   --->   Operation 1098 'select' 'select_ln340_1' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%select_ln388_1 = select i1 %and_ln786_140, i12 -2048, i12 %add_ln703_76" [ResNet/biconv.cc:77]   --->   Operation 1099 'select' 'select_ln388_1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1100 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_159 = select i1 %or_ln340_249, i12 %select_ln340_1, i12 %select_ln388_1" [ResNet/biconv.cc:77]   --->   Operation 1100 'select' 'select_ln340_159' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1101 [1/1] (1.35ns)   --->   "store i12 %select_ln340_159, i12* %top_1_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1101 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_9 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_56)   --->   "%or_ln785_2 = or i1 %tmp_716, %icmp_ln785_2" [ResNet/biconv.cc:77]   --->   Operation 1102 'or' 'or_ln785_2' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_56)   --->   "%xor_ln785_2 = xor i1 %tmp_715, true" [ResNet/biconv.cc:77]   --->   Operation 1103 'xor' 'xor_ln785_2' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1104 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_56 = and i1 %or_ln785_2, %xor_ln785_2" [ResNet/biconv.cc:77]   --->   Operation 1104 'and' 'and_ln785_56' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%xor_ln786_2 = xor i1 %tmp_716, true" [ResNet/biconv.cc:77]   --->   Operation 1105 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%or_ln786_2 = or i1 %icmp_ln786_2, %xor_ln786_2" [ResNet/biconv.cc:77]   --->   Operation 1106 'or' 'or_ln786_2' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1107 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_141 = and i1 %or_ln786_2, %tmp_715" [ResNet/biconv.cc:77]   --->   Operation 1107 'and' 'and_ln786_141' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%or_ln340_2 = or i1 %and_ln786_141, %and_ln785_56" [ResNet/biconv.cc:77]   --->   Operation 1108 'or' 'or_ln340_2' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_160)   --->   "%xor_ln340_2 = xor i1 %and_ln786_141, true" [ResNet/biconv.cc:77]   --->   Operation 1109 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_160)   --->   "%or_ln340_250 = or i1 %and_ln785_56, %xor_ln340_2" [ResNet/biconv.cc:77]   --->   Operation 1110 'or' 'or_ln340_250' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1111 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_2, i12 2047, i12 %add_ln703_77" [ResNet/biconv.cc:77]   --->   Operation 1111 'select' 'select_ln340_2' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_160)   --->   "%select_ln388_2 = select i1 %and_ln786_141, i12 -2048, i12 %add_ln703_77" [ResNet/biconv.cc:77]   --->   Operation 1112 'select' 'select_ln388_2' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1113 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_160 = select i1 %or_ln340_250, i12 %select_ln340_2, i12 %select_ln388_2" [ResNet/biconv.cc:77]   --->   Operation 1113 'select' 'select_ln340_160' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1114 [1/1] (1.35ns)   --->   "store i12 %select_ln340_160, i12* %top_2_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1114 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_9 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_57)   --->   "%or_ln785_3 = or i1 %tmp_718, %icmp_ln785_3" [ResNet/biconv.cc:77]   --->   Operation 1115 'or' 'or_ln785_3' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_57)   --->   "%xor_ln785_3 = xor i1 %tmp_717, true" [ResNet/biconv.cc:77]   --->   Operation 1116 'xor' 'xor_ln785_3' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1117 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_57 = and i1 %or_ln785_3, %xor_ln785_3" [ResNet/biconv.cc:77]   --->   Operation 1117 'and' 'and_ln785_57' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_142)   --->   "%xor_ln786_3 = xor i1 %tmp_718, true" [ResNet/biconv.cc:77]   --->   Operation 1118 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_142)   --->   "%or_ln786_3 = or i1 %icmp_ln786_3, %xor_ln786_3" [ResNet/biconv.cc:77]   --->   Operation 1119 'or' 'or_ln786_3' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1120 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_142 = and i1 %or_ln786_3, %tmp_717" [ResNet/biconv.cc:77]   --->   Operation 1120 'and' 'and_ln786_142' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340_3 = or i1 %and_ln786_142, %and_ln785_57" [ResNet/biconv.cc:77]   --->   Operation 1121 'or' 'or_ln340_3' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%xor_ln340_3 = xor i1 %and_ln786_142, true" [ResNet/biconv.cc:77]   --->   Operation 1122 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%or_ln340_251 = or i1 %and_ln785_57, %xor_ln340_3" [ResNet/biconv.cc:77]   --->   Operation 1123 'or' 'or_ln340_251' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1124 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_3, i12 2047, i12 %add_ln703_78" [ResNet/biconv.cc:77]   --->   Operation 1124 'select' 'select_ln340_3' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%select_ln388_3 = select i1 %and_ln786_142, i12 -2048, i12 %add_ln703_78" [ResNet/biconv.cc:77]   --->   Operation 1125 'select' 'select_ln388_3' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1126 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_161 = select i1 %or_ln340_251, i12 %select_ln340_3, i12 %select_ln388_3" [ResNet/biconv.cc:77]   --->   Operation 1126 'select' 'select_ln340_161' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1127 [1/1] (1.35ns)   --->   "store i12 %select_ln340_161, i12* %top_3_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1127 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_9 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln77_36 = sext i5 %p_028_4 to i6" [ResNet/biconv.cc:77]   --->   Operation 1128 'sext' 'sext_ln77_36' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln77_37 = sext i5 %tmp1_V_0_4 to i6" [ResNet/biconv.cc:77]   --->   Operation 1129 'sext' 'sext_ln77_37' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln77_38 = sext i5 %tmp2_V_0_4 to i6" [ResNet/biconv.cc:77]   --->   Operation 1130 'sext' 'sext_ln77_38' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln77_39 = sext i5 %tmp3_V_0_4 to i6" [ResNet/biconv.cc:77]   --->   Operation 1131 'sext' 'sext_ln77_39' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln77_40 = sext i5 %tmp4_V_0_4 to i6" [ResNet/biconv.cc:77]   --->   Operation 1132 'sext' 'sext_ln77_40' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln77_41 = sext i5 %tmp5_V_0_4 to i6" [ResNet/biconv.cc:77]   --->   Operation 1133 'sext' 'sext_ln77_41' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln77_42 = sext i5 %tmp6_V_0_4 to i6" [ResNet/biconv.cc:77]   --->   Operation 1134 'sext' 'sext_ln77_42' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln77_43 = sext i5 %tmp7_V_0_4 to i6" [ResNet/biconv.cc:77]   --->   Operation 1135 'sext' 'sext_ln77_43' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln77_44 = sext i5 %tmp8_V_0_4 to i6" [ResNet/biconv.cc:77]   --->   Operation 1136 'sext' 'sext_ln77_44' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1137 [1/1] (3.72ns)   --->   "%p_029_4 = call fastcc i8 @sum_engine(i6 %sext_ln77_36, i6 %sext_ln77_37, i6 %sext_ln77_38, i6 %sext_ln77_39, i6 %sext_ln77_40, i6 %sext_ln77_41, i6 %sext_ln77_42, i6 %sext_ln77_43, i6 %sext_ln77_44)" [ResNet/biconv.cc:77]   --->   Operation 1137 'call' 'p_029_4' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln703_145 = sext i12 %top_4_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1138 'sext' 'sext_ln703_145' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1139 [1/1] (0.00ns)   --->   "%shl_ln728_41 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_4, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1139 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln728_4 = zext i16 %shl_ln728_41 to i18" [ResNet/biconv.cc:77]   --->   Operation 1140 'zext' 'zext_ln728_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln1192_43 = trunc i8 %p_029_4 to i4" [ResNet/biconv.cc:77]   --->   Operation 1141 'trunc' 'trunc_ln1192_43' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln1192_5 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_43, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1142 'bitconcatenate' 'trunc_ln1192_5' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1143 [1/1] (1.01ns)   --->   "%add_ln1192_136 = add nsw i18 %zext_ln728_4, %sext_ln703_145" [ResNet/biconv.cc:77]   --->   Operation 1143 'add' 'add_ln1192_136' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_719 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_136, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1144 'bitselect' 'tmp_719' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1145 [1/1] (0.96ns)   --->   "%add_ln703_79 = add i12 %top_4_V_load, %trunc_ln1192_5" [ResNet/biconv.cc:77]   --->   Operation 1145 'add' 'add_ln703_79' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_720 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_79, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1146 'bitselect' 'tmp_720' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1147 [1/1] (0.00ns)   --->   "%p_Result_82_4 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_136, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1147 'partselect' 'p_Result_82_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1148 [1/1] (0.87ns)   --->   "%icmp_ln785_4 = icmp ne i6 %p_Result_82_4, 0" [ResNet/biconv.cc:77]   --->   Operation 1148 'icmp' 'icmp_ln785_4' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_58)   --->   "%or_ln785_4 = or i1 %tmp_720, %icmp_ln785_4" [ResNet/biconv.cc:77]   --->   Operation 1149 'or' 'or_ln785_4' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_58)   --->   "%xor_ln785_4 = xor i1 %tmp_719, true" [ResNet/biconv.cc:77]   --->   Operation 1150 'xor' 'xor_ln785_4' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1151 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_58 = and i1 %or_ln785_4, %xor_ln785_4" [ResNet/biconv.cc:77]   --->   Operation 1151 'and' 'and_ln785_58' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_143)   --->   "%xor_ln786_4 = xor i1 %tmp_720, true" [ResNet/biconv.cc:77]   --->   Operation 1152 'xor' 'xor_ln786_4' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1153 [1/1] (0.87ns)   --->   "%icmp_ln786_4 = icmp ne i6 %p_Result_82_4, -1" [ResNet/biconv.cc:77]   --->   Operation 1153 'icmp' 'icmp_ln786_4' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_143)   --->   "%or_ln786_4 = or i1 %icmp_ln786_4, %xor_ln786_4" [ResNet/biconv.cc:77]   --->   Operation 1154 'or' 'or_ln786_4' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1155 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_143 = and i1 %or_ln786_4, %tmp_719" [ResNet/biconv.cc:77]   --->   Operation 1155 'and' 'and_ln786_143' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%or_ln340_4 = or i1 %and_ln786_143, %and_ln785_58" [ResNet/biconv.cc:77]   --->   Operation 1156 'or' 'or_ln340_4' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_162)   --->   "%xor_ln340_4 = xor i1 %and_ln786_143, true" [ResNet/biconv.cc:77]   --->   Operation 1157 'xor' 'xor_ln340_4' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_162)   --->   "%or_ln340_252 = or i1 %and_ln785_58, %xor_ln340_4" [ResNet/biconv.cc:77]   --->   Operation 1158 'or' 'or_ln340_252' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1159 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_4, i12 2047, i12 %add_ln703_79" [ResNet/biconv.cc:77]   --->   Operation 1159 'select' 'select_ln340_4' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_162)   --->   "%select_ln388_4 = select i1 %and_ln786_143, i12 -2048, i12 %add_ln703_79" [ResNet/biconv.cc:77]   --->   Operation 1160 'select' 'select_ln388_4' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1161 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_162 = select i1 %or_ln340_252, i12 %select_ln340_4, i12 %select_ln388_4" [ResNet/biconv.cc:77]   --->   Operation 1161 'select' 'select_ln340_162' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1162 [1/1] (1.35ns)   --->   "store i12 %select_ln340_162, i12* %top_4_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1162 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_9 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln77_45 = sext i5 %p_028_5 to i6" [ResNet/biconv.cc:77]   --->   Operation 1163 'sext' 'sext_ln77_45' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln77_46 = sext i5 %tmp1_V_0_5 to i6" [ResNet/biconv.cc:77]   --->   Operation 1164 'sext' 'sext_ln77_46' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln77_47 = sext i5 %tmp2_V_0_5 to i6" [ResNet/biconv.cc:77]   --->   Operation 1165 'sext' 'sext_ln77_47' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln77_48 = sext i5 %tmp3_V_0_5 to i6" [ResNet/biconv.cc:77]   --->   Operation 1166 'sext' 'sext_ln77_48' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln77_49 = sext i5 %tmp4_V_0_5 to i6" [ResNet/biconv.cc:77]   --->   Operation 1167 'sext' 'sext_ln77_49' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln77_50 = sext i5 %tmp5_V_0_5 to i6" [ResNet/biconv.cc:77]   --->   Operation 1168 'sext' 'sext_ln77_50' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln77_51 = sext i5 %tmp6_V_0_5 to i6" [ResNet/biconv.cc:77]   --->   Operation 1169 'sext' 'sext_ln77_51' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln77_52 = sext i5 %tmp7_V_0_5 to i6" [ResNet/biconv.cc:77]   --->   Operation 1170 'sext' 'sext_ln77_52' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln77_53 = sext i5 %tmp8_V_0_5 to i6" [ResNet/biconv.cc:77]   --->   Operation 1171 'sext' 'sext_ln77_53' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1172 [1/1] (3.72ns)   --->   "%p_029_5 = call fastcc i8 @sum_engine(i6 %sext_ln77_45, i6 %sext_ln77_46, i6 %sext_ln77_47, i6 %sext_ln77_48, i6 %sext_ln77_49, i6 %sext_ln77_50, i6 %sext_ln77_51, i6 %sext_ln77_52, i6 %sext_ln77_53)" [ResNet/biconv.cc:77]   --->   Operation 1172 'call' 'p_029_5' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln703_146 = sext i12 %top_5_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1173 'sext' 'sext_ln703_146' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1174 [1/1] (0.00ns)   --->   "%shl_ln728_42 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_5, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1174 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln728_5 = zext i16 %shl_ln728_42 to i18" [ResNet/biconv.cc:77]   --->   Operation 1175 'zext' 'zext_ln728_5' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1176 [1/1] (0.00ns)   --->   "%trunc_ln1192_44 = trunc i8 %p_029_5 to i4" [ResNet/biconv.cc:77]   --->   Operation 1176 'trunc' 'trunc_ln1192_44' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln1192_6 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_44, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1177 'bitconcatenate' 'trunc_ln1192_6' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1178 [1/1] (1.01ns)   --->   "%add_ln1192_137 = add nsw i18 %zext_ln728_5, %sext_ln703_146" [ResNet/biconv.cc:77]   --->   Operation 1178 'add' 'add_ln1192_137' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_721 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_137, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1179 'bitselect' 'tmp_721' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1180 [1/1] (0.96ns)   --->   "%add_ln703_80 = add i12 %top_5_V_load, %trunc_ln1192_6" [ResNet/biconv.cc:77]   --->   Operation 1180 'add' 'add_ln703_80' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_722 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_80, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1181 'bitselect' 'tmp_722' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1182 [1/1] (0.00ns)   --->   "%p_Result_82_5 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_137, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1182 'partselect' 'p_Result_82_5' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1183 [1/1] (0.87ns)   --->   "%icmp_ln785_5 = icmp ne i6 %p_Result_82_5, 0" [ResNet/biconv.cc:77]   --->   Operation 1183 'icmp' 'icmp_ln785_5' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_59)   --->   "%or_ln785_5 = or i1 %tmp_722, %icmp_ln785_5" [ResNet/biconv.cc:77]   --->   Operation 1184 'or' 'or_ln785_5' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_59)   --->   "%xor_ln785_5 = xor i1 %tmp_721, true" [ResNet/biconv.cc:77]   --->   Operation 1185 'xor' 'xor_ln785_5' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1186 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_59 = and i1 %or_ln785_5, %xor_ln785_5" [ResNet/biconv.cc:77]   --->   Operation 1186 'and' 'and_ln785_59' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_144)   --->   "%xor_ln786_5 = xor i1 %tmp_722, true" [ResNet/biconv.cc:77]   --->   Operation 1187 'xor' 'xor_ln786_5' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1188 [1/1] (0.87ns)   --->   "%icmp_ln786_5 = icmp ne i6 %p_Result_82_5, -1" [ResNet/biconv.cc:77]   --->   Operation 1188 'icmp' 'icmp_ln786_5' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_144)   --->   "%or_ln786_5 = or i1 %icmp_ln786_5, %xor_ln786_5" [ResNet/biconv.cc:77]   --->   Operation 1189 'or' 'or_ln786_5' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1190 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_144 = and i1 %or_ln786_5, %tmp_721" [ResNet/biconv.cc:77]   --->   Operation 1190 'and' 'and_ln786_144' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_5 = or i1 %and_ln786_144, %and_ln785_59" [ResNet/biconv.cc:77]   --->   Operation 1191 'or' 'or_ln340_5' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%xor_ln340_5 = xor i1 %and_ln786_144, true" [ResNet/biconv.cc:77]   --->   Operation 1192 'xor' 'xor_ln340_5' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%or_ln340_253 = or i1 %and_ln785_59, %xor_ln340_5" [ResNet/biconv.cc:77]   --->   Operation 1193 'or' 'or_ln340_253' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1194 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_5, i12 2047, i12 %add_ln703_80" [ResNet/biconv.cc:77]   --->   Operation 1194 'select' 'select_ln340_5' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%select_ln388_5 = select i1 %and_ln786_144, i12 -2048, i12 %add_ln703_80" [ResNet/biconv.cc:77]   --->   Operation 1195 'select' 'select_ln388_5' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1196 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_163 = select i1 %or_ln340_253, i12 %select_ln340_5, i12 %select_ln388_5" [ResNet/biconv.cc:77]   --->   Operation 1196 'select' 'select_ln340_163' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1197 [1/1] (1.35ns)   --->   "store i12 %select_ln340_163, i12* %top_5_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1197 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_9 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln77_54 = sext i5 %p_028_6 to i6" [ResNet/biconv.cc:77]   --->   Operation 1198 'sext' 'sext_ln77_54' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln77_55 = sext i5 %tmp1_V_0_6 to i6" [ResNet/biconv.cc:77]   --->   Operation 1199 'sext' 'sext_ln77_55' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln77_56 = sext i5 %tmp2_V_0_6 to i6" [ResNet/biconv.cc:77]   --->   Operation 1200 'sext' 'sext_ln77_56' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln77_57 = sext i5 %tmp3_V_0_6 to i6" [ResNet/biconv.cc:77]   --->   Operation 1201 'sext' 'sext_ln77_57' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln77_58 = sext i5 %tmp4_V_0_6 to i6" [ResNet/biconv.cc:77]   --->   Operation 1202 'sext' 'sext_ln77_58' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln77_59 = sext i5 %tmp5_V_0_6 to i6" [ResNet/biconv.cc:77]   --->   Operation 1203 'sext' 'sext_ln77_59' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln77_60 = sext i5 %tmp6_V_0_6 to i6" [ResNet/biconv.cc:77]   --->   Operation 1204 'sext' 'sext_ln77_60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln77_61 = sext i5 %tmp7_V_0_6 to i6" [ResNet/biconv.cc:77]   --->   Operation 1205 'sext' 'sext_ln77_61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln77_62 = sext i5 %tmp8_V_0_6 to i6" [ResNet/biconv.cc:77]   --->   Operation 1206 'sext' 'sext_ln77_62' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1207 [1/1] (3.72ns)   --->   "%p_029_6 = call fastcc i8 @sum_engine(i6 %sext_ln77_54, i6 %sext_ln77_55, i6 %sext_ln77_56, i6 %sext_ln77_57, i6 %sext_ln77_58, i6 %sext_ln77_59, i6 %sext_ln77_60, i6 %sext_ln77_61, i6 %sext_ln77_62)" [ResNet/biconv.cc:77]   --->   Operation 1207 'call' 'p_029_6' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln703_147 = sext i12 %top_6_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1208 'sext' 'sext_ln703_147' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1209 [1/1] (0.00ns)   --->   "%shl_ln728_43 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_6, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1209 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1210 [1/1] (0.00ns)   --->   "%zext_ln728_6 = zext i16 %shl_ln728_43 to i18" [ResNet/biconv.cc:77]   --->   Operation 1210 'zext' 'zext_ln728_6' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln1192_45 = trunc i8 %p_029_6 to i4" [ResNet/biconv.cc:77]   --->   Operation 1211 'trunc' 'trunc_ln1192_45' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1212 [1/1] (0.00ns)   --->   "%trunc_ln1192_7 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_45, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1212 'bitconcatenate' 'trunc_ln1192_7' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1213 [1/1] (1.01ns)   --->   "%add_ln1192_138 = add nsw i18 %zext_ln728_6, %sext_ln703_147" [ResNet/biconv.cc:77]   --->   Operation 1213 'add' 'add_ln1192_138' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_723 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_138, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1214 'bitselect' 'tmp_723' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1215 [1/1] (0.96ns)   --->   "%add_ln703_81 = add i12 %top_6_V_load, %trunc_ln1192_7" [ResNet/biconv.cc:77]   --->   Operation 1215 'add' 'add_ln703_81' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_724 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_81, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1216 'bitselect' 'tmp_724' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1217 [1/1] (0.00ns)   --->   "%p_Result_82_6 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_138, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1217 'partselect' 'p_Result_82_6' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1218 [1/1] (0.87ns)   --->   "%icmp_ln785_6 = icmp ne i6 %p_Result_82_6, 0" [ResNet/biconv.cc:77]   --->   Operation 1218 'icmp' 'icmp_ln785_6' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_60)   --->   "%or_ln785_6 = or i1 %tmp_724, %icmp_ln785_6" [ResNet/biconv.cc:77]   --->   Operation 1219 'or' 'or_ln785_6' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_60)   --->   "%xor_ln785_6 = xor i1 %tmp_723, true" [ResNet/biconv.cc:77]   --->   Operation 1220 'xor' 'xor_ln785_6' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1221 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_60 = and i1 %or_ln785_6, %xor_ln785_6" [ResNet/biconv.cc:77]   --->   Operation 1221 'and' 'and_ln785_60' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_145)   --->   "%xor_ln786_6 = xor i1 %tmp_724, true" [ResNet/biconv.cc:77]   --->   Operation 1222 'xor' 'xor_ln786_6' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1223 [1/1] (0.87ns)   --->   "%icmp_ln786_6 = icmp ne i6 %p_Result_82_6, -1" [ResNet/biconv.cc:77]   --->   Operation 1223 'icmp' 'icmp_ln786_6' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_145)   --->   "%or_ln786_6 = or i1 %icmp_ln786_6, %xor_ln786_6" [ResNet/biconv.cc:77]   --->   Operation 1224 'or' 'or_ln786_6' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1225 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_145 = and i1 %or_ln786_6, %tmp_723" [ResNet/biconv.cc:77]   --->   Operation 1225 'and' 'and_ln786_145' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340_6 = or i1 %and_ln786_145, %and_ln785_60" [ResNet/biconv.cc:77]   --->   Operation 1226 'or' 'or_ln340_6' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_164)   --->   "%xor_ln340_6 = xor i1 %and_ln786_145, true" [ResNet/biconv.cc:77]   --->   Operation 1227 'xor' 'xor_ln340_6' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_164)   --->   "%or_ln340_254 = or i1 %and_ln785_60, %xor_ln340_6" [ResNet/biconv.cc:77]   --->   Operation 1228 'or' 'or_ln340_254' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1229 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_6, i12 2047, i12 %add_ln703_81" [ResNet/biconv.cc:77]   --->   Operation 1229 'select' 'select_ln340_6' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_164)   --->   "%select_ln388_6 = select i1 %and_ln786_145, i12 -2048, i12 %add_ln703_81" [ResNet/biconv.cc:77]   --->   Operation 1230 'select' 'select_ln388_6' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1231 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_164 = select i1 %or_ln340_254, i12 %select_ln340_6, i12 %select_ln388_6" [ResNet/biconv.cc:77]   --->   Operation 1231 'select' 'select_ln340_164' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1232 [1/1] (1.35ns)   --->   "store i12 %select_ln340_164, i12* %top_6_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1232 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_9 : Operation 1233 [1/1] (0.00ns)   --->   "%sext_ln77_63 = sext i5 %p_028_7 to i6" [ResNet/biconv.cc:77]   --->   Operation 1233 'sext' 'sext_ln77_63' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln77_64 = sext i5 %tmp1_V_0_7 to i6" [ResNet/biconv.cc:77]   --->   Operation 1234 'sext' 'sext_ln77_64' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln77_65 = sext i5 %tmp2_V_0_7 to i6" [ResNet/biconv.cc:77]   --->   Operation 1235 'sext' 'sext_ln77_65' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln77_66 = sext i5 %tmp3_V_0_7 to i6" [ResNet/biconv.cc:77]   --->   Operation 1236 'sext' 'sext_ln77_66' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln77_67 = sext i5 %tmp4_V_0_7 to i6" [ResNet/biconv.cc:77]   --->   Operation 1237 'sext' 'sext_ln77_67' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln77_68 = sext i5 %tmp5_V_0_7 to i6" [ResNet/biconv.cc:77]   --->   Operation 1238 'sext' 'sext_ln77_68' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln77_69 = sext i5 %tmp6_V_0_7 to i6" [ResNet/biconv.cc:77]   --->   Operation 1239 'sext' 'sext_ln77_69' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln77_70 = sext i5 %tmp7_V_0_7 to i6" [ResNet/biconv.cc:77]   --->   Operation 1240 'sext' 'sext_ln77_70' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln77_71 = sext i5 %tmp8_V_0_7 to i6" [ResNet/biconv.cc:77]   --->   Operation 1241 'sext' 'sext_ln77_71' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1242 [1/1] (3.72ns)   --->   "%p_029_7 = call fastcc i8 @sum_engine(i6 %sext_ln77_63, i6 %sext_ln77_64, i6 %sext_ln77_65, i6 %sext_ln77_66, i6 %sext_ln77_67, i6 %sext_ln77_68, i6 %sext_ln77_69, i6 %sext_ln77_70, i6 %sext_ln77_71)" [ResNet/biconv.cc:77]   --->   Operation 1242 'call' 'p_029_7' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln703_148 = sext i12 %top_7_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1243 'sext' 'sext_ln703_148' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1244 [1/1] (0.00ns)   --->   "%shl_ln728_44 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_7, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1244 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln728_7 = zext i16 %shl_ln728_44 to i18" [ResNet/biconv.cc:77]   --->   Operation 1245 'zext' 'zext_ln728_7' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln1192_46 = trunc i8 %p_029_7 to i4" [ResNet/biconv.cc:77]   --->   Operation 1246 'trunc' 'trunc_ln1192_46' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1247 [1/1] (0.00ns)   --->   "%trunc_ln1192_8 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_46, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1247 'bitconcatenate' 'trunc_ln1192_8' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1248 [1/1] (1.01ns)   --->   "%add_ln1192_139 = add nsw i18 %zext_ln728_7, %sext_ln703_148" [ResNet/biconv.cc:77]   --->   Operation 1248 'add' 'add_ln1192_139' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_725 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_139, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1249 'bitselect' 'tmp_725' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1250 [1/1] (0.96ns)   --->   "%add_ln703_82 = add i12 %top_7_V_load, %trunc_ln1192_8" [ResNet/biconv.cc:77]   --->   Operation 1250 'add' 'add_ln703_82' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1251 [1/1] (0.00ns)   --->   "%tmp_726 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_82, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1251 'bitselect' 'tmp_726' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1252 [1/1] (0.00ns)   --->   "%p_Result_82_7 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_139, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1252 'partselect' 'p_Result_82_7' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 1253 [1/1] (0.87ns)   --->   "%icmp_ln785_7 = icmp ne i6 %p_Result_82_7, 0" [ResNet/biconv.cc:77]   --->   Operation 1253 'icmp' 'icmp_ln785_7' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_61)   --->   "%or_ln785_7 = or i1 %tmp_726, %icmp_ln785_7" [ResNet/biconv.cc:77]   --->   Operation 1254 'or' 'or_ln785_7' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_61)   --->   "%xor_ln785_7 = xor i1 %tmp_725, true" [ResNet/biconv.cc:77]   --->   Operation 1255 'xor' 'xor_ln785_7' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1256 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_61 = and i1 %or_ln785_7, %xor_ln785_7" [ResNet/biconv.cc:77]   --->   Operation 1256 'and' 'and_ln785_61' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_146)   --->   "%xor_ln786_7 = xor i1 %tmp_726, true" [ResNet/biconv.cc:77]   --->   Operation 1257 'xor' 'xor_ln786_7' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1258 [1/1] (0.87ns)   --->   "%icmp_ln786_7 = icmp ne i6 %p_Result_82_7, -1" [ResNet/biconv.cc:77]   --->   Operation 1258 'icmp' 'icmp_ln786_7' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_146)   --->   "%or_ln786_7 = or i1 %icmp_ln786_7, %xor_ln786_7" [ResNet/biconv.cc:77]   --->   Operation 1259 'or' 'or_ln786_7' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1260 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_146 = and i1 %or_ln786_7, %tmp_725" [ResNet/biconv.cc:77]   --->   Operation 1260 'and' 'and_ln786_146' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_7 = or i1 %and_ln786_146, %and_ln785_61" [ResNet/biconv.cc:77]   --->   Operation 1261 'or' 'or_ln340_7' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%xor_ln340_7 = xor i1 %and_ln786_146, true" [ResNet/biconv.cc:77]   --->   Operation 1262 'xor' 'xor_ln340_7' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%or_ln340_255 = or i1 %and_ln785_61, %xor_ln340_7" [ResNet/biconv.cc:77]   --->   Operation 1263 'or' 'or_ln340_255' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1264 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_7, i12 2047, i12 %add_ln703_82" [ResNet/biconv.cc:77]   --->   Operation 1264 'select' 'select_ln340_7' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%select_ln388_7 = select i1 %and_ln786_146, i12 -2048, i12 %add_ln703_82" [ResNet/biconv.cc:77]   --->   Operation 1265 'select' 'select_ln388_7' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1266 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_165 = select i1 %or_ln340_255, i12 %select_ln340_7, i12 %select_ln388_7" [ResNet/biconv.cc:77]   --->   Operation 1266 'select' 'select_ln340_165' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1267 [1/1] (1.35ns)   --->   "store i12 %select_ln340_165, i12* %top_7_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1267 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 8.15>
ST_10 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln77_72 = sext i5 %p_028_8 to i6" [ResNet/biconv.cc:77]   --->   Operation 1268 'sext' 'sext_ln77_72' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln77_73 = sext i5 %tmp1_V_0_8 to i6" [ResNet/biconv.cc:77]   --->   Operation 1269 'sext' 'sext_ln77_73' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln77_74 = sext i5 %tmp2_V_0_8 to i6" [ResNet/biconv.cc:77]   --->   Operation 1270 'sext' 'sext_ln77_74' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln77_75 = sext i5 %tmp3_V_0_8 to i6" [ResNet/biconv.cc:77]   --->   Operation 1271 'sext' 'sext_ln77_75' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln77_76 = sext i5 %tmp4_V_0_8 to i6" [ResNet/biconv.cc:77]   --->   Operation 1272 'sext' 'sext_ln77_76' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln77_77 = sext i5 %tmp5_V_0_8 to i6" [ResNet/biconv.cc:77]   --->   Operation 1273 'sext' 'sext_ln77_77' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln77_78 = sext i5 %tmp6_V_0_8 to i6" [ResNet/biconv.cc:77]   --->   Operation 1274 'sext' 'sext_ln77_78' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln77_79 = sext i5 %tmp7_V_0_8 to i6" [ResNet/biconv.cc:77]   --->   Operation 1275 'sext' 'sext_ln77_79' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln77_80 = sext i5 %tmp8_V_0_8 to i6" [ResNet/biconv.cc:77]   --->   Operation 1276 'sext' 'sext_ln77_80' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1277 [1/1] (3.72ns)   --->   "%p_029_8 = call fastcc i8 @sum_engine(i6 %sext_ln77_72, i6 %sext_ln77_73, i6 %sext_ln77_74, i6 %sext_ln77_75, i6 %sext_ln77_76, i6 %sext_ln77_77, i6 %sext_ln77_78, i6 %sext_ln77_79, i6 %sext_ln77_80)" [ResNet/biconv.cc:77]   --->   Operation 1277 'call' 'p_029_8' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln703_149 = sext i12 %top_8_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1278 'sext' 'sext_ln703_149' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1279 [1/1] (0.00ns)   --->   "%shl_ln728_45 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_8, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1279 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln728_8 = zext i16 %shl_ln728_45 to i18" [ResNet/biconv.cc:77]   --->   Operation 1280 'zext' 'zext_ln728_8' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln1192_47 = trunc i8 %p_029_8 to i4" [ResNet/biconv.cc:77]   --->   Operation 1281 'trunc' 'trunc_ln1192_47' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1282 [1/1] (0.00ns)   --->   "%trunc_ln1192_9 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_47, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1282 'bitconcatenate' 'trunc_ln1192_9' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1283 [1/1] (1.01ns)   --->   "%add_ln1192_140 = add nsw i18 %zext_ln728_8, %sext_ln703_149" [ResNet/biconv.cc:77]   --->   Operation 1283 'add' 'add_ln1192_140' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_727 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_140, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1284 'bitselect' 'tmp_727' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1285 [1/1] (0.96ns)   --->   "%add_ln703_83 = add i12 %top_8_V_load, %trunc_ln1192_9" [ResNet/biconv.cc:77]   --->   Operation 1285 'add' 'add_ln703_83' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_728 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_83, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1286 'bitselect' 'tmp_728' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1287 [1/1] (0.00ns)   --->   "%p_Result_82_8 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_140, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1287 'partselect' 'p_Result_82_8' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1288 [1/1] (0.87ns)   --->   "%icmp_ln785_8 = icmp ne i6 %p_Result_82_8, 0" [ResNet/biconv.cc:77]   --->   Operation 1288 'icmp' 'icmp_ln785_8' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_62)   --->   "%or_ln785_8 = or i1 %tmp_728, %icmp_ln785_8" [ResNet/biconv.cc:77]   --->   Operation 1289 'or' 'or_ln785_8' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_62)   --->   "%xor_ln785_8 = xor i1 %tmp_727, true" [ResNet/biconv.cc:77]   --->   Operation 1290 'xor' 'xor_ln785_8' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1291 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_62 = and i1 %or_ln785_8, %xor_ln785_8" [ResNet/biconv.cc:77]   --->   Operation 1291 'and' 'and_ln785_62' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%xor_ln786_8 = xor i1 %tmp_728, true" [ResNet/biconv.cc:77]   --->   Operation 1292 'xor' 'xor_ln786_8' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1293 [1/1] (0.87ns)   --->   "%icmp_ln786_8 = icmp ne i6 %p_Result_82_8, -1" [ResNet/biconv.cc:77]   --->   Operation 1293 'icmp' 'icmp_ln786_8' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%or_ln786_8 = or i1 %icmp_ln786_8, %xor_ln786_8" [ResNet/biconv.cc:77]   --->   Operation 1294 'or' 'or_ln786_8' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1295 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_147 = and i1 %or_ln786_8, %tmp_727" [ResNet/biconv.cc:77]   --->   Operation 1295 'and' 'and_ln786_147' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%or_ln340_8 = or i1 %and_ln786_147, %and_ln785_62" [ResNet/biconv.cc:77]   --->   Operation 1296 'or' 'or_ln340_8' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_166)   --->   "%xor_ln340_8 = xor i1 %and_ln786_147, true" [ResNet/biconv.cc:77]   --->   Operation 1297 'xor' 'xor_ln340_8' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_166)   --->   "%or_ln340_256 = or i1 %and_ln785_62, %xor_ln340_8" [ResNet/biconv.cc:77]   --->   Operation 1298 'or' 'or_ln340_256' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1299 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_8, i12 2047, i12 %add_ln703_83" [ResNet/biconv.cc:77]   --->   Operation 1299 'select' 'select_ln340_8' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_166)   --->   "%select_ln388_8 = select i1 %and_ln786_147, i12 -2048, i12 %add_ln703_83" [ResNet/biconv.cc:77]   --->   Operation 1300 'select' 'select_ln388_8' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1301 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_166 = select i1 %or_ln340_256, i12 %select_ln340_8, i12 %select_ln388_8" [ResNet/biconv.cc:77]   --->   Operation 1301 'select' 'select_ln340_166' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1302 [1/1] (1.35ns)   --->   "store i12 %select_ln340_166, i12* %top_8_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1302 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_10 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln77_81 = sext i5 %p_028_9 to i6" [ResNet/biconv.cc:77]   --->   Operation 1303 'sext' 'sext_ln77_81' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln77_82 = sext i5 %tmp1_V_0_9 to i6" [ResNet/biconv.cc:77]   --->   Operation 1304 'sext' 'sext_ln77_82' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln77_83 = sext i5 %tmp2_V_0_9 to i6" [ResNet/biconv.cc:77]   --->   Operation 1305 'sext' 'sext_ln77_83' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln77_84 = sext i5 %tmp3_V_0_9 to i6" [ResNet/biconv.cc:77]   --->   Operation 1306 'sext' 'sext_ln77_84' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln77_85 = sext i5 %tmp4_V_0_9 to i6" [ResNet/biconv.cc:77]   --->   Operation 1307 'sext' 'sext_ln77_85' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln77_86 = sext i5 %tmp5_V_0_9 to i6" [ResNet/biconv.cc:77]   --->   Operation 1308 'sext' 'sext_ln77_86' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln77_87 = sext i5 %tmp6_V_0_9 to i6" [ResNet/biconv.cc:77]   --->   Operation 1309 'sext' 'sext_ln77_87' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln77_88 = sext i5 %tmp7_V_0_9 to i6" [ResNet/biconv.cc:77]   --->   Operation 1310 'sext' 'sext_ln77_88' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln77_89 = sext i5 %tmp8_V_0_9 to i6" [ResNet/biconv.cc:77]   --->   Operation 1311 'sext' 'sext_ln77_89' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1312 [1/1] (3.72ns)   --->   "%p_029_9 = call fastcc i8 @sum_engine(i6 %sext_ln77_81, i6 %sext_ln77_82, i6 %sext_ln77_83, i6 %sext_ln77_84, i6 %sext_ln77_85, i6 %sext_ln77_86, i6 %sext_ln77_87, i6 %sext_ln77_88, i6 %sext_ln77_89)" [ResNet/biconv.cc:77]   --->   Operation 1312 'call' 'p_029_9' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln703_150 = sext i12 %top_9_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1313 'sext' 'sext_ln703_150' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1314 [1/1] (0.00ns)   --->   "%shl_ln728_46 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_9, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1314 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln728_9 = zext i16 %shl_ln728_46 to i18" [ResNet/biconv.cc:77]   --->   Operation 1315 'zext' 'zext_ln728_9' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1316 [1/1] (0.00ns)   --->   "%trunc_ln1192_48 = trunc i8 %p_029_9 to i4" [ResNet/biconv.cc:77]   --->   Operation 1316 'trunc' 'trunc_ln1192_48' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1317 [1/1] (0.00ns)   --->   "%trunc_ln1192_s = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_48, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1317 'bitconcatenate' 'trunc_ln1192_s' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1318 [1/1] (1.01ns)   --->   "%add_ln1192_141 = add nsw i18 %zext_ln728_9, %sext_ln703_150" [ResNet/biconv.cc:77]   --->   Operation 1318 'add' 'add_ln1192_141' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1319 [1/1] (0.00ns)   --->   "%tmp_729 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_141, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1319 'bitselect' 'tmp_729' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1320 [1/1] (0.96ns)   --->   "%add_ln703_84 = add i12 %top_9_V_load, %trunc_ln1192_s" [ResNet/biconv.cc:77]   --->   Operation 1320 'add' 'add_ln703_84' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp_730 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_84, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1321 'bitselect' 'tmp_730' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1322 [1/1] (0.00ns)   --->   "%p_Result_82_9 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_141, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1322 'partselect' 'p_Result_82_9' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1323 [1/1] (0.87ns)   --->   "%icmp_ln785_9 = icmp ne i6 %p_Result_82_9, 0" [ResNet/biconv.cc:77]   --->   Operation 1323 'icmp' 'icmp_ln785_9' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_63)   --->   "%or_ln785_9 = or i1 %tmp_730, %icmp_ln785_9" [ResNet/biconv.cc:77]   --->   Operation 1324 'or' 'or_ln785_9' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_63)   --->   "%xor_ln785_9 = xor i1 %tmp_729, true" [ResNet/biconv.cc:77]   --->   Operation 1325 'xor' 'xor_ln785_9' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1326 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_63 = and i1 %or_ln785_9, %xor_ln785_9" [ResNet/biconv.cc:77]   --->   Operation 1326 'and' 'and_ln785_63' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_148)   --->   "%xor_ln786_9 = xor i1 %tmp_730, true" [ResNet/biconv.cc:77]   --->   Operation 1327 'xor' 'xor_ln786_9' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1328 [1/1] (0.87ns)   --->   "%icmp_ln786_9 = icmp ne i6 %p_Result_82_9, -1" [ResNet/biconv.cc:77]   --->   Operation 1328 'icmp' 'icmp_ln786_9' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_148)   --->   "%or_ln786_9 = or i1 %icmp_ln786_9, %xor_ln786_9" [ResNet/biconv.cc:77]   --->   Operation 1329 'or' 'or_ln786_9' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1330 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_148 = and i1 %or_ln786_9, %tmp_729" [ResNet/biconv.cc:77]   --->   Operation 1330 'and' 'and_ln786_148' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%or_ln340_9 = or i1 %and_ln786_148, %and_ln785_63" [ResNet/biconv.cc:77]   --->   Operation 1331 'or' 'or_ln340_9' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_167)   --->   "%xor_ln340_9 = xor i1 %and_ln786_148, true" [ResNet/biconv.cc:77]   --->   Operation 1332 'xor' 'xor_ln340_9' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_167)   --->   "%or_ln340_257 = or i1 %and_ln785_63, %xor_ln340_9" [ResNet/biconv.cc:77]   --->   Operation 1333 'or' 'or_ln340_257' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1334 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_9, i12 2047, i12 %add_ln703_84" [ResNet/biconv.cc:77]   --->   Operation 1334 'select' 'select_ln340_9' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_167)   --->   "%select_ln388_9 = select i1 %and_ln786_148, i12 -2048, i12 %add_ln703_84" [ResNet/biconv.cc:77]   --->   Operation 1335 'select' 'select_ln388_9' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1336 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_167 = select i1 %or_ln340_257, i12 %select_ln340_9, i12 %select_ln388_9" [ResNet/biconv.cc:77]   --->   Operation 1336 'select' 'select_ln340_167' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1337 [1/1] (1.35ns)   --->   "store i12 %select_ln340_167, i12* %top_9_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1337 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_10 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln77_90 = sext i5 %p_028_s to i6" [ResNet/biconv.cc:77]   --->   Operation 1338 'sext' 'sext_ln77_90' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln77_91 = sext i5 %tmp1_V_0_10 to i6" [ResNet/biconv.cc:77]   --->   Operation 1339 'sext' 'sext_ln77_91' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln77_92 = sext i5 %tmp2_V_0_10 to i6" [ResNet/biconv.cc:77]   --->   Operation 1340 'sext' 'sext_ln77_92' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln77_93 = sext i5 %tmp3_V_0_10 to i6" [ResNet/biconv.cc:77]   --->   Operation 1341 'sext' 'sext_ln77_93' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln77_94 = sext i5 %tmp4_V_0_10 to i6" [ResNet/biconv.cc:77]   --->   Operation 1342 'sext' 'sext_ln77_94' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln77_95 = sext i5 %tmp5_V_0_10 to i6" [ResNet/biconv.cc:77]   --->   Operation 1343 'sext' 'sext_ln77_95' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln77_96 = sext i5 %tmp6_V_0_10 to i6" [ResNet/biconv.cc:77]   --->   Operation 1344 'sext' 'sext_ln77_96' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln77_97 = sext i5 %tmp7_V_0_10 to i6" [ResNet/biconv.cc:77]   --->   Operation 1345 'sext' 'sext_ln77_97' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln77_98 = sext i5 %tmp8_V_0_10 to i6" [ResNet/biconv.cc:77]   --->   Operation 1346 'sext' 'sext_ln77_98' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1347 [1/1] (3.72ns)   --->   "%p_029_s = call fastcc i8 @sum_engine(i6 %sext_ln77_90, i6 %sext_ln77_91, i6 %sext_ln77_92, i6 %sext_ln77_93, i6 %sext_ln77_94, i6 %sext_ln77_95, i6 %sext_ln77_96, i6 %sext_ln77_97, i6 %sext_ln77_98)" [ResNet/biconv.cc:77]   --->   Operation 1347 'call' 'p_029_s' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln703_151 = sext i12 %top_10_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1348 'sext' 'sext_ln703_151' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1349 [1/1] (0.00ns)   --->   "%shl_ln728_47 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_s, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1349 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1350 [1/1] (0.00ns)   --->   "%zext_ln728_10 = zext i16 %shl_ln728_47 to i18" [ResNet/biconv.cc:77]   --->   Operation 1350 'zext' 'zext_ln728_10' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1351 [1/1] (0.00ns)   --->   "%trunc_ln1192_49 = trunc i8 %p_029_s to i4" [ResNet/biconv.cc:77]   --->   Operation 1351 'trunc' 'trunc_ln1192_49' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1352 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_49, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1352 'bitconcatenate' 'trunc_ln1192_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1353 [1/1] (1.01ns)   --->   "%add_ln1192_142 = add nsw i18 %zext_ln728_10, %sext_ln703_151" [ResNet/biconv.cc:77]   --->   Operation 1353 'add' 'add_ln1192_142' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_731 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_142, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1354 'bitselect' 'tmp_731' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1355 [1/1] (0.96ns)   --->   "%add_ln703_85 = add i12 %top_10_V_load, %trunc_ln1192_1" [ResNet/biconv.cc:77]   --->   Operation 1355 'add' 'add_ln703_85' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1356 [1/1] (0.00ns)   --->   "%tmp_732 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_85, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1356 'bitselect' 'tmp_732' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1357 [1/1] (0.00ns)   --->   "%p_Result_82_s = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_142, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1357 'partselect' 'p_Result_82_s' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1358 [1/1] (0.87ns)   --->   "%icmp_ln785_10 = icmp ne i6 %p_Result_82_s, 0" [ResNet/biconv.cc:77]   --->   Operation 1358 'icmp' 'icmp_ln785_10' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_64)   --->   "%or_ln785_10 = or i1 %tmp_732, %icmp_ln785_10" [ResNet/biconv.cc:77]   --->   Operation 1359 'or' 'or_ln785_10' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_64)   --->   "%xor_ln785_10 = xor i1 %tmp_731, true" [ResNet/biconv.cc:77]   --->   Operation 1360 'xor' 'xor_ln785_10' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1361 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_64 = and i1 %or_ln785_10, %xor_ln785_10" [ResNet/biconv.cc:77]   --->   Operation 1361 'and' 'and_ln785_64' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_149)   --->   "%xor_ln786_10 = xor i1 %tmp_732, true" [ResNet/biconv.cc:77]   --->   Operation 1362 'xor' 'xor_ln786_10' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1363 [1/1] (0.87ns)   --->   "%icmp_ln786_10 = icmp ne i6 %p_Result_82_s, -1" [ResNet/biconv.cc:77]   --->   Operation 1363 'icmp' 'icmp_ln786_10' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_149)   --->   "%or_ln786_10 = or i1 %icmp_ln786_10, %xor_ln786_10" [ResNet/biconv.cc:77]   --->   Operation 1364 'or' 'or_ln786_10' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1365 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_149 = and i1 %or_ln786_10, %tmp_731" [ResNet/biconv.cc:77]   --->   Operation 1365 'and' 'and_ln786_149' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%or_ln340_10 = or i1 %and_ln786_149, %and_ln785_64" [ResNet/biconv.cc:77]   --->   Operation 1366 'or' 'or_ln340_10' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_168)   --->   "%xor_ln340_10 = xor i1 %and_ln786_149, true" [ResNet/biconv.cc:77]   --->   Operation 1367 'xor' 'xor_ln340_10' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_168)   --->   "%or_ln340_258 = or i1 %and_ln785_64, %xor_ln340_10" [ResNet/biconv.cc:77]   --->   Operation 1368 'or' 'or_ln340_258' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1369 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_10, i12 2047, i12 %add_ln703_85" [ResNet/biconv.cc:77]   --->   Operation 1369 'select' 'select_ln340_10' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_168)   --->   "%select_ln388_10 = select i1 %and_ln786_149, i12 -2048, i12 %add_ln703_85" [ResNet/biconv.cc:77]   --->   Operation 1370 'select' 'select_ln388_10' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1371 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_168 = select i1 %or_ln340_258, i12 %select_ln340_10, i12 %select_ln388_10" [ResNet/biconv.cc:77]   --->   Operation 1371 'select' 'select_ln340_168' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1372 [1/1] (1.35ns)   --->   "store i12 %select_ln340_168, i12* %top_10_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1372 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_10 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln77_99 = sext i5 %p_028_10 to i6" [ResNet/biconv.cc:77]   --->   Operation 1373 'sext' 'sext_ln77_99' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln77_100 = sext i5 %tmp1_V_0_11 to i6" [ResNet/biconv.cc:77]   --->   Operation 1374 'sext' 'sext_ln77_100' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln77_101 = sext i5 %tmp2_V_0_11 to i6" [ResNet/biconv.cc:77]   --->   Operation 1375 'sext' 'sext_ln77_101' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln77_102 = sext i5 %tmp3_V_0_11 to i6" [ResNet/biconv.cc:77]   --->   Operation 1376 'sext' 'sext_ln77_102' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln77_103 = sext i5 %tmp4_V_0_11 to i6" [ResNet/biconv.cc:77]   --->   Operation 1377 'sext' 'sext_ln77_103' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln77_104 = sext i5 %tmp5_V_0_11 to i6" [ResNet/biconv.cc:77]   --->   Operation 1378 'sext' 'sext_ln77_104' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln77_105 = sext i5 %tmp6_V_0_11 to i6" [ResNet/biconv.cc:77]   --->   Operation 1379 'sext' 'sext_ln77_105' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln77_106 = sext i5 %tmp7_V_0_11 to i6" [ResNet/biconv.cc:77]   --->   Operation 1380 'sext' 'sext_ln77_106' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln77_107 = sext i5 %tmp8_V_0_11 to i6" [ResNet/biconv.cc:77]   --->   Operation 1381 'sext' 'sext_ln77_107' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1382 [1/1] (3.72ns)   --->   "%p_029_10 = call fastcc i8 @sum_engine(i6 %sext_ln77_99, i6 %sext_ln77_100, i6 %sext_ln77_101, i6 %sext_ln77_102, i6 %sext_ln77_103, i6 %sext_ln77_104, i6 %sext_ln77_105, i6 %sext_ln77_106, i6 %sext_ln77_107)" [ResNet/biconv.cc:77]   --->   Operation 1382 'call' 'p_029_10' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln703_152 = sext i12 %top_11_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1383 'sext' 'sext_ln703_152' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1384 [1/1] (0.00ns)   --->   "%shl_ln728_48 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_10, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1384 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln728_11 = zext i16 %shl_ln728_48 to i18" [ResNet/biconv.cc:77]   --->   Operation 1385 'zext' 'zext_ln728_11' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln1192_50 = trunc i8 %p_029_10 to i4" [ResNet/biconv.cc:77]   --->   Operation 1386 'trunc' 'trunc_ln1192_50' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1387 [1/1] (0.00ns)   --->   "%trunc_ln1192_10 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_50, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1387 'bitconcatenate' 'trunc_ln1192_10' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1388 [1/1] (1.01ns)   --->   "%add_ln1192_143 = add nsw i18 %zext_ln728_11, %sext_ln703_152" [ResNet/biconv.cc:77]   --->   Operation 1388 'add' 'add_ln1192_143' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_733 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_143, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1389 'bitselect' 'tmp_733' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1390 [1/1] (0.96ns)   --->   "%add_ln703_86 = add i12 %top_11_V_load, %trunc_ln1192_10" [ResNet/biconv.cc:77]   --->   Operation 1390 'add' 'add_ln703_86' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1391 [1/1] (0.00ns)   --->   "%tmp_734 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_86, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1391 'bitselect' 'tmp_734' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1392 [1/1] (0.00ns)   --->   "%p_Result_82_10 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_143, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1392 'partselect' 'p_Result_82_10' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 1393 [1/1] (0.87ns)   --->   "%icmp_ln785_11 = icmp ne i6 %p_Result_82_10, 0" [ResNet/biconv.cc:77]   --->   Operation 1393 'icmp' 'icmp_ln785_11' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_65)   --->   "%or_ln785_11 = or i1 %tmp_734, %icmp_ln785_11" [ResNet/biconv.cc:77]   --->   Operation 1394 'or' 'or_ln785_11' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_65)   --->   "%xor_ln785_11 = xor i1 %tmp_733, true" [ResNet/biconv.cc:77]   --->   Operation 1395 'xor' 'xor_ln785_11' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1396 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_65 = and i1 %or_ln785_11, %xor_ln785_11" [ResNet/biconv.cc:77]   --->   Operation 1396 'and' 'and_ln785_65' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_150)   --->   "%xor_ln786_11 = xor i1 %tmp_734, true" [ResNet/biconv.cc:77]   --->   Operation 1397 'xor' 'xor_ln786_11' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1398 [1/1] (0.87ns)   --->   "%icmp_ln786_11 = icmp ne i6 %p_Result_82_10, -1" [ResNet/biconv.cc:77]   --->   Operation 1398 'icmp' 'icmp_ln786_11' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_150)   --->   "%or_ln786_11 = or i1 %icmp_ln786_11, %xor_ln786_11" [ResNet/biconv.cc:77]   --->   Operation 1399 'or' 'or_ln786_11' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1400 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_150 = and i1 %or_ln786_11, %tmp_733" [ResNet/biconv.cc:77]   --->   Operation 1400 'and' 'and_ln786_150' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%or_ln340_11 = or i1 %and_ln786_150, %and_ln785_65" [ResNet/biconv.cc:77]   --->   Operation 1401 'or' 'or_ln340_11' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%xor_ln340_11 = xor i1 %and_ln786_150, true" [ResNet/biconv.cc:77]   --->   Operation 1402 'xor' 'xor_ln340_11' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%or_ln340_259 = or i1 %and_ln785_65, %xor_ln340_11" [ResNet/biconv.cc:77]   --->   Operation 1403 'or' 'or_ln340_259' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1404 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_11, i12 2047, i12 %add_ln703_86" [ResNet/biconv.cc:77]   --->   Operation 1404 'select' 'select_ln340_11' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%select_ln388_11 = select i1 %and_ln786_150, i12 -2048, i12 %add_ln703_86" [ResNet/biconv.cc:77]   --->   Operation 1405 'select' 'select_ln388_11' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1406 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_169 = select i1 %or_ln340_259, i12 %select_ln340_11, i12 %select_ln388_11" [ResNet/biconv.cc:77]   --->   Operation 1406 'select' 'select_ln340_169' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1407 [1/1] (1.35ns)   --->   "store i12 %select_ln340_169, i12* %top_11_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1407 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 8.15>
ST_11 : Operation 1408 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @biconv_row_biconv_co)"   --->   Operation 1408 'specloopname' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1409 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)"   --->   Operation 1409 'speclooptripcount' 'empty' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1410 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4278) nounwind" [ResNet/biconv.cc:61]   --->   Operation 1410 'specloopname' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1411 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4278)" [ResNet/biconv.cc:61]   --->   Operation 1411 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str2276) nounwind" [ResNet/biconv.cc:62]   --->   Operation 1412 'specpipeline' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln77_108 = sext i5 %p_028_11 to i6" [ResNet/biconv.cc:77]   --->   Operation 1413 'sext' 'sext_ln77_108' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln77_109 = sext i5 %tmp1_V_0_12 to i6" [ResNet/biconv.cc:77]   --->   Operation 1414 'sext' 'sext_ln77_109' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln77_110 = sext i5 %tmp2_V_0_12 to i6" [ResNet/biconv.cc:77]   --->   Operation 1415 'sext' 'sext_ln77_110' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln77_111 = sext i5 %tmp3_V_0_12 to i6" [ResNet/biconv.cc:77]   --->   Operation 1416 'sext' 'sext_ln77_111' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln77_112 = sext i5 %tmp4_V_0_12 to i6" [ResNet/biconv.cc:77]   --->   Operation 1417 'sext' 'sext_ln77_112' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln77_113 = sext i5 %tmp5_V_0_12 to i6" [ResNet/biconv.cc:77]   --->   Operation 1418 'sext' 'sext_ln77_113' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln77_114 = sext i5 %tmp6_V_0_12 to i6" [ResNet/biconv.cc:77]   --->   Operation 1419 'sext' 'sext_ln77_114' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln77_115 = sext i5 %tmp7_V_0_12 to i6" [ResNet/biconv.cc:77]   --->   Operation 1420 'sext' 'sext_ln77_115' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln77_116 = sext i5 %tmp8_V_0_12 to i6" [ResNet/biconv.cc:77]   --->   Operation 1421 'sext' 'sext_ln77_116' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1422 [1/1] (3.72ns)   --->   "%p_029_11 = call fastcc i8 @sum_engine(i6 %sext_ln77_108, i6 %sext_ln77_109, i6 %sext_ln77_110, i6 %sext_ln77_111, i6 %sext_ln77_112, i6 %sext_ln77_113, i6 %sext_ln77_114, i6 %sext_ln77_115, i6 %sext_ln77_116)" [ResNet/biconv.cc:77]   --->   Operation 1422 'call' 'p_029_11' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln703_153 = sext i12 %top_12_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1423 'sext' 'sext_ln703_153' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1424 [1/1] (0.00ns)   --->   "%shl_ln728_49 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_11, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1424 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln728_12 = zext i16 %shl_ln728_49 to i18" [ResNet/biconv.cc:77]   --->   Operation 1425 'zext' 'zext_ln728_12' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1426 [1/1] (0.00ns)   --->   "%trunc_ln1192_51 = trunc i8 %p_029_11 to i4" [ResNet/biconv.cc:77]   --->   Operation 1426 'trunc' 'trunc_ln1192_51' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1427 [1/1] (0.00ns)   --->   "%trunc_ln1192_11 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_51, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1427 'bitconcatenate' 'trunc_ln1192_11' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1428 [1/1] (1.01ns)   --->   "%add_ln1192_144 = add nsw i18 %zext_ln728_12, %sext_ln703_153" [ResNet/biconv.cc:77]   --->   Operation 1428 'add' 'add_ln1192_144' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1429 [1/1] (0.00ns)   --->   "%tmp_735 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_144, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1429 'bitselect' 'tmp_735' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1430 [1/1] (0.96ns)   --->   "%add_ln703_87 = add i12 %top_12_V_load, %trunc_ln1192_11" [ResNet/biconv.cc:77]   --->   Operation 1430 'add' 'add_ln703_87' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1431 [1/1] (0.00ns)   --->   "%tmp_736 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_87, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1431 'bitselect' 'tmp_736' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1432 [1/1] (0.00ns)   --->   "%p_Result_82_11 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_144, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1432 'partselect' 'p_Result_82_11' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1433 [1/1] (0.87ns)   --->   "%icmp_ln785_12 = icmp ne i6 %p_Result_82_11, 0" [ResNet/biconv.cc:77]   --->   Operation 1433 'icmp' 'icmp_ln785_12' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_66)   --->   "%or_ln785_12 = or i1 %tmp_736, %icmp_ln785_12" [ResNet/biconv.cc:77]   --->   Operation 1434 'or' 'or_ln785_12' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_66)   --->   "%xor_ln785_12 = xor i1 %tmp_735, true" [ResNet/biconv.cc:77]   --->   Operation 1435 'xor' 'xor_ln785_12' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1436 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_66 = and i1 %or_ln785_12, %xor_ln785_12" [ResNet/biconv.cc:77]   --->   Operation 1436 'and' 'and_ln785_66' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_151)   --->   "%xor_ln786_12 = xor i1 %tmp_736, true" [ResNet/biconv.cc:77]   --->   Operation 1437 'xor' 'xor_ln786_12' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1438 [1/1] (0.87ns)   --->   "%icmp_ln786_12 = icmp ne i6 %p_Result_82_11, -1" [ResNet/biconv.cc:77]   --->   Operation 1438 'icmp' 'icmp_ln786_12' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_151)   --->   "%or_ln786_12 = or i1 %icmp_ln786_12, %xor_ln786_12" [ResNet/biconv.cc:77]   --->   Operation 1439 'or' 'or_ln786_12' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1440 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_151 = and i1 %or_ln786_12, %tmp_735" [ResNet/biconv.cc:77]   --->   Operation 1440 'and' 'and_ln786_151' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_12)   --->   "%or_ln340_12 = or i1 %and_ln786_151, %and_ln785_66" [ResNet/biconv.cc:77]   --->   Operation 1441 'or' 'or_ln340_12' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_170)   --->   "%xor_ln340_12 = xor i1 %and_ln786_151, true" [ResNet/biconv.cc:77]   --->   Operation 1442 'xor' 'xor_ln340_12' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_170)   --->   "%or_ln340_260 = or i1 %and_ln785_66, %xor_ln340_12" [ResNet/biconv.cc:77]   --->   Operation 1443 'or' 'or_ln340_260' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1444 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_12 = select i1 %or_ln340_12, i12 2047, i12 %add_ln703_87" [ResNet/biconv.cc:77]   --->   Operation 1444 'select' 'select_ln340_12' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_170)   --->   "%select_ln388_12 = select i1 %and_ln786_151, i12 -2048, i12 %add_ln703_87" [ResNet/biconv.cc:77]   --->   Operation 1445 'select' 'select_ln388_12' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1446 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_170 = select i1 %or_ln340_260, i12 %select_ln340_12, i12 %select_ln388_12" [ResNet/biconv.cc:77]   --->   Operation 1446 'select' 'select_ln340_170' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1447 [1/1] (1.35ns)   --->   "store i12 %select_ln340_170, i12* %top_12_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1447 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_11 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln77_117 = sext i5 %p_028_12 to i6" [ResNet/biconv.cc:77]   --->   Operation 1448 'sext' 'sext_ln77_117' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln77_118 = sext i5 %tmp1_V_0_13 to i6" [ResNet/biconv.cc:77]   --->   Operation 1449 'sext' 'sext_ln77_118' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln77_119 = sext i5 %tmp2_V_0_13 to i6" [ResNet/biconv.cc:77]   --->   Operation 1450 'sext' 'sext_ln77_119' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln77_120 = sext i5 %tmp3_V_0_13 to i6" [ResNet/biconv.cc:77]   --->   Operation 1451 'sext' 'sext_ln77_120' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln77_121 = sext i5 %tmp4_V_0_13 to i6" [ResNet/biconv.cc:77]   --->   Operation 1452 'sext' 'sext_ln77_121' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln77_122 = sext i5 %tmp5_V_0_13 to i6" [ResNet/biconv.cc:77]   --->   Operation 1453 'sext' 'sext_ln77_122' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln77_123 = sext i5 %tmp6_V_0_13 to i6" [ResNet/biconv.cc:77]   --->   Operation 1454 'sext' 'sext_ln77_123' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln77_124 = sext i5 %tmp7_V_0_13 to i6" [ResNet/biconv.cc:77]   --->   Operation 1455 'sext' 'sext_ln77_124' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln77_125 = sext i5 %tmp8_V_0_13 to i6" [ResNet/biconv.cc:77]   --->   Operation 1456 'sext' 'sext_ln77_125' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1457 [1/1] (3.72ns)   --->   "%p_029_12 = call fastcc i8 @sum_engine(i6 %sext_ln77_117, i6 %sext_ln77_118, i6 %sext_ln77_119, i6 %sext_ln77_120, i6 %sext_ln77_121, i6 %sext_ln77_122, i6 %sext_ln77_123, i6 %sext_ln77_124, i6 %sext_ln77_125)" [ResNet/biconv.cc:77]   --->   Operation 1457 'call' 'p_029_12' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln703_154 = sext i12 %top_13_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1458 'sext' 'sext_ln703_154' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1459 [1/1] (0.00ns)   --->   "%shl_ln728_50 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_12, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1459 'bitconcatenate' 'shl_ln728_50' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1460 [1/1] (0.00ns)   --->   "%zext_ln728_13 = zext i16 %shl_ln728_50 to i18" [ResNet/biconv.cc:77]   --->   Operation 1460 'zext' 'zext_ln728_13' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1461 [1/1] (0.00ns)   --->   "%trunc_ln1192_52 = trunc i8 %p_029_12 to i4" [ResNet/biconv.cc:77]   --->   Operation 1461 'trunc' 'trunc_ln1192_52' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1462 [1/1] (0.00ns)   --->   "%trunc_ln1192_12 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_52, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1462 'bitconcatenate' 'trunc_ln1192_12' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1463 [1/1] (1.01ns)   --->   "%add_ln1192_145 = add nsw i18 %zext_ln728_13, %sext_ln703_154" [ResNet/biconv.cc:77]   --->   Operation 1463 'add' 'add_ln1192_145' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1464 [1/1] (0.00ns)   --->   "%tmp_737 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_145, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1464 'bitselect' 'tmp_737' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1465 [1/1] (0.96ns)   --->   "%add_ln703_88 = add i12 %top_13_V_load, %trunc_ln1192_12" [ResNet/biconv.cc:77]   --->   Operation 1465 'add' 'add_ln703_88' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_738 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_88, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1466 'bitselect' 'tmp_738' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1467 [1/1] (0.00ns)   --->   "%p_Result_82_12 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_145, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1467 'partselect' 'p_Result_82_12' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1468 [1/1] (0.87ns)   --->   "%icmp_ln785_13 = icmp ne i6 %p_Result_82_12, 0" [ResNet/biconv.cc:77]   --->   Operation 1468 'icmp' 'icmp_ln785_13' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_67)   --->   "%or_ln785_13 = or i1 %tmp_738, %icmp_ln785_13" [ResNet/biconv.cc:77]   --->   Operation 1469 'or' 'or_ln785_13' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_67)   --->   "%xor_ln785_13 = xor i1 %tmp_737, true" [ResNet/biconv.cc:77]   --->   Operation 1470 'xor' 'xor_ln785_13' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1471 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_67 = and i1 %or_ln785_13, %xor_ln785_13" [ResNet/biconv.cc:77]   --->   Operation 1471 'and' 'and_ln785_67' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_152)   --->   "%xor_ln786_13 = xor i1 %tmp_738, true" [ResNet/biconv.cc:77]   --->   Operation 1472 'xor' 'xor_ln786_13' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1473 [1/1] (0.87ns)   --->   "%icmp_ln786_13 = icmp ne i6 %p_Result_82_12, -1" [ResNet/biconv.cc:77]   --->   Operation 1473 'icmp' 'icmp_ln786_13' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_152)   --->   "%or_ln786_13 = or i1 %icmp_ln786_13, %xor_ln786_13" [ResNet/biconv.cc:77]   --->   Operation 1474 'or' 'or_ln786_13' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1475 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_152 = and i1 %or_ln786_13, %tmp_737" [ResNet/biconv.cc:77]   --->   Operation 1475 'and' 'and_ln786_152' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%or_ln340_13 = or i1 %and_ln786_152, %and_ln785_67" [ResNet/biconv.cc:77]   --->   Operation 1476 'or' 'or_ln340_13' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%xor_ln340_13 = xor i1 %and_ln786_152, true" [ResNet/biconv.cc:77]   --->   Operation 1477 'xor' 'xor_ln340_13' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%or_ln340_261 = or i1 %and_ln785_67, %xor_ln340_13" [ResNet/biconv.cc:77]   --->   Operation 1478 'or' 'or_ln340_261' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1479 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_13 = select i1 %or_ln340_13, i12 2047, i12 %add_ln703_88" [ResNet/biconv.cc:77]   --->   Operation 1479 'select' 'select_ln340_13' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%select_ln388_13 = select i1 %and_ln786_152, i12 -2048, i12 %add_ln703_88" [ResNet/biconv.cc:77]   --->   Operation 1480 'select' 'select_ln388_13' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1481 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_171 = select i1 %or_ln340_261, i12 %select_ln340_13, i12 %select_ln388_13" [ResNet/biconv.cc:77]   --->   Operation 1481 'select' 'select_ln340_171' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1482 [1/1] (1.35ns)   --->   "store i12 %select_ln340_171, i12* %top_13_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1482 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_11 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln77_126 = sext i5 %p_028_13 to i6" [ResNet/biconv.cc:77]   --->   Operation 1483 'sext' 'sext_ln77_126' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln77_127 = sext i5 %tmp1_V_0_14 to i6" [ResNet/biconv.cc:77]   --->   Operation 1484 'sext' 'sext_ln77_127' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln77_128 = sext i5 %tmp2_V_0_14 to i6" [ResNet/biconv.cc:77]   --->   Operation 1485 'sext' 'sext_ln77_128' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln77_129 = sext i5 %tmp3_V_0_14 to i6" [ResNet/biconv.cc:77]   --->   Operation 1486 'sext' 'sext_ln77_129' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln77_130 = sext i5 %tmp4_V_0_14 to i6" [ResNet/biconv.cc:77]   --->   Operation 1487 'sext' 'sext_ln77_130' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln77_131 = sext i5 %tmp5_V_0_14 to i6" [ResNet/biconv.cc:77]   --->   Operation 1488 'sext' 'sext_ln77_131' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln77_132 = sext i5 %tmp6_V_0_14 to i6" [ResNet/biconv.cc:77]   --->   Operation 1489 'sext' 'sext_ln77_132' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1490 [1/1] (0.00ns)   --->   "%sext_ln77_133 = sext i5 %tmp7_V_0_14 to i6" [ResNet/biconv.cc:77]   --->   Operation 1490 'sext' 'sext_ln77_133' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln77_134 = sext i5 %tmp8_V_0_14 to i6" [ResNet/biconv.cc:77]   --->   Operation 1491 'sext' 'sext_ln77_134' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1492 [1/1] (3.72ns)   --->   "%p_029_13 = call fastcc i8 @sum_engine(i6 %sext_ln77_126, i6 %sext_ln77_127, i6 %sext_ln77_128, i6 %sext_ln77_129, i6 %sext_ln77_130, i6 %sext_ln77_131, i6 %sext_ln77_132, i6 %sext_ln77_133, i6 %sext_ln77_134)" [ResNet/biconv.cc:77]   --->   Operation 1492 'call' 'p_029_13' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln703_155 = sext i12 %top_14_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1493 'sext' 'sext_ln703_155' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1494 [1/1] (0.00ns)   --->   "%shl_ln728_51 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_13, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1494 'bitconcatenate' 'shl_ln728_51' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln728_14 = zext i16 %shl_ln728_51 to i18" [ResNet/biconv.cc:77]   --->   Operation 1495 'zext' 'zext_ln728_14' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln1192_53 = trunc i8 %p_029_13 to i4" [ResNet/biconv.cc:77]   --->   Operation 1496 'trunc' 'trunc_ln1192_53' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1497 [1/1] (0.00ns)   --->   "%trunc_ln1192_13 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_53, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1497 'bitconcatenate' 'trunc_ln1192_13' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1498 [1/1] (1.01ns)   --->   "%add_ln1192_146 = add nsw i18 %zext_ln728_14, %sext_ln703_155" [ResNet/biconv.cc:77]   --->   Operation 1498 'add' 'add_ln1192_146' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1499 [1/1] (0.00ns)   --->   "%tmp_739 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_146, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1499 'bitselect' 'tmp_739' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1500 [1/1] (0.96ns)   --->   "%add_ln703_89 = add i12 %top_14_V_load, %trunc_ln1192_13" [ResNet/biconv.cc:77]   --->   Operation 1500 'add' 'add_ln703_89' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_740 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_89, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1501 'bitselect' 'tmp_740' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1502 [1/1] (0.00ns)   --->   "%p_Result_82_13 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_146, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1502 'partselect' 'p_Result_82_13' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1503 [1/1] (0.87ns)   --->   "%icmp_ln785_14 = icmp ne i6 %p_Result_82_13, 0" [ResNet/biconv.cc:77]   --->   Operation 1503 'icmp' 'icmp_ln785_14' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_68)   --->   "%or_ln785_14 = or i1 %tmp_740, %icmp_ln785_14" [ResNet/biconv.cc:77]   --->   Operation 1504 'or' 'or_ln785_14' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_68)   --->   "%xor_ln785_14 = xor i1 %tmp_739, true" [ResNet/biconv.cc:77]   --->   Operation 1505 'xor' 'xor_ln785_14' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1506 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_68 = and i1 %or_ln785_14, %xor_ln785_14" [ResNet/biconv.cc:77]   --->   Operation 1506 'and' 'and_ln785_68' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%xor_ln786_14 = xor i1 %tmp_740, true" [ResNet/biconv.cc:77]   --->   Operation 1507 'xor' 'xor_ln786_14' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1508 [1/1] (0.87ns)   --->   "%icmp_ln786_14 = icmp ne i6 %p_Result_82_13, -1" [ResNet/biconv.cc:77]   --->   Operation 1508 'icmp' 'icmp_ln786_14' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%or_ln786_14 = or i1 %icmp_ln786_14, %xor_ln786_14" [ResNet/biconv.cc:77]   --->   Operation 1509 'or' 'or_ln786_14' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1510 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_153 = and i1 %or_ln786_14, %tmp_739" [ResNet/biconv.cc:77]   --->   Operation 1510 'and' 'and_ln786_153' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%or_ln340_14 = or i1 %and_ln786_153, %and_ln785_68" [ResNet/biconv.cc:77]   --->   Operation 1511 'or' 'or_ln340_14' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_172)   --->   "%xor_ln340_14 = xor i1 %and_ln786_153, true" [ResNet/biconv.cc:77]   --->   Operation 1512 'xor' 'xor_ln340_14' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_172)   --->   "%or_ln340_262 = or i1 %and_ln785_68, %xor_ln340_14" [ResNet/biconv.cc:77]   --->   Operation 1513 'or' 'or_ln340_262' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1514 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_14 = select i1 %or_ln340_14, i12 2047, i12 %add_ln703_89" [ResNet/biconv.cc:77]   --->   Operation 1514 'select' 'select_ln340_14' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_172)   --->   "%select_ln388_14 = select i1 %and_ln786_153, i12 -2048, i12 %add_ln703_89" [ResNet/biconv.cc:77]   --->   Operation 1515 'select' 'select_ln388_14' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1516 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_172 = select i1 %or_ln340_262, i12 %select_ln340_14, i12 %select_ln388_14" [ResNet/biconv.cc:77]   --->   Operation 1516 'select' 'select_ln340_172' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1517 [1/1] (1.35ns)   --->   "store i12 %select_ln340_172, i12* %top_14_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1517 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_11 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln77_135 = sext i5 %p_028_14 to i6" [ResNet/biconv.cc:77]   --->   Operation 1518 'sext' 'sext_ln77_135' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln77_136 = sext i5 %tmp1_V_0_s to i6" [ResNet/biconv.cc:77]   --->   Operation 1519 'sext' 'sext_ln77_136' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln77_137 = sext i5 %tmp2_V_0_s to i6" [ResNet/biconv.cc:77]   --->   Operation 1520 'sext' 'sext_ln77_137' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln77_138 = sext i5 %tmp3_V_0_s to i6" [ResNet/biconv.cc:77]   --->   Operation 1521 'sext' 'sext_ln77_138' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln77_139 = sext i5 %tmp4_V_0_s to i6" [ResNet/biconv.cc:77]   --->   Operation 1522 'sext' 'sext_ln77_139' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1523 [1/1] (0.00ns)   --->   "%sext_ln77_140 = sext i5 %tmp5_V_0_s to i6" [ResNet/biconv.cc:77]   --->   Operation 1523 'sext' 'sext_ln77_140' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln77_141 = sext i5 %tmp6_V_0_s to i6" [ResNet/biconv.cc:77]   --->   Operation 1524 'sext' 'sext_ln77_141' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln77_142 = sext i5 %tmp7_V_0_s to i6" [ResNet/biconv.cc:77]   --->   Operation 1525 'sext' 'sext_ln77_142' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln77_143 = sext i5 %tmp8_V_0_s to i6" [ResNet/biconv.cc:77]   --->   Operation 1526 'sext' 'sext_ln77_143' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1527 [1/1] (3.72ns)   --->   "%p_029_14 = call fastcc i8 @sum_engine(i6 %sext_ln77_135, i6 %sext_ln77_136, i6 %sext_ln77_137, i6 %sext_ln77_138, i6 %sext_ln77_139, i6 %sext_ln77_140, i6 %sext_ln77_141, i6 %sext_ln77_142, i6 %sext_ln77_143)" [ResNet/biconv.cc:77]   --->   Operation 1527 'call' 'p_029_14' <Predicate = (!icmp_ln60)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln703_156 = sext i12 %top_15_V_load to i18" [ResNet/biconv.cc:77]   --->   Operation 1528 'sext' 'sext_ln703_156' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1529 [1/1] (0.00ns)   --->   "%shl_ln728_52 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_14, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1529 'bitconcatenate' 'shl_ln728_52' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln728_15 = zext i16 %shl_ln728_52 to i18" [ResNet/biconv.cc:77]   --->   Operation 1530 'zext' 'zext_ln728_15' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1531 [1/1] (0.00ns)   --->   "%trunc_ln1192_54 = trunc i8 %p_029_14 to i4" [ResNet/biconv.cc:77]   --->   Operation 1531 'trunc' 'trunc_ln1192_54' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln1192_14 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_54, i8 0)" [ResNet/biconv.cc:77]   --->   Operation 1532 'bitconcatenate' 'trunc_ln1192_14' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1533 [1/1] (1.01ns)   --->   "%add_ln1192_147 = add nsw i18 %zext_ln728_15, %sext_ln703_156" [ResNet/biconv.cc:77]   --->   Operation 1533 'add' 'add_ln1192_147' <Predicate = (!icmp_ln60)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1534 [1/1] (0.00ns)   --->   "%tmp_741 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_147, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1534 'bitselect' 'tmp_741' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1535 [1/1] (0.96ns)   --->   "%add_ln703_90 = add i12 %top_15_V_load, %trunc_ln1192_14" [ResNet/biconv.cc:77]   --->   Operation 1535 'add' 'add_ln703_90' <Predicate = (!icmp_ln60)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1536 [1/1] (0.00ns)   --->   "%tmp_742 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_90, i32 11)" [ResNet/biconv.cc:77]   --->   Operation 1536 'bitselect' 'tmp_742' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1537 [1/1] (0.00ns)   --->   "%p_Result_82_14 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_147, i32 12, i32 17)" [ResNet/biconv.cc:77]   --->   Operation 1537 'partselect' 'p_Result_82_14' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1538 [1/1] (0.87ns)   --->   "%icmp_ln785_15 = icmp ne i6 %p_Result_82_14, 0" [ResNet/biconv.cc:77]   --->   Operation 1538 'icmp' 'icmp_ln785_15' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_69)   --->   "%or_ln785_15 = or i1 %tmp_742, %icmp_ln785_15" [ResNet/biconv.cc:77]   --->   Operation 1539 'or' 'or_ln785_15' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_69)   --->   "%xor_ln785_15 = xor i1 %tmp_741, true" [ResNet/biconv.cc:77]   --->   Operation 1540 'xor' 'xor_ln785_15' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1541 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_69 = and i1 %or_ln785_15, %xor_ln785_15" [ResNet/biconv.cc:77]   --->   Operation 1541 'and' 'and_ln785_69' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_154)   --->   "%xor_ln786_15 = xor i1 %tmp_742, true" [ResNet/biconv.cc:77]   --->   Operation 1542 'xor' 'xor_ln786_15' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1543 [1/1] (0.87ns)   --->   "%icmp_ln786_15 = icmp ne i6 %p_Result_82_14, -1" [ResNet/biconv.cc:77]   --->   Operation 1543 'icmp' 'icmp_ln786_15' <Predicate = (!icmp_ln60)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_154)   --->   "%or_ln786_15 = or i1 %icmp_ln786_15, %xor_ln786_15" [ResNet/biconv.cc:77]   --->   Operation 1544 'or' 'or_ln786_15' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1545 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_154 = and i1 %or_ln786_15, %tmp_741" [ResNet/biconv.cc:77]   --->   Operation 1545 'and' 'and_ln786_154' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_15)   --->   "%or_ln340_15 = or i1 %and_ln786_154, %and_ln785_69" [ResNet/biconv.cc:77]   --->   Operation 1546 'or' 'or_ln340_15' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%xor_ln340_15 = xor i1 %and_ln786_154, true" [ResNet/biconv.cc:77]   --->   Operation 1547 'xor' 'xor_ln340_15' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%or_ln340_263 = or i1 %and_ln785_69, %xor_ln340_15" [ResNet/biconv.cc:77]   --->   Operation 1548 'or' 'or_ln340_263' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1549 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_15 = select i1 %or_ln340_15, i12 2047, i12 %add_ln703_90" [ResNet/biconv.cc:77]   --->   Operation 1549 'select' 'select_ln340_15' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%select_ln388_15 = select i1 %and_ln786_154, i12 -2048, i12 %add_ln703_90" [ResNet/biconv.cc:77]   --->   Operation 1550 'select' 'select_ln388_15' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1551 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_173 = select i1 %or_ln340_263, i12 %select_ln340_15, i12 %select_ln388_15" [ResNet/biconv.cc:77]   --->   Operation 1551 'select' 'select_ln340_173' <Predicate = (!icmp_ln60)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1552 [1/1] (1.35ns)   --->   "store i12 %select_ln340_173, i12* %top_15_V_addr, align 2" [ResNet/biconv.cc:77]   --->   Operation 1552 'store' <Predicate = (!icmp_ln60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_11 : Operation 1553 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4278, i32 %tmp_s)" [ResNet/biconv.cc:79]   --->   Operation 1553 'specregionend' 'empty_43' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 1554 [1/1] (0.00ns)   --->   "br label %1" [ResNet/biconv.cc:61]   --->   Operation 1554 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 1555 [1/1] (0.00ns)   --->   "ret void" [ResNet/biconv.cc:81]   --->   Operation 1555 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ResNet/biconv.cc:60) with incoming values : ('add_ln60', ResNet/biconv.cc:60) [189]  (0.755 ns)

 <State 2>: 3.59ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', ResNet/biconv.cc:69) [191]  (0 ns)
	'icmp' operation ('icmp_ln61', ResNet/biconv.cc:61) [198]  (0.877 ns)
	'select' operation ('select_ln65', ResNet/biconv.cc:65) [199]  (0.48 ns)
	'add' operation ('add_ln67_1', ResNet/biconv.cc:67) [249]  (0.878 ns)
	'getelementptr' operation ('bottom_0_V_addr', ResNet/biconv.cc:67) [252]  (0 ns)
	'load' operation ('bottom_0_V_load', ResNet/biconv.cc:67) on array 'bottom_0_V' [300]  (1.35 ns)

 <State 3>: 3.97ns
The critical path consists of the following:
	'load' operation ('bottom_0_V_load', ResNet/biconv.cc:67) on array 'bottom_0_V' [300]  (1.35 ns)
	'mux' operation ('tmp_178', ResNet/biconv.cc:67) [306]  (0.824 ns)
	'call' operation ('p_s', ResNet/biconv.cc:67) to 'compute_engine_16' [308]  (1.79 ns)

 <State 4>: 3.97ns
The critical path consists of the following:
	'load' operation ('bottom_0_V_load_2', ResNet/biconv.cc:69) on array 'bottom_0_V' [318]  (1.35 ns)
	'mux' operation ('tmp_180', ResNet/biconv.cc:69) [324]  (0.824 ns)
	'call' operation ('tmp2_V', ResNet/biconv.cc:69) to 'compute_engine_16' [326]  (1.79 ns)

 <State 5>: 3.97ns
The critical path consists of the following:
	'load' operation ('bottom_0_V_load_4', ResNet/biconv.cc:71) on array 'bottom_0_V' [336]  (1.35 ns)
	'mux' operation ('tmp_182', ResNet/biconv.cc:71) [342]  (0.824 ns)
	'call' operation ('tmp4_V', ResNet/biconv.cc:71) to 'compute_engine_16' [344]  (1.79 ns)

 <State 6>: 3.97ns
The critical path consists of the following:
	'load' operation ('bottom_0_V_load_6', ResNet/biconv.cc:73) on array 'bottom_0_V' [354]  (1.35 ns)
	'mux' operation ('tmp_184', ResNet/biconv.cc:73) [360]  (0.824 ns)
	'call' operation ('tmp6_V', ResNet/biconv.cc:73) to 'compute_engine_16' [362]  (1.79 ns)

 <State 7>: 3.97ns
The critical path consists of the following:
	'load' operation ('bottom_0_V_load_8', ResNet/biconv.cc:75) on array 'bottom_0_V' [372]  (1.35 ns)
	'mux' operation ('tmp_186', ResNet/biconv.cc:75) [378]  (0.824 ns)
	'call' operation ('tmp8_V', ResNet/biconv.cc:75) to 'compute_engine_16' [380]  (1.79 ns)

 <State 8>: 8.58ns
The critical path consists of the following:
	'call' operation ('tmp8_V', ResNet/biconv.cc:75) to 'compute_engine_16' [380]  (2.97 ns)
	'call' operation ('p_3', ResNet/biconv.cc:77) to 'sum_engine' [390]  (3.73 ns)
	'add' operation ('add_ln1192', ResNet/biconv.cc:77) [396]  (1.02 ns)
	'icmp' operation ('icmp_ln785', ResNet/biconv.cc:77) [401]  (0.87 ns)

 <State 9>: 8.16ns
The critical path consists of the following:
	'call' operation ('p_029_4', ResNet/biconv.cc:77) to 'sum_engine' [606]  (3.73 ns)
	'add' operation ('add_ln1192_136', ResNet/biconv.cc:77) [612]  (1.02 ns)
	'icmp' operation ('icmp_ln785_4', ResNet/biconv.cc:77) [617]  (0.87 ns)
	'or' operation ('or_ln785_4', ResNet/biconv.cc:77) [618]  (0 ns)
	'and' operation ('and_ln785_58', ResNet/biconv.cc:77) [620]  (0.331 ns)
	'or' operation ('or_ln340_4', ResNet/biconv.cc:77) [625]  (0 ns)
	'select' operation ('select_ln340_4', ResNet/biconv.cc:77) [628]  (0.431 ns)
	'select' operation ('select_ln340_162', ResNet/biconv.cc:77) [630]  (0.431 ns)
	'store' operation ('store_ln77', ResNet/biconv.cc:77) of variable 'select_ln340_162', ResNet/biconv.cc:77 on array 'top_4_V' [631]  (1.35 ns)

 <State 10>: 8.16ns
The critical path consists of the following:
	'call' operation ('p_029_8', ResNet/biconv.cc:77) to 'sum_engine' [822]  (3.73 ns)
	'add' operation ('add_ln1192_140', ResNet/biconv.cc:77) [828]  (1.02 ns)
	'icmp' operation ('icmp_ln786_8', ResNet/biconv.cc:77) [838]  (0.87 ns)
	'or' operation ('or_ln786_8', ResNet/biconv.cc:77) [839]  (0 ns)
	'and' operation ('and_ln786_147', ResNet/biconv.cc:77) [840]  (0.331 ns)
	'or' operation ('or_ln340_8', ResNet/biconv.cc:77) [841]  (0 ns)
	'select' operation ('select_ln340_8', ResNet/biconv.cc:77) [844]  (0.431 ns)
	'select' operation ('select_ln340_166', ResNet/biconv.cc:77) [846]  (0.431 ns)
	'store' operation ('store_ln77', ResNet/biconv.cc:77) of variable 'select_ln340_166', ResNet/biconv.cc:77 on array 'top_8_V' [847]  (1.35 ns)

 <State 11>: 8.16ns
The critical path consists of the following:
	'call' operation ('p_029_11', ResNet/biconv.cc:77) to 'sum_engine' [1038]  (3.73 ns)
	'add' operation ('add_ln1192_144', ResNet/biconv.cc:77) [1044]  (1.02 ns)
	'icmp' operation ('icmp_ln785_12', ResNet/biconv.cc:77) [1049]  (0.87 ns)
	'or' operation ('or_ln785_12', ResNet/biconv.cc:77) [1050]  (0 ns)
	'and' operation ('and_ln785_66', ResNet/biconv.cc:77) [1052]  (0.331 ns)
	'or' operation ('or_ln340_12', ResNet/biconv.cc:77) [1057]  (0 ns)
	'select' operation ('select_ln340_12', ResNet/biconv.cc:77) [1060]  (0.431 ns)
	'select' operation ('select_ln340_170', ResNet/biconv.cc:77) [1062]  (0.431 ns)
	'store' operation ('store_ln77', ResNet/biconv.cc:77) of variable 'select_ln340_170', ResNet/biconv.cc:77 on array 'top_12_V' [1063]  (1.35 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
