 entity clock is
     Port (clk: in  STD_LOGIC;
           rst: in  STD_LOGIC;
           led1: out  STD_LOGIC_VECTOR (6 downto 0);
           led2: out  STD_LOGIC_VECTOR (6 downto 0);
+          out_datas: out STD_LOGIC_VECTOR(4095 downto 0);
+          monitor: out STD_LOGIC_VECTOR(63 downto 0)
          );
 end clock;
 architecture Behavioral of clock is
 ...
 begin
+    out_datas(9 downto 0) <= microsecond(9 downto 0);
+    out_datas(15 downto 10) <= (others => '0');
+    out_datas(25 downto 16) <= millisecond(9 downto 0);
+    out_datas(31 downto 26) <= (others => '0');
+    out_datas(37 downto 32) <= second(5 downto 0);
+    out_datas(39 downto 38) <= (others => '0');
+    out_datas(4095 downto 40) <= (others => '0');
+    monitor <= X"0000" & "000000" & microsecond & 
+               "000000" & millisecond & "0000000000" & second;
 ...
 end Behavioral;
