# vsim bench_top "+UVM_TESTNAME=base_test" -c 
# Start time: 09:08:46 on May 08,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Sim-64
# //  Version 10.6a win64 Mar 16 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.pipe_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.pipe_pkg(fast)
# Loading work.bench_top_sv_unit(fast)
# Loading work.bench_top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading C:/questasim64_10.6a/uvm-1.1d\win64\uvm_dpi.dll
# QuestaSim-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 09:08:54 on May 08,2017
# vlog dut_enb.sv 
# ** Error: (vlog-7) Failed to open design unit file "dut_enb.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:08:55 on May 08,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/questasim64_10.6a/win64/vlog failed.
# Break key hit
# ahb_driver.sv
# ahb_sequencer.sv
# ahb_transfer.sv
# ahb_transfer_cadence.sv
# bench_top.sv
# common_header.svh
# data_packet.sv
# do_compile.do
# dut_env.sv
# pic
# pipe.sv
# pipe_agent.sv
# pipe_coverage.sv
# pipe_driver.sv
# pipe_env.sv
# pipe_if.sv
# pipe_monitor.sv
# pipe_pkg.svh
# pipe_scoreboard.sv
# pipe_sequence_lib.sv
# pipe_sequencer.sv
# pipe_test_lib.sv
# transcript
# vsim_stacktrace.vstf
# work
# QuestaSim-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 09:09:25 on May 08,2017
# vlog dut_env.sv 
# ** Note: (vlog-2286) common_header.svh(5): Using implicit +incdir+C:/questasim64_10.6a/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at dut_env.sv(5)
# ** while parsing file included at pipe_env.sv(6)
# ** while parsing file included at pipe_agent.sv(5)
# ** while parsing file included at pipe_sequencer.sv(5)
# ** at data_packet.sv(32): (vlog-2269) Unterminated string literal continues onto next line 32.
# ** Warning: ** while parsing file included at dut_env.sv(5)
# ** while parsing file included at pipe_env.sv(6)
# ** while parsing file included at pipe_agent.sv(5)
# ** while parsing file included at pipe_sequencer.sv(5)
# ** while parsing macro expansion: 'uvm_info' starting at data_packet.sv(32)
# ** at data_packet.sv(35): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at dut_env.sv(5)
# ** while parsing file included at pipe_env.sv(6)
# ** while parsing file included at pipe_agent.sv(6)
# ** while parsing file included at pipe_driver.sv(5)
# ** at data_packet.sv(32): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at dut_env.sv(5)
# ** while parsing file included at pipe_env.sv(6)
# ** while parsing file included at pipe_agent.sv(7)
# ** while parsing file included at pipe_monitor.sv(5)
# ** at data_packet.sv(32): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: ** while parsing file included at dut_env.sv(6)
# ** while parsing file included at pipe_scoreboard.sv(5)
# ** at data_packet.sv(32): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: common_header.svh(4): (vlog-13233) Design unit "dut_env_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# 
# Top level modules:
# 	--none--
# End time: 09:09:26 on May 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# End time: 09:09:33 on May 08,2017, Elapsed time: 0:00:47
# Errors: 2, Warnings: 6
# vsim bench_top "+UVM_TESTNAME=base_test" 
# Start time: 09:09:33 on May 08,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.pipe_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.pipe_pkg(fast)
# Loading work.bench_top_sv_unit(fast)
# Loading work.bench_top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading C:/questasim64_10.6a/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test base_test...
# UVM_INFO dut_env.sv(34) @ 0: uvm_test_top.env [uvm_test_top.env] Build stage complete.
# UVM_INFO pipe_scoreboard.sv(30) @ 0: uvm_test_top.env.sb [uvm_test_top.env.sb] Build stage complete.
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 0 ns  Iteration: 15  Process: /uvm_pkg::uvm_phase::m_run_phases/#FORK#1847_ff832bc6 File: C:/questasim64_10.6a/win64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh
# Fatal error in Function pipe_pkg/dut_env::connect_phase at dut_env.sv line 39
# 
# HDL call sequence:
# Stopped at dut_env.sv 39 Function pipe_pkg/dut_env::connect_phase
# called from  C:/questasim64_10.6a/win64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 96 Function uvm_pkg/uvm_connect_phase::exec_func
# called from  C:/questasim64_10.6a/win64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 108 Function uvm_pkg/uvm_bottomup_phase::execute
# called from  C:/questasim64_10.6a/win64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 81 Function uvm_pkg/uvm_bottomup_phase::traverse
# called from  C:/questasim64_10.6a/win64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 61 Function uvm_pkg/uvm_bottomup_phase::traverse
# called from  C:/questasim64_10.6a/win64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 61 Function uvm_pkg/uvm_bottomup_phase::traverse
# called from  C:/questasim64_10.6a/win64/../verilog_src/uvm-1.1d/src/base/uvm_phase.svh 1156 Task uvm_pkg/uvm_phase::execute_phase
# called from  C:/questasim64_10.6a/win64/../verilog_src/uvm-1.1d/src/base/uvm_phase.svh 1847 Task uvm_pkg/uvm_phase::m_run_phases
# 
# End time: 09:09:56 on May 08,2017, Elapsed time: 0:00:23
# Errors: 2, Warnings: 0
