Return-Path: <linux-tegra-owner@vger.kernel.org>
X-Original-To: lists+linux-tegra@lfdr.de
Delivered-To: lists+linux-tegra@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id 37A4629ADC4
	for <lists+linux-tegra@lfdr.de>; Tue, 27 Oct 2020 14:48:20 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1752523AbgJ0NsM (ORCPT <rfc822;lists+linux-tegra@lfdr.de>);
        Tue, 27 Oct 2020 09:48:12 -0400
Received: from mail-ej1-f68.google.com ([209.85.218.68]:34905 "EHLO
        mail-ej1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1752521AbgJ0NsM (ORCPT
        <rfc822;linux-tegra@vger.kernel.org>);
        Tue, 27 Oct 2020 09:48:12 -0400
Received: by mail-ej1-f68.google.com with SMTP id p5so2337010ejj.2;
        Tue, 27 Oct 2020 06:48:09 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=date:from:to:cc:subject:message-id:references:mime-version
         :content-disposition:in-reply-to:user-agent;
        bh=/FTHZdzvqCseo98fRgDOb6fRX9suqxJ/WwgCBZT0Cm8=;
        b=Hvt3Tf0TC+5W1qfI97WIOnRuW9+7iWPJMa754njMXL4UhU57uiA1AZDMx3yVUxcdg4
         pJCccGj0VtZ2OJhWipWNU6qmKZi7U4WC7dOnA4PIWTWNlVD98ACT7WPsy/2ZAd+ubQmj
         1XDwUH5qEajyuVg2bkPWQBIvofJSLjv5hledn9IrdsdIIpgVgRczLujoWZLHNMpELmkA
         Jslu8hu23Go839sbhREvuNQk97xFCUmMEn3gI3nM/EKx8Ng/UhMR3K2LRrbfDreIUOiw
         o/BVfb/zlDdRFXFgJUn/awCYd0ivf7KH6lZEw8PHXYwAY5kzHEFEm/4XYjtutvLbb6c0
         mNGw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:date:from:to:cc:subject:message-id:references
         :mime-version:content-disposition:in-reply-to:user-agent;
        bh=/FTHZdzvqCseo98fRgDOb6fRX9suqxJ/WwgCBZT0Cm8=;
        b=RTk7VnlGjoSx6Jtw1eCYt6h/uHf9/ixdi6uow2KbZbNUG+GbqDWqrpZ5Y/hlHgpZ+S
         Mn0p0/XOTqW51mUoR0+BYwSMuv6CanRY2zKSoVUbBPkmRf4hPE0cMBq00nsAXNUg1h14
         +F78es4J+0boqrX/8RBnR9by+XRMDZWGGPdg9y8fZjz7TukJHGbqIvWua4K+glj4qUPy
         ZxEK4OwxWqAIu6KXl5dkCVsyUr0PLTKPWJS7Mf15XFnlJk4hF+3Yscb8pBugkPDYafk6
         dT8/uiCCQRN2AMWT44JL4rwndk2nqpwGTaeZuBRw/cA0aabC1dk/+fljRt19DDRD5fhZ
         1oXw==
X-Gm-Message-State: AOAM532fB2ONeTLLoqQ8W4zeQX9OhcpTIVFH1Q7rGcMUUWqItRME5tfr
        3N0ZcqZruWCGRy5WOZD1pVk=
X-Google-Smtp-Source: ABdhPJyPkOft8TbKPYvQCS1QSA6hi7IuaN8bPx6S0Pds6rTEf2atLpBjKnIb6RBkuX2ueZYRYKCrlg==
X-Received: by 2002:a17:906:364d:: with SMTP id r13mr2389799ejb.521.1603806488859;
        Tue, 27 Oct 2020 06:48:08 -0700 (PDT)
Received: from localhost ([217.111.27.204])
        by smtp.gmail.com with ESMTPSA id p3sm1014684edy.38.2020.10.27.06.48.06
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Tue, 27 Oct 2020 06:48:07 -0700 (PDT)
Date:   Tue, 27 Oct 2020 14:48:05 +0100
From:   Thierry Reding <thierry.reding@gmail.com>
To:     Dmitry Osipenko <digetx@gmail.com>
Cc:     Jonathan Hunter <jonathanh@nvidia.com>,
        Georgi Djakov <georgi.djakov@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>,
        Peter De Schrijver <pdeschrijver@nvidia.com>,
        MyungJoo Ham <myungjoo.ham@samsung.com>,
        Kyungmin Park <kyungmin.park@samsung.com>,
        Chanwoo Choi <cw00.choi@samsung.com>,
        Mikko Perttunen <cyndis@kapsi.fi>,
        Viresh Kumar <vireshk@kernel.org>,
        Peter Geis <pgwipeout@gmail.com>,
        Nicolas Chauvet <kwizart@gmail.com>,
        Krzysztof Kozlowski <krzk@kernel.org>,
        linux-tegra@vger.kernel.org, linux-pm@vger.kernel.org,
        linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
        devicetree@vger.kernel.org
Subject: Re: [PATCH v6 29/52] memory: tegra-mc: Add interconnect framework
Message-ID: <20201027134805.GJ1822510@ulmo>
References: <20201025221735.3062-1-digetx@gmail.com>
 <20201025221735.3062-30-digetx@gmail.com>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
        protocol="application/pgp-signature"; boundary="jIYo0VRlfdMI9fLa"
Content-Disposition: inline
In-Reply-To: <20201025221735.3062-30-digetx@gmail.com>
User-Agent: Mutt/1.14.7 (2020-08-29)
Precedence: bulk
List-ID: <linux-tegra.vger.kernel.org>
X-Mailing-List: linux-tegra@vger.kernel.org


--jIYo0VRlfdMI9fLa
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Mon, Oct 26, 2020 at 01:17:12AM +0300, Dmitry Osipenko wrote:
> Now Memory Controller is a memory interconnection provider. This allows
> us to use interconnect API for tuning of memory configuration. This patch
> adds common ICC core and adds hooks which should be implemented by the SoC
> drivers.
>=20
> Tested-by: Peter Geis <pgwipeout@gmail.com>
> Tested-by: Nicolas Chauvet <kwizart@gmail.com>
> Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
> ---
>  drivers/memory/tegra/Kconfig |   1 +
>  drivers/memory/tegra/mc.c    | 129 +++++++++++++++++++++++++++++++++++
>  drivers/memory/tegra/mc.h    |   8 +++
>  include/soc/tegra/mc.h       |  16 +++++
>  4 files changed, 154 insertions(+)
>=20
> diff --git a/drivers/memory/tegra/Kconfig b/drivers/memory/tegra/Kconfig
> index 9f0a96bf9ccc..b38e5255effe 100644
> --- a/drivers/memory/tegra/Kconfig
> +++ b/drivers/memory/tegra/Kconfig
> @@ -3,6 +3,7 @@ config TEGRA_MC
>  	bool "NVIDIA Tegra Memory Controller support"
>  	default y
>  	depends on ARCH_TEGRA
> +	select INTERCONNECT
>  	help
>  	  This driver supports the Memory Controller (MC) hardware found on
>  	  NVIDIA Tegra SoCs.
> diff --git a/drivers/memory/tegra/mc.c b/drivers/memory/tegra/mc.c
> index 12ea2c79205a..53d61b05ebf8 100644
> --- a/drivers/memory/tegra/mc.c
> +++ b/drivers/memory/tegra/mc.c
> @@ -639,6 +639,133 @@ static __maybe_unused irqreturn_t tegra20_mc_irq(in=
t irq, void *data)
>  	return IRQ_HANDLED;
>  }
> =20
> +static struct icc_node_data *
> +tegra_mc_of_icc_xlate_extended(struct of_phandle_args *spec, void *data)
> +{
> +	struct icc_provider *provider =3D data;
> +	unsigned int idx =3D spec->args[0];
> +	struct icc_node_data *ndata;
> +	struct icc_node *node;
> +
> +	list_for_each_entry(node, &provider->nodes, node_list) {
> +		if (node->id !=3D idx)
> +			continue;
> +
> +		ndata =3D kzalloc(sizeof(*ndata), GFP_KERNEL);
> +		if (!ndata)
> +			return ERR_PTR(-ENOMEM);
> +
> +		ndata->node =3D node;
> +
> +		/* these clients are isochronous by default on all SoCs */
> +		if (strstarts(node->name, "display") ||
> +		    strstarts(node->name, "ptc") ||
> +		    strstarts(node->name, "vi"))
> +			ndata->tag =3D TEGRA_MC_ICC_TAG_ISO;

This looks like something that might be better left to the drivers to
decide. Doing this here seems okay for now, but I suspect that this will
get fairly complicated to keep accurate as we add more clients later on.

> +
> +		return ndata;
> +	}
> +
> +	pr_err("%s: invalid client index %u\n", __func__, idx);

Perhaps use "dev_err(provider->dev, ...);"?

> +
> +	return ERR_PTR(-EINVAL);
> +}
> +
> +/*
> + * Memory Controller (MC) has few Memory Clients that are issuing memory
> + * bandwidth allocation requests to the MC interconnect provider. The MC
> + * provider aggregates the requests and then sends the aggregated request
> + * up to the External Memory Controller (EMC) interconnect provider which
> + * re-configures hardware interface to External Memory (EMEM) in accorda=
nce
> + * to the required bandwidth. Each MC interconnect node represents an
> + * individual Memory Client.
> + *
> + * Memory interconnect topology:
> + *
> + *               +----+
> + * +--------+    |    |
> + * | TEXSRD +--->+    |
> + * +--------+    |    |
> + *               |    |    +-----+    +------+
> + *    ...        | MC +--->+ EMC +--->+ EMEM |
> + *               |    |    +-----+    +------+
> + * +--------+    |    |
> + * | DISP.. +--->+    |
> + * +--------+    |    |
> + *               +----+
> + */
> +static int tegra_mc_interconnect_setup(struct tegra_mc *mc)
> +{
> +	struct icc_node *node;
> +	unsigned int i;
> +	int err;
> +
> +	/* older device-trees don't have interconnect properties */
> +	if (!of_find_property(mc->dev->of_node, "#interconnect-cells", NULL) ||
> +	    !mc->soc->icc_ops)
> +		return 0;

This indicates that this property is indeed optional, so the bindings
should reflect that.

> +
> +	mc->provider.dev =3D mc->dev;
> +	mc->provider.data =3D &mc->provider;
> +	mc->provider.set =3D mc->soc->icc_ops->set;
> +	mc->provider.aggregate =3D mc->soc->icc_ops->aggregate;
> +	mc->provider.xlate_extended =3D tegra_mc_of_icc_xlate_extended;
> +
> +	err =3D icc_provider_add(&mc->provider);
> +	if (err)
> +		goto err_msg;
> +
> +	/* create Memory Controller node */
> +	node =3D icc_node_create(TEGRA_ICC_MC);
> +	err =3D PTR_ERR_OR_ZERO(node);
> +	if (err)
> +		goto del_provider;
> +
> +	node->name =3D "Memory Controller";
> +	icc_node_add(node, &mc->provider);
> +
> +	/* link Memory Controller to External Memory Controller */
> +	err =3D icc_link_create(node, TEGRA_ICC_EMC);
> +	if (err)
> +		goto remove_nodes;
> +
> +	for (i =3D 0; i < mc->soc->num_clients; i++) {
> +		/* create MC client node */
> +		node =3D icc_node_create(mc->soc->clients[i].id);
> +		err =3D PTR_ERR_OR_ZERO(node);
> +		if (err)
> +			goto remove_nodes;
> +
> +		node->name =3D mc->soc->clients[i].name;
> +		icc_node_add(node, &mc->provider);

I'm not fully familiar with how these nodes are set up, but would it be
possible to set the isochronous tag here already? I'd still prefer this
to be up to the drivers because I think that nicely localizes the
device-specific information in the driver, but if that's not an option,
then doing it here, based on lookup data from the MC clients table
sounds like the next best thing.

> +		/* link Memory Client to Memory Controller */
> +		err =3D icc_link_create(node, TEGRA_ICC_MC);
> +		if (err)
> +			goto remove_nodes;
> +	}
> +
> +	/*
> +	 * MC driver is registered too early, so early that generic driver
> +	 * syncing doesn't work for the MC. But it doesn't really matter
> +	 * since syncing works for the EMC drivers, hence the we can sync
> +	 * the MC driver by ourselves and then EMC will complete syncing of
> +	 * the whole ICC state.
> +	 */
> +	icc_sync_state(mc->dev);
> +
> +	return 0;
> +
> +remove_nodes:
> +	icc_nodes_remove(&mc->provider);
> +del_provider:
> +	icc_provider_del(&mc->provider);
> +err_msg:
> +	dev_err(mc->dev, "failed to initialize ICC: %d\n", err);
> +
> +	return err;
> +}
> +
>  static int tegra_mc_probe(struct platform_device *pdev)
>  {
>  	struct resource *res;
> @@ -747,6 +874,8 @@ static int tegra_mc_probe(struct platform_device *pde=
v)
>  		}
>  	}
> =20
> +	tegra_mc_interconnect_setup(mc);

Do you want to check the return value here for errors? If not, might as
well make the function return void.

> +
>  	return 0;
>  }
> =20
> diff --git a/drivers/memory/tegra/mc.h b/drivers/memory/tegra/mc.h
> index afa3ba45c9e6..abeb6a2cc36a 100644
> --- a/drivers/memory/tegra/mc.h
> +++ b/drivers/memory/tegra/mc.h
> @@ -115,4 +115,12 @@ extern const struct tegra_mc_soc tegra132_mc_soc;
>  extern const struct tegra_mc_soc tegra210_mc_soc;
>  #endif
> =20
> +/*
> + * These IDs are for internal use of Tegra's ICC, the values are chosen
> + * such that they don't conflict with the device-tree ICC node IDs.
> + */
> +#define TEGRA_ICC_EMC		1000
> +#define TEGRA_ICC_EMEM		2000
> +#define TEGRA_ICC_MC		3000

Sounds to me like these could equally well be 1000, 1001 and 1002. Why
leave these large holes in the number space?

Thierry

--jIYo0VRlfdMI9fLa
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAABCAAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAl+YJRMACgkQ3SOs138+
s6Et4BAAv24Xi6hJLtqrXMwwXWuVn9rCYMZhjWYKdiD80cw1gpefrEbNXkaMdOAB
fMB0dMlKfaC3oMvx/JMft021wzm3vAU3nTX1agj0dBtclFW7b2ceDUN3nvwMCauy
//6IKx9BArWOPiuHknaqhquBz0lh9WIW+3qJGATp1CDZj49CmsnztA0liOUMI37h
HNEF2aO6M5ghuLfVTxSduviGrhygTaR2lLo7dIVevlU+8tJ9E/bQB1rMCHxHCYOV
49XRJ9kbEPGdgWXmjY7v8ViwIJPO0fax18etKikptMCa+6cGGU6QheUy5b2NjhM8
MylnoiBUaKLLimZeBOmyfiVGtpsd3QxcP6lDPDfntUdh9Tn9OIKCaYYN1C+0pA0c
rC+UdH6z0BZB0hDBQHZJtdYzQAnQWm7HemV026N8bnoKe/3Bc5GiccDIjUUM17Hz
0xrYJJhVcpGFs5iFg4hlk8bnpKspWsaZsG1UVDMrI2KNGxNvgCgidoo0xzXA+3X9
HlVyArZSGR7SwPZh0cpDfLOq3Akmk9PmVImht/AJbpr4CX9BCP+PKPVKCm4Ne5eV
p/rdVsRtQJKiS4T0jov3iEEftDFkDTy+z9bN4PWw3GHTAaqnuaA10oocnyb6Wmqs
ksDd1yf5MHAne18Sn6kti91GBh4tqV0EtPaBHSxfrxMSm6DehhQ=
=m83N
-----END PGP SIGNATURE-----

--jIYo0VRlfdMI9fLa--
