[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Tue Jun  7 19:58:52 2022
[*]
[dumpfile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/exp-00/dump.vcd"
[dumpfile_mtime] "Tue Jun  7 19:58:34 2022"
[dumpfile_size] 78053
[savefile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/exp-00/risc5test.cfg"
[timestart] 0
[size] 1855 1056
[pos] -1 -253
*-15.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] risc5test.
[sst_width] 225
[signals_width] 166
[sst_expanded] 1
[sst_vpaned_height] 321
@200
-Clock & Reset
@28
risc5test.pipe_0.clk
risc5test.pipe_0.rst
@200
-Stage 0
@28
risc5test.pipe_0.st0_ready
risc5test.pipe_0.st0_valid_in
@22
risc5test.pipe_0.st0_data_in[7:0]
@28
risc5test.pipe_0.st0_stall
risc5test.pipe_0.st0_valid_out
@22
risc5test.pipe_0.st0_data_out[7:0]
@200
-Stage 1
@28
risc5test.pipe_0.st1_ready
risc5test.pipe_0.st1_valid_in
@22
risc5test.pipe_0.st1_data_in[7:0]
@28
risc5test.pipe_0.st1_stall
risc5test.pipe_0.st1_valid_out
@22
risc5test.pipe_0.st1_data_out[7:0]
@200
-Stage 2
@28
risc5test.pipe_0.st2_ready
risc5test.pipe_0.st2_valid_in
@22
risc5test.pipe_0.st2_data_in[7:0]
@28
risc5test.pipe_0.st2_stall
risc5test.pipe_0.st2_valid_out
@22
risc5test.pipe_0.st2_data_out[7:0]
@200
-Stage 3
@28
risc5test.pipe_0.st3_ready
risc5test.pipe_0.st3_valid_in
@22
risc5test.pipe_0.st3_data_in[7:0]
@28
risc5test.pipe_0.st3_stall
risc5test.pipe_0.st3_valid_out
@22
risc5test.pipe_0.st3_data_out[7:0]
@200
-Stage 4
@28
risc5test.pipe_0.st4_ready
risc5test.pipe_0.st4_valid_in
@22
risc5test.pipe_0.st4_data_in[7:0]
@28
risc5test.pipe_0.st4_stall
risc5test.pipe_0.st4_valid_out
@22
risc5test.pipe_0.st4_data_out[7:0]
@200
-Result
@28
risc5test.pipe_0.test_ended
risc5test.pipe_0.test_error
[pattern_trace] 1
[pattern_trace] 0
