0.6
2017.4
Dec 15 2017
21:07:18
F:/Github/Computer_Organization/src/project_9/addsub/addsub.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
F:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sim_1/new/sim_addsub.v,1555383621,verilog,,,,sim_addsub,,,,,,,,
F:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sim_1/new/sim_addsub32.v,1555813675,verilog,,,,sim_addsub32,,,,,,,,
F:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/new/addsub.v,1555813615,verilog,,F:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sim_1/new/sim_addsub32.v,,addsub,,,,,,,,
