Protel Design System Design Rule Check
PCB File : C:\Users\jonpol\Dropbox\Development\ALTIUM\nodemcu-devkit-v1.0-master\NODEMCU_DEVKIT_V1.0.PcbDoc
Date     : 10/2/2016
Time     : 3:57:05 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Arc (-5.841mm,-14.216mm) on Top Overlay And Pad C2-1(-7.341mm,-15.416mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (7.323mm,-32.282mm) on Top Overlay And Pad S2-1(6.223mm,-31.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-6.623mm,-21.914mm) on Top Overlay And Pad R4-1(-6.623mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-6.623mm,-22.524mm) on Top Overlay And Pad R4-2(-6.623mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-1.656mm,-22.524mm) on Top Overlay And Pad R9-1(-1.656mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-1.656mm,-21.914mm) on Top Overlay And Pad R9-2(-1.656mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-8.279mm,-21.914mm) on Top Overlay And Pad R3-1(-8.279mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-8.279mm,-22.524mm) on Top Overlay And Pad R3-2(-8.279mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-4.967mm,-21.914mm) on Top Overlay And Pad R11-1(-4.967mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-4.967mm,-22.524mm) on Top Overlay And Pad R11-2(-4.967mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (9.042mm,-3.429mm) on Top Overlay And Pad R1-1(9.042mm,-3.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (9.042mm,-4.039mm) on Top Overlay And Pad R1-2(9.042mm,-4.242mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (9.042mm,-6.921mm) on Top Overlay And Pad R2-1(9.042mm,-7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (9.042mm,-6.312mm) on Top Overlay And Pad R2-2(9.042mm,-6.109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (9.042mm,-9.804mm) on Top Overlay And Pad R5-1(9.042mm,-10.008mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (9.042mm,-9.195mm) on Top Overlay And Pad R5-2(9.042mm,-8.992mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (6.623mm,-22.524mm) on Top Overlay And Pad R12-1(6.623mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (6.623mm,-21.914mm) on Top Overlay And Pad R12-2(6.623mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-9.042mm,1.659mm) on Top Overlay And Pad R13-1(-9.042mm,1.456mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-9.042mm,2.268mm) on Top Overlay And Pad R13-2(-9.042mm,2.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-9.042mm,-1.219mm) on Top Overlay And Pad R14-1(-9.042mm,-1.422mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-9.042mm,-0.61mm) on Top Overlay And Pad R14-2(-9.042mm,-0.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (3.311mm,-22.524mm) on Top Overlay And Pad R6-1(3.311mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (3.311mm,-21.914mm) on Top Overlay And Pad R6-2(3.311mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (-5.123mm,-32.282mm) on Top Overlay And Pad S1-1(-6.223mm,-31.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (8.279mm,-22.524mm) on Top Overlay And Pad R7-1(8.279mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (8.279mm,-21.914mm) on Top Overlay And Pad R7-2(8.279mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (4.967mm,-21.914mm) on Top Overlay And Pad R8-1(4.967mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (4.967mm,-22.524mm) on Top Overlay And Pad R8-2(4.967mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-3.311mm,-21.914mm) on Top Overlay And Pad R10-1(-3.311mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (-3.311mm,-22.524mm) on Top Overlay And Pad R10-2(-3.311mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (-8.791mm,-16.416mm)(-8.791mm,-15.066mm) on Top Overlay And Pad C2-1(-7.341mm,-15.416mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (-5.891mm,-16.416mm)(-5.891mm,-15.066mm) on Top Overlay And Pad C2-1(-7.341mm,-15.416mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (-8.23mm,-14.122mm)(-6.452mm,-14.122mm) on Top Overlay And Pad C2-1(-7.341mm,-15.416mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (-8.841mm,-18.766mm)(-8.791mm,-18.766mm) on Top Overlay And Pad C2-2(-7.341mm,-18.416mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (-5.891mm,-18.766mm)(-5.841mm,-18.766mm) on Top Overlay And Pad C2-2(-7.341mm,-18.416mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Track (-8.498mm,-26.151mm)(-8.373mm,-26.151mm) on Top Overlay And Pad D1-1(-7.798mm,-25.936mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Track (-8.498mm,-27.951mm)(-8.498mm,-26.151mm) on Top Overlay And Pad D1-1(-7.798mm,-25.936mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Track (-7.223mm,-26.151mm)(-7.098mm,-26.151mm) on Top Overlay And Pad D1-1(-7.798mm,-25.936mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Track (-7.098mm,-27.951mm)(-7.098mm,-26.151mm) on Top Overlay And Pad D1-1(-7.798mm,-25.936mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Track (-8.498mm,-27.951mm)(-8.373mm,-27.951mm) on Top Overlay And Pad D1-2(-7.798mm,-28.166mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Area Fill (-8.673mm,-27.839mm) (-8.123mm,-27.639mm) on Top Overlay And Pad D1-2(-7.798mm,-28.166mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Track (-8.498mm,-27.951mm)(-8.498mm,-26.151mm) on Top Overlay And Pad D1-2(-7.798mm,-28.166mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Track (-7.223mm,-27.951mm)(-7.098mm,-27.951mm) on Top Overlay And Pad D1-2(-7.798mm,-28.166mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (-8.148mm,-28.101mm) (-7.448mm,-26.701mm) on Top Overlay And Pad D1-2(-7.798mm,-28.166mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Area Fill (-7.473mm,-27.839mm) (-6.923mm,-27.639mm) on Top Overlay And Pad D1-2(-7.798mm,-28.166mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Track (-7.098mm,-27.951mm)(-7.098mm,-26.151mm) on Top Overlay And Pad D1-2(-7.798mm,-28.166mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad LED1-1(-3.289mm,-24.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Track (-2.642mm,-25.476mm)(-2.642mm,-24.155mm) on Top Overlay And Pad LED1-1(-3.289mm,-24.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Track (-3.861mm,-25.476mm)(-2.642mm,-25.476mm) on Top Overlay And Pad LED1-1(-3.289mm,-24.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Track (-3.861mm,-24.155mm)(-2.642mm,-24.155mm) on Top Overlay And Pad LED1-1(-3.289mm,-24.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Track (-5.537mm,-25.476mm)(-5.537mm,-24.155mm) on Top Overlay And Pad LED1-2(-4.889mm,-24.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad LED1-2(-4.889mm,-24.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Track (-5.537mm,-25.476mm)(-4.318mm,-25.476mm) on Top Overlay And Pad LED1-2(-4.889mm,-24.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Track (-5.537mm,-24.155mm)(-4.318mm,-24.155mm) on Top Overlay And Pad LED1-2(-4.889mm,-24.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (4.723mm,-31.782mm)(5.323mm,-31.782mm) on Top Overlay And Pad S2-1(6.223mm,-31.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (7.123mm,-31.782mm)(7.723mm,-31.782mm) on Top Overlay And Pad S2-1(6.223mm,-31.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (4.723mm,-35.782mm)(5.323mm,-35.782mm) on Top Overlay And Pad S2-2(6.223mm,-35.857mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (7.123mm,-35.782mm)(7.723mm,-35.782mm) on Top Overlay And Pad S2-2(6.223mm,-35.857mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-6.75mm,-22.219mm)(-6.496mm,-22.219mm) on Top Overlay And Pad R4-2(-6.623mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-7.004mm,-22.981mm)(-7.004mm,-21.457mm) on Top Overlay And Pad R4-2(-6.623mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-6.242mm,-22.981mm)(-6.242mm,-21.457mm) on Top Overlay And Pad R4-2(-6.623mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-6.75mm,-22.219mm)(-6.496mm,-22.219mm) on Top Overlay And Pad R4-1(-6.623mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-7.004mm,-22.981mm)(-7.004mm,-21.457mm) on Top Overlay And Pad R4-1(-6.623mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-6.242mm,-22.981mm)(-6.242mm,-21.457mm) on Top Overlay And Pad R4-1(-6.623mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.894mm,-24.553mm)(3.794mm,-24.553mm) on Top Overlay And Pad U2-1(2.694mm,-24.653mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-1.406mm,-24.553mm)(-0.506mm,-24.553mm) on Top Overlay And Pad U2-7(-0.306mm,-24.653mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-1.406mm,-25.453mm)(-1.406mm,-24.553mm) on Top Overlay And Pad U2-8(-1.306mm,-25.653mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-1.406mm,-29.753mm)(-1.406mm,-28.853mm) on Top Overlay And Pad U2-14(-1.306mm,-28.653mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-1.406mm,-29.753mm)(-0.506mm,-29.753mm) on Top Overlay And Pad U2-15(-0.306mm,-29.653mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.894mm,-29.753mm)(3.794mm,-29.753mm) on Top Overlay And Pad U2-21(2.694mm,-29.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (3.794mm,-29.753mm)(3.794mm,-28.853mm) on Top Overlay And Pad U2-22(3.694mm,-28.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (3.794mm,-25.453mm)(3.794mm,-24.562mm) on Top Overlay And Pad U2-28(3.694mm,-25.653mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (-4.75mm,-18.486mm)(-3.734mm,-18.486mm) on Top Overlay And Pad C7-2(-4.242mm,-17.547mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Track (-3.378mm,-20.29mm)(-3.378mm,-16.683mm) on Top Overlay And Pad C7-2(-4.242mm,-17.547mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Track (-5.105mm,-20.29mm)(-5.105mm,-16.683mm) on Top Overlay And Pad C7-2(-4.242mm,-17.547mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Track (-5.105mm,-16.683mm)(-3.378mm,-16.683mm) on Top Overlay And Pad C7-2(-4.242mm,-17.547mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (-4.75mm,-18.486mm)(-3.734mm,-18.486mm) on Top Overlay And Pad C7-1(-4.242mm,-19.426mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Track (-3.378mm,-20.29mm)(-3.378mm,-16.683mm) on Top Overlay And Pad C7-1(-4.242mm,-19.426mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Track (-5.105mm,-20.29mm)(-5.105mm,-16.683mm) on Top Overlay And Pad C7-1(-4.242mm,-19.426mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Track (-5.105mm,-20.29mm)(-3.378mm,-20.29mm) on Top Overlay And Pad C7-1(-4.242mm,-19.426mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-4.242mm,-14.743mm)(-4.242mm,-14.489mm) on Top Overlay And Pad C8-2(-3.734mm,-14.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-3.327mm,-14.997mm)(-3.327mm,-14.235mm) on Top Overlay And Pad C8-2(-3.734mm,-14.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-5.156mm,-14.997mm)(-3.327mm,-14.997mm) on Top Overlay And Pad C8-2(-3.734mm,-14.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-5.156mm,-14.235mm)(-3.327mm,-14.235mm) on Top Overlay And Pad C8-2(-3.734mm,-14.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-4.242mm,-14.743mm)(-4.242mm,-14.489mm) on Top Overlay And Pad C8-1(-4.75mm,-14.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-5.156mm,-14.997mm)(-5.156mm,-14.235mm) on Top Overlay And Pad C8-1(-4.75mm,-14.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-5.156mm,-14.997mm)(-3.327mm,-14.997mm) on Top Overlay And Pad C8-1(-4.75mm,-14.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-5.156mm,-14.235mm)(-3.327mm,-14.235mm) on Top Overlay And Pad C8-1(-4.75mm,-14.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (2.795mm,-20.266mm)(2.795mm,-13.566mm) on Top Overlay And Pad U4-2(4.145mm,-16.916mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (-0.205mm,-20.266mm)(-0.205mm,-13.566mm) on Top Overlay And Pad U4-3(-1.555mm,-19.216mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (-0.205mm,-20.266mm)(-0.205mm,-13.566mm) on Top Overlay And Pad U4-2(-1.555mm,-16.916mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (-0.205mm,-20.266mm)(-0.205mm,-13.566mm) on Top Overlay And Pad U4-1(-1.555mm,-14.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-0.381mm,-21.295mm)(0.381mm,-21.295mm) on Top Overlay And Pad C4-2(0mm,-21.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-0.127mm,-22.209mm)(0.127mm,-22.209mm) on Top Overlay And Pad C4-2(0mm,-21.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (0.381mm,-23.124mm)(0.381mm,-21.295mm) on Top Overlay And Pad C4-2(0mm,-21.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-0.381mm,-23.124mm)(-0.381mm,-21.295mm) on Top Overlay And Pad C4-2(0mm,-21.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-0.381mm,-23.124mm)(0.381mm,-23.124mm) on Top Overlay And Pad C4-1(0mm,-22.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-0.127mm,-22.209mm)(0.127mm,-22.209mm) on Top Overlay And Pad C4-1(0mm,-22.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (0.381mm,-23.124mm)(0.381mm,-21.295mm) on Top Overlay And Pad C4-1(0mm,-22.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-0.381mm,-23.124mm)(-0.381mm,-21.295mm) on Top Overlay And Pad C4-1(0mm,-22.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-3.663mm,-28.448mm)(-3.663mm,-26.619mm) on Top Overlay And Pad C5-2(-3.282mm,-28.042mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-3.409mm,-27.534mm)(-3.155mm,-27.534mm) on Top Overlay And Pad C5-2(-3.282mm,-28.042mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-2.901mm,-28.448mm)(-2.901mm,-26.619mm) on Top Overlay And Pad C5-2(-3.282mm,-28.042mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-3.663mm,-28.448mm)(-2.901mm,-28.448mm) on Top Overlay And Pad C5-2(-3.282mm,-28.042mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-3.663mm,-28.448mm)(-3.663mm,-26.619mm) on Top Overlay And Pad C5-1(-3.282mm,-27.026mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-3.409mm,-27.534mm)(-3.155mm,-27.534mm) on Top Overlay And Pad C5-1(-3.282mm,-27.026mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-2.901mm,-28.448mm)(-2.901mm,-26.619mm) on Top Overlay And Pad C5-1(-3.282mm,-27.026mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-3.663mm,-26.619mm)(-2.901mm,-26.619mm) on Top Overlay And Pad C5-1(-3.282mm,-27.026mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-5.304mm,-28.448mm)(-5.304mm,-26.619mm) on Top Overlay And Pad C6-2(-4.923mm,-28.042mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-4.542mm,-28.448mm)(-4.542mm,-26.619mm) on Top Overlay And Pad C6-2(-4.923mm,-28.042mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-5.304mm,-28.448mm)(-4.542mm,-28.448mm) on Top Overlay And Pad C6-2(-4.923mm,-28.042mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-5.05mm,-27.534mm)(-4.796mm,-27.534mm) on Top Overlay And Pad C6-2(-4.923mm,-28.042mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-5.304mm,-28.448mm)(-5.304mm,-26.619mm) on Top Overlay And Pad C6-1(-4.923mm,-27.026mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-4.542mm,-28.448mm)(-4.542mm,-26.619mm) on Top Overlay And Pad C6-1(-4.923mm,-27.026mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-5.304mm,-26.619mm)(-4.542mm,-26.619mm) on Top Overlay And Pad C6-1(-4.923mm,-27.026mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-5.05mm,-27.534mm)(-4.796mm,-27.534mm) on Top Overlay And Pad C6-1(-4.923mm,-27.026mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-1.783mm,-22.219mm)(-1.529mm,-22.219mm) on Top Overlay And Pad R9-2(-1.656mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-1.275mm,-22.981mm)(-1.275mm,-21.457mm) on Top Overlay And Pad R9-2(-1.656mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-2.037mm,-22.981mm)(-2.037mm,-21.457mm) on Top Overlay And Pad R9-2(-1.656mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-1.783mm,-22.219mm)(-1.529mm,-22.219mm) on Top Overlay And Pad R9-1(-1.656mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-1.275mm,-22.981mm)(-1.275mm,-21.457mm) on Top Overlay And Pad R9-1(-1.656mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-2.037mm,-22.981mm)(-2.037mm,-21.457mm) on Top Overlay And Pad R9-1(-1.656mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-8.406mm,-22.219mm)(-8.152mm,-22.219mm) on Top Overlay And Pad R3-2(-8.279mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-8.66mm,-22.981mm)(-8.66mm,-21.457mm) on Top Overlay And Pad R3-2(-8.279mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-7.898mm,-22.981mm)(-7.898mm,-21.457mm) on Top Overlay And Pad R3-2(-8.279mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-8.406mm,-22.219mm)(-8.152mm,-22.219mm) on Top Overlay And Pad R3-1(-8.279mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-8.66mm,-22.981mm)(-8.66mm,-21.457mm) on Top Overlay And Pad R3-1(-8.279mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-7.898mm,-22.981mm)(-7.898mm,-21.457mm) on Top Overlay And Pad R3-1(-8.279mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-5.348mm,-22.981mm)(-5.348mm,-21.457mm) on Top Overlay And Pad R11-2(-4.967mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-4.586mm,-22.981mm)(-4.586mm,-21.457mm) on Top Overlay And Pad R11-2(-4.967mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-5.094mm,-22.219mm)(-4.84mm,-22.219mm) on Top Overlay And Pad R11-2(-4.967mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-5.348mm,-22.981mm)(-5.348mm,-21.457mm) on Top Overlay And Pad R11-1(-4.967mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-4.586mm,-22.981mm)(-4.586mm,-21.457mm) on Top Overlay And Pad R11-1(-4.967mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-5.094mm,-22.219mm)(-4.84mm,-22.219mm) on Top Overlay And Pad R11-1(-4.967mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Text "D4" (9.525mm,-4.42mm) on Top Overlay And Pad R1-2(9.042mm,-4.242mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (8.661mm,-4.496mm)(8.661mm,-2.972mm) on Top Overlay And Pad R1-2(9.042mm,-4.242mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (9.423mm,-4.496mm)(9.423mm,-2.972mm) on Top Overlay And Pad R1-2(9.042mm,-4.242mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (8.915mm,-3.734mm)(9.169mm,-3.734mm) on Top Overlay And Pad R1-2(9.042mm,-4.242mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (8.661mm,-4.496mm)(8.661mm,-2.972mm) on Top Overlay And Pad R1-1(9.042mm,-3.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (9.423mm,-4.496mm)(9.423mm,-2.972mm) on Top Overlay And Pad R1-1(9.042mm,-3.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Text "D3" (9.525mm,-1.92mm) on Top Overlay And Pad R1-1(9.042mm,-3.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (8.915mm,-3.734mm)(9.169mm,-3.734mm) on Top Overlay And Pad R1-1(9.042mm,-3.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (8.661mm,-7.379mm)(8.661mm,-5.855mm) on Top Overlay And Pad R2-2(9.042mm,-6.109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (9.423mm,-7.379mm)(9.423mm,-5.855mm) on Top Overlay And Pad R2-2(9.042mm,-6.109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (8.915mm,-6.617mm)(9.169mm,-6.617mm) on Top Overlay And Pad R2-2(9.042mm,-6.109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (8.661mm,-7.379mm)(8.661mm,-5.855mm) on Top Overlay And Pad R2-1(9.042mm,-7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (9.423mm,-7.379mm)(9.423mm,-5.855mm) on Top Overlay And Pad R2-1(9.042mm,-7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Text "3V3" (9.525mm,-6.579mm) on Top Overlay And Pad R2-1(9.042mm,-7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (8.915mm,-6.617mm)(9.169mm,-6.617mm) on Top Overlay And Pad R2-1(9.042mm,-7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (8.661mm,-10.262mm)(8.661mm,-8.738mm) on Top Overlay And Pad R5-2(9.042mm,-8.992mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (9.423mm,-10.262mm)(9.423mm,-8.738mm) on Top Overlay And Pad R5-2(9.042mm,-8.992mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (8.915mm,-9.5mm)(9.169mm,-9.5mm) on Top Overlay And Pad R5-2(9.042mm,-8.992mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (8.661mm,-10.262mm)(8.661mm,-8.738mm) on Top Overlay And Pad R5-1(9.042mm,-10.008mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (9.423mm,-10.262mm)(9.423mm,-8.738mm) on Top Overlay And Pad R5-1(9.042mm,-10.008mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Text "GND" (9.525mm,-9.169mm) on Top Overlay And Pad R5-1(9.042mm,-10.008mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (8.915mm,-9.5mm)(9.169mm,-9.5mm) on Top Overlay And Pad R5-1(9.042mm,-10.008mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (6.496mm,-22.219mm)(6.75mm,-22.219mm) on Top Overlay And Pad R12-2(6.623mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (7.004mm,-22.981mm)(7.004mm,-21.457mm) on Top Overlay And Pad R12-2(6.623mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (6.242mm,-22.981mm)(6.242mm,-21.457mm) on Top Overlay And Pad R12-2(6.623mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (6.496mm,-22.219mm)(6.75mm,-22.219mm) on Top Overlay And Pad R12-1(6.623mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (7.004mm,-22.981mm)(7.004mm,-21.457mm) on Top Overlay And Pad R12-1(6.623mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (6.242mm,-22.981mm)(6.242mm,-21.457mm) on Top Overlay And Pad R12-1(6.623mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-9.423mm,1.202mm)(-9.423mm,2.726mm) on Top Overlay And Pad R13-2(-9.042mm,2.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Text "RSV" (-9.525mm,1.499mm) on Top Overlay And Pad R13-2(-9.042mm,2.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-8.661mm,1.202mm)(-8.661mm,2.726mm) on Top Overlay And Pad R13-2(-9.042mm,2.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-9.169mm,1.964mm)(-8.915mm,1.964mm) on Top Overlay And Pad R13-2(-9.042mm,2.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-9.423mm,1.202mm)(-9.423mm,2.726mm) on Top Overlay And Pad R13-1(-9.042mm,1.456mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Text "RSV" (-9.525mm,1.499mm) on Top Overlay And Pad R13-1(-9.042mm,1.456mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-8.661mm,1.202mm)(-8.661mm,2.726mm) on Top Overlay And Pad R13-1(-9.042mm,1.456mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-9.169mm,1.964mm)(-8.915mm,1.964mm) on Top Overlay And Pad R13-1(-9.042mm,1.456mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (1.275mm,-21.295mm)(2.037mm,-21.295mm) on Top Overlay And Pad C3-2(1.656mm,-21.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (1.529mm,-22.209mm)(1.783mm,-22.209mm) on Top Overlay And Pad C3-2(1.656mm,-21.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (2.037mm,-23.124mm)(2.037mm,-21.295mm) on Top Overlay And Pad C3-2(1.656mm,-21.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (1.275mm,-23.124mm)(1.275mm,-21.295mm) on Top Overlay And Pad C3-2(1.656mm,-21.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (1.275mm,-23.124mm)(2.037mm,-23.124mm) on Top Overlay And Pad C3-1(1.656mm,-22.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (1.529mm,-22.209mm)(1.783mm,-22.209mm) on Top Overlay And Pad C3-1(1.656mm,-22.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (2.037mm,-23.124mm)(2.037mm,-21.295mm) on Top Overlay And Pad C3-1(1.656mm,-22.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (1.275mm,-23.124mm)(1.275mm,-21.295mm) on Top Overlay And Pad C3-1(1.656mm,-22.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-9.423mm,-1.676mm)(-9.423mm,-0.152mm) on Top Overlay And Pad R14-2(-9.042mm,-0.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-8.661mm,-1.676mm)(-8.661mm,-0.152mm) on Top Overlay And Pad R14-2(-9.042mm,-0.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Text "RSV" (-9.525mm,-1.052mm) on Top Overlay And Pad R14-2(-9.042mm,-0.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-9.169mm,-0.914mm)(-8.915mm,-0.914mm) on Top Overlay And Pad R14-2(-9.042mm,-0.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-9.423mm,-1.676mm)(-9.423mm,-0.152mm) on Top Overlay And Pad R14-1(-9.042mm,-1.422mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-8.661mm,-1.676mm)(-8.661mm,-0.152mm) on Top Overlay And Pad R14-1(-9.042mm,-1.422mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-9.169mm,-0.914mm)(-8.915mm,-0.914mm) on Top Overlay And Pad R14-1(-9.042mm,-1.422mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (3.184mm,-22.219mm)(3.438mm,-22.219mm) on Top Overlay And Pad R6-2(3.311mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (2.93mm,-22.981mm)(2.93mm,-21.457mm) on Top Overlay And Pad R6-2(3.311mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (3.692mm,-22.981mm)(3.692mm,-21.457mm) on Top Overlay And Pad R6-2(3.311mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (3.184mm,-22.219mm)(3.438mm,-22.219mm) on Top Overlay And Pad R6-1(3.311mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (2.93mm,-22.981mm)(2.93mm,-21.457mm) on Top Overlay And Pad R6-1(3.311mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (3.692mm,-22.981mm)(3.692mm,-21.457mm) on Top Overlay And Pad R6-1(3.311mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (-7.723mm,-31.782mm)(-7.123mm,-31.782mm) on Top Overlay And Pad S1-1(-6.223mm,-31.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (-5.323mm,-31.782mm)(-4.723mm,-31.782mm) on Top Overlay And Pad S1-1(-6.223mm,-31.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (-7.723mm,-35.782mm)(-7.123mm,-35.782mm) on Top Overlay And Pad S1-2(-6.223mm,-35.857mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (-5.323mm,-35.782mm)(-4.723mm,-35.782mm) on Top Overlay And Pad S1-2(-6.223mm,-35.857mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (8.152mm,-22.219mm)(8.406mm,-22.219mm) on Top Overlay And Pad R7-2(8.279mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (8.66mm,-22.981mm)(8.66mm,-21.457mm) on Top Overlay And Pad R7-2(8.279mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (7.898mm,-22.981mm)(7.898mm,-21.457mm) on Top Overlay And Pad R7-2(8.279mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (8.152mm,-22.219mm)(8.406mm,-22.219mm) on Top Overlay And Pad R7-1(8.279mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (8.66mm,-22.981mm)(8.66mm,-21.457mm) on Top Overlay And Pad R7-1(8.279mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (7.898mm,-22.981mm)(7.898mm,-21.457mm) on Top Overlay And Pad R7-1(8.279mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (4.586mm,-22.981mm)(4.586mm,-21.457mm) on Top Overlay And Pad R8-2(4.967mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (5.348mm,-22.981mm)(5.348mm,-21.457mm) on Top Overlay And Pad R8-2(4.967mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (4.84mm,-22.219mm)(5.094mm,-22.219mm) on Top Overlay And Pad R8-2(4.967mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (4.586mm,-22.981mm)(4.586mm,-21.457mm) on Top Overlay And Pad R8-1(4.967mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (5.348mm,-22.981mm)(5.348mm,-21.457mm) on Top Overlay And Pad R8-1(4.967mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (4.84mm,-22.219mm)(5.094mm,-22.219mm) on Top Overlay And Pad R8-1(4.967mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-3.438mm,-22.219mm)(-3.184mm,-22.219mm) on Top Overlay And Pad R10-2(-3.311mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-3.692mm,-22.981mm)(-3.692mm,-21.457mm) on Top Overlay And Pad R10-2(-3.311mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-2.93mm,-22.981mm)(-2.93mm,-21.457mm) on Top Overlay And Pad R10-2(-3.311mm,-22.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-3.438mm,-22.219mm)(-3.184mm,-22.219mm) on Top Overlay And Pad R10-1(-3.311mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-3.692mm,-22.981mm)(-3.692mm,-21.457mm) on Top Overlay And Pad R10-1(-3.311mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-2.93mm,-22.981mm)(-2.93mm,-21.457mm) on Top Overlay And Pad R10-1(-3.311mm,-21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Text "A0" (-9.525mm,4.394mm) on Top Overlay And Pad C1-2(-9.042mm,5.359mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-9.423mm,3.937mm)(-9.423mm,5.766mm) on Top Overlay And Pad C1-2(-9.042mm,5.359mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-8.661mm,3.937mm)(-8.661mm,5.766mm) on Top Overlay And Pad C1-2(-9.042mm,5.359mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-9.423mm,5.766mm)(-8.661mm,5.766mm) on Top Overlay And Pad C1-2(-9.042mm,5.359mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-9.169mm,4.851mm)(-8.915mm,4.851mm) on Top Overlay And Pad C1-2(-9.042mm,5.359mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Text "A0" (-9.525mm,4.394mm) on Top Overlay And Pad C1-1(-9.042mm,4.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-9.423mm,3.937mm)(-9.423mm,5.766mm) on Top Overlay And Pad C1-1(-9.042mm,4.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Track (-8.661mm,3.937mm)(-8.661mm,5.766mm) on Top Overlay And Pad C1-1(-9.042mm,4.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-9.169mm,4.851mm)(-8.915mm,4.851mm) on Top Overlay And Pad C1-1(-9.042mm,4.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-9.423mm,3.937mm)(-8.661mm,3.937mm) on Top Overlay And Pad C1-1(-9.042mm,4.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Text "3V3" (9.525mm,-6.579mm) on Top Overlay And Pad J2-6(11.43mm,-7.62mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "3.3V" (9.525mm,-8.184mm) on Bottom Overlay And Pad J2-6(11.43mm,-7.62mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-6(11.43mm,-7.62mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Text "D4" (9.525mm,-4.42mm) on Top Overlay And Pad J2-5(11.43mm,-5.08mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "GPIO2" (9.525mm,-5.647mm) on Bottom Overlay And Pad J2-5(11.43mm,-5.08mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-5(11.43mm,-5.08mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Text "D3" (9.525mm,-1.92mm) on Top Overlay And Pad J2-4(11.43mm,-2.54mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "GPIO0" (9.525mm,-3.111mm) on Bottom Overlay And Pad J2-4(11.43mm,-2.54mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-4(11.43mm,-2.54mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Text "D2" (9.525mm,0.62mm) on Top Overlay And Pad J2-3(11.43mm,0mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "GPIO4" (9.525mm,-0.574mm) on Bottom Overlay And Pad J2-3(11.43mm,0mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-3(11.43mm,0mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Text "D1" (9.525mm,3.166mm) on Top Overlay And Pad J2-2(11.43mm,2.54mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "GPIO5" (9.525mm,1.963mm) on Bottom Overlay And Pad J2-2(11.43mm,2.54mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-2(11.43mm,2.54mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Text "D0" (9.525mm,5.74mm) on Top Overlay And Pad J2-1(11.43mm,5.08mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "GPIO16" (9.525mm,4.499mm) on Bottom Overlay And Pad J2-1(11.43mm,5.08mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-1(11.43mm,5.08mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Text "GND" (9.525mm,-9.169mm) on Top Overlay And Pad J2-7(11.43mm,-10.16mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Text "GND" (9.525mm,-10.72mm) on Bottom Overlay And Pad J2-7(11.43mm,-10.16mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-7(11.43mm,-10.16mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Text "D5" (9.525mm,-12.065mm) on Top Overlay And Pad J2-8(11.43mm,-12.7mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "GPIO14" (9.525mm,-13.257mm) on Bottom Overlay And Pad J2-8(11.43mm,-12.7mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-8(11.43mm,-12.7mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Text "D6" (9.525mm,-14.583mm) on Top Overlay And Pad J2-9(11.43mm,-15.24mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "GPIO12" (9.525mm,-15.794mm) on Bottom Overlay And Pad J2-9(11.43mm,-15.24mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-9(11.43mm,-15.24mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Text "D7" (9.525mm,-17.151mm) on Top Overlay And Pad J2-10(11.43mm,-17.78mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "GPIO13" (9.525mm,-18.33mm) on Bottom Overlay And Pad J2-10(11.43mm,-17.78mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-10(11.43mm,-17.78mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Text "GND" (9.525mm,-26.828mm) on Top Overlay And Pad J2-14(11.43mm,-27.94mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Text "GND" (9.525mm,-28.477mm) on Bottom Overlay And Pad J2-14(11.43mm,-27.94mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-14(11.43mm,-27.94mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Text "TX" (9.525mm,-24.714mm) on Top Overlay And Pad J2-13(11.43mm,-25.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "GPIO1" (9.525mm,-25.94mm) on Bottom Overlay And Pad J2-13(11.43mm,-25.4mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-13(11.43mm,-25.4mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Text "RX" (9.525mm,-22.201mm) on Top Overlay And Pad J2-12(11.43mm,-22.86mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "GPIO3" (9.525mm,-23.404mm) on Bottom Overlay And Pad J2-12(11.43mm,-22.86mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-12(11.43mm,-22.86mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Text "D8" (9.525mm,-19.688mm) on Top Overlay And Pad J2-11(11.43mm,-20.32mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "GPIO15" (9.525mm,-20.867mm) on Bottom Overlay And Pad J2-11(11.43mm,-20.32mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-11(11.43mm,-20.32mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Text "3V3" (9.525mm,-29.464mm) on Top Overlay And Pad J2-15(11.43mm,-30.48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "3.3V" (9.525mm,-31.013mm) on Bottom Overlay And Pad J2-15(11.43mm,-30.48mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J2-15(11.43mm,-30.48mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Track (3.625mm,-33.713mm)(3.625mm,-32.258mm) on Top Overlay And Pad U3-6(3.632mm,-34.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.254mm) Between Track (3.625mm,-37.058mm)(3.625mm,-36.01mm) on Top Overlay And Pad U3-6(3.632mm,-34.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (4.723mm,-35.782mm)(4.723mm,-31.782mm) on Top Overlay And Pad U3-6(3.632mm,-34.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad U3-6(3.632mm,-34.9mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (-4.723mm,-35.782mm)(-4.723mm,-31.782mm) on Top Overlay And Pad U3-7(-3.632mm,-34.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Track (-3.625mm,-33.713mm)(-3.625mm,-32.258mm) on Top Overlay And Pad U3-7(-3.632mm,-34.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.254mm) Between Track (-3.625mm,-37.058mm)(-3.625mm,-36.01mm) on Top Overlay And Pad U3-7(-3.632mm,-34.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad U3-7(-3.632mm,-34.9mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad U3-8(-2.426mm,-32.258mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad U3-8(-2.426mm,-32.258mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad U3-9(2.426mm,-32.258mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad U3-9(2.426mm,-32.258mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Text "SD1" (-9.525mm,-8.705mm) on Top Overlay And Pad J1-6(-11.43mm,-7.62mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Text "MOSI" (-6.386mm,-8.184mm) on Bottom Overlay And Pad J1-6(-11.43mm,-7.62mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-6(-11.43mm,-7.62mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Text "SD2" (-9.525mm,-6.154mm) on Top Overlay And Pad J1-5(-11.43mm,-5.08mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Text "GPIO9" (-5.521mm,-5.647mm) on Bottom Overlay And Pad J1-5(-11.43mm,-5.08mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-5(-11.43mm,-5.08mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Text "SD3" (-9.525mm,-3.603mm) on Top Overlay And Pad J1-4(-11.43mm,-2.54mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-4(-11.43mm,-2.54mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Text "GPIO10" (-4.648mm,-3.111mm) on Bottom Overlay And Pad J1-4(-11.43mm,-2.54mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Text "RSV" (-9.525mm,-1.052mm) on Top Overlay And Pad J1-3(-11.43mm,0mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Text "NC" (-8.073mm,-0.577mm) on Bottom Overlay And Pad J1-3(-11.43mm,0mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-3(-11.43mm,0mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Text "RSV" (-9.525mm,1.499mm) on Top Overlay And Pad J1-2(-11.43mm,2.54mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Text "NC" (-8.073mm,1.959mm) on Bottom Overlay And Pad J1-2(-11.43mm,2.54mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-2(-11.43mm,2.54mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Text "A0" (-9.525mm,4.394mm) on Top Overlay And Pad J1-1(-11.43mm,5.08mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Text "ADC" (-7.171mm,4.496mm) on Bottom Overlay And Pad J1-1(-11.43mm,5.08mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-1(-11.43mm,5.08mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-1(-11.43mm,5.08mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Text "CMD" (-9.525mm,-11.256mm) on Top Overlay And Pad J1-7(-11.43mm,-10.16mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Text "CS" (-8.054mm,-10.72mm) on Bottom Overlay And Pad J1-7(-11.43mm,-10.16mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-7(-11.43mm,-10.16mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Text "SD0" (-9.525mm,-13.807mm) on Top Overlay And Pad J1-8(-11.43mm,-12.7mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Text "MISO" (-6.303mm,-13.257mm) on Bottom Overlay And Pad J1-8(-11.43mm,-12.7mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-8(-11.43mm,-12.7mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Text "CLK" (-9.525mm,-16.358mm) on Top Overlay And Pad J1-9(-11.43mm,-15.24mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Text "SCLK" (-6.343mm,-15.794mm) on Bottom Overlay And Pad J1-9(-11.43mm,-15.24mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-9(-11.43mm,-15.24mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Text "GND" (-9.525mm,-18.847mm) on Top Overlay And Pad J1-10(-11.43mm,-17.78mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Text "GND" (-7.152mm,-18.33mm) on Bottom Overlay And Pad J1-10(-11.43mm,-17.78mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-10(-11.43mm,-17.78mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Text "GND" (-9.525mm,-28.981mm) on Top Overlay And Pad J1-14(-11.43mm,-27.94mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Text "GND" (-7.152mm,-28.477mm) on Bottom Overlay And Pad J1-14(-11.43mm,-27.94mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-14(-11.43mm,-27.94mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Text "RST" (-9.525mm,-26.365mm) on Top Overlay And Pad J1-13(-11.43mm,-25.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Text "RST" (-7.231mm,-25.94mm) on Bottom Overlay And Pad J1-13(-11.43mm,-25.4mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-13(-11.43mm,-25.4mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Text "EN" (-9.525mm,-23.52mm) on Top Overlay And Pad J1-12(-11.43mm,-22.86mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Text "EN" (-8.114mm,-23.421mm) on Bottom Overlay And Pad J1-12(-11.43mm,-22.86mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-12(-11.43mm,-22.86mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Text "3V3" (-9.525mm,-21.311mm) on Top Overlay And Pad J1-11(-11.43mm,-20.32mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Text "3.3V" (-6.348mm,-20.867mm) on Bottom Overlay And Pad J1-11(-11.43mm,-20.32mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-11(-11.43mm,-20.32mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Text "Vin" (-9.525mm,-31.521mm) on Top Overlay And Pad J1-15(-11.43mm,-30.48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Text "Vin" (-7.179mm,-31.013mm) on Bottom Overlay And Pad J1-15(-11.43mm,-30.48mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Pad J1-15(-11.43mm,-30.48mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
Rule Violations :327

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "D3" (9.525mm,-1.92mm) on Top Overlay And Arc (9.042mm,-3.429mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "D4" (9.525mm,-4.42mm) on Top Overlay And Arc (9.042mm,-4.039mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "3V3" (9.525mm,-6.579mm) on Top Overlay And Arc (9.042mm,-6.921mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "D4" (9.525mm,-4.42mm) on Top Overlay And Arc (9.042mm,-6.312mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "GND" (9.525mm,-9.169mm) on Top Overlay And Arc (9.042mm,-9.804mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "3V3" (9.525mm,-6.579mm) on Top Overlay And Arc (9.042mm,-9.195mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "RSV" (-9.525mm,1.499mm) on Top Overlay And Arc (-9.042mm,2.268mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "SD3" (-9.525mm,-3.603mm) on Top Overlay And Arc (-9.042mm,-1.219mm) on Top Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (0.033mm < 0.254mm) Between Text "RSV" (-9.525mm,-1.052mm) on Top Overlay And Arc (-9.042mm,-0.61mm) on Top Overlay Silk Text to Silk Clearance [0.033mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO9" (-5.521mm,-5.647mm) on Bottom Overlay And Arc (-4.266mm,-5.715mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "WWW.NODEMCU.COM" (4.343mm,-6.299mm) on Bottom Overlay And Arc (-4.266mm,-5.715mm) on Bottom Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO9" (-5.521mm,-5.647mm) on Bottom Overlay And Arc (-4.266mm,-6.171mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.254mm) Between Text "WWW.NODEMCU.COM" (4.343mm,-6.299mm) on Bottom Overlay And Arc (-4.266mm,-6.171mm) on Bottom Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO2" (9.525mm,-5.647mm) on Bottom Overlay And Arc (4.216mm,-5.716mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.254mm) Between Text "WWW.NODEMCU.COM" (4.343mm,-6.299mm) on Bottom Overlay And Arc (4.216mm,-5.716mm) on Bottom Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO2" (9.525mm,-5.647mm) on Bottom Overlay And Arc (4.216mm,-6.172mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.099mm < 0.254mm) Between Text "WWW.NODEMCU.COM" (4.343mm,-6.299mm) on Bottom Overlay And Arc (4.216mm,-6.172mm) on Bottom Overlay Silk Text to Silk Clearance [0.099mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO14" (9.525mm,-13.257mm) on Bottom Overlay And Arc (3.53mm,-12.244mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "HSCLK" (3.48mm,-13.259mm) on Bottom Overlay And Arc (3.53mm,-13.25mm) on Bottom Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO14" (9.525mm,-13.257mm) on Bottom Overlay And Arc (3.53mm,-13.25mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO12" (9.525mm,-15.794mm) on Bottom Overlay And Arc (3.531mm,-15.823mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "HMISO" (3.48mm,-15.773mm) on Bottom Overlay And Arc (3.531mm,-14.817mm) on Bottom Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO12" (9.525mm,-15.794mm) on Bottom Overlay And Arc (3.531mm,-14.817mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO13" (9.525mm,-18.33mm) on Bottom Overlay And Arc (3.505mm,-17.306mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO13" (9.525mm,-18.33mm) on Bottom Overlay And Arc (3.505mm,-18.313mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO15" (9.525mm,-20.867mm) on Bottom Overlay And Arc (3.531mm,-20.802mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "GPIO13" (9.525mm,-18.33mm) on Bottom Overlay And Arc (3.531mm,-19.795mm) on Bottom Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO15" (9.525mm,-20.867mm) on Bottom Overlay And Arc (3.531mm,-19.795mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "HSCLK" (3.48mm,-13.259mm) on Bottom Overlay And Arc (-0.584mm,-13.25mm) on Bottom Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND" (-7.152mm,-28.477mm) on Bottom Overlay And Arc (-5.512mm,-28.651mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Vin" (-7.179mm,-31.013mm) on Bottom Overlay And Arc (-5.512mm,-30.023mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.038mm < 0.254mm) Between Text "D4" (9.525mm,-4.42mm) on Top Overlay And Track (9.423mm,-4.496mm)(9.423mm,-2.972mm) on Top Overlay Silk Text to Silk Clearance [0.038mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "D3" (9.525mm,-1.92mm) on Top Overlay And Track (9.423mm,-4.496mm)(9.423mm,-2.972mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "3V3" (9.525mm,-6.579mm) on Top Overlay And Track (8.915mm,-6.617mm)(9.169mm,-6.617mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.172mm < 0.254mm) Between Text "D4" (9.525mm,-4.42mm) on Top Overlay And Track (9.423mm,-7.379mm)(9.423mm,-5.855mm) on Top Overlay Silk Text to Silk Clearance [0.172mm]
   Violation between Silk To Silk Clearance Constraint: (0.025mm < 0.254mm) Between Text "3V3" (9.525mm,-6.579mm) on Top Overlay And Track (9.423mm,-7.379mm)(9.423mm,-5.855mm) on Top Overlay Silk Text to Silk Clearance [0.025mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "GND" (9.525mm,-9.169mm) on Top Overlay And Track (8.915mm,-9.5mm)(9.169mm,-9.5mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.254mm) Between Text "GND" (9.525mm,-9.169mm) on Top Overlay And Track (9.423mm,-10.262mm)(9.423mm,-8.738mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "3V3" (9.525mm,-6.579mm) on Top Overlay And Track (9.423mm,-10.262mm)(9.423mm,-8.738mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.254mm) Between Text "RSV" (-9.525mm,1.499mm) on Top Overlay And Track (-9.423mm,1.202mm)(-9.423mm,2.726mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.079mm < 0.254mm) Between Text "SD3" (-9.525mm,-3.603mm) on Top Overlay And Track (-9.423mm,-1.676mm)(-9.423mm,-0.152mm) on Top Overlay Silk Text to Silk Clearance [0.079mm]
   Violation between Silk To Silk Clearance Constraint: (0.025mm < 0.254mm) Between Text "RSV" (-9.525mm,-1.052mm) on Top Overlay And Track (-9.423mm,-1.676mm)(-9.423mm,-0.152mm) on Top Overlay Silk Text to Silk Clearance [0.025mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.254mm) Between Text "A0" (-9.525mm,4.394mm) on Top Overlay And Track (-9.423mm,3.937mm)(-9.423mm,5.766mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "A0" (-9.525mm,4.394mm) on Top Overlay And Track (-9.423mm,5.766mm)(-8.661mm,5.766mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO5" (9.525mm,1.963mm) on Bottom Overlay And Track (10.16mm,3.81mm)(12.7mm,3.81mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO16" (9.525mm,4.499mm) on Bottom Overlay And Track (10.16mm,3.81mm)(12.7mm,3.81mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO1" (9.525mm,-25.94mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND" (9.525mm,-28.477mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND" (9.525mm,-10.72mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO0" (9.525mm,-3.111mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO2" (9.525mm,-5.647mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO5" (9.525mm,1.963mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO3" (9.525mm,-23.404mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "3.3V" (9.525mm,-31.013mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO4" (9.525mm,-0.574mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "3.3V" (9.525mm,-8.184mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO13" (9.525mm,-18.33mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO15" (9.525mm,-20.867mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO14" (9.525mm,-13.257mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO16" (9.525mm,4.499mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO12" (9.525mm,-15.794mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO16" (9.525mm,4.499mm) on Bottom Overlay And Track (10.16mm,6.35mm)(12.7mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "3.3V" (9.525mm,-31.013mm) on Bottom Overlay And Track (10.16mm,-31.75mm)(12.7mm,-31.75mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "NC" (-8.073mm,1.959mm) on Bottom Overlay And Track (-12.7mm,3.81mm)(-10.16mm,3.81mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ADC" (-7.171mm,4.496mm) on Bottom Overlay And Track (-12.7mm,3.81mm)(-10.16mm,3.81mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND" (-7.152mm,-28.477mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RST" (-7.231mm,-25.94mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "3.3V" (-6.348mm,-20.867mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND" (-7.152mm,-18.33mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MISO" (-6.303mm,-13.257mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CS" (-8.054mm,-10.72mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO9" (-5.521mm,-5.647mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "NC" (-8.073mm,1.959mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ADC" (-7.171mm,4.496mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Vin" (-7.179mm,-31.013mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "EN" (-8.114mm,-23.421mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOSI" (-6.386mm,-8.184mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SCLK" (-6.343mm,-15.794mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "NC" (-8.073mm,-0.577mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO10" (-4.648mm,-3.111mm) on Bottom Overlay And Track (-10.16mm,-31.75mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ADC" (-7.171mm,4.496mm) on Bottom Overlay And Track (-12.7mm,6.35mm)(-10.16mm,6.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Vin" (-7.179mm,-31.013mm) on Bottom Overlay And Track (-12.7mm,-31.75mm)(-10.16mm,-31.75mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "NC" (-8.073mm,1.959mm) on Bottom Overlay And Text "ADC" (-7.171mm,4.496mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "ADC" (-7.171mm,4.496mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "ADC" (-7.171mm,4.496mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "ADC" (-7.171mm,4.496mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "NC" (-8.073mm,-0.577mm) on Bottom Overlay And Text "NC" (-8.073mm,1.959mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "NC" (-8.073mm,1.959mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "NC" (-8.073mm,1.959mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "NC" (-8.073mm,-0.577mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "NC" (-8.073mm,-0.577mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO10" (-4.648mm,-3.111mm) on Bottom Overlay And Text "NC" (-8.073mm,-0.577mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO10" (-4.648mm,-3.111mm) on Bottom Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO9" (-5.521mm,-5.647mm) on Bottom Overlay And Text "GPIO10" (-4.648mm,-3.111mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO10" (-4.648mm,-3.111mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO10" (-4.648mm,-3.111mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (5 hole(s)) Bottom Overlay And Text "GPIO10" (-4.648mm,-3.111mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (18 hole(s)) Bottom Overlay And Text "GPIO10" (-4.648mm,-3.111mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO10" (-4.648mm,-3.111mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO9" (-5.521mm,-5.647mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOSI" (-6.386mm,-8.184mm) on Bottom Overlay And Text "GPIO9" (-5.521mm,-5.647mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (5 hole(s)) Bottom Overlay And Text "GPIO9" (-5.521mm,-5.647mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO9" (-5.521mm,-5.647mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO9" (-5.521mm,-5.647mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND" (-7.152mm,-18.33mm) on Bottom Overlay And Text "SCLK" (-6.343mm,-15.794mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MISO" (-6.303mm,-13.257mm) on Bottom Overlay And Text "SCLK" (-6.343mm,-15.794mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "SCLK" (-6.343mm,-15.794mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "SCLK" (-6.343mm,-15.794mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CS" (-8.054mm,-10.72mm) on Bottom Overlay And Text "MOSI" (-6.386mm,-8.184mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "MOSI" (-6.386mm,-8.184mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "MOSI" (-6.386mm,-8.184mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "MOSI" (-6.386mm,-8.184mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MISO" (-6.303mm,-13.257mm) on Bottom Overlay And Text "CS" (-8.054mm,-10.72mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "CS" (-8.054mm,-10.72mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "CS" (-8.054mm,-10.72mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "MISO" (-6.303mm,-13.257mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "MISO" (-6.303mm,-13.257mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "MISO" (-6.303mm,-13.257mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "3.3V" (-6.348mm,-20.867mm) on Bottom Overlay And Text "GND" (-7.152mm,-18.33mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (-7.152mm,-18.33mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (-7.152mm,-18.33mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "EN" (-8.114mm,-23.421mm) on Bottom Overlay And Text "3.3V" (-6.348mm,-20.867mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "3.3V" (-6.348mm,-20.867mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "3.3V" (-6.348mm,-20.867mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "3.3V" (-6.348mm,-20.867mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RST" (-7.231mm,-25.94mm) on Bottom Overlay And Text "EN" (-8.114mm,-23.421mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "EN" (-8.114mm,-23.421mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "EN" (-8.114mm,-23.421mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND" (-7.152mm,-28.477mm) on Bottom Overlay And Text "RST" (-7.231mm,-25.94mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "RST" (-7.231mm,-25.94mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "RST" (-7.231mm,-25.94mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "RST" (-7.231mm,-25.94mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Vin" (-7.179mm,-31.013mm) on Bottom Overlay And Text "GND" (-7.152mm,-28.477mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (-7.152mm,-28.477mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (-7.152mm,-28.477mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (-7.152mm,-28.477mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "Vin" (-7.179mm,-31.013mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "Vin" (-7.179mm,-31.013mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "Vin" (-7.179mm,-31.013mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "Vin" (-7.179mm,-31.013mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND" (9.525mm,-28.477mm) on Bottom Overlay And Text "3.3V" (9.525mm,-31.013mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "3.3V" (9.525mm,-31.013mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.119mm < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "3.3V" (9.525mm,-31.013mm) on Bottom Overlay Silk Text to Silk Clearance [0.119mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "3.3V" (9.525mm,-31.013mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "3.3V" (9.525mm,-31.013mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO1" (9.525mm,-25.94mm) on Bottom Overlay And Text "GND" (9.525mm,-28.477mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (9.525mm,-28.477mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (9.525mm,-28.477mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO3" (9.525mm,-23.404mm) on Bottom Overlay And Text "GPIO1" (9.525mm,-25.94mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO1" (9.525mm,-25.94mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO1" (9.525mm,-25.94mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO1" (9.525mm,-25.94mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO1" (9.525mm,-25.94mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO3" (9.525mm,-23.404mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO15" (9.525mm,-20.867mm) on Bottom Overlay And Text "GPIO3" (9.525mm,-23.404mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO3" (9.525mm,-23.404mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO3" (9.525mm,-23.404mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO15" (9.525mm,-20.867mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO15" (9.525mm,-20.867mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO15" (9.525mm,-20.867mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO13" (9.525mm,-18.33mm) on Bottom Overlay And Text "GPIO15" (9.525mm,-20.867mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO15" (9.525mm,-20.867mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO15" (9.525mm,-20.867mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO13" (9.525mm,-18.33mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO13" (9.525mm,-18.33mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO13" (9.525mm,-18.33mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GPIO12" (9.525mm,-15.794mm) on Bottom Overlay And Text "GPIO13" (9.525mm,-18.33mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO13" (9.525mm,-18.33mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Bottom Overlay And Text "GPIO12" (9.525mm,-15.794mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :169

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (IsPad),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (IsPad),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.064mm < 0.1mm) Between Pad U3-3(0mm,-32.258mm) on Top Layer And Pad U3-2(-0.648mm,-32.258mm) on Top Layer [Top Solder] Mask Sliver [0.064mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.064mm < 0.1mm) Between Pad U3-1(-1.295mm,-32.258mm) on Top Layer And Pad U3-2(-0.648mm,-32.258mm) on Top Layer [Top Solder] Mask Sliver [0.064mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.064mm < 0.1mm) Between Pad U3-4(0.648mm,-32.258mm) on Top Layer And Pad U3-3(0mm,-32.258mm) on Top Layer [Top Solder] Mask Sliver [0.064mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.064mm < 0.1mm) Between Pad U3-4(0.648mm,-32.258mm) on Top Layer And Pad U3-5(1.295mm,-32.258mm) on Top Layer [Top Solder] Mask Sliver [0.064mm]
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=6.35mm) (All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.152mm) (InDifferentialPairClass('DIFF100'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=2.54mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Silk primitive without silk layer
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:04