Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: Representacion.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Representacion.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Representacion"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Representacion
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/abs_counter.vhd" in Library work.
Entity <abs_counter> compiled.
Entity <abs_counter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/ffD_reset.vhd" in Library work.
Entity <ffD_reset> compiled.
Entity <ffD_reset> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/multiplexor.vhd" in Library work.
Entity <multiplexor> compiled.
Entity <multiplexor> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/decodificador2a4.vhd" in Library work.
Entity <decodificador2a4> compiled.
Entity <decodificador2a4> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/seq_generator.vhd" in Library work.
Entity <seq_generator> compiled.
Entity <seq_generator> (Architecture <arch>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/decodificador.vhd" in Library work.
Entity <decodificador2> compiled.
Entity <decodificador2> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/Maquina_d_estados.vhd" in Library work.
Entity <Maquina_d_estados> compiled.
Entity <Maquina_d_estados> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/Bidirectional_buffer_controller.vhd" in Library work.
Entity <Bidirectional_buffer_controller> compiled.
Entity <Bidirectional_buffer_controller> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/eco_counter.vhd" in Library work.
Entity <eco_counter> compiled.
Entity <eco_counter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/measure_registers.vhd" in Library work.
Entity <measure_registers> compiled.
Entity <measure_registers> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/Prescaler.vhd" in Library work.
Entity <cont_preescalado> compiled.
Entity <cont_preescalado> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/Contador_19455.vhd" in Library work.
Entity <cycle_counter> compiled.
Entity <cycle_counter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/Ultra_ping.vhd" in Library work.
Entity <Ultra_ping> compiled.
Entity <Ultra_ping> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/seven_segment_mux.vhd" in Library work.
Entity <seven_segment_mux> compiled.
Entity <seven_segment_mux> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/Representacion.vhd" in Library work.
Entity <Representacion> compiled.
Entity <Representacion> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Representacion> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Ultra_ping> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <seven_segment_mux> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Maquina_d_estados> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Bidirectional_buffer_controller> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <eco_counter> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <measure_registers> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <cont_preescalado> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <cycle_counter> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <multiplexor> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <decodificador2a4> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <seq_generator> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <decodificador2> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <abs_counter> in library <work> (architecture <Behavioral>) with generics.
	N_bits = 6
	abs_const = 60

Analyzing hierarchy for entity <abs_counter> in library <work> (architecture <Behavioral>) with generics.
	N_bits = 4
	abs_const = 10

Analyzing hierarchy for entity <ffD_reset> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <abs_counter> in library <work> (architecture <Behavioral>) with generics.
	N_bits = 15
	abs_const = 19455


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Representacion> in library <work> (Architecture <Behavioral>).
Entity <Representacion> analyzed. Unit <Representacion> generated.

Analyzing Entity <Ultra_ping> in library <work> (Architecture <Behavioral>).
Entity <Ultra_ping> analyzed. Unit <Ultra_ping> generated.

Analyzing Entity <Maquina_d_estados> in library <work> (Architecture <Behavioral>).
Entity <Maquina_d_estados> analyzed. Unit <Maquina_d_estados> generated.

Analyzing Entity <Bidirectional_buffer_controller> in library <work> (Architecture <Behavioral>).
Entity <Bidirectional_buffer_controller> analyzed. Unit <Bidirectional_buffer_controller> generated.

Analyzing Entity <eco_counter> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/eco_counter.vhd" line 79: Unconnected output port 'count' of component 'abs_counter'.
WARNING:Xst:753 - "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/eco_counter.vhd" line 123: Unconnected output port 't' of component 'abs_counter'.
Entity <eco_counter> analyzed. Unit <eco_counter> generated.

Analyzing generic Entity <abs_counter.1> in library <work> (Architecture <Behavioral>).
	N_bits = 6
	abs_const = 60
Entity <abs_counter.1> analyzed. Unit <abs_counter.1> generated.

Analyzing generic Entity <abs_counter.2> in library <work> (Architecture <Behavioral>).
	N_bits = 4
	abs_const = 10
Entity <abs_counter.2> analyzed. Unit <abs_counter.2> generated.

Analyzing Entity <measure_registers> in library <work> (Architecture <Behavioral>).
Entity <measure_registers> analyzed. Unit <measure_registers> generated.

Analyzing Entity <ffD_reset> in library <work> (Architecture <Behavioral>).
Entity <ffD_reset> analyzed. Unit <ffD_reset> generated.

Analyzing Entity <cont_preescalado> in library <work> (Architecture <Behavioral>).
Entity <cont_preescalado> analyzed. Unit <cont_preescalado> generated.

Analyzing Entity <cycle_counter> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/Contador_19455.vhd" line 58: Unconnected output port 't' of component 'abs_counter'.
Entity <cycle_counter> analyzed. Unit <cycle_counter> generated.

Analyzing generic Entity <abs_counter.3> in library <work> (Architecture <Behavioral>).
	N_bits = 15
	abs_const = 19455
Entity <abs_counter.3> analyzed. Unit <abs_counter.3> generated.

Analyzing Entity <seven_segment_mux> in library <work> (Architecture <Behavioral>).
Entity <seven_segment_mux> analyzed. Unit <seven_segment_mux> generated.

Analyzing Entity <multiplexor> in library <work> (Architecture <Behavioral>).
Entity <multiplexor> analyzed. Unit <multiplexor> generated.

Analyzing Entity <decodificador2a4> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/decodificador2a4.vhd" line 55: Mux is complete : default of case is discarded
Entity <decodificador2a4> analyzed. Unit <decodificador2a4> generated.

Analyzing Entity <seq_generator> in library <work> (Architecture <arch>).
Entity <seq_generator> analyzed. Unit <seq_generator> generated.

Analyzing Entity <decodificador2> in library <work> (Architecture <Behavioral>).
Entity <decodificador2> analyzed. Unit <decodificador2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Maquina_d_estados>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/Maquina_d_estados.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | en                        (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0_wait_for_next_measure                      |
    | Power Up State     | st0_wait_for_next_measure                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Maquina_d_estados> synthesized.


Synthesizing Unit <Bidirectional_buffer_controller>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/Bidirectional_buffer_controller.vhd".
    Found 1-bit tristate buffer for signal <bi>.
    Summary:
	inferred   1 Tristate(s).
Unit <Bidirectional_buffer_controller> synthesized.


Synthesizing Unit <cont_preescalado>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/Prescaler.vhd".
    Found 1-bit register for signal <clk_out_aux>.
    Found 5-bit up counter for signal <cuenta>.
    Found 5-bit adder for signal <cuenta$add0000> created at line 53.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cont_preescalado> synthesized.


Synthesizing Unit <abs_counter_1>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/abs_counter.vhd".
    Found 6-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <abs_counter_1> synthesized.


Synthesizing Unit <abs_counter_2>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/abs_counter.vhd".
    Found 4-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <abs_counter_2> synthesized.


Synthesizing Unit <ffD_reset>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/ffD_reset.vhd".
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ffD_reset> synthesized.


Synthesizing Unit <abs_counter_3>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/abs_counter.vhd".
    Found 15-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <abs_counter_3> synthesized.


Synthesizing Unit <multiplexor>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/multiplexor.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <multiplexor> synthesized.


Synthesizing Unit <decodificador2a4>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/decodificador2a4.vhd".
    Found 1-of-4 decoder for signal <D>.
    Summary:
	inferred   1 Decoder(s).
Unit <decodificador2a4> synthesized.


Synthesizing Unit <seq_generator>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/seq_generator.vhd".
    Found 18-bit up counter for signal <q_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <seq_generator> synthesized.


Synthesizing Unit <decodificador2>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/decodificador.vhd".
    Found 16x7-bit ROM for signal <led>.
    Summary:
	inferred   1 ROM(s).
Unit <decodificador2> synthesized.


Synthesizing Unit <seven_segment_mux>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/seven_segment_mux.vhd".
Unit <seven_segment_mux> synthesized.


Synthesizing Unit <eco_counter>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/eco_counter.vhd".
Unit <eco_counter> synthesized.


Synthesizing Unit <measure_registers>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/measure_registers.vhd".
Unit <measure_registers> synthesized.


Synthesizing Unit <cycle_counter>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/Contador_19455.vhd".
Unit <cycle_counter> synthesized.


Synthesizing Unit <Ultra_ping>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/Ultra_ping.vhd".
Unit <Ultra_ping> synthesized.


Synthesizing Unit <Representacion>.
    Related source file is "C:/Users/Ivan/Desktop/Practicas digital  Repeticion/Realizacion/Controlador_ultrasonidos/Representacion.vhd".
Unit <Representacion> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 7
 15-bit up counter                                     : 1
 18-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 4
 1-bit register                                        : 1
 4-bit register                                        : 3
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_Ultra_ping/Inst_Maquina_d_estados/state/FSM> on signal <state[1:2]> with gray encoding.
---------------------------------------
 State                     | Encoding
---------------------------------------
 st0_wait_for_next_measure | 00
 st1_trigger               | 01
 st2_holdoff               | 11
 st3_measure               | 10
---------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 7
 15-bit up counter                                     : 1
 18-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Representacion> ...

Optimizing unit <seven_segment_mux> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Representacion, actual ratio is 7.
FlipFlop Inst_Ultra_ping/Inst_Maquina_d_estados/state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Representacion.ngr
Top Level Output File Name         : Representacion
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 204
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 31
#      LUT2                        : 25
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 10
#      LUT3_L                      : 2
#      LUT4                        : 47
#      LUT4_D                      : 1
#      LUT4_L                      : 5
#      MUXCY                       : 31
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 72
#      FD                          : 18
#      FDCE                        : 53
#      FDE                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      IOBUF                       : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       69  out of    960     7%  
 Number of Slice Flip Flops:             72  out of   1920     3%  
 Number of 4 input LUTs:                132  out of   1920     6%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of     83    18%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)  | Load  |
--------------------------------------------------+------------------------+-------+
Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1| BUFG                   | 48    |
clk                                               | BUFGP                  | 24    |
--------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
Control Signal                                                                                                | Buffer(FF name)                                      | Load  |
--------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
rst                                                                                                           | IBUF                                                 | 35    |
Inst_Ultra_ping/Inst_Maquina_d_estados/state_FSM_FFd2(Inst_Ultra_ping/Inst_Maquina_d_estados/state_FSM_FFd2:Q)| NONE(Inst_Ultra_ping/Inst_eco_counter/cm_counter/q_0)| 18    |
--------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.915ns (Maximum Frequency: 203.477MHz)
   Minimum input arrival time before clock: 5.415ns
   Maximum output required time after clock: 7.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1'
  Clock period: 4.915ns (frequency: 203.477MHz)
  Total number of paths / destination ports: 698 / 78
-------------------------------------------------------------------------
Delay:               4.915ns (Levels of Logic = 3)
  Source:            Inst_Ultra_ping/Inst_eco_counter/measure_counter/q_4 (FF)
  Destination:       Inst_Ultra_ping/Inst_eco_counter/m_counter/q_0 (FF)
  Source Clock:      Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1 rising
  Destination Clock: Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1 rising

  Data Path: Inst_Ultra_ping/Inst_eco_counter/measure_counter/q_4 to Inst_Ultra_ping/Inst_eco_counter/m_counter/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.514   0.651  Inst_Ultra_ping/Inst_eco_counter/measure_counter/q_4 (Inst_Ultra_ping/Inst_eco_counter/measure_counter/q_4)
     LUT3:I0->O            1   0.612   0.360  Inst_Ultra_ping/Inst_eco_counter/en_m1_SW0_SW0 (N35)
     LUT4:I3->O            6   0.612   0.572  Inst_Ultra_ping/Inst_eco_counter/en_m1 (Inst_Ultra_ping/Inst_eco_counter/t_measure_count)
     LUT4:I3->O            4   0.612   0.499  Inst_Ultra_ping/Inst_eco_counter/en_m (Inst_Ultra_ping/Inst_eco_counter/en_m)
     FDCE:CE                   0.483          Inst_Ultra_ping/Inst_eco_counter/m_counter/q_0
    ----------------------------------------
    Total                      4.915ns (2.833ns logic, 2.082ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.779ns (frequency: 264.655MHz)
  Total number of paths / destination ports: 201 / 25
-------------------------------------------------------------------------
Delay:               3.779ns (Levels of Logic = 18)
  Source:            Inst_seven_segment_mux/Inst_seq_generator/q_reg_1 (FF)
  Destination:       Inst_seven_segment_mux/Inst_seq_generator/q_reg_17 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_seven_segment_mux/Inst_seq_generator/q_reg_1 to Inst_seven_segment_mux/Inst_seq_generator/q_reg_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.509  Inst_seven_segment_mux/Inst_seq_generator/q_reg_1 (Inst_seven_segment_mux/Inst_seq_generator/q_reg_1)
     LUT1:I0->O            1   0.612   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<1>_rt (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<1> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<2> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<3> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<4> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<5> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<6> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<7> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<8> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<9> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<10> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<11> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<12> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<13> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<14> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<15> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<15>)
     MUXCY:CI->O           0   0.051   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<16> (Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_cy<16>)
     XORCY:CI->O           1   0.699   0.000  Inst_seven_segment_mux/Inst_seq_generator/Mcount_q_reg_xor<17> (Inst_seven_segment_mux/Result<17>)
     FD:D                      0.268          Inst_seven_segment_mux/Inst_seq_generator/q_reg_17
    ----------------------------------------
    Total                      3.779ns (3.270ns logic, 0.509ns route)
                                       (86.5% logic, 13.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              4.416ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux (FF)
  Destination Clock: clk rising

  Data Path: rst to Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.106   1.143  rst_IBUF (rst_IBUF)
     LUT4_L:I1->LO         1   0.612   0.103  Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux_and0000_SW0 (N2)
     LUT4:I3->O            1   0.612   0.357  Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux_and0000 (Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux_and0000)
     FDE:CE                    0.483          Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux
    ----------------------------------------
    Total                      4.416ns (2.813ns logic, 1.603ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              5.415ns (Levels of Logic = 4)
  Source:            sig_io (PAD)
  Destination:       Inst_Ultra_ping/Inst_eco_counter/m_counter/q_0 (FF)
  Destination Clock: Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1 rising

  Data Path: sig_io to Inst_Ultra_ping/Inst_eco_counter/m_counter/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.106   0.532  sig_io_IOBUF (N31)
     LUT4:I0->O            1   0.612   0.387  Inst_Ultra_ping/Inst_eco_counter/en_m1_SW0 (N43)
     LUT4:I2->O            6   0.612   0.572  Inst_Ultra_ping/Inst_eco_counter/en_m1 (Inst_Ultra_ping/Inst_eco_counter/t_measure_count)
     LUT4:I3->O            4   0.612   0.499  Inst_Ultra_ping/Inst_eco_counter/en_m (Inst_Ultra_ping/Inst_eco_counter/en_m)
     FDCE:CE                   0.483          Inst_Ultra_ping/Inst_eco_counter/m_counter/q_0
    ----------------------------------------
    Total                      5.415ns (3.425ns logic, 1.990ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1'
  Total number of paths / destination ports: 144 / 8
-------------------------------------------------------------------------
Offset:              6.745ns (Levels of Logic = 4)
  Source:            Inst_Ultra_ping/Inst_measure_registers/Inst_ffD_resetcm/q_3 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      Inst_Ultra_ping/Inst_cont_preescalado/clk_out_aux1 rising

  Data Path: Inst_Ultra_ping/Inst_measure_registers/Inst_ffD_resetcm/q_3 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.514   0.449  Inst_Ultra_ping/Inst_measure_registers/Inst_ffD_resetcm/q_3 (Inst_Ultra_ping/Inst_measure_registers/Inst_ffD_resetcm/q_3)
     LUT4:I1->O            1   0.612   0.000  Inst_seven_segment_mux/Inst_multiplexor/Mmux_output81 (Inst_seven_segment_mux/Inst_multiplexor/Mmux_output8)
     MUXF5:I1->O           7   0.278   0.754  Inst_seven_segment_mux/Inst_multiplexor/Mmux_output8_f5 (Inst_seven_segment_mux/bcd<3>)
     LUT4:I0->O            1   0.612   0.357  Inst_seven_segment_mux/Inst_decodificador2/Mrom_led61 (led_6_OBUF)
     OBUF:I->O                 3.169          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      6.745ns (5.185ns logic, 1.560ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 120 / 11
-------------------------------------------------------------------------
Offset:              7.283ns (Levels of Logic = 4)
  Source:            Inst_seven_segment_mux/Inst_seq_generator/q_reg_17 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_seven_segment_mux/Inst_seq_generator/q_reg_17 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.514   0.988  Inst_seven_segment_mux/Inst_seq_generator/q_reg_17 (Inst_seven_segment_mux/Inst_seq_generator/q_reg_17)
     LUT4:I0->O            1   0.612   0.000  Inst_seven_segment_mux/Inst_multiplexor/Mmux_output82 (Inst_seven_segment_mux/Inst_multiplexor/Mmux_output81)
     MUXF5:I0->O           7   0.278   0.754  Inst_seven_segment_mux/Inst_multiplexor/Mmux_output8_f5 (Inst_seven_segment_mux/bcd<3>)
     LUT4:I0->O            1   0.612   0.357  Inst_seven_segment_mux/Inst_decodificador2/Mrom_led61 (led_6_OBUF)
     OBUF:I->O                 3.169          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      7.283ns (5.185ns logic, 2.098ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.94 secs
 
--> 

Total memory usage is 244824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

