

================================================================
== Vitis HLS Report for 'RoundRobin_Pipeline_VITIS_LOOP_142_2'
================================================================
* Date:           Mon May 12 19:57:09 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.595 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  0.575 us|  0.575 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_2  |      257|      257|         3|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      34|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     387|    -|
|Register         |        -|     -|     1426|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|     1426|     421|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln142_fu_141_p2               |         +|   0|  0|   9|           9|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_166                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln142_fu_147_p2              |      icmp|   0|  0|  10|           9|          10|
    |icmp_ln144_fu_157_p2              |      icmp|   0|  0|   5|           2|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          25|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_done_int                        |    2|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |    2|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_99_p4      |  121|          2|  512|       1024|
    |ap_phi_reg_pp0_iter2_empty_reg_96  |  121|          2|  512|       1024|
    |ap_sig_allocacmp_j                 |    8|          2|    9|         18|
    |gmem0_blk_n_R                      |    2|          2|    1|          2|
    |j_4_fu_74                          |    8|          2|    9|         18|
    |send_fifo_1_blk_n                  |    2|          2|    1|          2|
    |shiftreg9_fu_70                    |  121|          2|  384|        768|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  387|         18| 1430|       2860|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_96  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_96  |  512|   0|  512|          0|
    |icmp_ln142_reg_250                 |    1|   0|    1|          0|
    |icmp_ln142_reg_250_pp0_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln144_reg_254                 |    1|   0|    1|          0|
    |icmp_ln144_reg_254_pp0_iter1_reg   |    1|   0|    1|          0|
    |j_4_fu_74                          |    9|   0|    9|          0|
    |shiftreg9_fu_70                    |  384|   0|  384|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1426|   0| 1426|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_142_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_142_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_142_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_142_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_142_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_142_2|  return value|
|m_axi_gmem0_AWVALID         |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWREADY         |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWADDR          |  out|   64|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWID            |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWLEN           |  out|   32|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWSIZE          |  out|    3|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWBURST         |  out|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWLOCK          |  out|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWCACHE         |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWPROT          |  out|    3|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWQOS           |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWREGION        |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWUSER          |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WVALID          |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WREADY          |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WDATA           |  out|  512|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WSTRB           |  out|   64|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WLAST           |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WID             |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WUSER           |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARVALID         |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARREADY         |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARADDR          |  out|   64|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARID            |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARLEN           |  out|   32|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARSIZE          |  out|    3|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARBURST         |  out|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARLOCK          |  out|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARCACHE         |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARPROT          |  out|    3|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARQOS           |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARREGION        |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARUSER          |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RVALID          |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RREADY          |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RDATA           |   in|  512|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RLAST           |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RID             |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RFIFONUM        |   in|   11|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RUSER           |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RRESP           |   in|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BVALID          |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BREADY          |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BRESP           |   in|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BID             |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BUSER           |   in|    1|       m_axi|                                 gmem0|       pointer|
|send_fifo_1_din             |  out|  128|     ap_fifo|                           send_fifo_1|       pointer|
|send_fifo_1_num_data_valid  |   in|   10|     ap_fifo|                           send_fifo_1|       pointer|
|send_fifo_1_fifo_cap        |   in|   10|     ap_fifo|                           send_fifo_1|       pointer|
|send_fifo_1_full_n          |   in|    1|     ap_fifo|                           send_fifo_1|       pointer|
|send_fifo_1_write           |  out|    1|     ap_fifo|                           send_fifo_1|       pointer|
|sext_ln150                  |   in|   58|     ap_none|                            sext_ln150|        scalar|
+----------------------------+-----+-----+------------+--------------------------------------+--------------+

