<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_0ef2c452_A64041200</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_0ef2c452_A64041200'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_0ef2c452_A64041200')">rsnoc_z_H_R_U_P_F_0ef2c452_A64041200</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.63</td>
<td class="s7 cl rt"><a href="mod1068.html#Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1068.html#Toggle" >  1.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1068.html#Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1068.html#inst_tag_336595"  onclick="showContent('inst_tag_336595')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s5 cl rt"> 50.52</td>
<td class="s7 cl rt"><a href="mod1068.html#inst_tag_336595_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1068.html#inst_tag_336595_Toggle" >  1.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1068.html#inst_tag_336595_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1068.html#inst_tag_336596"  onclick="showContent('inst_tag_336596')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s5 cl rt"> 50.63</td>
<td class="s7 cl rt"><a href="mod1068.html#inst_tag_336596_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1068.html#inst_tag_336596_Toggle" >  1.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1068.html#inst_tag_336596_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_336595'>
<hr>
<a name="inst_tag_336595"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_336595" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.52</td>
<td class="s7 cl rt"><a href="mod1068.html#inst_tag_336595_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1068.html#inst_tag_336595_Toggle" >  1.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1068.html#inst_tag_336595_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.52</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 41.86</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod895.html#inst_tag_292628" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336596'>
<hr>
<a name="inst_tag_336596"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_336596" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.63</td>
<td class="s7 cl rt"><a href="mod1068.html#inst_tag_336596_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1068.html#inst_tag_336596_Toggle" >  1.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1068.html#inst_tag_336596_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.63</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.51</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 41.96</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.19</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod895.html#inst_tag_292629" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_0ef2c452_A64041200'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1068.html" >rsnoc_z_H_R_U_P_F_0ef2c452_A64041200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>54092</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54101</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54108</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54115</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54122</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>54129</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
54091                   	wire [7:0]   Gen4P_Req_Be                  ;
54092      1/1          	wire         Gen4P_Req_BurstType           ;
54093      1/1          	wire [63:0]  Gen4P_Req_Data                ;
54094      1/1          	wire         Gen4P_Req_Last                ;
54095                   	wire [5:0]   Gen4P_Req_Len1                ;
54096                   	wire         Gen4P_Req_Lock                ;
54097                   	wire [2:0]   Gen4P_Req_Opc                 ;
54098                   	wire         Gen4P_Req_Rdy                 ;
54099                   	wire [3:0]   Gen4P_Req_SeqId               ;
54100                   	wire         Gen4P_Req_SeqUnOrdered        ;
54101      1/1          	wire         Gen4P_Req_SeqUnique           ;
54102      1/1          	wire [7:0]   Gen4P_Req_User                ;
54103      1/1          	wire         Gen4P_Req_Vld                 ;
54104      <font color = "red">0/1     ==>  	wire [31:0]  GenLcl_Req_Addr               ;</font>
                        MISSING_ELSE
54105                   	wire [7:0]   GenLcl_Req_Be                 ;
54106                   	wire         GenLcl_Req_BurstType          ;
54107                   	wire [63:0]  GenLcl_Req_Data               ;
54108      1/1          	wire         GenLcl_Req_Last               ;
54109      1/1          	wire [5:0]   GenLcl_Req_Len1               ;
54110      1/1          	wire         GenLcl_Req_Lock               ;
54111      <font color = "red">0/1     ==>  	wire [2:0]   GenLcl_Req_Opc                ;</font>
                        MISSING_ELSE
54112                   	wire         GenLcl_Req_Rdy                ;
54113                   	wire [3:0]   GenLcl_Req_SeqId              ;
54114                   	wire         GenLcl_Req_SeqUnOrdered       ;
54115      1/1          	wire         GenLcl_Req_SeqUnique          ;
54116      1/1          	wire [7:0]   GenLcl_Req_User               ;
54117      1/1          	wire         GenLcl_Req_Vld                ;
54118      <font color = "red">0/1     ==>  	wire [63:0]  GenLcl_Rsp_Data               ;</font>
                        MISSING_ELSE
54119                   	wire         GenLcl_Rsp_Last               ;
54120                   	wire [2:0]   GenLcl_Rsp_Opc                ;
54121                   	wire         GenLcl_Rsp_Rdy                ;
54122      1/1          	wire [3:0]   GenLcl_Rsp_SeqId              ;
54123      1/1          	wire         GenLcl_Rsp_SeqUnOrdered       ;
54124      1/1          	wire [1:0]   GenLcl_Rsp_Status             ;
54125      <font color = "red">0/1     ==>  	wire         GenLcl_Rsp_Vld                ;</font>
                        MISSING_ELSE
54126                   	reg          GenReqHead                    ;
54127                   	wire         GenReqIsAbort                 ;
54128                   	wire         GenReqIsPre                   ;
54129      <font color = "grey">unreachable  </font>	wire         GenReqXfer                    ;
54130      <font color = "grey">unreachable  </font>	wire [31:0]  GenStrmPack_Req_Addr          ;
54131      <font color = "grey">unreachable  </font>	wire [7:0]   GenStrmPack_Req_Be            ;
54132      <font color = "grey">unreachable  </font>	wire         GenStrmPack_Req_BurstType     ;
                   <font color = "red">==>  MISSING_ELSE</font>
54133      <font color = "grey">unreachable  </font>	wire [63:0]  GenStrmPack_Req_Data          ;
54134      <font color = "grey">unreachable  </font>	wire         GenStrmPack_Req_Last          ;
54135      <font color = "grey">unreachable  </font>	wire [5:0]   GenStrmPack_Req_Len1          ;
54136                   	wire         GenStrmPack_Req_Lock          ;
                   <font color = "red">==>  MISSING_ELSE</font>
54137                   	wire [2:0]   GenStrmPack_Req_Opc           ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1068.html" >rsnoc_z_H_R_U_P_F_0ef2c452_A64041200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">3</td>
<td class="rt">9.68  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">598</td>
<td class="rt">9</td>
<td class="rt">1.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">299</td>
<td class="rt">5</td>
<td class="rt">1.67  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">299</td>
<td class="rt">4</td>
<td class="rt">1.34  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">3</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">310</td>
<td class="rt">9</td>
<td class="rt">2.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">155</td>
<td class="rt">5</td>
<td class="rt">3.23  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">155</td>
<td class="rt">4</td>
<td class="rt">2.58  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">288</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_79a6[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d68f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1068.html" >rsnoc_z_H_R_U_P_F_0ef2c452_A64041200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">54092</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54101</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54108</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54115</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54122</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54092      	wire         Gen4P_Req_BurstType           ;
           	<font color = "green">-1-</font>                                            
54093      	wire [63:0]  Gen4P_Req_Data                ;
           <font color = "green">	==></font>
54094      	wire         Gen4P_Req_Last                ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54101      	wire         Gen4P_Req_SeqUnique           ;
           	<font color = "green">-1-</font>                                            
54102      	wire [7:0]   Gen4P_Req_User                ;
           <font color = "green">	==></font>
54103      	wire         Gen4P_Req_Vld                 ;
           	<font color = "red">-2-</font>                                            
54104      	wire [31:0]  GenLcl_Req_Addr               ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54108      	wire         GenLcl_Req_Last               ;
           	<font color = "green">-1-</font>                                            
54109      	wire [5:0]   GenLcl_Req_Len1               ;
           <font color = "green">	==></font>
54110      	wire         GenLcl_Req_Lock               ;
           	<font color = "red">-2-</font>                                            
54111      	wire [2:0]   GenLcl_Req_Opc                ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54115      	wire         GenLcl_Req_SeqUnique          ;
           	<font color = "green">-1-</font>                                            
54116      	wire [7:0]   GenLcl_Req_User               ;
           <font color = "green">	==></font>
54117      	wire         GenLcl_Req_Vld                ;
           	<font color = "red">-2-</font>                                            
54118      	wire [63:0]  GenLcl_Rsp_Data               ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54122      	wire [3:0]   GenLcl_Rsp_SeqId              ;
           	<font color = "green">-1-</font>                                            
54123      	wire         GenLcl_Rsp_SeqUnOrdered       ;
           <font color = "green">	==></font>
54124      	wire [1:0]   GenLcl_Rsp_Status             ;
           	<font color = "red">-2-</font>                                            
54125      	wire         GenLcl_Rsp_Vld                ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336595'>
<a name="inst_tag_336595_Line"></a>
<b>Line Coverage for Instance : <a href="mod1068.html#inst_tag_336595" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>54092</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54101</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54108</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54115</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54122</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>54129</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
54091                   	wire [7:0]   Gen4P_Req_Be                  ;
54092      1/1          	wire         Gen4P_Req_BurstType           ;
54093      1/1          	wire [63:0]  Gen4P_Req_Data                ;
54094      1/1          	wire         Gen4P_Req_Last                ;
54095                   	wire [5:0]   Gen4P_Req_Len1                ;
54096                   	wire         Gen4P_Req_Lock                ;
54097                   	wire [2:0]   Gen4P_Req_Opc                 ;
54098                   	wire         Gen4P_Req_Rdy                 ;
54099                   	wire [3:0]   Gen4P_Req_SeqId               ;
54100                   	wire         Gen4P_Req_SeqUnOrdered        ;
54101      1/1          	wire         Gen4P_Req_SeqUnique           ;
54102      1/1          	wire [7:0]   Gen4P_Req_User                ;
54103      1/1          	wire         Gen4P_Req_Vld                 ;
54104      <font color = "red">0/1     ==>  	wire [31:0]  GenLcl_Req_Addr               ;</font>
                        MISSING_ELSE
54105                   	wire [7:0]   GenLcl_Req_Be                 ;
54106                   	wire         GenLcl_Req_BurstType          ;
54107                   	wire [63:0]  GenLcl_Req_Data               ;
54108      1/1          	wire         GenLcl_Req_Last               ;
54109      1/1          	wire [5:0]   GenLcl_Req_Len1               ;
54110      1/1          	wire         GenLcl_Req_Lock               ;
54111      <font color = "red">0/1     ==>  	wire [2:0]   GenLcl_Req_Opc                ;</font>
                        MISSING_ELSE
54112                   	wire         GenLcl_Req_Rdy                ;
54113                   	wire [3:0]   GenLcl_Req_SeqId              ;
54114                   	wire         GenLcl_Req_SeqUnOrdered       ;
54115      1/1          	wire         GenLcl_Req_SeqUnique          ;
54116      1/1          	wire [7:0]   GenLcl_Req_User               ;
54117      1/1          	wire         GenLcl_Req_Vld                ;
54118      <font color = "red">0/1     ==>  	wire [63:0]  GenLcl_Rsp_Data               ;</font>
                        MISSING_ELSE
54119                   	wire         GenLcl_Rsp_Last               ;
54120                   	wire [2:0]   GenLcl_Rsp_Opc                ;
54121                   	wire         GenLcl_Rsp_Rdy                ;
54122      1/1          	wire [3:0]   GenLcl_Rsp_SeqId              ;
54123      1/1          	wire         GenLcl_Rsp_SeqUnOrdered       ;
54124      1/1          	wire [1:0]   GenLcl_Rsp_Status             ;
54125      <font color = "red">0/1     ==>  	wire         GenLcl_Rsp_Vld                ;</font>
                        MISSING_ELSE
54126                   	reg          GenReqHead                    ;
54127                   	wire         GenReqIsAbort                 ;
54128                   	wire         GenReqIsPre                   ;
54129      <font color = "grey">unreachable  </font>	wire         GenReqXfer                    ;
54130      <font color = "grey">unreachable  </font>	wire [31:0]  GenStrmPack_Req_Addr          ;
54131      <font color = "grey">unreachable  </font>	wire [7:0]   GenStrmPack_Req_Be            ;
54132      <font color = "grey">unreachable  </font>	wire         GenStrmPack_Req_BurstType     ;
                   <font color = "red">==>  MISSING_ELSE</font>
54133      <font color = "grey">unreachable  </font>	wire [63:0]  GenStrmPack_Req_Data          ;
54134      <font color = "grey">unreachable  </font>	wire         GenStrmPack_Req_Last          ;
54135      <font color = "grey">unreachable  </font>	wire [5:0]   GenStrmPack_Req_Len1          ;
54136                   	wire         GenStrmPack_Req_Lock          ;
                   <font color = "red">==>  MISSING_ELSE</font>
54137                   	wire [2:0]   GenStrmPack_Req_Opc           ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_336595_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1068.html#inst_tag_336595" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">2</td>
<td class="rt">6.45  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">598</td>
<td class="rt">7</td>
<td class="rt">1.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">299</td>
<td class="rt">4</td>
<td class="rt">1.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">299</td>
<td class="rt">3</td>
<td class="rt">1.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">310</td>
<td class="rt">7</td>
<td class="rt">2.26  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">155</td>
<td class="rt">4</td>
<td class="rt">2.58  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">1.94  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">288</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_79a6[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d68f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_336595_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1068.html#inst_tag_336595" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">54092</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54101</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54108</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54115</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54122</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54092      	wire         Gen4P_Req_BurstType           ;
           	<font color = "green">-1-</font>                                            
54093      	wire [63:0]  Gen4P_Req_Data                ;
           <font color = "green">	==></font>
54094      	wire         Gen4P_Req_Last                ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54101      	wire         Gen4P_Req_SeqUnique           ;
           	<font color = "green">-1-</font>                                            
54102      	wire [7:0]   Gen4P_Req_User                ;
           <font color = "green">	==></font>
54103      	wire         Gen4P_Req_Vld                 ;
           	<font color = "red">-2-</font>                                            
54104      	wire [31:0]  GenLcl_Req_Addr               ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54108      	wire         GenLcl_Req_Last               ;
           	<font color = "green">-1-</font>                                            
54109      	wire [5:0]   GenLcl_Req_Len1               ;
           <font color = "green">	==></font>
54110      	wire         GenLcl_Req_Lock               ;
           	<font color = "red">-2-</font>                                            
54111      	wire [2:0]   GenLcl_Req_Opc                ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54115      	wire         GenLcl_Req_SeqUnique          ;
           	<font color = "green">-1-</font>                                            
54116      	wire [7:0]   GenLcl_Req_User               ;
           <font color = "green">	==></font>
54117      	wire         GenLcl_Req_Vld                ;
           	<font color = "red">-2-</font>                                            
54118      	wire [63:0]  GenLcl_Rsp_Data               ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54122      	wire [3:0]   GenLcl_Rsp_SeqId              ;
           	<font color = "green">-1-</font>                                            
54123      	wire         GenLcl_Rsp_SeqUnOrdered       ;
           <font color = "green">	==></font>
54124      	wire [1:0]   GenLcl_Rsp_Status             ;
           	<font color = "red">-2-</font>                                            
54125      	wire         GenLcl_Rsp_Vld                ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336596'>
<a name="inst_tag_336596_Line"></a>
<b>Line Coverage for Instance : <a href="mod1068.html#inst_tag_336596" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>54092</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54101</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54108</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54115</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>54122</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>54129</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
54091                   	wire [7:0]   Gen4P_Req_Be                  ;
54092      1/1          	wire         Gen4P_Req_BurstType           ;
54093      1/1          	wire [63:0]  Gen4P_Req_Data                ;
54094      1/1          	wire         Gen4P_Req_Last                ;
54095                   	wire [5:0]   Gen4P_Req_Len1                ;
54096                   	wire         Gen4P_Req_Lock                ;
54097                   	wire [2:0]   Gen4P_Req_Opc                 ;
54098                   	wire         Gen4P_Req_Rdy                 ;
54099                   	wire [3:0]   Gen4P_Req_SeqId               ;
54100                   	wire         Gen4P_Req_SeqUnOrdered        ;
54101      1/1          	wire         Gen4P_Req_SeqUnique           ;
54102      1/1          	wire [7:0]   Gen4P_Req_User                ;
54103      1/1          	wire         Gen4P_Req_Vld                 ;
54104      <font color = "red">0/1     ==>  	wire [31:0]  GenLcl_Req_Addr               ;</font>
                        MISSING_ELSE
54105                   	wire [7:0]   GenLcl_Req_Be                 ;
54106                   	wire         GenLcl_Req_BurstType          ;
54107                   	wire [63:0]  GenLcl_Req_Data               ;
54108      1/1          	wire         GenLcl_Req_Last               ;
54109      1/1          	wire [5:0]   GenLcl_Req_Len1               ;
54110      1/1          	wire         GenLcl_Req_Lock               ;
54111      <font color = "red">0/1     ==>  	wire [2:0]   GenLcl_Req_Opc                ;</font>
                        MISSING_ELSE
54112                   	wire         GenLcl_Req_Rdy                ;
54113                   	wire [3:0]   GenLcl_Req_SeqId              ;
54114                   	wire         GenLcl_Req_SeqUnOrdered       ;
54115      1/1          	wire         GenLcl_Req_SeqUnique          ;
54116      1/1          	wire [7:0]   GenLcl_Req_User               ;
54117      1/1          	wire         GenLcl_Req_Vld                ;
54118      <font color = "red">0/1     ==>  	wire [63:0]  GenLcl_Rsp_Data               ;</font>
                        MISSING_ELSE
54119                   	wire         GenLcl_Rsp_Last               ;
54120                   	wire [2:0]   GenLcl_Rsp_Opc                ;
54121                   	wire         GenLcl_Rsp_Rdy                ;
54122      1/1          	wire [3:0]   GenLcl_Rsp_SeqId              ;
54123      1/1          	wire         GenLcl_Rsp_SeqUnOrdered       ;
54124      1/1          	wire [1:0]   GenLcl_Rsp_Status             ;
54125      <font color = "red">0/1     ==>  	wire         GenLcl_Rsp_Vld                ;</font>
                        MISSING_ELSE
54126                   	reg          GenReqHead                    ;
54127                   	wire         GenReqIsAbort                 ;
54128                   	wire         GenReqIsPre                   ;
54129      <font color = "grey">unreachable  </font>	wire         GenReqXfer                    ;
54130      <font color = "grey">unreachable  </font>	wire [31:0]  GenStrmPack_Req_Addr          ;
54131      <font color = "grey">unreachable  </font>	wire [7:0]   GenStrmPack_Req_Be            ;
54132      <font color = "grey">unreachable  </font>	wire         GenStrmPack_Req_BurstType     ;
                   <font color = "red">==>  MISSING_ELSE</font>
54133      <font color = "grey">unreachable  </font>	wire [63:0]  GenStrmPack_Req_Data          ;
54134      <font color = "grey">unreachable  </font>	wire         GenStrmPack_Req_Last          ;
54135      <font color = "grey">unreachable  </font>	wire [5:0]   GenStrmPack_Req_Len1          ;
54136                   	wire         GenStrmPack_Req_Lock          ;
                   <font color = "red">==>  MISSING_ELSE</font>
54137                   	wire [2:0]   GenStrmPack_Req_Opc           ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_336596_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1068.html#inst_tag_336596" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">3</td>
<td class="rt">9.68  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">598</td>
<td class="rt">9</td>
<td class="rt">1.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">299</td>
<td class="rt">5</td>
<td class="rt">1.67  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">299</td>
<td class="rt">4</td>
<td class="rt">1.34  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">3</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">310</td>
<td class="rt">9</td>
<td class="rt">2.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">155</td>
<td class="rt">5</td>
<td class="rt">3.23  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">155</td>
<td class="rt">4</td>
<td class="rt">2.58  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">288</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_79a6[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d68f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_336596_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1068.html#inst_tag_336596" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">54092</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54101</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54108</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54115</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">54122</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54092      	wire         Gen4P_Req_BurstType           ;
           	<font color = "green">-1-</font>                                            
54093      	wire [63:0]  Gen4P_Req_Data                ;
           <font color = "green">	==></font>
54094      	wire         Gen4P_Req_Last                ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54101      	wire         Gen4P_Req_SeqUnique           ;
           	<font color = "green">-1-</font>                                            
54102      	wire [7:0]   Gen4P_Req_User                ;
           <font color = "green">	==></font>
54103      	wire         Gen4P_Req_Vld                 ;
           	<font color = "red">-2-</font>                                            
54104      	wire [31:0]  GenLcl_Req_Addr               ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54108      	wire         GenLcl_Req_Last               ;
           	<font color = "green">-1-</font>                                            
54109      	wire [5:0]   GenLcl_Req_Len1               ;
           <font color = "green">	==></font>
54110      	wire         GenLcl_Req_Lock               ;
           	<font color = "red">-2-</font>                                            
54111      	wire [2:0]   GenLcl_Req_Opc                ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54115      	wire         GenLcl_Req_SeqUnique          ;
           	<font color = "green">-1-</font>                                            
54116      	wire [7:0]   GenLcl_Req_User               ;
           <font color = "green">	==></font>
54117      	wire         GenLcl_Req_Vld                ;
           	<font color = "red">-2-</font>                                            
54118      	wire [63:0]  GenLcl_Rsp_Data               ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
54122      	wire [3:0]   GenLcl_Rsp_SeqId              ;
           	<font color = "green">-1-</font>                                            
54123      	wire         GenLcl_Rsp_SeqUnOrdered       ;
           <font color = "green">	==></font>
54124      	wire [1:0]   GenLcl_Rsp_Status             ;
           	<font color = "red">-2-</font>                                            
54125      	wire         GenLcl_Rsp_Vld                ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_336595">
    <li>
      <a href="#inst_tag_336595_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336595_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_336595_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_336596">
    <li>
      <a href="#inst_tag_336596_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336596_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_336596_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_0ef2c452_A64041200">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
