/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/sourish/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:8.1-61.10" *)
module helloworldfpga(A, B, C, D, a, b, c, d, e, f, g, h);
  wire _00_;
  (* unused_bits = "0" *)
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:10.13-10.14" *)
  input A;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:11.13-11.14" *)
  input B;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:12.13-12.14" *)
  input C;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:13.13-13.14" *)
  input D;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:25.5-25.6" *)
  wire W;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:25.7-25.8" *)
  wire X;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:15.13-15.14" *)
  output a;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:16.13-16.14" *)
  output b;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:17.13-17.14" *)
  output c;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:18.13-18.14" *)
  output d;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:19.13-19.14" *)
  output e;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:20.13-20.14" *)
  output f;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:21.13-21.14" *)
  output g;
  (* src = "/home/sourish/qorc-sdk/fpga-examples/blink/helloworldfpga.v:22.13-22.14" *)
  output h;
  logic_1 _06_ (
    .a(_00_)
  );
  logic_0 _07_ (
    .a(X)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X28Y3"),
    .IO_PAD("56"),
    .IO_TYPE("BIDIR")
  ) _08_ (
    .P(A),
    .Q(_01_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X4Y32"),
    .IO_PAD("23"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .P(B),
    .Q(_02_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X20Y32"),
    .IO_PAD("33"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .P(C),
    .Q(_03_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X10Y32"),
    .IO_PAD("27"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .P(D),
    .Q(_04_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _12_ (
    .A(W),
    .P(a)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _13_ (
    .A(X),
    .P(b)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _14_ (
    .A(X),
    .P(c)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X18Y3"),
    .IO_PAD("63"),
    .IO_TYPE("BIDIR")
  ) _15_ (
    .A(W),
    .P(d)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("61"),
    .IO_TYPE("BIDIR")
  ) _16_ (
    .A(W),
    .P(e)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) _17_ (
    .A(W),
    .P(f)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _18_ (
    .A(_00_),
    .P(g)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X28Y3"),
    .IO_PAD("56"),
    .IO_TYPE("BIDIR")
  ) _19_ (
    .A(_05_),
    .P(h)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/sourish/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h096)
  ) a_LUT3_O (
    .I0(_04_),
    .I1(_03_),
    .I2(_02_),
    .O(W)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/sourish/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h017)
  ) h_LUT3_O (
    .I0(_04_),
    .I1(_03_),
    .I2(_02_),
    .O(_05_)
  );
endmodule
