# AES-128
AES-128 IP Core in VHDL for Xilinx FPGAs. Design documents are available in Russian only. Implements a fast itarative architecture: each AES-round takes 1 clock to process data.
