

================================================================
== Vivado HLS Report for 'readData32'
================================================================
* Date:           Tue Sep  3 11:01:27 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        2mmDataflow
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.250|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1677|  1677|  1677|  1677|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  393|  393|        11|          1|          1|   384|    yes   |
        |- Loop 2  |  442|  442|        12|          1|          1|   432|    yes   |
        |- Loop 3  |  441|  441|        11|          1|          1|   432|    yes   |
        |- Loop 4  |  393|  393|        11|          1|          1|   384|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11
  * Pipeline-1: initiation interval (II) = 1, depth = 12
  * Pipeline-2: initiation interval (II) = 1, depth = 11
  * Pipeline-3: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 4
  Pipeline-0 : II = 1, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
  Pipeline-1 : II = 1, D = 12, States = { 14 15 16 17 18 19 20 21 22 23 24 25 }
  Pipeline-2 : II = 1, D = 11, States = { 27 28 29 30 31 32 33 34 35 36 37 }
  Pipeline-3 : II = 1, D = 11, States = { 39 40 41 42 43 44 45 46 47 48 49 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	13  / (exitcond_flatten_i_i)
	3  / (!exitcond_flatten_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true
13 --> 
	14  / true
14 --> 
	26  / (exitcond_flatten8_i_s)
	15  / (!exitcond_flatten8_i_s)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	14  / true
26 --> 
	27  / true
27 --> 
	38  / (exitcond_flatten1_i_s)
	28  / (!exitcond_flatten1_i_s)
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	27  / true
38 --> 
	39  / true
39 --> 
	50  / (exitcond_flatten2_i_s)
	40  / (!exitcond_flatten2_i_s)
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	39  / true
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.62>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str14, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str14, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str16, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str16, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str17, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str17, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %D_input_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str18, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %D_input_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str18, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %D_output_AXI_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%D_output_AXI_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %D_output_AXI)"   --->   Operation 60 'read' 'D_output_AXI_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%D_input_AXI_offset_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %D_input_AXI_offset)"   --->   Operation 61 'read' 'D_input_AXI_offset_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%C_AXI_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %C_AXI_offset)"   --->   Operation 62 'read' 'C_AXI_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%B_AXI_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %B_AXI_offset)"   --->   Operation 63 'read' 'B_AXI_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%A_AXI_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_AXI_offset)"   --->   Operation 64 'read' 'A_AXI_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %D_output_AXI_out, i32 %D_output_AXI_read)"   --->   Operation 65 'write' <Predicate = true> <Delay = 2.62> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str14, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str16, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str17, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %D_input_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str18, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %D_input_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str18, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str17, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str16, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_AXI, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str14, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %A_AXI_offset_read, i32 2, i32 31)" [2mmDataflow/2mm.cc:164]   --->   Operation 74 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_cast_i_i = zext i30 %tmp to i32" [2mmDataflow/2mm.cc:164]   --->   Operation 75 'zext' 'sext_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.76ns)   --->   "br label %.preheader13.i.i" [2mmDataflow/2mm.cc:164]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.72>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten_i_i = phi i9 [ 0, %entry ], [ %indvar_flatten_next_s, %0 ]"   --->   Operation 77 'phi' 'indvar_flatten_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%i_i_i = phi i5 [ 0, %entry ], [ %tmp_mid2_v_i_i, %0 ]" [2mmDataflow/2mm.cc:169]   --->   Operation 78 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%k_i_i = phi i5 [ 0, %entry ], [ %k, %0 ]"   --->   Operation 79 'phi' 'k_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.66ns)   --->   "%exitcond_flatten_i_i = icmp eq i9 %indvar_flatten_i_i, -128"   --->   Operation 80 'icmp' 'exitcond_flatten_i_i' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384)"   --->   Operation 81 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.82ns)   --->   "%indvar_flatten_next_s = add i9 %indvar_flatten_i_i, 1"   --->   Operation 82 'add' 'indvar_flatten_next_s' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten_i_i, label %.preheader11.preheader.i.i, label %.preheader13.preheader.i.i"   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.78ns)   --->   "%i_2_i_i = add i5 1, %i_i_i" [2mmDataflow/2mm.cc:164]   --->   Operation 84 'add' 'i_2_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.36ns)   --->   "%exitcond6114_i_i = icmp eq i5 %k_i_i, -8" [2mmDataflow/2mm.cc:166]   --->   Operation 85 'icmp' 'exitcond6114_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.21ns)   --->   "%k_mid2_i_i = select i1 %exitcond6114_i_i, i5 0, i5 %k_i_i" [2mmDataflow/2mm.cc:166]   --->   Operation 86 'select' 'k_mid2_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.21ns)   --->   "%tmp_mid2_v_i_i = select i1 %exitcond6114_i_i, i5 %i_2_i_i, i5 %i_i_i" [2mmDataflow/2mm.cc:169]   --->   Operation 87 'select' 'tmp_mid2_v_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v_i_i, i5 0)" [2mmDataflow/2mm.cc:169]   --->   Operation 88 'bitconcatenate' 'tmp_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl1_cast_i_i = zext i10 %tmp_i_i to i11" [2mmDataflow/2mm.cc:169]   --->   Operation 89 'zext' 'p_shl1_cast_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_8_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_mid2_v_i_i, i3 0)" [2mmDataflow/2mm.cc:169]   --->   Operation 90 'bitconcatenate' 'tmp_8_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl2_cast_i_i = zext i8 %tmp_8_i_i to i11" [2mmDataflow/2mm.cc:169]   --->   Operation 91 'zext' 'p_shl2_cast_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.73ns)   --->   "%tmp_11_i_i = sub i11 %p_shl1_cast_i_i, %p_shl2_cast_i_i" [2mmDataflow/2mm.cc:169]   --->   Operation 92 'sub' 'tmp_11_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [2mmDataflow/2mm.cc:167]   --->   Operation 93 'specregionbegin' 'tmp_5_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i5 %k_mid2_i_i to i1" [2mmDataflow/2mm.cc:166]   --->   Operation 94 'trunc' 'tmp_2' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %k_mid2_i_i, i32 1, i32 4)" [2mmDataflow/2mm.cc:169]   --->   Operation 95 'partselect' 'tmp_3' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %branch1.i.i, label %branch0.i.i" [2mmDataflow/2mm.cc:169]   --->   Operation 96 'br' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_5_i_i)" [2mmDataflow/2mm.cc:170]   --->   Operation 97 'specregionend' 'empty_9' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.78ns)   --->   "%k = add i5 %k_mid2_i_i, 1" [2mmDataflow/2mm.cc:166]   --->   Operation 98 'add' 'k' <Predicate = (!exitcond_flatten_i_i)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader13.i.i" [2mmDataflow/2mm.cc:166]   --->   Operation 99 'br' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_11_cast_i_i = sext i11 %tmp_11_i_i to i12" [2mmDataflow/2mm.cc:169]   --->   Operation 100 'sext' 'tmp_11_cast_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_6_cast_i_i = zext i5 %k_mid2_i_i to i12" [2mmDataflow/2mm.cc:169]   --->   Operation 101 'zext' 'tmp_6_cast_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.63ns)   --->   "%tmp_15_i_i = add i12 %tmp_6_cast_i_i, %tmp_11_cast_i_i" [2mmDataflow/2mm.cc:169]   --->   Operation 102 'add' 'tmp_15_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_15_cast_i_i = sext i12 %tmp_15_i_i to i32" [2mmDataflow/2mm.cc:169]   --->   Operation 103 'sext' 'tmp_15_cast_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.49ns)   --->   "%sum_i_i = add i32 %tmp_15_cast_i_i, %sext_cast_i_i" [2mmDataflow/2mm.cc:169]   --->   Operation 104 'add' 'sum_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.25>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sum_cast_i_i = sext i32 %sum_i_i to i64" [2mmDataflow/2mm.cc:169]   --->   Operation 105 'sext' 'sum_cast_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%A_AXI_addr = getelementptr i32* %A_AXI, i64 %sum_cast_i_i" [2mmDataflow/2mm.cc:169]   --->   Operation 106 'getelementptr' 'A_AXI_addr' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_4 : Operation 107 [7/7] (5.25ns)   --->   "%A_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:169]   --->   Operation 107 'readreq' 'A_AXI_load_i_i_req' <Predicate = (!exitcond_flatten_i_i)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 5.25>
ST_5 : Operation 108 [6/7] (5.25ns)   --->   "%A_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:169]   --->   Operation 108 'readreq' 'A_AXI_load_i_i_req' <Predicate = (!exitcond_flatten_i_i)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 5.25>
ST_6 : Operation 109 [5/7] (5.25ns)   --->   "%A_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:169]   --->   Operation 109 'readreq' 'A_AXI_load_i_i_req' <Predicate = (!exitcond_flatten_i_i)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.25>
ST_7 : Operation 110 [4/7] (5.25ns)   --->   "%A_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:169]   --->   Operation 110 'readreq' 'A_AXI_load_i_i_req' <Predicate = (!exitcond_flatten_i_i)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.25>
ST_8 : Operation 111 [3/7] (5.25ns)   --->   "%A_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:169]   --->   Operation 111 'readreq' 'A_AXI_load_i_i_req' <Predicate = (!exitcond_flatten_i_i)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.25>
ST_9 : Operation 112 [2/7] (5.25ns)   --->   "%A_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:169]   --->   Operation 112 'readreq' 'A_AXI_load_i_i_req' <Predicate = (!exitcond_flatten_i_i)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 5.25>
ST_10 : Operation 113 [1/7] (5.25ns)   --->   "%A_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:169]   --->   Operation 113 'readreq' 'A_AXI_load_i_i_req' <Predicate = (!exitcond_flatten_i_i)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 5.25>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_12_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_mid2_v_i_i, i4 0)" [2mmDataflow/2mm.cc:169]   --->   Operation 114 'bitconcatenate' 'tmp_12_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_13_i_i = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_mid2_v_i_i, i2 0)" [2mmDataflow/2mm.cc:169]   --->   Operation 115 'bitconcatenate' 'tmp_13_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl3_cast_i_i = zext i7 %tmp_13_i_i to i9" [2mmDataflow/2mm.cc:169]   --->   Operation 116 'zext' 'p_shl3_cast_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_14_i_i = sub i9 %tmp_12_i_i, %p_shl3_cast_i_i" [2mmDataflow/2mm.cc:169]   --->   Operation 117 'sub' 'tmp_14_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 118 [1/1] (5.25ns)   --->   "%A_AXI_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %A_AXI_addr)" [2mmDataflow/2mm.cc:169]   --->   Operation 118 'read' 'A_AXI_addr_read' <Predicate = (!exitcond_flatten_i_i)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%newIndex1_cast_i_i = zext i4 %tmp_3 to i9" [2mmDataflow/2mm.cc:169]   --->   Operation 119 'zext' 'newIndex1_cast_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_16_i_i = add i9 %newIndex1_cast_i_i, %tmp_14_i_i" [2mmDataflow/2mm.cc:169]   --->   Operation 120 'add' 'tmp_16_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [2mmDataflow/2mm.cc:168]   --->   Operation 121 'specpipeline' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_16_cast_i_i = sext i9 %tmp_16_i_i to i64" [2mmDataflow/2mm.cc:169]   --->   Operation 122 'sext' 'tmp_16_cast_i_i' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [192 x i32]* %A_0, i64 0, i64 %tmp_16_cast_i_i" [2mmDataflow/2mm.cc:169]   --->   Operation 123 'getelementptr' 'A_0_addr' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [192 x i32]* %A_1, i64 0, i64 %tmp_16_cast_i_i" [2mmDataflow/2mm.cc:169]   --->   Operation 124 'getelementptr' 'A_1_addr' <Predicate = (!exitcond_flatten_i_i)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (3.25ns)   --->   "store i32 %A_AXI_addr_read, i32* %A_0_addr, align 4" [2mmDataflow/2mm.cc:169]   --->   Operation 125 'store' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "br label %0" [2mmDataflow/2mm.cc:169]   --->   Operation 126 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (3.25ns)   --->   "store i32 %A_AXI_addr_read, i32* %A_1_addr, align 4" [2mmDataflow/2mm.cc:169]   --->   Operation 127 'store' <Predicate = (tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "br label %0" [2mmDataflow/2mm.cc:169]   --->   Operation 128 'br' <Predicate = (tmp_2)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 1.76>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B_AXI_offset_read, i32 2, i32 31)" [2mmDataflow/2mm.cc:174]   --->   Operation 129 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%sext4_cast_i_i = zext i30 %tmp_1 to i31" [2mmDataflow/2mm.cc:174]   --->   Operation 130 'zext' 'sext4_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (1.76ns)   --->   "br label %.preheader11.i.i" [2mmDataflow/2mm.cc:174]   --->   Operation 131 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 3> <Delay = 4.35>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%indvar_flatten6_i_i = phi i9 [ %indvar_flatten_next7, %1 ], [ 0, %.preheader11.preheader.i.i ]"   --->   Operation 132 'phi' 'indvar_flatten6_i_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%k_1_i_i = phi i5 [ %tmp_4_mid2_v_i_i, %1 ], [ 0, %.preheader11.preheader.i.i ]" [2mmDataflow/2mm.cc:178]   --->   Operation 133 'phi' 'k_1_i_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%j_i_i = phi i5 [ %j, %1 ], [ 0, %.preheader11.preheader.i.i ]"   --->   Operation 134 'phi' 'j_i_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (1.66ns)   --->   "%exitcond_flatten8_i_s = icmp eq i9 %indvar_flatten6_i_i, -80"   --->   Operation 135 'icmp' 'exitcond_flatten8_i_s' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 432, i64 432, i64 432)"   --->   Operation 136 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.82ns)   --->   "%indvar_flatten_next7 = add i9 %indvar_flatten6_i_i, 1"   --->   Operation 137 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8_i_s, label %.preheader9.preheader.i.i, label %.preheader12.i.i"   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (1.78ns)   --->   "%k_5_i_i = add i5 1, %k_1_i_i" [2mmDataflow/2mm.cc:173]   --->   Operation 139 'add' 'k_5_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (1.36ns)   --->   "%exitcond4116_i_i = icmp eq i5 %j_i_i, -14" [2mmDataflow/2mm.cc:174]   --->   Operation 140 'icmp' 'exitcond4116_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (1.21ns)   --->   "%j_mid2_i_i = select i1 %exitcond4116_i_i, i5 0, i5 %j_i_i" [2mmDataflow/2mm.cc:174]   --->   Operation 141 'select' 'j_mid2_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (1.21ns)   --->   "%tmp_4_mid2_v_i_i = select i1 %exitcond4116_i_i, i5 %k_5_i_i, i5 %k_1_i_i" [2mmDataflow/2mm.cc:178]   --->   Operation 142 'select' 'tmp_4_mid2_v_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i5 %tmp_4_mid2_v_i_i to i1" [2mmDataflow/2mm.cc:178]   --->   Operation 143 'trunc' 'tmp_5' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%newIndex3_mid2_v_i_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %tmp_4_mid2_v_i_i, i32 1, i32 4)" [2mmDataflow/2mm.cc:178]   --->   Operation 144 'partselect' 'newIndex3_mid2_v_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_7_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [2mmDataflow/2mm.cc:176]   --->   Operation 145 'specregionbegin' 'tmp_7_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %branch3.i.i, label %branch2.i.i" [2mmDataflow/2mm.cc:178]   --->   Operation 146 'br' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_7_i_i)" [2mmDataflow/2mm.cc:179]   --->   Operation 147 'specregionend' 'empty_11' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (1.78ns)   --->   "%j = add i5 %j_mid2_i_i, 1" [2mmDataflow/2mm.cc:174]   --->   Operation 148 'add' 'j' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader11.i.i" [2mmDataflow/2mm.cc:174]   --->   Operation 149 'br' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>

State 15 <SV = 4> <Delay = 3.72>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_17_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_4_mid2_v_i_i, i4 0)" [2mmDataflow/2mm.cc:178]   --->   Operation 150 'bitconcatenate' 'tmp_17_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%p_shl4_cast_i_i = zext i9 %tmp_17_i_i to i10" [2mmDataflow/2mm.cc:178]   --->   Operation 151 'zext' 'p_shl4_cast_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_18_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_4_mid2_v_i_i, i1 false)" [2mmDataflow/2mm.cc:178]   --->   Operation 152 'bitconcatenate' 'tmp_18_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl5_cast_i_i = zext i6 %tmp_18_i_i to i10" [2mmDataflow/2mm.cc:178]   --->   Operation 153 'zext' 'p_shl5_cast_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_19_i_i = add i10 %p_shl4_cast_i_i, %p_shl5_cast_i_i" [2mmDataflow/2mm.cc:178]   --->   Operation 154 'add' 'tmp_19_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_cast_i_i = zext i5 %j_mid2_i_i to i10" [2mmDataflow/2mm.cc:178]   --->   Operation 155 'zext' 'tmp_cast_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_23_i_i = add i10 %tmp_cast_i_i, %tmp_19_i_i" [2mmDataflow/2mm.cc:178]   --->   Operation 156 'add' 'tmp_23_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 5> <Delay = 2.49>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_23_cast_i_i = zext i10 %tmp_23_i_i to i31" [2mmDataflow/2mm.cc:178]   --->   Operation 157 'zext' 'tmp_23_cast_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (2.49ns)   --->   "%sum5_i_i = add i31 %tmp_23_cast_i_i, %sext4_cast_i_i" [2mmDataflow/2mm.cc:178]   --->   Operation 158 'add' 'sum5_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 5.25>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%sum5_cast_i_i = zext i31 %sum5_i_i to i64" [2mmDataflow/2mm.cc:178]   --->   Operation 159 'zext' 'sum5_cast_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%B_AXI_addr = getelementptr i32* %B_AXI, i64 %sum5_cast_i_i" [2mmDataflow/2mm.cc:178]   --->   Operation 160 'getelementptr' 'B_AXI_addr' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_17 : Operation 161 [7/7] (5.25ns)   --->   "%B_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %B_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:178]   --->   Operation 161 'readreq' 'B_AXI_load_i_i_req' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 7> <Delay = 5.25>
ST_18 : Operation 162 [6/7] (5.25ns)   --->   "%B_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %B_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:178]   --->   Operation 162 'readreq' 'B_AXI_load_i_i_req' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 8> <Delay = 5.25>
ST_19 : Operation 163 [5/7] (5.25ns)   --->   "%B_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %B_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:178]   --->   Operation 163 'readreq' 'B_AXI_load_i_i_req' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 9> <Delay = 5.25>
ST_20 : Operation 164 [4/7] (5.25ns)   --->   "%B_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %B_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:178]   --->   Operation 164 'readreq' 'B_AXI_load_i_i_req' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 10> <Delay = 5.25>
ST_21 : Operation 165 [3/7] (5.25ns)   --->   "%B_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %B_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:178]   --->   Operation 165 'readreq' 'B_AXI_load_i_i_req' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 11> <Delay = 5.25>
ST_22 : Operation 166 [2/7] (5.25ns)   --->   "%B_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %B_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:178]   --->   Operation 166 'readreq' 'B_AXI_load_i_i_req' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 12> <Delay = 5.25>
ST_23 : Operation 167 [1/7] (5.25ns)   --->   "%B_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %B_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:178]   --->   Operation 167 'readreq' 'B_AXI_load_i_i_req' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 13> <Delay = 5.25>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_20_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %newIndex3_mid2_v_i_i, i4 0)" [2mmDataflow/2mm.cc:178]   --->   Operation 168 'bitconcatenate' 'tmp_20_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%p_shl6_cast_i_i = zext i8 %tmp_20_i_i to i9" [2mmDataflow/2mm.cc:178]   --->   Operation 169 'zext' 'p_shl6_cast_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_21_i_i = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %newIndex3_mid2_v_i_i, i1 false)" [2mmDataflow/2mm.cc:178]   --->   Operation 170 'bitconcatenate' 'tmp_21_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%p_shl7_cast_i_i = zext i5 %tmp_21_i_i to i9" [2mmDataflow/2mm.cc:178]   --->   Operation 171 'zext' 'p_shl7_cast_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_22_i_i = add i9 %p_shl6_cast_i_i, %p_shl7_cast_i_i" [2mmDataflow/2mm.cc:178]   --->   Operation 172 'add' 'tmp_22_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_cast123_i_i = zext i5 %j_mid2_i_i to i9" [2mmDataflow/2mm.cc:178]   --->   Operation 173 'zext' 'tmp_cast123_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_24_i_i = add i9 %tmp_cast123_i_i, %tmp_22_i_i" [2mmDataflow/2mm.cc:178]   --->   Operation 174 'add' 'tmp_24_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 175 [1/1] (5.25ns)   --->   "%B_AXI_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %B_AXI_addr)" [2mmDataflow/2mm.cc:178]   --->   Operation 175 'read' 'B_AXI_addr_read' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 14> <Delay = 3.25>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [2mmDataflow/2mm.cc:177]   --->   Operation 176 'specpipeline' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_24_cast_i_i = zext i9 %tmp_24_i_i to i64" [2mmDataflow/2mm.cc:178]   --->   Operation 177 'zext' 'tmp_24_cast_i_i' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [216 x i32]* %B_0, i64 0, i64 %tmp_24_cast_i_i" [2mmDataflow/2mm.cc:178]   --->   Operation 178 'getelementptr' 'B_0_addr' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [216 x i32]* %B_1, i64 0, i64 %tmp_24_cast_i_i" [2mmDataflow/2mm.cc:178]   --->   Operation 179 'getelementptr' 'B_1_addr' <Predicate = (!exitcond_flatten8_i_s)> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (3.25ns)   --->   "store i32 %B_AXI_addr_read, i32* %B_0_addr, align 4" [2mmDataflow/2mm.cc:178]   --->   Operation 180 'store' <Predicate = (!tmp_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "br label %1" [2mmDataflow/2mm.cc:178]   --->   Operation 181 'br' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (3.25ns)   --->   "store i32 %B_AXI_addr_read, i32* %B_1_addr, align 4" [2mmDataflow/2mm.cc:178]   --->   Operation 182 'store' <Predicate = (tmp_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "br label %1" [2mmDataflow/2mm.cc:178]   --->   Operation 183 'br' <Predicate = (tmp_5)> <Delay = 0.00>

State 26 <SV = 4> <Delay = 1.76>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %C_AXI_offset_read, i32 2, i32 31)" [2mmDataflow/2mm.cc:182]   --->   Operation 184 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%sext8_cast_i_i = zext i30 %tmp_4 to i32" [2mmDataflow/2mm.cc:182]   --->   Operation 185 'zext' 'sext8_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (1.76ns)   --->   "br label %.preheader9.i.i" [2mmDataflow/2mm.cc:182]   --->   Operation 186 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 5> <Delay = 4.72>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "%indvar_flatten1_i_i = phi i9 [ %indvar_flatten_next2, %2 ], [ 0, %.preheader9.preheader.i.i ]"   --->   Operation 187 'phi' 'indvar_flatten1_i_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 188 [1/1] (0.00ns)   --->   "%j_1_i_i = phi i5 [ %tmp_8_mid2_v_i_i, %2 ], [ 0, %.preheader9.preheader.i.i ]" [2mmDataflow/2mm.cc:185]   --->   Operation 188 'phi' 'j_1_i_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 189 [1/1] (0.00ns)   --->   "%k_2_i_i = phi i5 [ %k_2, %2 ], [ 0, %.preheader9.preheader.i.i ]"   --->   Operation 189 'phi' 'k_2_i_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 190 [1/1] (1.66ns)   --->   "%exitcond_flatten1_i_s = icmp eq i9 %indvar_flatten1_i_i, -80"   --->   Operation 190 'icmp' 'exitcond_flatten1_i_s' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 432, i64 432, i64 432)"   --->   Operation 191 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 192 [1/1] (1.82ns)   --->   "%indvar_flatten_next2 = add i9 %indvar_flatten1_i_i, 1"   --->   Operation 192 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1_i_s, label %.preheader.preheader.i.i, label %.preheader10.i.i"   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 194 [1/1] (1.78ns)   --->   "%j_3_i_i = add i5 1, %j_1_i_i" [2mmDataflow/2mm.cc:181]   --->   Operation 194 'add' 'j_3_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 195 [1/1] (1.36ns)   --->   "%exitcond2118_i_i = icmp eq i5 %k_2_i_i, -8" [2mmDataflow/2mm.cc:182]   --->   Operation 195 'icmp' 'exitcond2118_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 196 [1/1] (1.21ns)   --->   "%k_2_mid2_i_i = select i1 %exitcond2118_i_i, i5 0, i5 %k_2_i_i" [2mmDataflow/2mm.cc:182]   --->   Operation 196 'select' 'k_2_mid2_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 197 [1/1] (1.21ns)   --->   "%tmp_8_mid2_v_i_i = select i1 %exitcond2118_i_i, i5 %j_3_i_i, i5 %j_1_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 197 'select' 'tmp_8_mid2_v_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_25_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_8_mid2_v_i_i, i5 0)" [2mmDataflow/2mm.cc:185]   --->   Operation 198 'bitconcatenate' 'tmp_25_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%p_shl8_cast_i_i = zext i10 %tmp_25_i_i to i11" [2mmDataflow/2mm.cc:185]   --->   Operation 199 'zext' 'p_shl8_cast_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_27 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_26_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_8_mid2_v_i_i, i3 0)" [2mmDataflow/2mm.cc:185]   --->   Operation 200 'bitconcatenate' 'tmp_26_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "%p_shl9_cast_i_i = zext i8 %tmp_26_i_i to i11" [2mmDataflow/2mm.cc:185]   --->   Operation 201 'zext' 'p_shl9_cast_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_27 : Operation 202 [1/1] (1.73ns)   --->   "%tmp_27_i_i = sub i11 %p_shl8_cast_i_i, %p_shl9_cast_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 202 'sub' 'tmp_27_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i5 %tmp_8_mid2_v_i_i to i3" [2mmDataflow/2mm.cc:185]   --->   Operation 203 'trunc' 'tmp_7' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_27 : Operation 204 [1/1] (0.00ns)   --->   "%newIndex5_mid2_v_i_i = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %tmp_8_mid2_v_i_i, i32 3, i32 4)" [2mmDataflow/2mm.cc:185]   --->   Operation 204 'partselect' 'newIndex5_mid2_v_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_27 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_9_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [2mmDataflow/2mm.cc:183]   --->   Operation 205 'specregionbegin' 'tmp_9_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_27 : Operation 206 [1/1] (1.36ns)   --->   "switch i3 %tmp_7, label %branch11.i.i [
    i3 0, label %branch4.i.i
    i3 1, label %branch5.i.i
    i3 2, label %branch6.i.i
    i3 3, label %branch7.i.i
    i3 -4, label %branch8.i.i
    i3 -3, label %branch9.i.i
    i3 -2, label %branch10.i.i
  ]" [2mmDataflow/2mm.cc:185]   --->   Operation 206 'switch' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 1.36>
ST_27 : Operation 207 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_9_i_i)" [2mmDataflow/2mm.cc:186]   --->   Operation 207 'specregionend' 'empty_13' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_27 : Operation 208 [1/1] (1.78ns)   --->   "%k_2 = add i5 %k_2_mid2_i_i, 1" [2mmDataflow/2mm.cc:182]   --->   Operation 208 'add' 'k_2' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 209 [1/1] (0.00ns)   --->   "br label %.preheader9.i.i" [2mmDataflow/2mm.cc:182]   --->   Operation 209 'br' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>

State 28 <SV = 6> <Delay = 4.13>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_27_cast_i_i = sext i11 %tmp_27_i_i to i12" [2mmDataflow/2mm.cc:185]   --->   Operation 210 'sext' 'tmp_27_cast_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_2_cast_i_i = zext i5 %k_2_mid2_i_i to i12" [2mmDataflow/2mm.cc:185]   --->   Operation 211 'zext' 'tmp_2_cast_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (1.63ns)   --->   "%tmp_31_i_i = add i12 %tmp_2_cast_i_i, %tmp_27_cast_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 212 'add' 'tmp_31_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_31_cast_i_i = sext i12 %tmp_31_i_i to i32" [2mmDataflow/2mm.cc:185]   --->   Operation 213 'sext' 'tmp_31_cast_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (2.49ns)   --->   "%sum9_i_i = add i32 %tmp_31_cast_i_i, %sext8_cast_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 214 'add' 'sum9_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 7> <Delay = 5.25>
ST_29 : Operation 215 [1/1] (0.00ns)   --->   "%sum9_cast_i_i = sext i32 %sum9_i_i to i64" [2mmDataflow/2mm.cc:185]   --->   Operation 215 'sext' 'sum9_cast_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_29 : Operation 216 [1/1] (0.00ns)   --->   "%C_AXI_addr = getelementptr i32* %C_AXI, i64 %sum9_cast_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 216 'getelementptr' 'C_AXI_addr' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_29 : Operation 217 [7/7] (5.25ns)   --->   "%C_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %C_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:185]   --->   Operation 217 'readreq' 'C_AXI_load_i_i_req' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 8> <Delay = 5.25>
ST_30 : Operation 218 [6/7] (5.25ns)   --->   "%C_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %C_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:185]   --->   Operation 218 'readreq' 'C_AXI_load_i_i_req' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 9> <Delay = 5.25>
ST_31 : Operation 219 [5/7] (5.25ns)   --->   "%C_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %C_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:185]   --->   Operation 219 'readreq' 'C_AXI_load_i_i_req' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 10> <Delay = 5.25>
ST_32 : Operation 220 [4/7] (5.25ns)   --->   "%C_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %C_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:185]   --->   Operation 220 'readreq' 'C_AXI_load_i_i_req' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 11> <Delay = 5.25>
ST_33 : Operation 221 [3/7] (5.25ns)   --->   "%C_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %C_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:185]   --->   Operation 221 'readreq' 'C_AXI_load_i_i_req' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 12> <Delay = 5.25>
ST_34 : Operation 222 [2/7] (5.25ns)   --->   "%C_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %C_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:185]   --->   Operation 222 'readreq' 'C_AXI_load_i_i_req' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 13> <Delay = 5.25>
ST_35 : Operation 223 [1/7] (5.25ns)   --->   "%C_AXI_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %C_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:185]   --->   Operation 223 'readreq' 'C_AXI_load_i_i_req' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 14> <Delay = 5.25>
ST_36 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_28_i_i = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %newIndex5_mid2_v_i_i, i5 0)" [2mmDataflow/2mm.cc:185]   --->   Operation 224 'bitconcatenate' 'tmp_28_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_36 : Operation 225 [1/1] (0.00ns)   --->   "%p_shl10_cast_i_i = zext i7 %tmp_28_i_i to i8" [2mmDataflow/2mm.cc:185]   --->   Operation 225 'zext' 'p_shl10_cast_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_36 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_29_i_i = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %newIndex5_mid2_v_i_i, i3 0)" [2mmDataflow/2mm.cc:185]   --->   Operation 226 'bitconcatenate' 'tmp_29_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_36 : Operation 227 [1/1] (0.00ns)   --->   "%p_shl11_cast_i_i = zext i5 %tmp_29_i_i to i8" [2mmDataflow/2mm.cc:185]   --->   Operation 227 'zext' 'p_shl11_cast_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_36 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_30_i_i = sub i8 %p_shl10_cast_i_i, %p_shl11_cast_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 228 'sub' 'tmp_30_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_2_cast122_i_i = zext i5 %k_2_mid2_i_i to i8" [2mmDataflow/2mm.cc:185]   --->   Operation 229 'zext' 'tmp_2_cast122_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_36 : Operation 230 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_32_i_i = add i8 %tmp_2_cast122_i_i, %tmp_30_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 230 'add' 'tmp_32_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 231 [1/1] (5.25ns)   --->   "%C_AXI_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %C_AXI_addr)" [2mmDataflow/2mm.cc:185]   --->   Operation 231 'read' 'C_AXI_addr_read' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 15> <Delay = 3.25>
ST_37 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [2mmDataflow/2mm.cc:184]   --->   Operation 232 'specpipeline' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_37 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_32_cast_i_i = sext i8 %tmp_32_i_i to i64" [2mmDataflow/2mm.cc:185]   --->   Operation 233 'sext' 'tmp_32_cast_i_i' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_37 : Operation 234 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr [72 x i32]* %C_0, i64 0, i64 %tmp_32_cast_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 234 'getelementptr' 'C_0_addr' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_37 : Operation 235 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr [72 x i32]* %C_1, i64 0, i64 %tmp_32_cast_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 235 'getelementptr' 'C_1_addr' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_37 : Operation 236 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr [48 x i32]* %C_2, i64 0, i64 %tmp_32_cast_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 236 'getelementptr' 'C_2_addr' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_37 : Operation 237 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr [48 x i32]* %C_3, i64 0, i64 %tmp_32_cast_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 237 'getelementptr' 'C_3_addr' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_37 : Operation 238 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr [48 x i32]* %C_4, i64 0, i64 %tmp_32_cast_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 238 'getelementptr' 'C_4_addr' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_37 : Operation 239 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr [48 x i32]* %C_5, i64 0, i64 %tmp_32_cast_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 239 'getelementptr' 'C_5_addr' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_37 : Operation 240 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr [48 x i32]* %C_6, i64 0, i64 %tmp_32_cast_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 240 'getelementptr' 'C_6_addr' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_37 : Operation 241 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr [48 x i32]* %C_7, i64 0, i64 %tmp_32_cast_i_i" [2mmDataflow/2mm.cc:185]   --->   Operation 241 'getelementptr' 'C_7_addr' <Predicate = (!exitcond_flatten1_i_s)> <Delay = 0.00>
ST_37 : Operation 242 [1/1] (3.25ns)   --->   "store i32 %C_AXI_addr_read, i32* %C_6_addr, align 4" [2mmDataflow/2mm.cc:185]   --->   Operation 242 'store' <Predicate = (tmp_7 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 243 [1/1] (0.00ns)   --->   "br label %2" [2mmDataflow/2mm.cc:185]   --->   Operation 243 'br' <Predicate = (tmp_7 == 6)> <Delay = 0.00>
ST_37 : Operation 244 [1/1] (3.25ns)   --->   "store i32 %C_AXI_addr_read, i32* %C_5_addr, align 4" [2mmDataflow/2mm.cc:185]   --->   Operation 244 'store' <Predicate = (tmp_7 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 245 [1/1] (0.00ns)   --->   "br label %2" [2mmDataflow/2mm.cc:185]   --->   Operation 245 'br' <Predicate = (tmp_7 == 5)> <Delay = 0.00>
ST_37 : Operation 246 [1/1] (3.25ns)   --->   "store i32 %C_AXI_addr_read, i32* %C_4_addr, align 4" [2mmDataflow/2mm.cc:185]   --->   Operation 246 'store' <Predicate = (tmp_7 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 247 [1/1] (0.00ns)   --->   "br label %2" [2mmDataflow/2mm.cc:185]   --->   Operation 247 'br' <Predicate = (tmp_7 == 4)> <Delay = 0.00>
ST_37 : Operation 248 [1/1] (3.25ns)   --->   "store i32 %C_AXI_addr_read, i32* %C_3_addr, align 4" [2mmDataflow/2mm.cc:185]   --->   Operation 248 'store' <Predicate = (tmp_7 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 249 [1/1] (0.00ns)   --->   "br label %2" [2mmDataflow/2mm.cc:185]   --->   Operation 249 'br' <Predicate = (tmp_7 == 3)> <Delay = 0.00>
ST_37 : Operation 250 [1/1] (3.25ns)   --->   "store i32 %C_AXI_addr_read, i32* %C_2_addr, align 4" [2mmDataflow/2mm.cc:185]   --->   Operation 250 'store' <Predicate = (tmp_7 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 251 [1/1] (0.00ns)   --->   "br label %2" [2mmDataflow/2mm.cc:185]   --->   Operation 251 'br' <Predicate = (tmp_7 == 2)> <Delay = 0.00>
ST_37 : Operation 252 [1/1] (3.25ns)   --->   "store i32 %C_AXI_addr_read, i32* %C_1_addr, align 4" [2mmDataflow/2mm.cc:185]   --->   Operation 252 'store' <Predicate = (tmp_7 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 253 [1/1] (0.00ns)   --->   "br label %2" [2mmDataflow/2mm.cc:185]   --->   Operation 253 'br' <Predicate = (tmp_7 == 1)> <Delay = 0.00>
ST_37 : Operation 254 [1/1] (3.25ns)   --->   "store i32 %C_AXI_addr_read, i32* %C_0_addr, align 4" [2mmDataflow/2mm.cc:185]   --->   Operation 254 'store' <Predicate = (tmp_7 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 255 [1/1] (0.00ns)   --->   "br label %2" [2mmDataflow/2mm.cc:185]   --->   Operation 255 'br' <Predicate = (tmp_7 == 0)> <Delay = 0.00>
ST_37 : Operation 256 [1/1] (3.25ns)   --->   "store i32 %C_AXI_addr_read, i32* %C_7_addr, align 4" [2mmDataflow/2mm.cc:185]   --->   Operation 256 'store' <Predicate = (tmp_7 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 257 [1/1] (0.00ns)   --->   "br label %2" [2mmDataflow/2mm.cc:185]   --->   Operation 257 'br' <Predicate = (tmp_7 == 7)> <Delay = 0.00>

State 38 <SV = 6> <Delay = 1.76>
ST_38 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %D_input_AXI_offset_r, i32 2, i32 31)" [2mmDataflow/2mm.cc:189]   --->   Operation 258 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 259 [1/1] (0.00ns)   --->   "%sext1_cast_i_i = zext i30 %tmp_6 to i32" [2mmDataflow/2mm.cc:189]   --->   Operation 259 'zext' 'sext1_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 260 [1/1] (1.76ns)   --->   "br label %.preheader.i.i" [2mmDataflow/2mm.cc:189]   --->   Operation 260 'br' <Predicate = true> <Delay = 1.76>

State 39 <SV = 7> <Delay = 4.72>
ST_39 : Operation 261 [1/1] (0.00ns)   --->   "%indvar_flatten2_i_i = phi i9 [ %indvar_flatten_next1, %.preheader8.i.i ], [ 0, %.preheader.preheader.i.i ]"   --->   Operation 261 'phi' 'indvar_flatten2_i_i' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 262 [1/1] (0.00ns)   --->   "%i_1_i_i = phi i5 [ %tmp_1_mid2_v_i_i, %.preheader8.i.i ], [ 0, %.preheader.preheader.i.i ]" [2mmDataflow/2mm.cc:192]   --->   Operation 262 'phi' 'i_1_i_i' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 263 [1/1] (0.00ns)   --->   "%k_3_i_i = phi i5 [ %k_1, %.preheader8.i.i ], [ 0, %.preheader.preheader.i.i ]"   --->   Operation 263 'phi' 'k_3_i_i' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 264 [1/1] (1.66ns)   --->   "%exitcond_flatten2_i_s = icmp eq i9 %indvar_flatten2_i_i, -128"   --->   Operation 264 'icmp' 'exitcond_flatten2_i_s' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 265 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384)"   --->   Operation 265 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 266 [1/1] (1.82ns)   --->   "%indvar_flatten_next1 = add i9 %indvar_flatten2_i_i, 1"   --->   Operation 266 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2_i_s, label %.exit, label %.preheader8.i.i"   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 268 [1/1] (1.78ns)   --->   "%i_3_i_i = add i5 %i_1_i_i, 1" [2mmDataflow/2mm.cc:188]   --->   Operation 268 'add' 'i_3_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 269 [1/1] (1.36ns)   --->   "%exitcond120_i_i = icmp eq i5 %k_3_i_i, -8" [2mmDataflow/2mm.cc:189]   --->   Operation 269 'icmp' 'exitcond120_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 270 [1/1] (1.21ns)   --->   "%k_3_mid2_i_i = select i1 %exitcond120_i_i, i5 0, i5 %k_3_i_i" [2mmDataflow/2mm.cc:189]   --->   Operation 270 'select' 'k_3_mid2_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 271 [1/1] (1.21ns)   --->   "%tmp_1_mid2_v_i_i = select i1 %exitcond120_i_i, i5 %i_3_i_i, i5 %i_1_i_i" [2mmDataflow/2mm.cc:192]   --->   Operation 271 'select' 'tmp_1_mid2_v_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_33_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_mid2_v_i_i, i5 0)" [2mmDataflow/2mm.cc:192]   --->   Operation 272 'bitconcatenate' 'tmp_33_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_39 : Operation 273 [1/1] (0.00ns)   --->   "%p_shl12_cast_i_i = zext i10 %tmp_33_i_i to i11" [2mmDataflow/2mm.cc:192]   --->   Operation 273 'zext' 'p_shl12_cast_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_39 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_34_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_1_mid2_v_i_i, i3 0)" [2mmDataflow/2mm.cc:192]   --->   Operation 274 'bitconcatenate' 'tmp_34_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_39 : Operation 275 [1/1] (0.00ns)   --->   "%p_shl13_cast_i_i = zext i8 %tmp_34_i_i to i11" [2mmDataflow/2mm.cc:192]   --->   Operation 275 'zext' 'p_shl13_cast_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_39 : Operation 276 [1/1] (1.73ns)   --->   "%tmp_35_i_i = sub i11 %p_shl12_cast_i_i, %p_shl13_cast_i_i" [2mmDataflow/2mm.cc:192]   --->   Operation 276 'sub' 'tmp_35_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 277 [1/1] (1.78ns)   --->   "%k_1 = add i5 %k_3_mid2_i_i, 1" [2mmDataflow/2mm.cc:189]   --->   Operation 277 'add' 'k_1' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 8> <Delay = 4.13>
ST_40 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_35_cast_i_i = sext i11 %tmp_35_i_i to i12" [2mmDataflow/2mm.cc:192]   --->   Operation 278 'sext' 'tmp_35_cast_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_40 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_3_cast_i_i = zext i5 %k_3_mid2_i_i to i12" [2mmDataflow/2mm.cc:192]   --->   Operation 279 'zext' 'tmp_3_cast_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_40 : Operation 280 [1/1] (1.63ns)   --->   "%tmp_36_i_i = add i12 %tmp_35_cast_i_i, %tmp_3_cast_i_i" [2mmDataflow/2mm.cc:192]   --->   Operation 280 'add' 'tmp_36_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_36_cast121_i_i = sext i12 %tmp_36_i_i to i32" [2mmDataflow/2mm.cc:192]   --->   Operation 281 'sext' 'tmp_36_cast121_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_40 : Operation 282 [1/1] (2.49ns)   --->   "%sum1_i_i = add i32 %sext1_cast_i_i, %tmp_36_cast121_i_i" [2mmDataflow/2mm.cc:189]   --->   Operation 282 'add' 'sum1_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 9> <Delay = 5.25>
ST_41 : Operation 283 [1/1] (0.00ns)   --->   "%sum1_cast_i_i = sext i32 %sum1_i_i to i64" [2mmDataflow/2mm.cc:189]   --->   Operation 283 'sext' 'sum1_cast_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_41 : Operation 284 [1/1] (0.00ns)   --->   "%D_input_AXI_addr = getelementptr i32* %D_input_AXI, i64 %sum1_cast_i_i" [2mmDataflow/2mm.cc:189]   --->   Operation 284 'getelementptr' 'D_input_AXI_addr' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_41 : Operation 285 [7/7] (5.25ns)   --->   "%D_input_AXI_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %D_input_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:192]   --->   Operation 285 'readreq' 'D_input_AXI_load_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 10> <Delay = 5.25>
ST_42 : Operation 286 [6/7] (5.25ns)   --->   "%D_input_AXI_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %D_input_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:192]   --->   Operation 286 'readreq' 'D_input_AXI_load_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 11> <Delay = 5.25>
ST_43 : Operation 287 [5/7] (5.25ns)   --->   "%D_input_AXI_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %D_input_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:192]   --->   Operation 287 'readreq' 'D_input_AXI_load_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 12> <Delay = 5.25>
ST_44 : Operation 288 [4/7] (5.25ns)   --->   "%D_input_AXI_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %D_input_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:192]   --->   Operation 288 'readreq' 'D_input_AXI_load_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 13> <Delay = 5.25>
ST_45 : Operation 289 [3/7] (5.25ns)   --->   "%D_input_AXI_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %D_input_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:192]   --->   Operation 289 'readreq' 'D_input_AXI_load_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 14> <Delay = 5.25>
ST_46 : Operation 290 [2/7] (5.25ns)   --->   "%D_input_AXI_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %D_input_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:192]   --->   Operation 290 'readreq' 'D_input_AXI_load_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 15> <Delay = 5.25>
ST_47 : Operation 291 [1/7] (5.25ns)   --->   "%D_input_AXI_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %D_input_AXI_addr, i32 1)" [2mmDataflow/2mm.cc:192]   --->   Operation 291 'readreq' 'D_input_AXI_load_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 16> <Delay = 5.25>
ST_48 : Operation 292 [1/1] (5.25ns)   --->   "%D_input_AXI_addr_rea = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %D_input_AXI_addr)" [2mmDataflow/2mm.cc:192]   --->   Operation 292 'read' 'D_input_AXI_addr_rea' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 17> <Delay = 3.25>
ST_49 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [2mmDataflow/2mm.cc:190]   --->   Operation 293 'specregionbegin' 'tmp_1_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_49 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [2mmDataflow/2mm.cc:191]   --->   Operation 294 'specpipeline' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_49 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_36_cast_i_i = sext i12 %tmp_36_i_i to i64" [2mmDataflow/2mm.cc:192]   --->   Operation 295 'sext' 'tmp_36_cast_i_i' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_49 : Operation 296 [1/1] (0.00ns)   --->   "%D_addr = getelementptr [384 x i32]* %D, i64 0, i64 %tmp_36_cast_i_i" [2mmDataflow/2mm.cc:192]   --->   Operation 296 'getelementptr' 'D_addr' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_49 : Operation 297 [1/1] (3.25ns)   --->   "store i32 %D_input_AXI_addr_rea, i32* %D_addr, align 4" [2mmDataflow/2mm.cc:192]   --->   Operation 297 'store' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_49 : Operation 298 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_1_i_i)" [2mmDataflow/2mm.cc:193]   --->   Operation 298 'specregionend' 'empty_15' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>
ST_49 : Operation 299 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [2mmDataflow/2mm.cc:189]   --->   Operation 299 'br' <Predicate = (!exitcond_flatten2_i_s)> <Delay = 0.00>

State 50 <SV = 8> <Delay = 0.00>
ST_50 : Operation 300 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 300 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_AXI]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_AXI_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_AXI]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B_AXI_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_AXI]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C_AXI_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D_input_AXI]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ D_input_AXI_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ D_output_AXI]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D_output_AXI_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_51           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_52           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_53           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_54           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_55           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_56           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_57           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_58           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_59           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
D_output_AXI_read     (read             ) [ 000000000000000000000000000000000000000000000000000]
D_input_AXI_offset_r  (read             ) [ 001111111111111111111111111111111111111000000000000]
C_AXI_offset_read     (read             ) [ 001111111111111111111111111000000000000000000000000]
B_AXI_offset_read     (read             ) [ 001111111111110000000000000000000000000000000000000]
A_AXI_offset_read     (read             ) [ 000000000000000000000000000000000000000000000000000]
StgValue_65           (write            ) [ 000000000000000000000000000000000000000000000000000]
StgValue_66           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_67           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_68           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_69           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_70           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_71           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_72           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_73           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
tmp                   (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_cast_i_i         (zext             ) [ 001111111111100000000000000000000000000000000000000]
StgValue_76           (br               ) [ 011111111111100000000000000000000000000000000000000]
indvar_flatten_i_i    (phi              ) [ 001111111111100000000000000000000000000000000000000]
i_i_i                 (phi              ) [ 001111111111100000000000000000000000000000000000000]
k_i_i                 (phi              ) [ 001111111111100000000000000000000000000000000000000]
exitcond_flatten_i_i  (icmp             ) [ 001111111111100000000000000000000000000000000000000]
empty                 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
indvar_flatten_next_s (add              ) [ 011111111111100000000000000000000000000000000000000]
StgValue_83           (br               ) [ 000000000000000000000000000000000000000000000000000]
i_2_i_i               (add              ) [ 000000000000000000000000000000000000000000000000000]
exitcond6114_i_i      (icmp             ) [ 000000000000000000000000000000000000000000000000000]
k_mid2_i_i            (select           ) [ 001100000000000000000000000000000000000000000000000]
tmp_mid2_v_i_i        (select           ) [ 011111111111100000000000000000000000000000000000000]
tmp_i_i               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_shl1_cast_i_i       (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_8_i_i             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_shl2_cast_i_i       (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_11_i_i            (sub              ) [ 001100000000000000000000000000000000000000000000000]
tmp_5_i_i             (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
tmp_2                 (trunc            ) [ 001111111111100000000000000000000000000000000000000]
tmp_3                 (partselect       ) [ 001111111111000000000000000000000000000000000000000]
StgValue_96           (br               ) [ 000000000000000000000000000000000000000000000000000]
empty_9               (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
k                     (add              ) [ 011111111111100000000000000000000000000000000000000]
StgValue_99           (br               ) [ 011111111111100000000000000000000000000000000000000]
tmp_11_cast_i_i       (sext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_6_cast_i_i        (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_15_i_i            (add              ) [ 000000000000000000000000000000000000000000000000000]
tmp_15_cast_i_i       (sext             ) [ 000000000000000000000000000000000000000000000000000]
sum_i_i               (add              ) [ 001010000000000000000000000000000000000000000000000]
sum_cast_i_i          (sext             ) [ 000000000000000000000000000000000000000000000000000]
A_AXI_addr            (getelementptr    ) [ 001001111111000000000000000000000000000000000000000]
A_AXI_load_i_i_req    (readreq          ) [ 000000000000000000000000000000000000000000000000000]
tmp_12_i_i            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
tmp_13_i_i            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_shl3_cast_i_i       (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_14_i_i            (sub              ) [ 000000000000000000000000000000000000000000000000000]
A_AXI_addr_read       (read             ) [ 001000000000100000000000000000000000000000000000000]
newIndex1_cast_i_i    (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_16_i_i            (add              ) [ 001000000000100000000000000000000000000000000000000]
StgValue_121          (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
tmp_16_cast_i_i       (sext             ) [ 000000000000000000000000000000000000000000000000000]
A_0_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
A_1_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_125          (store            ) [ 000000000000000000000000000000000000000000000000000]
StgValue_126          (br               ) [ 000000000000000000000000000000000000000000000000000]
StgValue_127          (store            ) [ 000000000000000000000000000000000000000000000000000]
StgValue_128          (br               ) [ 000000000000000000000000000000000000000000000000000]
tmp_1                 (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext4_cast_i_i        (zext             ) [ 000000000000001111111111110000000000000000000000000]
StgValue_131          (br               ) [ 000000000000011111111111110000000000000000000000000]
indvar_flatten6_i_i   (phi              ) [ 000000000000001111111111110000000000000000000000000]
k_1_i_i               (phi              ) [ 000000000000001111111111110000000000000000000000000]
j_i_i                 (phi              ) [ 000000000000001111111111110000000000000000000000000]
exitcond_flatten8_i_s (icmp             ) [ 000000000000001111111111110000000000000000000000000]
empty_10              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
indvar_flatten_next7  (add              ) [ 000000000000011111111111110000000000000000000000000]
StgValue_138          (br               ) [ 000000000000000000000000000000000000000000000000000]
k_5_i_i               (add              ) [ 000000000000000000000000000000000000000000000000000]
exitcond4116_i_i      (icmp             ) [ 000000000000000000000000000000000000000000000000000]
j_mid2_i_i            (select           ) [ 000000000000001111111111100000000000000000000000000]
tmp_4_mid2_v_i_i      (select           ) [ 000000000000011111111111110000000000000000000000000]
tmp_5                 (trunc            ) [ 000000000000001111111111110000000000000000000000000]
newIndex3_mid2_v_i_i  (partselect       ) [ 000000000000001111111111100000000000000000000000000]
tmp_7_i_i             (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
StgValue_146          (br               ) [ 000000000000000000000000000000000000000000000000000]
empty_11              (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
j                     (add              ) [ 000000000000011111111111110000000000000000000000000]
StgValue_149          (br               ) [ 000000000000011111111111110000000000000000000000000]
tmp_17_i_i            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_shl4_cast_i_i       (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_18_i_i            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_shl5_cast_i_i       (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_19_i_i            (add              ) [ 000000000000000000000000000000000000000000000000000]
tmp_cast_i_i          (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_23_i_i            (add              ) [ 000000000000001010000000000000000000000000000000000]
tmp_23_cast_i_i       (zext             ) [ 000000000000000000000000000000000000000000000000000]
sum5_i_i              (add              ) [ 000000000000001001000000000000000000000000000000000]
sum5_cast_i_i         (zext             ) [ 000000000000000000000000000000000000000000000000000]
B_AXI_addr            (getelementptr    ) [ 000000000000001000111111100000000000000000000000000]
B_AXI_load_i_i_req    (readreq          ) [ 000000000000000000000000000000000000000000000000000]
tmp_20_i_i            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_shl6_cast_i_i       (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_21_i_i            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_shl7_cast_i_i       (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_22_i_i            (add              ) [ 000000000000000000000000000000000000000000000000000]
tmp_cast123_i_i       (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_24_i_i            (add              ) [ 000000000000001000000000010000000000000000000000000]
B_AXI_addr_read       (read             ) [ 000000000000001000000000010000000000000000000000000]
StgValue_176          (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
tmp_24_cast_i_i       (zext             ) [ 000000000000000000000000000000000000000000000000000]
B_0_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
B_1_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_180          (store            ) [ 000000000000000000000000000000000000000000000000000]
StgValue_181          (br               ) [ 000000000000000000000000000000000000000000000000000]
StgValue_182          (store            ) [ 000000000000000000000000000000000000000000000000000]
StgValue_183          (br               ) [ 000000000000000000000000000000000000000000000000000]
tmp_4                 (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext8_cast_i_i        (zext             ) [ 000000000000000000000000000111111111110000000000000]
StgValue_186          (br               ) [ 000000000000000000000000001111111111110000000000000]
indvar_flatten1_i_i   (phi              ) [ 000000000000000000000000000111111111110000000000000]
j_1_i_i               (phi              ) [ 000000000000000000000000000111111111110000000000000]
k_2_i_i               (phi              ) [ 000000000000000000000000000111111111110000000000000]
exitcond_flatten1_i_s (icmp             ) [ 000000000000000000000000000111111111110000000000000]
empty_12              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
indvar_flatten_next2  (add              ) [ 000000000000000000000000001111111111110000000000000]
StgValue_193          (br               ) [ 000000000000000000000000000000000000000000000000000]
j_3_i_i               (add              ) [ 000000000000000000000000000000000000000000000000000]
exitcond2118_i_i      (icmp             ) [ 000000000000000000000000000000000000000000000000000]
k_2_mid2_i_i          (select           ) [ 000000000000000000000000000111111111100000000000000]
tmp_8_mid2_v_i_i      (select           ) [ 000000000000000000000000001111111111110000000000000]
tmp_25_i_i            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_shl8_cast_i_i       (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_26_i_i            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_shl9_cast_i_i       (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_27_i_i            (sub              ) [ 000000000000000000000000000110000000000000000000000]
tmp_7                 (trunc            ) [ 000000000000000000000000000111111111110000000000000]
newIndex5_mid2_v_i_i  (partselect       ) [ 000000000000000000000000000111111111100000000000000]
tmp_9_i_i             (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
StgValue_206          (switch           ) [ 000000000000000000000000000000000000000000000000000]
empty_13              (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
k_2                   (add              ) [ 000000000000000000000000001111111111110000000000000]
StgValue_209          (br               ) [ 000000000000000000000000001111111111110000000000000]
tmp_27_cast_i_i       (sext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_2_cast_i_i        (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_31_i_i            (add              ) [ 000000000000000000000000000000000000000000000000000]
tmp_31_cast_i_i       (sext             ) [ 000000000000000000000000000000000000000000000000000]
sum9_i_i              (add              ) [ 000000000000000000000000000101000000000000000000000]
sum9_cast_i_i         (sext             ) [ 000000000000000000000000000000000000000000000000000]
C_AXI_addr            (getelementptr    ) [ 000000000000000000000000000100111111100000000000000]
C_AXI_load_i_i_req    (readreq          ) [ 000000000000000000000000000000000000000000000000000]
tmp_28_i_i            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_shl10_cast_i_i      (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_29_i_i            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_shl11_cast_i_i      (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_30_i_i            (sub              ) [ 000000000000000000000000000000000000000000000000000]
tmp_2_cast122_i_i     (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_32_i_i            (add              ) [ 000000000000000000000000000100000000010000000000000]
C_AXI_addr_read       (read             ) [ 000000000000000000000000000100000000010000000000000]
StgValue_232          (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
tmp_32_cast_i_i       (sext             ) [ 000000000000000000000000000000000000000000000000000]
C_0_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
C_1_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
C_2_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
C_3_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
C_4_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
C_5_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
C_6_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
C_7_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_242          (store            ) [ 000000000000000000000000000000000000000000000000000]
StgValue_243          (br               ) [ 000000000000000000000000000000000000000000000000000]
StgValue_244          (store            ) [ 000000000000000000000000000000000000000000000000000]
StgValue_245          (br               ) [ 000000000000000000000000000000000000000000000000000]
StgValue_246          (store            ) [ 000000000000000000000000000000000000000000000000000]
StgValue_247          (br               ) [ 000000000000000000000000000000000000000000000000000]
StgValue_248          (store            ) [ 000000000000000000000000000000000000000000000000000]
StgValue_249          (br               ) [ 000000000000000000000000000000000000000000000000000]
StgValue_250          (store            ) [ 000000000000000000000000000000000000000000000000000]
StgValue_251          (br               ) [ 000000000000000000000000000000000000000000000000000]
StgValue_252          (store            ) [ 000000000000000000000000000000000000000000000000000]
StgValue_253          (br               ) [ 000000000000000000000000000000000000000000000000000]
StgValue_254          (store            ) [ 000000000000000000000000000000000000000000000000000]
StgValue_255          (br               ) [ 000000000000000000000000000000000000000000000000000]
StgValue_256          (store            ) [ 000000000000000000000000000000000000000000000000000]
StgValue_257          (br               ) [ 000000000000000000000000000000000000000000000000000]
tmp_6                 (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext1_cast_i_i        (zext             ) [ 000000000000000000000000000000000000000111111111110]
StgValue_260          (br               ) [ 000000000000000000000000000000000000001111111111110]
indvar_flatten2_i_i   (phi              ) [ 000000000000000000000000000000000000000100000000000]
i_1_i_i               (phi              ) [ 000000000000000000000000000000000000000100000000000]
k_3_i_i               (phi              ) [ 000000000000000000000000000000000000000100000000000]
exitcond_flatten2_i_s (icmp             ) [ 000000000000000000000000000000000000000111111111110]
empty_14              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
indvar_flatten_next1  (add              ) [ 000000000000000000000000000000000000001111111111110]
StgValue_267          (br               ) [ 000000000000000000000000000000000000000000000000000]
i_3_i_i               (add              ) [ 000000000000000000000000000000000000000000000000000]
exitcond120_i_i       (icmp             ) [ 000000000000000000000000000000000000000000000000000]
k_3_mid2_i_i          (select           ) [ 000000000000000000000000000000000000000110000000000]
tmp_1_mid2_v_i_i      (select           ) [ 000000000000000000000000000000000000001111111111110]
tmp_33_i_i            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_shl12_cast_i_i      (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_34_i_i            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_shl13_cast_i_i      (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_35_i_i            (sub              ) [ 000000000000000000000000000000000000000110000000000]
k_1                   (add              ) [ 000000000000000000000000000000000000001111111111110]
tmp_35_cast_i_i       (sext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_3_cast_i_i        (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_36_i_i            (add              ) [ 000000000000000000000000000000000000000101111111110]
tmp_36_cast121_i_i    (sext             ) [ 000000000000000000000000000000000000000000000000000]
sum1_i_i              (add              ) [ 000000000000000000000000000000000000000101000000000]
sum1_cast_i_i         (sext             ) [ 000000000000000000000000000000000000000000000000000]
D_input_AXI_addr      (getelementptr    ) [ 000000000000000000000000000000000000000100111111100]
D_input_AXI_load_i_i  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
D_input_AXI_addr_rea  (read             ) [ 000000000000000000000000000000000000000100000000010]
tmp_1_i_i             (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
StgValue_294          (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
tmp_36_cast_i_i       (sext             ) [ 000000000000000000000000000000000000000000000000000]
D_addr                (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_297          (store            ) [ 000000000000000000000000000000000000000000000000000]
empty_15              (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_299          (br               ) [ 000000000000000000000000000000000000001111111111110]
StgValue_300          (ret              ) [ 000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_AXI">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_AXI"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_AXI_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_AXI_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_AXI">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_AXI"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_AXI_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_AXI_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_AXI">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_AXI"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_AXI_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_AXI_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="D_input_AXI">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_input_AXI"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="D_input_AXI_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_input_AXI_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="C_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="C_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="C_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="C_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="D">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="D_output_AXI">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_output_AXI"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="D_output_AXI_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_output_AXI_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="D_output_AXI_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_output_AXI_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="D_input_AXI_offset_r_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_input_AXI_offset_r/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="C_AXI_offset_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_AXI_offset_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="B_AXI_offset_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_AXI_offset_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="A_AXI_offset_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_AXI_offset_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_65_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_65/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_readreq_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_AXI_load_i_i_req/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="A_AXI_addr_read_read_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="7"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_AXI_addr_read/11 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_readreq_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_AXI_load_i_i_req/17 "/>
</bind>
</comp>

<comp id="227" class="1004" name="B_AXI_addr_read_read_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="7"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_AXI_addr_read/24 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_readreq_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="C_AXI_load_i_i_req/29 "/>
</bind>
</comp>

<comp id="239" class="1004" name="C_AXI_addr_read_read_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="7"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_AXI_addr_read/36 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_readreq_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="D_input_AXI_load_i_i/41 "/>
</bind>
</comp>

<comp id="251" class="1004" name="D_input_AXI_addr_rea_read_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="7"/>
<pin id="254" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_input_AXI_addr_rea/48 "/>
</bind>
</comp>

<comp id="256" class="1004" name="A_0_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="9" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/12 "/>
</bind>
</comp>

<comp id="263" class="1004" name="A_1_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="9" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="StgValue_125_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/12 "/>
</bind>
</comp>

<comp id="276" class="1004" name="StgValue_127_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="B_0_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="9" slack="0"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/25 "/>
</bind>
</comp>

<comp id="289" class="1004" name="B_1_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="9" slack="0"/>
<pin id="293" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/25 "/>
</bind>
</comp>

<comp id="296" class="1004" name="StgValue_180_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_180/25 "/>
</bind>
</comp>

<comp id="302" class="1004" name="StgValue_182_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_182/25 "/>
</bind>
</comp>

<comp id="308" class="1004" name="C_0_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr/37 "/>
</bind>
</comp>

<comp id="315" class="1004" name="C_1_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="8" slack="0"/>
<pin id="319" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr/37 "/>
</bind>
</comp>

<comp id="322" class="1004" name="C_2_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_addr/37 "/>
</bind>
</comp>

<comp id="329" class="1004" name="C_3_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="8" slack="0"/>
<pin id="333" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_addr/37 "/>
</bind>
</comp>

<comp id="336" class="1004" name="C_4_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_4_addr/37 "/>
</bind>
</comp>

<comp id="343" class="1004" name="C_5_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="8" slack="0"/>
<pin id="347" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_5_addr/37 "/>
</bind>
</comp>

<comp id="350" class="1004" name="C_6_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_6_addr/37 "/>
</bind>
</comp>

<comp id="357" class="1004" name="C_7_addr_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_7_addr/37 "/>
</bind>
</comp>

<comp id="364" class="1004" name="StgValue_242_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_242/37 "/>
</bind>
</comp>

<comp id="370" class="1004" name="StgValue_244_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="1"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_244/37 "/>
</bind>
</comp>

<comp id="376" class="1004" name="StgValue_246_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="1"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_246/37 "/>
</bind>
</comp>

<comp id="382" class="1004" name="StgValue_248_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_248/37 "/>
</bind>
</comp>

<comp id="388" class="1004" name="StgValue_250_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="1"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_250/37 "/>
</bind>
</comp>

<comp id="394" class="1004" name="StgValue_252_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="1"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_252/37 "/>
</bind>
</comp>

<comp id="400" class="1004" name="StgValue_254_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="1"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_254/37 "/>
</bind>
</comp>

<comp id="406" class="1004" name="StgValue_256_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_256/37 "/>
</bind>
</comp>

<comp id="412" class="1004" name="D_addr_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="12" slack="0"/>
<pin id="416" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/49 "/>
</bind>
</comp>

<comp id="419" class="1004" name="StgValue_297_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="1"/>
<pin id="422" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_297/49 "/>
</bind>
</comp>

<comp id="425" class="1005" name="indvar_flatten_i_i_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="1"/>
<pin id="427" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_i_i (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="indvar_flatten_i_i_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="9" slack="0"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten_i_i/2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="i_i_i_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="1"/>
<pin id="438" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="i_i_i_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="5" slack="0"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="k_i_i_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="1"/>
<pin id="449" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_i_i (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="k_i_i_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="5" slack="0"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i_i/2 "/>
</bind>
</comp>

<comp id="458" class="1005" name="indvar_flatten6_i_i_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="1"/>
<pin id="460" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6_i_i (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="indvar_flatten6_i_i_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="1" slack="1"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6_i_i/14 "/>
</bind>
</comp>

<comp id="469" class="1005" name="k_1_i_i_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="1"/>
<pin id="471" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="k_1_i_i_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="0"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="1" slack="1"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1_i_i/14 "/>
</bind>
</comp>

<comp id="480" class="1005" name="j_i_i_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="1"/>
<pin id="482" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_i_i (phireg) "/>
</bind>
</comp>

<comp id="484" class="1004" name="j_i_i_phi_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="1" slack="1"/>
<pin id="488" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i_i/14 "/>
</bind>
</comp>

<comp id="491" class="1005" name="indvar_flatten1_i_i_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="9" slack="1"/>
<pin id="493" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1_i_i (phireg) "/>
</bind>
</comp>

<comp id="495" class="1004" name="indvar_flatten1_i_i_phi_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="0"/>
<pin id="497" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="2" bw="1" slack="1"/>
<pin id="499" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1_i_i/27 "/>
</bind>
</comp>

<comp id="502" class="1005" name="j_1_i_i_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="1"/>
<pin id="504" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="j_1_i_i_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="1" slack="1"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_i_i/27 "/>
</bind>
</comp>

<comp id="513" class="1005" name="k_2_i_i_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="1"/>
<pin id="515" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_2_i_i (phireg) "/>
</bind>
</comp>

<comp id="517" class="1004" name="k_2_i_i_phi_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="1" slack="1"/>
<pin id="521" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_2_i_i/27 "/>
</bind>
</comp>

<comp id="524" class="1005" name="indvar_flatten2_i_i_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="1"/>
<pin id="526" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2_i_i (phireg) "/>
</bind>
</comp>

<comp id="528" class="1004" name="indvar_flatten2_i_i_phi_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="531" dir="0" index="2" bw="1" slack="1"/>
<pin id="532" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2_i_i/39 "/>
</bind>
</comp>

<comp id="535" class="1005" name="i_1_i_i_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="1"/>
<pin id="537" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="539" class="1004" name="i_1_i_i_phi_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="542" dir="0" index="2" bw="1" slack="1"/>
<pin id="543" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="544" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_i_i/39 "/>
</bind>
</comp>

<comp id="546" class="1005" name="k_3_i_i_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="1"/>
<pin id="548" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_3_i_i (phireg) "/>
</bind>
</comp>

<comp id="550" class="1004" name="k_3_i_i_phi_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="553" dir="0" index="2" bw="1" slack="1"/>
<pin id="554" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="555" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_3_i_i/39 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="30" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="3" slack="0"/>
<pin id="561" dir="0" index="3" bw="6" slack="0"/>
<pin id="562" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sext_cast_i_i_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="30" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast_i_i/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="exitcond_flatten_i_i_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten_i_i/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="indvar_flatten_next_s_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="9" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next_s/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="i_2_i_i_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="5" slack="0"/>
<pin id="586" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2_i_i/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="exitcond6114_i_i_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="0" index="1" bw="4" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6114_i_i/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="k_mid2_i_i_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="0" index="2" bw="5" slack="0"/>
<pin id="599" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2_i_i/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_mid2_v_i_i_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="5" slack="0"/>
<pin id="606" dir="0" index="2" bw="5" slack="0"/>
<pin id="607" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v_i_i/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_i_i_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="0"/>
<pin id="613" dir="0" index="1" bw="5" slack="0"/>
<pin id="614" dir="0" index="2" bw="1" slack="0"/>
<pin id="615" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_shl1_cast_i_i_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="0"/>
<pin id="621" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_i_i/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_8_i_i_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="0" index="1" bw="5" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_i_i/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="p_shl2_cast_i_i_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_i_i/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_11_i_i_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11_i_i/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="0"/>
<pin id="643" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="0" index="1" bw="5" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="0" index="3" bw="4" slack="0"/>
<pin id="650" dir="1" index="4" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="k_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_11_cast_i_i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="11" slack="1"/>
<pin id="663" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast_i_i/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_6_cast_i_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="1"/>
<pin id="666" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast_i_i/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_15_i_i_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="0" index="1" bw="11" slack="0"/>
<pin id="670" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15_i_i/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_15_cast_i_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="12" slack="0"/>
<pin id="675" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast_i_i/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sum_i_i_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="12" slack="0"/>
<pin id="679" dir="0" index="1" bw="30" slack="2"/>
<pin id="680" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i_i/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sum_cast_i_i_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_cast_i_i/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="A_AXI_addr_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_AXI_addr/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_12_i_i_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="9" slack="0"/>
<pin id="694" dir="0" index="1" bw="5" slack="9"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_i_i/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_13_i_i_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="7" slack="0"/>
<pin id="701" dir="0" index="1" bw="5" slack="9"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_i_i/11 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_shl3_cast_i_i_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="0"/>
<pin id="708" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast_i_i/11 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_14_i_i_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="9" slack="0"/>
<pin id="712" dir="0" index="1" bw="7" slack="0"/>
<pin id="713" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14_i_i/11 "/>
</bind>
</comp>

<comp id="716" class="1004" name="newIndex1_cast_i_i_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="9"/>
<pin id="718" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1_cast_i_i/11 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_16_i_i_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="0"/>
<pin id="721" dir="0" index="1" bw="9" slack="0"/>
<pin id="722" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16_i_i/11 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_16_cast_i_i_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="9" slack="1"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast_i_i/12 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="30" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="2"/>
<pin id="733" dir="0" index="2" bw="3" slack="0"/>
<pin id="734" dir="0" index="3" bw="6" slack="0"/>
<pin id="735" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext4_cast_i_i_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="30" slack="0"/>
<pin id="741" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext4_cast_i_i/13 "/>
</bind>
</comp>

<comp id="743" class="1004" name="exitcond_flatten8_i_s_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="9" slack="0"/>
<pin id="745" dir="0" index="1" bw="8" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8_i_s/14 "/>
</bind>
</comp>

<comp id="749" class="1004" name="indvar_flatten_next7_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="9" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/14 "/>
</bind>
</comp>

<comp id="755" class="1004" name="k_5_i_i_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="5" slack="0"/>
<pin id="758" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_5_i_i/14 "/>
</bind>
</comp>

<comp id="761" class="1004" name="exitcond4116_i_i_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="5" slack="0"/>
<pin id="763" dir="0" index="1" bw="5" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4116_i_i/14 "/>
</bind>
</comp>

<comp id="767" class="1004" name="j_mid2_i_i_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="0" index="2" bw="5" slack="0"/>
<pin id="771" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2_i_i/14 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_4_mid2_v_i_i_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="5" slack="0"/>
<pin id="778" dir="0" index="2" bw="5" slack="0"/>
<pin id="779" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_mid2_v_i_i/14 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_5_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="0"/>
<pin id="785" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="787" class="1004" name="newIndex3_mid2_v_i_i_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="0"/>
<pin id="789" dir="0" index="1" bw="5" slack="0"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="0" index="3" bw="4" slack="0"/>
<pin id="792" dir="1" index="4" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex3_mid2_v_i_i/14 "/>
</bind>
</comp>

<comp id="797" class="1004" name="j_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/14 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_17_i_i_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="9" slack="0"/>
<pin id="805" dir="0" index="1" bw="5" slack="1"/>
<pin id="806" dir="0" index="2" bw="1" slack="0"/>
<pin id="807" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_i_i/15 "/>
</bind>
</comp>

<comp id="810" class="1004" name="p_shl4_cast_i_i_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="9" slack="0"/>
<pin id="812" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast_i_i/15 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_18_i_i_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="0"/>
<pin id="816" dir="0" index="1" bw="5" slack="1"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18_i_i/15 "/>
</bind>
</comp>

<comp id="821" class="1004" name="p_shl5_cast_i_i_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="6" slack="0"/>
<pin id="823" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast_i_i/15 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_19_i_i_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="9" slack="0"/>
<pin id="827" dir="0" index="1" bw="6" slack="0"/>
<pin id="828" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19_i_i/15 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_cast_i_i_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="5" slack="1"/>
<pin id="833" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_i_i/15 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_23_i_i_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="5" slack="0"/>
<pin id="836" dir="0" index="1" bw="10" slack="0"/>
<pin id="837" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23_i_i/15 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_23_cast_i_i_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="1"/>
<pin id="842" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast_i_i/16 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sum5_i_i_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="10" slack="0"/>
<pin id="845" dir="0" index="1" bw="30" slack="3"/>
<pin id="846" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum5_i_i/16 "/>
</bind>
</comp>

<comp id="848" class="1004" name="sum5_cast_i_i_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="31" slack="1"/>
<pin id="850" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum5_cast_i_i/17 "/>
</bind>
</comp>

<comp id="851" class="1004" name="B_AXI_addr_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="31" slack="0"/>
<pin id="854" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_AXI_addr/17 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_20_i_i_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="0" index="1" bw="4" slack="10"/>
<pin id="861" dir="0" index="2" bw="1" slack="0"/>
<pin id="862" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20_i_i/24 "/>
</bind>
</comp>

<comp id="865" class="1004" name="p_shl6_cast_i_i_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast_i_i/24 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_21_i_i_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="5" slack="0"/>
<pin id="871" dir="0" index="1" bw="4" slack="10"/>
<pin id="872" dir="0" index="2" bw="1" slack="0"/>
<pin id="873" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21_i_i/24 "/>
</bind>
</comp>

<comp id="876" class="1004" name="p_shl7_cast_i_i_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="5" slack="0"/>
<pin id="878" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast_i_i/24 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_22_i_i_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="0" index="1" bw="5" slack="0"/>
<pin id="883" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22_i_i/24 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_cast123_i_i_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="5" slack="10"/>
<pin id="888" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast123_i_i/24 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_24_i_i_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="5" slack="0"/>
<pin id="891" dir="0" index="1" bw="9" slack="0"/>
<pin id="892" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24_i_i/24 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_24_cast_i_i_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="9" slack="1"/>
<pin id="897" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast_i_i/25 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_4_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="30" slack="0"/>
<pin id="902" dir="0" index="1" bw="32" slack="4"/>
<pin id="903" dir="0" index="2" bw="3" slack="0"/>
<pin id="904" dir="0" index="3" bw="6" slack="0"/>
<pin id="905" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/26 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sext8_cast_i_i_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="30" slack="0"/>
<pin id="911" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext8_cast_i_i/26 "/>
</bind>
</comp>

<comp id="913" class="1004" name="exitcond_flatten1_i_s_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="9" slack="0"/>
<pin id="915" dir="0" index="1" bw="8" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1_i_s/27 "/>
</bind>
</comp>

<comp id="919" class="1004" name="indvar_flatten_next2_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="9" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/27 "/>
</bind>
</comp>

<comp id="925" class="1004" name="j_3_i_i_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="5" slack="0"/>
<pin id="928" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3_i_i/27 "/>
</bind>
</comp>

<comp id="931" class="1004" name="exitcond2118_i_i_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="5" slack="0"/>
<pin id="933" dir="0" index="1" bw="4" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2118_i_i/27 "/>
</bind>
</comp>

<comp id="937" class="1004" name="k_2_mid2_i_i_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="0" index="2" bw="5" slack="0"/>
<pin id="941" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_2_mid2_i_i/27 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_8_mid2_v_i_i_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="5" slack="0"/>
<pin id="948" dir="0" index="2" bw="5" slack="0"/>
<pin id="949" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8_mid2_v_i_i/27 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_25_i_i_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="0"/>
<pin id="955" dir="0" index="1" bw="5" slack="0"/>
<pin id="956" dir="0" index="2" bw="1" slack="0"/>
<pin id="957" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25_i_i/27 "/>
</bind>
</comp>

<comp id="961" class="1004" name="p_shl8_cast_i_i_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="10" slack="0"/>
<pin id="963" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast_i_i/27 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_26_i_i_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="0" index="1" bw="5" slack="0"/>
<pin id="968" dir="0" index="2" bw="1" slack="0"/>
<pin id="969" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26_i_i/27 "/>
</bind>
</comp>

<comp id="973" class="1004" name="p_shl9_cast_i_i_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="0"/>
<pin id="975" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast_i_i/27 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_27_i_i_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="10" slack="0"/>
<pin id="979" dir="0" index="1" bw="8" slack="0"/>
<pin id="980" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_27_i_i/27 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_7_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="5" slack="0"/>
<pin id="985" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/27 "/>
</bind>
</comp>

<comp id="987" class="1004" name="newIndex5_mid2_v_i_i_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="2" slack="0"/>
<pin id="989" dir="0" index="1" bw="5" slack="0"/>
<pin id="990" dir="0" index="2" bw="3" slack="0"/>
<pin id="991" dir="0" index="3" bw="4" slack="0"/>
<pin id="992" dir="1" index="4" bw="2" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex5_mid2_v_i_i/27 "/>
</bind>
</comp>

<comp id="997" class="1004" name="k_2_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="5" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/27 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_27_cast_i_i_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="11" slack="1"/>
<pin id="1005" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast_i_i/28 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_2_cast_i_i_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="5" slack="1"/>
<pin id="1008" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast_i_i/28 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="tmp_31_i_i_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="5" slack="0"/>
<pin id="1011" dir="0" index="1" bw="11" slack="0"/>
<pin id="1012" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31_i_i/28 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_31_cast_i_i_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="12" slack="0"/>
<pin id="1017" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast_i_i/28 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sum9_i_i_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="12" slack="0"/>
<pin id="1021" dir="0" index="1" bw="30" slack="2"/>
<pin id="1022" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9_i_i/28 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="sum9_cast_i_i_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum9_cast_i_i/29 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="C_AXI_addr_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="0"/>
<pin id="1029" dir="0" index="1" bw="32" slack="0"/>
<pin id="1030" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_AXI_addr/29 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_28_i_i_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="7" slack="0"/>
<pin id="1036" dir="0" index="1" bw="2" slack="9"/>
<pin id="1037" dir="0" index="2" bw="1" slack="0"/>
<pin id="1038" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28_i_i/36 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="p_shl10_cast_i_i_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="7" slack="0"/>
<pin id="1043" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast_i_i/36 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_29_i_i_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="5" slack="0"/>
<pin id="1047" dir="0" index="1" bw="2" slack="9"/>
<pin id="1048" dir="0" index="2" bw="1" slack="0"/>
<pin id="1049" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29_i_i/36 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="p_shl11_cast_i_i_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="5" slack="0"/>
<pin id="1054" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11_cast_i_i/36 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_30_i_i_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="7" slack="0"/>
<pin id="1058" dir="0" index="1" bw="5" slack="0"/>
<pin id="1059" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30_i_i/36 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp_2_cast122_i_i_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="5" slack="9"/>
<pin id="1064" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast122_i_i/36 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_32_i_i_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="5" slack="0"/>
<pin id="1067" dir="0" index="1" bw="8" slack="0"/>
<pin id="1068" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32_i_i/36 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_32_cast_i_i_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="1"/>
<pin id="1073" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast_i_i/37 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_6_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="30" slack="0"/>
<pin id="1084" dir="0" index="1" bw="32" slack="6"/>
<pin id="1085" dir="0" index="2" bw="3" slack="0"/>
<pin id="1086" dir="0" index="3" bw="6" slack="0"/>
<pin id="1087" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/38 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sext1_cast_i_i_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="30" slack="0"/>
<pin id="1093" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext1_cast_i_i/38 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="exitcond_flatten2_i_s_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="9" slack="0"/>
<pin id="1097" dir="0" index="1" bw="8" slack="0"/>
<pin id="1098" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2_i_s/39 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="indvar_flatten_next1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="9" slack="0"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/39 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="i_3_i_i_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="5" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3_i_i/39 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="exitcond120_i_i_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="5" slack="0"/>
<pin id="1115" dir="0" index="1" bw="4" slack="0"/>
<pin id="1116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond120_i_i/39 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="k_3_mid2_i_i_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="0" index="2" bw="5" slack="0"/>
<pin id="1123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_3_mid2_i_i/39 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_1_mid2_v_i_i_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="5" slack="0"/>
<pin id="1130" dir="0" index="2" bw="5" slack="0"/>
<pin id="1131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2_v_i_i/39 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="tmp_33_i_i_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="10" slack="0"/>
<pin id="1137" dir="0" index="1" bw="5" slack="0"/>
<pin id="1138" dir="0" index="2" bw="1" slack="0"/>
<pin id="1139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33_i_i/39 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="p_shl12_cast_i_i_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="10" slack="0"/>
<pin id="1145" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl12_cast_i_i/39 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_34_i_i_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="8" slack="0"/>
<pin id="1149" dir="0" index="1" bw="5" slack="0"/>
<pin id="1150" dir="0" index="2" bw="1" slack="0"/>
<pin id="1151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34_i_i/39 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="p_shl13_cast_i_i_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="0"/>
<pin id="1157" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast_i_i/39 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="tmp_35_i_i_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="10" slack="0"/>
<pin id="1161" dir="0" index="1" bw="8" slack="0"/>
<pin id="1162" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35_i_i/39 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="k_1_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="5" slack="0"/>
<pin id="1167" dir="0" index="1" bw="1" slack="0"/>
<pin id="1168" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/39 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="tmp_35_cast_i_i_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="11" slack="1"/>
<pin id="1173" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast_i_i/40 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_3_cast_i_i_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="5" slack="1"/>
<pin id="1176" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast_i_i/40 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="tmp_36_i_i_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="11" slack="0"/>
<pin id="1179" dir="0" index="1" bw="5" slack="0"/>
<pin id="1180" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36_i_i/40 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="tmp_36_cast121_i_i_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="12" slack="0"/>
<pin id="1185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_cast121_i_i/40 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="sum1_i_i_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="30" slack="2"/>
<pin id="1189" dir="0" index="1" bw="12" slack="0"/>
<pin id="1190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1_i_i/40 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="sum1_cast_i_i_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum1_cast_i_i/41 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="D_input_AXI_addr_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="0"/>
<pin id="1197" dir="0" index="1" bw="32" slack="0"/>
<pin id="1198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_input_AXI_addr/41 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="tmp_36_cast_i_i_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="12" slack="9"/>
<pin id="1204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_cast_i_i/49 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="D_input_AXI_offset_r_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="6"/>
<pin id="1208" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="D_input_AXI_offset_r "/>
</bind>
</comp>

<comp id="1211" class="1005" name="C_AXI_offset_read_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="4"/>
<pin id="1213" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="C_AXI_offset_read "/>
</bind>
</comp>

<comp id="1216" class="1005" name="B_AXI_offset_read_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="2"/>
<pin id="1218" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="B_AXI_offset_read "/>
</bind>
</comp>

<comp id="1221" class="1005" name="sext_cast_i_i_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="2"/>
<pin id="1223" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_cast_i_i "/>
</bind>
</comp>

<comp id="1226" class="1005" name="exitcond_flatten_i_i_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="1"/>
<pin id="1228" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten_i_i "/>
</bind>
</comp>

<comp id="1230" class="1005" name="indvar_flatten_next_s_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="9" slack="0"/>
<pin id="1232" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next_s "/>
</bind>
</comp>

<comp id="1235" class="1005" name="k_mid2_i_i_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="5" slack="1"/>
<pin id="1237" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_mid2_i_i "/>
</bind>
</comp>

<comp id="1240" class="1005" name="tmp_mid2_v_i_i_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="5" slack="0"/>
<pin id="1242" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v_i_i "/>
</bind>
</comp>

<comp id="1247" class="1005" name="tmp_11_i_i_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="11" slack="1"/>
<pin id="1249" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_i_i "/>
</bind>
</comp>

<comp id="1252" class="1005" name="tmp_2_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="10"/>
<pin id="1254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="tmp_3_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="4" slack="9"/>
<pin id="1258" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="k_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="5" slack="0"/>
<pin id="1263" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1266" class="1005" name="sum_i_i_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_i_i "/>
</bind>
</comp>

<comp id="1271" class="1005" name="A_AXI_addr_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_AXI_addr "/>
</bind>
</comp>

<comp id="1277" class="1005" name="A_AXI_addr_read_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="1"/>
<pin id="1279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_AXI_addr_read "/>
</bind>
</comp>

<comp id="1283" class="1005" name="tmp_16_i_i_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="9" slack="1"/>
<pin id="1285" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_i_i "/>
</bind>
</comp>

<comp id="1288" class="1005" name="sext4_cast_i_i_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="31" slack="3"/>
<pin id="1290" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="sext4_cast_i_i "/>
</bind>
</comp>

<comp id="1293" class="1005" name="exitcond_flatten8_i_s_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="1"/>
<pin id="1295" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8_i_s "/>
</bind>
</comp>

<comp id="1297" class="1005" name="indvar_flatten_next7_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="9" slack="0"/>
<pin id="1299" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="j_mid2_i_i_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="5" slack="1"/>
<pin id="1304" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2_i_i "/>
</bind>
</comp>

<comp id="1308" class="1005" name="tmp_4_mid2_v_i_i_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="5" slack="0"/>
<pin id="1310" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_4_mid2_v_i_i "/>
</bind>
</comp>

<comp id="1315" class="1005" name="tmp_5_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="11"/>
<pin id="1317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="newIndex3_mid2_v_i_i_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="4" slack="10"/>
<pin id="1321" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="newIndex3_mid2_v_i_i "/>
</bind>
</comp>

<comp id="1325" class="1005" name="j_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="5" slack="0"/>
<pin id="1327" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1330" class="1005" name="tmp_23_i_i_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="10" slack="1"/>
<pin id="1332" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_i_i "/>
</bind>
</comp>

<comp id="1335" class="1005" name="sum5_i_i_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="31" slack="1"/>
<pin id="1337" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sum5_i_i "/>
</bind>
</comp>

<comp id="1340" class="1005" name="B_AXI_addr_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="1"/>
<pin id="1342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_AXI_addr "/>
</bind>
</comp>

<comp id="1346" class="1005" name="tmp_24_i_i_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="9" slack="1"/>
<pin id="1348" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_i_i "/>
</bind>
</comp>

<comp id="1351" class="1005" name="B_AXI_addr_read_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="1"/>
<pin id="1353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_AXI_addr_read "/>
</bind>
</comp>

<comp id="1357" class="1005" name="sext8_cast_i_i_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="2"/>
<pin id="1359" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext8_cast_i_i "/>
</bind>
</comp>

<comp id="1362" class="1005" name="exitcond_flatten1_i_s_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1_i_s "/>
</bind>
</comp>

<comp id="1366" class="1005" name="indvar_flatten_next2_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="9" slack="0"/>
<pin id="1368" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="k_2_mid2_i_i_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="5" slack="1"/>
<pin id="1373" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_2_mid2_i_i "/>
</bind>
</comp>

<comp id="1377" class="1005" name="tmp_8_mid2_v_i_i_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="5" slack="0"/>
<pin id="1379" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_8_mid2_v_i_i "/>
</bind>
</comp>

<comp id="1382" class="1005" name="tmp_27_i_i_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="11" slack="1"/>
<pin id="1384" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_i_i "/>
</bind>
</comp>

<comp id="1387" class="1005" name="tmp_7_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="3" slack="10"/>
<pin id="1389" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="newIndex5_mid2_v_i_i_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="2" slack="9"/>
<pin id="1393" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="newIndex5_mid2_v_i_i "/>
</bind>
</comp>

<comp id="1397" class="1005" name="k_2_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="5" slack="0"/>
<pin id="1399" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="sum9_i_i_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="1"/>
<pin id="1404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum9_i_i "/>
</bind>
</comp>

<comp id="1407" class="1005" name="C_AXI_addr_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="32" slack="1"/>
<pin id="1409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_AXI_addr "/>
</bind>
</comp>

<comp id="1413" class="1005" name="tmp_32_i_i_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="8" slack="1"/>
<pin id="1415" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32_i_i "/>
</bind>
</comp>

<comp id="1418" class="1005" name="C_AXI_addr_read_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="1"/>
<pin id="1420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_AXI_addr_read "/>
</bind>
</comp>

<comp id="1430" class="1005" name="sext1_cast_i_i_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="2"/>
<pin id="1432" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext1_cast_i_i "/>
</bind>
</comp>

<comp id="1435" class="1005" name="exitcond_flatten2_i_s_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="1"/>
<pin id="1437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2_i_s "/>
</bind>
</comp>

<comp id="1439" class="1005" name="indvar_flatten_next1_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="9" slack="0"/>
<pin id="1441" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="k_3_mid2_i_i_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="5" slack="1"/>
<pin id="1446" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_3_mid2_i_i "/>
</bind>
</comp>

<comp id="1449" class="1005" name="tmp_1_mid2_v_i_i_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="5" slack="0"/>
<pin id="1451" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_1_mid2_v_i_i "/>
</bind>
</comp>

<comp id="1454" class="1005" name="tmp_35_i_i_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="11" slack="1"/>
<pin id="1456" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35_i_i "/>
</bind>
</comp>

<comp id="1459" class="1005" name="k_1_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="5" slack="0"/>
<pin id="1461" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="tmp_36_i_i_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="12" slack="9"/>
<pin id="1466" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="tmp_36_i_i "/>
</bind>
</comp>

<comp id="1469" class="1005" name="sum1_i_i_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="1"/>
<pin id="1471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum1_i_i "/>
</bind>
</comp>

<comp id="1474" class="1005" name="D_input_AXI_addr_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="32" slack="1"/>
<pin id="1476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="D_input_AXI_addr "/>
</bind>
</comp>

<comp id="1480" class="1005" name="D_input_AXI_addr_rea_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="32" slack="1"/>
<pin id="1482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="D_input_AXI_addr_rea "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="174"><net_src comp="70" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="70" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="70" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="72" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="170" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="112" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="106" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="122" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="112" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="106" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="122" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="112" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="106" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="122" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="112" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="106" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="122" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="128" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="128" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="256" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="263" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="128" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="128" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="282" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="289" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="128" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="128" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="128" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="128" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="128" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="128" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="128" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="128" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="350" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="343" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="336" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="329" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="322" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="315" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="308" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="357" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="40" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="128" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="412" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="78" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="80" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="80" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="78" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="472"><net_src comp="80" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="469" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="483"><net_src comp="80" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="480" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="494"><net_src comp="78" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="491" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="505"><net_src comp="80" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="516"><net_src comp="80" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="513" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="527"><net_src comp="78" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="524" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="538"><net_src comp="80" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="535" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="549"><net_src comp="80" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="546" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="74" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="194" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="68" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="566"><net_src comp="76" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="570"><net_src comp="557" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="429" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="82" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="429" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="88" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="90" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="440" pin="4"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="451" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="92" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="80" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="451" pin="4"/><net_sink comp="595" pin=2"/></net>

<net id="608"><net_src comp="589" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="583" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="440" pin="4"/><net_sink comp="603" pin=2"/></net>

<net id="616"><net_src comp="94" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="603" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="80" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="611" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="96" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="603" pin="3"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="98" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="619" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="595" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="651"><net_src comp="104" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="595" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="106" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="108" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="659"><net_src comp="595" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="90" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="671"><net_src comp="664" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="661" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="689"><net_src comp="0" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="691"><net_src comp="685" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="697"><net_src comp="114" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="116" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="118" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="120" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="709"><net_src comp="699" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="692" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="710" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="725" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="736"><net_src comp="74" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="68" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="738"><net_src comp="76" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="742"><net_src comp="730" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="462" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="130" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="462" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="88" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="90" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="473" pin="4"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="484" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="134" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="772"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="80" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="484" pin="4"/><net_sink comp="767" pin=2"/></net>

<net id="780"><net_src comp="761" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="755" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="473" pin="4"/><net_sink comp="775" pin=2"/></net>

<net id="786"><net_src comp="775" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="793"><net_src comp="104" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="775" pin="3"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="106" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="108" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="801"><net_src comp="767" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="90" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="808"><net_src comp="114" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="116" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="813"><net_src comp="803" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="138" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="140" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="824"><net_src comp="814" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="829"><net_src comp="810" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="821" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="838"><net_src comp="831" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="825" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="847"><net_src comp="840" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="855"><net_src comp="4" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="857"><net_src comp="851" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="863"><net_src comp="142" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="116" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="868"><net_src comp="858" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="874"><net_src comp="144" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="140" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="879"><net_src comp="869" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="865" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="876" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="893"><net_src comp="886" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="880" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="898"><net_src comp="895" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="906"><net_src comp="74" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="68" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="908"><net_src comp="76" pin="0"/><net_sink comp="900" pin=3"/></net>

<net id="912"><net_src comp="900" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="495" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="130" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="495" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="88" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="90" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="506" pin="4"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="517" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="92" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="942"><net_src comp="931" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="80" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="517" pin="4"/><net_sink comp="937" pin=2"/></net>

<net id="950"><net_src comp="931" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="925" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="506" pin="4"/><net_sink comp="945" pin=2"/></net>

<net id="958"><net_src comp="94" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="945" pin="3"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="80" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="964"><net_src comp="953" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="970"><net_src comp="96" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="945" pin="3"/><net_sink comp="965" pin=1"/></net>

<net id="972"><net_src comp="98" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="976"><net_src comp="965" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="981"><net_src comp="961" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="973" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="986"><net_src comp="945" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="993"><net_src comp="146" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="945" pin="3"/><net_sink comp="987" pin=1"/></net>

<net id="995"><net_src comp="148" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="996"><net_src comp="108" pin="0"/><net_sink comp="987" pin=3"/></net>

<net id="1001"><net_src comp="937" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="90" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1013"><net_src comp="1006" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="1003" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1018"><net_src comp="1009" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="1015" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1031"><net_src comp="8" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="1024" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1033"><net_src comp="1027" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="1039"><net_src comp="164" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="80" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1044"><net_src comp="1034" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1050"><net_src comp="166" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1051"><net_src comp="98" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1055"><net_src comp="1045" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="1041" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="1052" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1069"><net_src comp="1062" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1056" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1074"><net_src comp="1071" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1077"><net_src comp="1071" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1078"><net_src comp="1071" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1079"><net_src comp="1071" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1080"><net_src comp="1071" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1081"><net_src comp="1071" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1088"><net_src comp="74" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="68" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1090"><net_src comp="76" pin="0"/><net_sink comp="1082" pin=3"/></net>

<net id="1094"><net_src comp="1082" pin="4"/><net_sink comp="1091" pin=0"/></net>

<net id="1099"><net_src comp="528" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="82" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1105"><net_src comp="528" pin="4"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="88" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1111"><net_src comp="539" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="90" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1117"><net_src comp="550" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="92" pin="0"/><net_sink comp="1113" pin=1"/></net>

<net id="1124"><net_src comp="1113" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1125"><net_src comp="80" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1126"><net_src comp="550" pin="4"/><net_sink comp="1119" pin=2"/></net>

<net id="1132"><net_src comp="1113" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="1107" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1134"><net_src comp="539" pin="4"/><net_sink comp="1127" pin=2"/></net>

<net id="1140"><net_src comp="94" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1141"><net_src comp="1127" pin="3"/><net_sink comp="1135" pin=1"/></net>

<net id="1142"><net_src comp="80" pin="0"/><net_sink comp="1135" pin=2"/></net>

<net id="1146"><net_src comp="1135" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1152"><net_src comp="96" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="1127" pin="3"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="98" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1158"><net_src comp="1147" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1163"><net_src comp="1143" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="1155" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1169"><net_src comp="1119" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="90" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1181"><net_src comp="1171" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1174" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1186"><net_src comp="1177" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1191"><net_src comp="1183" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1199"><net_src comp="12" pin="0"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="1192" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="1201"><net_src comp="1195" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="1205"><net_src comp="1202" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1209"><net_src comp="176" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1214"><net_src comp="182" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1219"><net_src comp="188" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1224"><net_src comp="567" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1229"><net_src comp="571" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1233"><net_src comp="577" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1238"><net_src comp="595" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1243"><net_src comp="603" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1246"><net_src comp="1240" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1250"><net_src comp="635" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1255"><net_src comp="641" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1259"><net_src comp="645" pin="4"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1264"><net_src comp="655" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1269"><net_src comp="677" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1274"><net_src comp="685" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="1280"><net_src comp="215" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1286"><net_src comp="719" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1291"><net_src comp="739" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1296"><net_src comp="743" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1300"><net_src comp="749" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1305"><net_src comp="767" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1311"><net_src comp="775" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1314"><net_src comp="1308" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1318"><net_src comp="783" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1322"><net_src comp="787" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1328"><net_src comp="797" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1333"><net_src comp="834" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1338"><net_src comp="843" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1343"><net_src comp="851" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="1349"><net_src comp="889" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1354"><net_src comp="227" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1360"><net_src comp="909" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1365"><net_src comp="913" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1369"><net_src comp="919" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1374"><net_src comp="937" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1380"><net_src comp="945" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1385"><net_src comp="977" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1390"><net_src comp="983" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1394"><net_src comp="987" pin="4"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1396"><net_src comp="1391" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1400"><net_src comp="997" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1405"><net_src comp="1019" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1410"><net_src comp="1027" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="1416"><net_src comp="1065" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1421"><net_src comp="239" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1424"><net_src comp="1418" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="1425"><net_src comp="1418" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1426"><net_src comp="1418" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="1427"><net_src comp="1418" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="1428"><net_src comp="1418" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1429"><net_src comp="1418" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1433"><net_src comp="1091" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1438"><net_src comp="1095" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1442"><net_src comp="1101" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1447"><net_src comp="1119" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1452"><net_src comp="1127" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1457"><net_src comp="1159" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1462"><net_src comp="1165" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1467"><net_src comp="1177" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1472"><net_src comp="1187" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1477"><net_src comp="1195" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1479"><net_src comp="1474" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1483"><net_src comp="251" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="419" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_0 | {12 }
	Port: A_1 | {12 }
	Port: B_0 | {25 }
	Port: B_1 | {25 }
	Port: C_0 | {37 }
	Port: C_1 | {37 }
	Port: C_2 | {37 }
	Port: C_3 | {37 }
	Port: C_4 | {37 }
	Port: C_5 | {37 }
	Port: C_6 | {37 }
	Port: C_7 | {37 }
	Port: D | {49 }
	Port: D_output_AXI_out | {1 }
 - Input state : 
	Port: readData32 : A_AXI | {4 5 6 7 8 9 10 11 }
	Port: readData32 : A_AXI_offset | {1 }
	Port: readData32 : B_AXI | {17 18 19 20 21 22 23 24 }
	Port: readData32 : B_AXI_offset | {1 }
	Port: readData32 : C_AXI | {29 30 31 32 33 34 35 36 }
	Port: readData32 : C_AXI_offset | {1 }
	Port: readData32 : D_input_AXI | {41 42 43 44 45 46 47 48 }
	Port: readData32 : D_input_AXI_offset | {1 }
	Port: readData32 : D_output_AXI | {1 }
  - Chain level:
	State 1
		sext_cast_i_i : 1
	State 2
		exitcond_flatten_i_i : 1
		indvar_flatten_next_s : 1
		StgValue_83 : 2
		i_2_i_i : 1
		exitcond6114_i_i : 1
		k_mid2_i_i : 2
		tmp_mid2_v_i_i : 2
		tmp_i_i : 3
		p_shl1_cast_i_i : 4
		tmp_8_i_i : 3
		p_shl2_cast_i_i : 4
		tmp_11_i_i : 5
		tmp_2 : 3
		tmp_3 : 3
		StgValue_96 : 4
		empty_9 : 1
		k : 3
	State 3
		tmp_15_i_i : 1
		tmp_15_cast_i_i : 2
		sum_i_i : 3
	State 4
		A_AXI_addr : 1
		A_AXI_load_i_i_req : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		p_shl3_cast_i_i : 1
		tmp_14_i_i : 2
		tmp_16_i_i : 3
	State 12
		A_0_addr : 1
		A_1_addr : 1
		StgValue_125 : 2
		StgValue_127 : 2
	State 13
		sext4_cast_i_i : 1
	State 14
		exitcond_flatten8_i_s : 1
		indvar_flatten_next7 : 1
		StgValue_138 : 2
		k_5_i_i : 1
		exitcond4116_i_i : 1
		j_mid2_i_i : 2
		tmp_4_mid2_v_i_i : 2
		tmp_5 : 3
		newIndex3_mid2_v_i_i : 3
		StgValue_146 : 4
		empty_11 : 1
		j : 3
	State 15
		p_shl4_cast_i_i : 1
		p_shl5_cast_i_i : 1
		tmp_19_i_i : 2
		tmp_23_i_i : 3
	State 16
		sum5_i_i : 1
	State 17
		B_AXI_addr : 1
		B_AXI_load_i_i_req : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		p_shl6_cast_i_i : 1
		p_shl7_cast_i_i : 1
		tmp_22_i_i : 2
		tmp_24_i_i : 3
	State 25
		B_0_addr : 1
		B_1_addr : 1
		StgValue_180 : 2
		StgValue_182 : 2
	State 26
		sext8_cast_i_i : 1
	State 27
		exitcond_flatten1_i_s : 1
		indvar_flatten_next2 : 1
		StgValue_193 : 2
		j_3_i_i : 1
		exitcond2118_i_i : 1
		k_2_mid2_i_i : 2
		tmp_8_mid2_v_i_i : 2
		tmp_25_i_i : 3
		p_shl8_cast_i_i : 4
		tmp_26_i_i : 3
		p_shl9_cast_i_i : 4
		tmp_27_i_i : 5
		tmp_7 : 3
		newIndex5_mid2_v_i_i : 3
		StgValue_206 : 4
		empty_13 : 1
		k_2 : 3
	State 28
		tmp_31_i_i : 1
		tmp_31_cast_i_i : 2
		sum9_i_i : 3
	State 29
		C_AXI_addr : 1
		C_AXI_load_i_i_req : 2
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		p_shl10_cast_i_i : 1
		p_shl11_cast_i_i : 1
		tmp_30_i_i : 2
		tmp_32_i_i : 3
	State 37
		C_0_addr : 1
		C_1_addr : 1
		C_2_addr : 1
		C_3_addr : 1
		C_4_addr : 1
		C_5_addr : 1
		C_6_addr : 1
		C_7_addr : 1
		StgValue_242 : 2
		StgValue_244 : 2
		StgValue_246 : 2
		StgValue_248 : 2
		StgValue_250 : 2
		StgValue_252 : 2
		StgValue_254 : 2
		StgValue_256 : 2
	State 38
		sext1_cast_i_i : 1
	State 39
		exitcond_flatten2_i_s : 1
		indvar_flatten_next1 : 1
		StgValue_267 : 2
		i_3_i_i : 1
		exitcond120_i_i : 1
		k_3_mid2_i_i : 2
		tmp_1_mid2_v_i_i : 2
		tmp_33_i_i : 3
		p_shl12_cast_i_i : 4
		tmp_34_i_i : 3
		p_shl13_cast_i_i : 4
		tmp_35_i_i : 5
		k_1 : 3
	State 40
		tmp_36_i_i : 1
		tmp_36_cast121_i_i : 2
		sum1_i_i : 3
	State 41
		D_input_AXI_addr : 1
		D_input_AXI_load_i_i : 2
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		D_addr : 1
		StgValue_297 : 2
		empty_15 : 1
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |   indvar_flatten_next_s_fu_577   |    0    |    15   |
|          |          i_2_i_i_fu_583          |    0    |    15   |
|          |             k_fu_655             |    0    |    15   |
|          |         tmp_15_i_i_fu_667        |    0    |    13   |
|          |          sum_i_i_fu_677          |    0    |    37   |
|          |         tmp_16_i_i_fu_719        |    0    |    8    |
|          |    indvar_flatten_next7_fu_749   |    0    |    15   |
|          |          k_5_i_i_fu_755          |    0    |    15   |
|          |             j_fu_797             |    0    |    15   |
|          |         tmp_19_i_i_fu_825        |    0    |    8    |
|          |         tmp_23_i_i_fu_834        |    0    |    8    |
|          |          sum5_i_i_fu_843         |    0    |    37   |
|    add   |         tmp_22_i_i_fu_880        |    0    |    8    |
|          |         tmp_24_i_i_fu_889        |    0    |    8    |
|          |    indvar_flatten_next2_fu_919   |    0    |    15   |
|          |          j_3_i_i_fu_925          |    0    |    15   |
|          |            k_2_fu_997            |    0    |    15   |
|          |        tmp_31_i_i_fu_1009        |    0    |    13   |
|          |         sum9_i_i_fu_1019         |    0    |    37   |
|          |        tmp_32_i_i_fu_1065        |    0    |    8    |
|          |   indvar_flatten_next1_fu_1101   |    0    |    15   |
|          |          i_3_i_i_fu_1107         |    0    |    15   |
|          |            k_1_fu_1165           |    0    |    15   |
|          |        tmp_36_i_i_fu_1177        |    0    |    13   |
|          |         sum1_i_i_fu_1187         |    0    |    37   |
|----------|----------------------------------|---------|---------|
|          |    exitcond_flatten_i_i_fu_571   |    0    |    13   |
|          |      exitcond6114_i_i_fu_589     |    0    |    11   |
|          |   exitcond_flatten8_i_s_fu_743   |    0    |    13   |
|   icmp   |      exitcond4116_i_i_fu_761     |    0    |    11   |
|          |   exitcond_flatten1_i_s_fu_913   |    0    |    13   |
|          |      exitcond2118_i_i_fu_931     |    0    |    11   |
|          |   exitcond_flatten2_i_s_fu_1095  |    0    |    13   |
|          |      exitcond120_i_i_fu_1113     |    0    |    11   |
|----------|----------------------------------|---------|---------|
|          |         tmp_11_i_i_fu_635        |    0    |    14   |
|          |         tmp_14_i_i_fu_710        |    0    |    8    |
|    sub   |         tmp_27_i_i_fu_977        |    0    |    14   |
|          |        tmp_30_i_i_fu_1056        |    0    |    8    |
|          |        tmp_35_i_i_fu_1159        |    0    |    14   |
|----------|----------------------------------|---------|---------|
|          |         k_mid2_i_i_fu_595        |    0    |    5    |
|          |       tmp_mid2_v_i_i_fu_603      |    0    |    5    |
|          |         j_mid2_i_i_fu_767        |    0    |    5    |
|  select  |      tmp_4_mid2_v_i_i_fu_775     |    0    |    5    |
|          |        k_2_mid2_i_i_fu_937       |    0    |    5    |
|          |      tmp_8_mid2_v_i_i_fu_945     |    0    |    5    |
|          |       k_3_mid2_i_i_fu_1119       |    0    |    5    |
|          |     tmp_1_mid2_v_i_i_fu_1127     |    0    |    5    |
|----------|----------------------------------|---------|---------|
|          |   D_output_AXI_read_read_fu_170  |    0    |    0    |
|          | D_input_AXI_offset_r_read_fu_176 |    0    |    0    |
|          |   C_AXI_offset_read_read_fu_182  |    0    |    0    |
|          |   B_AXI_offset_read_read_fu_188  |    0    |    0    |
|   read   |   A_AXI_offset_read_read_fu_194  |    0    |    0    |
|          |    A_AXI_addr_read_read_fu_215   |    0    |    0    |
|          |    B_AXI_addr_read_read_fu_227   |    0    |    0    |
|          |    C_AXI_addr_read_read_fu_239   |    0    |    0    |
|          | D_input_AXI_addr_rea_read_fu_251 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     StgValue_65_write_fu_200     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        grp_readreq_fu_208        |    0    |    0    |
|  readreq |        grp_readreq_fu_220        |    0    |    0    |
|          |        grp_readreq_fu_232        |    0    |    0    |
|          |        grp_readreq_fu_244        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_557            |    0    |    0    |
|          |           tmp_3_fu_645           |    0    |    0    |
|          |           tmp_1_fu_730           |    0    |    0    |
|partselect|    newIndex3_mid2_v_i_i_fu_787   |    0    |    0    |
|          |           tmp_4_fu_900           |    0    |    0    |
|          |    newIndex5_mid2_v_i_i_fu_987   |    0    |    0    |
|          |           tmp_6_fu_1082          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |       sext_cast_i_i_fu_567       |    0    |    0    |
|          |      p_shl1_cast_i_i_fu_619      |    0    |    0    |
|          |      p_shl2_cast_i_i_fu_631      |    0    |    0    |
|          |       tmp_6_cast_i_i_fu_664      |    0    |    0    |
|          |      p_shl3_cast_i_i_fu_706      |    0    |    0    |
|          |     newIndex1_cast_i_i_fu_716    |    0    |    0    |
|          |       sext4_cast_i_i_fu_739      |    0    |    0    |
|          |      p_shl4_cast_i_i_fu_810      |    0    |    0    |
|          |      p_shl5_cast_i_i_fu_821      |    0    |    0    |
|          |        tmp_cast_i_i_fu_831       |    0    |    0    |
|          |      tmp_23_cast_i_i_fu_840      |    0    |    0    |
|          |       sum5_cast_i_i_fu_848       |    0    |    0    |
|          |      p_shl6_cast_i_i_fu_865      |    0    |    0    |
|   zext   |      p_shl7_cast_i_i_fu_876      |    0    |    0    |
|          |      tmp_cast123_i_i_fu_886      |    0    |    0    |
|          |      tmp_24_cast_i_i_fu_895      |    0    |    0    |
|          |       sext8_cast_i_i_fu_909      |    0    |    0    |
|          |      p_shl8_cast_i_i_fu_961      |    0    |    0    |
|          |      p_shl9_cast_i_i_fu_973      |    0    |    0    |
|          |      tmp_2_cast_i_i_fu_1006      |    0    |    0    |
|          |     p_shl10_cast_i_i_fu_1041     |    0    |    0    |
|          |     p_shl11_cast_i_i_fu_1052     |    0    |    0    |
|          |     tmp_2_cast122_i_i_fu_1062    |    0    |    0    |
|          |      sext1_cast_i_i_fu_1091      |    0    |    0    |
|          |     p_shl12_cast_i_i_fu_1143     |    0    |    0    |
|          |     p_shl13_cast_i_i_fu_1155     |    0    |    0    |
|          |      tmp_3_cast_i_i_fu_1174      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          tmp_i_i_fu_611          |    0    |    0    |
|          |         tmp_8_i_i_fu_623         |    0    |    0    |
|          |         tmp_12_i_i_fu_692        |    0    |    0    |
|          |         tmp_13_i_i_fu_699        |    0    |    0    |
|          |         tmp_17_i_i_fu_803        |    0    |    0    |
|          |         tmp_18_i_i_fu_814        |    0    |    0    |
|bitconcatenate|         tmp_20_i_i_fu_858        |    0    |    0    |
|          |         tmp_21_i_i_fu_869        |    0    |    0    |
|          |         tmp_25_i_i_fu_953        |    0    |    0    |
|          |         tmp_26_i_i_fu_965        |    0    |    0    |
|          |        tmp_28_i_i_fu_1034        |    0    |    0    |
|          |        tmp_29_i_i_fu_1045        |    0    |    0    |
|          |        tmp_33_i_i_fu_1135        |    0    |    0    |
|          |        tmp_34_i_i_fu_1147        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_2_fu_641           |    0    |    0    |
|   trunc  |           tmp_5_fu_783           |    0    |    0    |
|          |           tmp_7_fu_983           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      tmp_11_cast_i_i_fu_661      |    0    |    0    |
|          |      tmp_15_cast_i_i_fu_673      |    0    |    0    |
|          |        sum_cast_i_i_fu_682       |    0    |    0    |
|          |      tmp_16_cast_i_i_fu_725      |    0    |    0    |
|          |      tmp_27_cast_i_i_fu_1003     |    0    |    0    |
|   sext   |      tmp_31_cast_i_i_fu_1015     |    0    |    0    |
|          |       sum9_cast_i_i_fu_1024      |    0    |    0    |
|          |      tmp_32_cast_i_i_fu_1071     |    0    |    0    |
|          |      tmp_35_cast_i_i_fu_1171     |    0    |    0    |
|          |    tmp_36_cast121_i_i_fu_1183    |    0    |    0    |
|          |       sum1_cast_i_i_fu_1192      |    0    |    0    |
|          |      tmp_36_cast_i_i_fu_1202     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   609   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   A_AXI_addr_read_reg_1277   |   32   |
|      A_AXI_addr_reg_1271     |   32   |
|   B_AXI_addr_read_reg_1351   |   32   |
|      B_AXI_addr_reg_1340     |   32   |
|  B_AXI_offset_read_reg_1216  |   32   |
|   C_AXI_addr_read_reg_1418   |   32   |
|      C_AXI_addr_reg_1407     |   32   |
|  C_AXI_offset_read_reg_1211  |   32   |
| D_input_AXI_addr_rea_reg_1480|   32   |
|   D_input_AXI_addr_reg_1474  |   32   |
| D_input_AXI_offset_r_reg_1206|   32   |
|exitcond_flatten1_i_s_reg_1362|    1   |
|exitcond_flatten2_i_s_reg_1435|    1   |
|exitcond_flatten8_i_s_reg_1293|    1   |
| exitcond_flatten_i_i_reg_1226|    1   |
|        i_1_i_i_reg_535       |    5   |
|         i_i_i_reg_436        |    5   |
|  indvar_flatten1_i_i_reg_491 |    9   |
|  indvar_flatten2_i_i_reg_524 |    9   |
|  indvar_flatten6_i_i_reg_458 |    9   |
|  indvar_flatten_i_i_reg_425  |    9   |
| indvar_flatten_next1_reg_1439|    9   |
| indvar_flatten_next2_reg_1366|    9   |
| indvar_flatten_next7_reg_1297|    9   |
|indvar_flatten_next_s_reg_1230|    9   |
|        j_1_i_i_reg_502       |    5   |
|         j_i_i_reg_480        |    5   |
|      j_mid2_i_i_reg_1302     |    5   |
|          j_reg_1325          |    5   |
|        k_1_i_i_reg_469       |    5   |
|         k_1_reg_1459         |    5   |
|        k_2_i_i_reg_513       |    5   |
|     k_2_mid2_i_i_reg_1371    |    5   |
|         k_2_reg_1397         |    5   |
|        k_3_i_i_reg_546       |    5   |
|     k_3_mid2_i_i_reg_1444    |    5   |
|         k_i_i_reg_447        |    5   |
|      k_mid2_i_i_reg_1235     |    5   |
|          k_reg_1261          |    5   |
| newIndex3_mid2_v_i_i_reg_1319|    4   |
| newIndex5_mid2_v_i_i_reg_1391|    2   |
|    sext1_cast_i_i_reg_1430   |   32   |
|    sext4_cast_i_i_reg_1288   |   31   |
|    sext8_cast_i_i_reg_1357   |   32   |
|    sext_cast_i_i_reg_1221    |   32   |
|       sum1_i_i_reg_1469      |   32   |
|       sum5_i_i_reg_1335      |   31   |
|       sum9_i_i_reg_1402      |   32   |
|       sum_i_i_reg_1266       |   32   |
|      tmp_11_i_i_reg_1247     |   11   |
|      tmp_16_i_i_reg_1283     |    9   |
|   tmp_1_mid2_v_i_i_reg_1449  |    5   |
|      tmp_23_i_i_reg_1330     |   10   |
|      tmp_24_i_i_reg_1346     |    9   |
|      tmp_27_i_i_reg_1382     |   11   |
|        tmp_2_reg_1252        |    1   |
|      tmp_32_i_i_reg_1413     |    8   |
|      tmp_35_i_i_reg_1454     |   11   |
|      tmp_36_i_i_reg_1464     |   12   |
|        tmp_3_reg_1256        |    4   |
|   tmp_4_mid2_v_i_i_reg_1308  |    5   |
|        tmp_5_reg_1315        |    1   |
|        tmp_7_reg_1387        |    3   |
|   tmp_8_mid2_v_i_i_reg_1377  |    5   |
|    tmp_mid2_v_i_i_reg_1240   |    5   |
+------------------------------+--------+
|             Total            |   878  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_208 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_220 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_232 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_244 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   256  ||  7.076  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   609  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   878  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   878  |   645  |
+-----------+--------+--------+--------+
