#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct  7 18:23:44 2023
# Process ID: 20640
# Current directory: C:/Users/Miles/Desktop/Interface Technology Lab/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13876 C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.xpr
# Log file: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/vivado.log
# Journal file: C:/Users/Miles/Desktop/Interface Technology Lab/lab1\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_module_reference swerv_soc_syscon_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference swerv_soc_syscon_wrapper_0_0
update_module_reference swerv_soc_syscon_wrapper_0_0
update_module_reference swerv_soc_syscon_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
make_wrapper -files [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -top
reset_run synth_1
reset_run swerv_soc_syscon_wrapper_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference swerv_soc_syscon_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference swerv_soc_syscon_wrapper_0_0
update_module_reference swerv_soc_syscon_wrapper_0_0
update_module_reference swerv_soc_syscon_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property location {2 569 166} [get_bd_cells axi2wb_intcon_wrapper_0]
generate_target all [get_files  {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}]
export_ip_user_files -of_objects [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}]
export_simulation -of_objects [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -directory {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.ip_user_files} -ipstatic_source_dir {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
generate_target all [get_files  {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}]
export_ip_user_files -of_objects [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}]
export_simulation -of_objects [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -directory {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.ip_user_files} -ipstatic_source_dir {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property location {2 452 90} [get_bd_cells axi2wb_intcon_wrapper_0]
undo
startgroup
make_bd_pins_external  [get_bd_pins syscon_wrapper_0/i_ram_init_done]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins syscon_wrapper_0/i_ram_init_error]
endgroup
make_wrapper -files [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -top
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
