

================================================================
== Vitis HLS Report for 'sliceProcessor'
================================================================
* Date:           Thu Jan 27 12:45:05 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                            |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |grp_demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_fu_536  |demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s  |       32|       33|  0.128 us|  0.132 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
        |grp_genMemWideFFTKernel1DArray_fu_574                                       |genMemWideFFTKernel1DArray                                       |        ?|        ?|         ?|         ?|    ?|    ?|                                  dataflow|
        |grp_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_fu_750    |muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s    |       32|       33|  0.128 us|  0.132 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_0 = alloca i64 1"   --->   Operation 7 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_1 = alloca i64 1"   --->   Operation 8 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_2 = alloca i64 1"   --->   Operation 9 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_3 = alloca i64 1"   --->   Operation 10 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_4 = alloca i64 1"   --->   Operation 11 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_5 = alloca i64 1"   --->   Operation 12 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_6 = alloca i64 1"   --->   Operation 13 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_7 = alloca i64 1"   --->   Operation 14 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_0 = alloca i64 1"   --->   Operation 15 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_1 = alloca i64 1"   --->   Operation 16 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_2 = alloca i64 1"   --->   Operation 17 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_3 = alloca i64 1"   --->   Operation 18 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_4 = alloca i64 1"   --->   Operation 19 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_5 = alloca i64 1"   --->   Operation 20 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_6 = alloca i64 1"   --->   Operation 21 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_7 = alloca i64 1"   --->   Operation 22 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_0 = alloca i64 1"   --->   Operation 23 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_1 = alloca i64 1"   --->   Operation 24 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_2 = alloca i64 1"   --->   Operation 25 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_3 = alloca i64 1"   --->   Operation 26 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_4 = alloca i64 1"   --->   Operation 27 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_5 = alloca i64 1"   --->   Operation 28 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_6 = alloca i64 1"   --->   Operation 29 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_7 = alloca i64 1"   --->   Operation 30 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_0 = alloca i64 1"   --->   Operation 31 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_1 = alloca i64 1"   --->   Operation 32 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_2 = alloca i64 1"   --->   Operation 33 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_3 = alloca i64 1"   --->   Operation 34 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_4 = alloca i64 1"   --->   Operation 35 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_5 = alloca i64 1"   --->   Operation 36 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_6 = alloca i64 1"   --->   Operation 37 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_7 = alloca i64 1"   --->   Operation 38 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0 = alloca i64 1"   --->   Operation 39 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1 = alloca i64 1"   --->   Operation 40 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2 = alloca i64 1"   --->   Operation 41 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3 = alloca i64 1"   --->   Operation 42 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4 = alloca i64 1"   --->   Operation 43 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5 = alloca i64 1"   --->   Operation 44 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6 = alloca i64 1"   --->   Operation 45 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7 = alloca i64 1"   --->   Operation 46 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0 = alloca i64 1"   --->   Operation 47 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1 = alloca i64 1"   --->   Operation 48 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2 = alloca i64 1"   --->   Operation 49 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3 = alloca i64 1"   --->   Operation 50 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4 = alloca i64 1"   --->   Operation 51 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5 = alloca i64 1"   --->   Operation 52 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6 = alloca i64 1"   --->   Operation 53 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7 = alloca i64 1"   --->   Operation 54 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0 = alloca i64 1"   --->   Operation 55 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1 = alloca i64 1"   --->   Operation 56 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2 = alloca i64 1"   --->   Operation 57 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3 = alloca i64 1"   --->   Operation 58 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4 = alloca i64 1"   --->   Operation 59 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5 = alloca i64 1"   --->   Operation 60 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6 = alloca i64 1"   --->   Operation 61 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7 = alloca i64 1"   --->   Operation 62 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0 = alloca i64 1"   --->   Operation 63 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1 = alloca i64 1"   --->   Operation 64 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2 = alloca i64 1"   --->   Operation 65 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3 = alloca i64 1"   --->   Operation 66 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4 = alloca i64 1"   --->   Operation 67 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5 = alloca i64 1"   --->   Operation 68 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6 = alloca i64 1"   --->   Operation 69 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7 = alloca i64 1"   --->   Operation 70 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln71 = call void @demuxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_transpBlkMatrixStream2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:71]   --->   Operation 71 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln71 = call void @demuxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_transpBlkMatrixStream2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:71]   --->   Operation 72 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln74 = call void @genMemWideFFTKernel1DArray, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i2 %control_count_V_3, i2 %control_bits_V_3, i2 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i55 %delayline_Array_38, i55 %delayline_Array_40, i55 %delayline_Array_18, i32 %control_delayline_Array_4, i32 %control_delayline_Array_5, i32 %control_delayline_Array_7, i55 %delayline_Array_37, i55 %delayline_Array_39, i55 %delayline_Array_6, i18 %twiddleObj_twiddleTable_M_imag_V, i2 %control_count_V, i2 %control_bits_V, i2 %sample_in_read_count_V, i1 %delay_line_stall, i61 %delayline_Array_1, i61 %delayline_Array_11, i61 %delayline_Array_36, i32 %control_delayline_Array, i32 %control_delayline_Array_6, i32 %control_delayline_Array_21, i61 %delayline_Array, i61 %delayline_Array_45, i61 %delayline_Array_25, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:74]   --->   Operation 73 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln74 = call void @genMemWideFFTKernel1DArray, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i2 %control_count_V_3, i2 %control_bits_V_3, i2 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i55 %delayline_Array_38, i55 %delayline_Array_40, i55 %delayline_Array_18, i32 %control_delayline_Array_4, i32 %control_delayline_Array_5, i32 %control_delayline_Array_7, i55 %delayline_Array_37, i55 %delayline_Array_39, i55 %delayline_Array_6, i18 %twiddleObj_twiddleTable_M_imag_V, i2 %control_count_V, i2 %control_bits_V, i2 %sample_in_read_count_V, i1 %delay_line_stall, i61 %delayline_Array_1, i61 %delayline_Array_11, i61 %delayline_Array_36, i32 %control_delayline_Array, i32 %control_delayline_Array_6, i32 %control_delayline_Array_21, i61 %delayline_Array, i61 %delayline_Array_45, i61 %delayline_Array_25, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:74]   --->   Operation 74 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln78 = call void @muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i512 %l_colProcOutStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:78]   --->   Operation 75 'call' 'call_ln78' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13"   --->   Operation 76 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_colProcOutStream, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transpBlkMatrixStream2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_colProcOutStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transpBlkMatrixStream2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0"   --->   Operation 81 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1"   --->   Operation 83 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2"   --->   Operation 85 'specchannel' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3"   --->   Operation 87 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4"   --->   Operation 89 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5"   --->   Operation 91 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6"   --->   Operation 93 'specchannel' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7"   --->   Operation 95 'specchannel' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0"   --->   Operation 97 'specchannel' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1"   --->   Operation 99 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2"   --->   Operation 101 'specchannel' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3"   --->   Operation 103 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%empty_182 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4"   --->   Operation 105 'specchannel' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%empty_183 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5"   --->   Operation 107 'specchannel' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_184 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6"   --->   Operation 109 'specchannel' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7"   --->   Operation 111 'specchannel' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0"   --->   Operation 113 'specchannel' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%empty_187 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1"   --->   Operation 115 'specchannel' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%empty_188 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2"   --->   Operation 117 'specchannel' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%empty_189 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3"   --->   Operation 119 'specchannel' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty_190 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4"   --->   Operation 121 'specchannel' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5"   --->   Operation 123 'specchannel' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6"   --->   Operation 125 'specchannel' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%empty_193 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7"   --->   Operation 127 'specchannel' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%empty_194 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0"   --->   Operation 129 'specchannel' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%empty_195 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1"   --->   Operation 131 'specchannel' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%empty_196 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2"   --->   Operation 133 'specchannel' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%empty_197 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3"   --->   Operation 135 'specchannel' 'empty_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty_198 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4"   --->   Operation 137 'specchannel' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%empty_199 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5"   --->   Operation 139 'specchannel' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%empty_200 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6"   --->   Operation 141 'specchannel' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%empty_201 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7"   --->   Operation 143 'specchannel' 'empty_201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln63 = specmemcore void @_ssdm_op_SpecMemCore, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:63]   --->   Operation 145 'specmemcore' 'specmemcore_ln63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%empty_202 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0"   --->   Operation 146 'specchannel' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%empty_203 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1"   --->   Operation 148 'specchannel' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%empty_204 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2"   --->   Operation 150 'specchannel' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%empty_205 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3"   --->   Operation 152 'specchannel' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%empty_206 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4"   --->   Operation 154 'specchannel' 'empty_206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%empty_207 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5"   --->   Operation 156 'specchannel' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%empty_208 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6"   --->   Operation 158 'specchannel' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%empty_209 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7"   --->   Operation 160 'specchannel' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%empty_210 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0"   --->   Operation 162 'specchannel' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%empty_211 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1"   --->   Operation 164 'specchannel' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%empty_212 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2"   --->   Operation 166 'specchannel' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%empty_213 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3"   --->   Operation 168 'specchannel' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%empty_214 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4"   --->   Operation 170 'specchannel' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%empty_215 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5"   --->   Operation 172 'specchannel' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%empty_216 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6"   --->   Operation 174 'specchannel' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%empty_217 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7"   --->   Operation 176 'specchannel' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%empty_218 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0"   --->   Operation 178 'specchannel' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%empty_219 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1"   --->   Operation 180 'specchannel' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%empty_220 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2"   --->   Operation 182 'specchannel' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%empty_221 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3"   --->   Operation 184 'specchannel' 'empty_221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%empty_222 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4"   --->   Operation 186 'specchannel' 'empty_222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%empty_223 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5"   --->   Operation 188 'specchannel' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%empty_224 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6"   --->   Operation 190 'specchannel' 'empty_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%empty_225 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7"   --->   Operation 192 'specchannel' 'empty_225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%empty_226 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0"   --->   Operation 194 'specchannel' 'empty_226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%empty_227 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1"   --->   Operation 196 'specchannel' 'empty_227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%empty_228 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2"   --->   Operation 198 'specchannel' 'empty_228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%empty_229 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3"   --->   Operation 200 'specchannel' 'empty_229' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%empty_230 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4"   --->   Operation 202 'specchannel' 'empty_230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%empty_231 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5"   --->   Operation 204 'specchannel' 'empty_231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%empty_232 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6"   --->   Operation 206 'specchannel' 'empty_232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%empty_233 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7"   --->   Operation 208 'specchannel' 'empty_233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%specmemcore_ln68 = specmemcore void @_ssdm_op_SpecMemCore, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:68]   --->   Operation 210 'specmemcore' 'specmemcore_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln78 = call void @muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i512 %l_colProcOutStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:78]   --->   Operation 211 'call' 'call_ln78' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:80]   --->   Operation 212 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_transpBlkMatrixStream2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_colProcOutStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ control_count_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111]; IO mode=ap_memory:ce=0
Port [ control_count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_count_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111]; IO mode=ap_memory:ce=0
Port [ control_count_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
demuxStreamArrayOut_V_superSample_M_real_V_0_0         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_0_1         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_0_2         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_0_3         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_0_4         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_0_5         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_0_6         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_0_7         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_1_0         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_1_1         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_1_2         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_1_3         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_1_4         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_1_5         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_1_6         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_real_V_1_7         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_0_0         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_0_1         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_0_2         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_0_3         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_0_4         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_0_5         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_0_6         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_0_7         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_1_0         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_1_1         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_1_2         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_1_3         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_1_4         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_1_5         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_1_6         (alloca              ) [ 0111111]
demuxStreamArrayOut_V_superSample_M_imag_V_1_7         (alloca              ) [ 0111111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6 (alloca              ) [ 0011111]
sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7 (alloca              ) [ 0011111]
call_ln71                                              (call                ) [ 0000000]
call_ln74                                              (call                ) [ 0000000]
specdataflowpipeline_ln0                               (specdataflowpipeline) [ 0000000]
specmemcore_ln0                                        (specmemcore         ) [ 0000000]
specmemcore_ln0                                        (specmemcore         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty                                                  (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_171                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_172                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_173                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_174                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_175                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_176                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_177                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_178                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_179                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_180                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_181                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_182                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_183                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_184                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_185                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_186                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_187                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_188                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_189                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_190                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_191                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_192                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_193                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_194                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_195                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_196                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_197                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_198                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_199                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_200                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_201                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
specmemcore_ln63                                       (specmemcore         ) [ 0000000]
empty_202                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_203                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_204                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_205                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_206                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_207                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_208                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_209                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_210                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_211                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_212                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_213                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_214                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_215                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_216                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_217                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_218                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_219                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_220                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_221                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_222                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_223                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_224                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_225                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_226                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_227                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_228                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_229                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_230                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_231                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_232                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
empty_233                                              (specchannel         ) [ 0000000]
specinterface_ln0                                      (specinterface       ) [ 0000000]
specmemcore_ln68                                       (specmemcore         ) [ 0000000]
call_ln78                                              (call                ) [ 0000000]
ret_ln80                                               (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_transpBlkMatrixStream2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_transpBlkMatrixStream2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_colProcOutStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_colProcOutStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="control_count_V_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="control_bits_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sample_in_read_count_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="delay_line_stall_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="delayline_Array_38">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_38"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="delayline_Array_40">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_40"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="delayline_Array_18">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="control_delayline_Array_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="control_delayline_Array_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="control_delayline_Array_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="delayline_Array_37">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_37"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="delayline_Array_39">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_39"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="delayline_Array_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="twiddleObj_twiddleTable_M_imag_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="control_count_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="control_bits_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sample_in_read_count_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="delay_line_stall">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="delayline_Array_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="delayline_Array_11">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delayline_Array_36">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_36"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="control_delayline_Array">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="control_delayline_Array_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="control_delayline_Array_21">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="delayline_Array">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="delayline_Array_45">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_45"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="delayline_Array_25">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_25"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="control_count_V_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="control_bits_V_5">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="sample_in_read_count_V_5">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="delay_line_stall_5">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="delayline_Array_35">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_35"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="delayline_Array_47">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_47"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="delayline_Array_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="control_delayline_Array_13">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="control_delayline_Array_11">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="control_delayline_Array_12">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="delayline_Array_24">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="delayline_Array_46">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_46"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="delayline_Array_5">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="twiddleObj_twiddleTable_M_imag_V_1">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_1"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="control_count_V_4">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="control_bits_V_4">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="sample_in_read_count_V_4">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="delay_line_stall_4">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="delayline_Array_41">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_41"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="delayline_Array_43">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_43"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="delayline_Array_13">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="control_delayline_Array_8">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="control_delayline_Array_9">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="control_delayline_Array_10">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="delayline_Array_30">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="delayline_Array_42">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_42"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="delayline_Array_44">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_44"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="genMemWideFFTKernel1DArray"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_4_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_5_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_6_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_7_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_4_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_5_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_6_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_7_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_4_str"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_5_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_6_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_7_str"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_4_str"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_5_str"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_6_str"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_7_str"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_4_str"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_5_str"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_6_str"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_7_str"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_4_str"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_5_str"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_6_str"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_7_str"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_4_str"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_5_str"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_6_str"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_7_str"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_4_str"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_5_str"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_6_str"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_7_str"/></StgValue>
</bind>
</comp>

<comp id="280" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_0_0_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_0_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_0_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_2/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_0_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_3/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_0_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_4/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_0_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_5/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_0_6_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_6/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_0_7_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_7/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_1_0_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_0/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_1_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_1_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_2/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_1_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_3/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_1_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_4/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_1_5_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_5/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_1_6_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_6/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="demuxStreamArrayOut_V_superSample_M_real_V_1_7_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_7/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_0_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_0/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_1/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_2/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_3/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_4/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_5/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_6_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_6/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_7_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_7/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_0_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_0/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_1/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_2/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_3/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_4/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_5_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_5/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_6_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_6/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_7_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_7/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="0" slack="0"/>
<pin id="538" dir="0" index="1" bw="512" slack="0"/>
<pin id="539" dir="0" index="2" bw="27" slack="0"/>
<pin id="540" dir="0" index="3" bw="27" slack="0"/>
<pin id="541" dir="0" index="4" bw="27" slack="0"/>
<pin id="542" dir="0" index="5" bw="27" slack="0"/>
<pin id="543" dir="0" index="6" bw="27" slack="0"/>
<pin id="544" dir="0" index="7" bw="27" slack="0"/>
<pin id="545" dir="0" index="8" bw="27" slack="0"/>
<pin id="546" dir="0" index="9" bw="27" slack="0"/>
<pin id="547" dir="0" index="10" bw="27" slack="0"/>
<pin id="548" dir="0" index="11" bw="27" slack="0"/>
<pin id="549" dir="0" index="12" bw="27" slack="0"/>
<pin id="550" dir="0" index="13" bw="27" slack="0"/>
<pin id="551" dir="0" index="14" bw="27" slack="0"/>
<pin id="552" dir="0" index="15" bw="27" slack="0"/>
<pin id="553" dir="0" index="16" bw="27" slack="0"/>
<pin id="554" dir="0" index="17" bw="27" slack="0"/>
<pin id="555" dir="0" index="18" bw="27" slack="0"/>
<pin id="556" dir="0" index="19" bw="27" slack="0"/>
<pin id="557" dir="0" index="20" bw="27" slack="0"/>
<pin id="558" dir="0" index="21" bw="27" slack="0"/>
<pin id="559" dir="0" index="22" bw="27" slack="0"/>
<pin id="560" dir="0" index="23" bw="27" slack="0"/>
<pin id="561" dir="0" index="24" bw="27" slack="0"/>
<pin id="562" dir="0" index="25" bw="27" slack="0"/>
<pin id="563" dir="0" index="26" bw="27" slack="0"/>
<pin id="564" dir="0" index="27" bw="27" slack="0"/>
<pin id="565" dir="0" index="28" bw="27" slack="0"/>
<pin id="566" dir="0" index="29" bw="27" slack="0"/>
<pin id="567" dir="0" index="30" bw="27" slack="0"/>
<pin id="568" dir="0" index="31" bw="27" slack="0"/>
<pin id="569" dir="0" index="32" bw="27" slack="0"/>
<pin id="570" dir="0" index="33" bw="27" slack="0"/>
<pin id="571" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_genMemWideFFTKernel1DArray_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="0" slack="0"/>
<pin id="576" dir="0" index="1" bw="27" slack="2"/>
<pin id="577" dir="0" index="2" bw="27" slack="2"/>
<pin id="578" dir="0" index="3" bw="27" slack="2"/>
<pin id="579" dir="0" index="4" bw="27" slack="2"/>
<pin id="580" dir="0" index="5" bw="27" slack="2"/>
<pin id="581" dir="0" index="6" bw="27" slack="2"/>
<pin id="582" dir="0" index="7" bw="27" slack="2"/>
<pin id="583" dir="0" index="8" bw="27" slack="2"/>
<pin id="584" dir="0" index="9" bw="27" slack="2"/>
<pin id="585" dir="0" index="10" bw="27" slack="2"/>
<pin id="586" dir="0" index="11" bw="27" slack="2"/>
<pin id="587" dir="0" index="12" bw="27" slack="2"/>
<pin id="588" dir="0" index="13" bw="27" slack="2"/>
<pin id="589" dir="0" index="14" bw="27" slack="2"/>
<pin id="590" dir="0" index="15" bw="27" slack="2"/>
<pin id="591" dir="0" index="16" bw="27" slack="2"/>
<pin id="592" dir="0" index="17" bw="27" slack="2"/>
<pin id="593" dir="0" index="18" bw="27" slack="2"/>
<pin id="594" dir="0" index="19" bw="27" slack="2"/>
<pin id="595" dir="0" index="20" bw="27" slack="2"/>
<pin id="596" dir="0" index="21" bw="27" slack="2"/>
<pin id="597" dir="0" index="22" bw="27" slack="2"/>
<pin id="598" dir="0" index="23" bw="27" slack="2"/>
<pin id="599" dir="0" index="24" bw="27" slack="2"/>
<pin id="600" dir="0" index="25" bw="27" slack="2"/>
<pin id="601" dir="0" index="26" bw="27" slack="2"/>
<pin id="602" dir="0" index="27" bw="27" slack="2"/>
<pin id="603" dir="0" index="28" bw="27" slack="2"/>
<pin id="604" dir="0" index="29" bw="27" slack="2"/>
<pin id="605" dir="0" index="30" bw="27" slack="2"/>
<pin id="606" dir="0" index="31" bw="27" slack="2"/>
<pin id="607" dir="0" index="32" bw="27" slack="2"/>
<pin id="608" dir="0" index="33" bw="32" slack="2"/>
<pin id="609" dir="0" index="34" bw="32" slack="2"/>
<pin id="610" dir="0" index="35" bw="32" slack="2"/>
<pin id="611" dir="0" index="36" bw="32" slack="2"/>
<pin id="612" dir="0" index="37" bw="32" slack="2"/>
<pin id="613" dir="0" index="38" bw="32" slack="2"/>
<pin id="614" dir="0" index="39" bw="32" slack="2"/>
<pin id="615" dir="0" index="40" bw="32" slack="2"/>
<pin id="616" dir="0" index="41" bw="32" slack="2"/>
<pin id="617" dir="0" index="42" bw="32" slack="2"/>
<pin id="618" dir="0" index="43" bw="32" slack="2"/>
<pin id="619" dir="0" index="44" bw="32" slack="2"/>
<pin id="620" dir="0" index="45" bw="32" slack="2"/>
<pin id="621" dir="0" index="46" bw="32" slack="2"/>
<pin id="622" dir="0" index="47" bw="32" slack="2"/>
<pin id="623" dir="0" index="48" bw="32" slack="2"/>
<pin id="624" dir="0" index="49" bw="32" slack="2"/>
<pin id="625" dir="0" index="50" bw="32" slack="2"/>
<pin id="626" dir="0" index="51" bw="32" slack="2"/>
<pin id="627" dir="0" index="52" bw="32" slack="2"/>
<pin id="628" dir="0" index="53" bw="32" slack="2"/>
<pin id="629" dir="0" index="54" bw="32" slack="2"/>
<pin id="630" dir="0" index="55" bw="32" slack="2"/>
<pin id="631" dir="0" index="56" bw="32" slack="2"/>
<pin id="632" dir="0" index="57" bw="32" slack="2"/>
<pin id="633" dir="0" index="58" bw="32" slack="2"/>
<pin id="634" dir="0" index="59" bw="32" slack="2"/>
<pin id="635" dir="0" index="60" bw="32" slack="2"/>
<pin id="636" dir="0" index="61" bw="32" slack="2"/>
<pin id="637" dir="0" index="62" bw="32" slack="2"/>
<pin id="638" dir="0" index="63" bw="32" slack="2"/>
<pin id="639" dir="0" index="64" bw="32" slack="2"/>
<pin id="640" dir="0" index="65" bw="2" slack="0"/>
<pin id="641" dir="0" index="66" bw="2" slack="0"/>
<pin id="642" dir="0" index="67" bw="2" slack="0"/>
<pin id="643" dir="0" index="68" bw="1" slack="0"/>
<pin id="644" dir="0" index="69" bw="55" slack="0"/>
<pin id="645" dir="0" index="70" bw="55" slack="0"/>
<pin id="646" dir="0" index="71" bw="55" slack="0"/>
<pin id="647" dir="0" index="72" bw="32" slack="0"/>
<pin id="648" dir="0" index="73" bw="32" slack="0"/>
<pin id="649" dir="0" index="74" bw="32" slack="0"/>
<pin id="650" dir="0" index="75" bw="55" slack="0"/>
<pin id="651" dir="0" index="76" bw="55" slack="0"/>
<pin id="652" dir="0" index="77" bw="55" slack="0"/>
<pin id="653" dir="0" index="78" bw="18" slack="0"/>
<pin id="654" dir="0" index="79" bw="2" slack="0"/>
<pin id="655" dir="0" index="80" bw="2" slack="0"/>
<pin id="656" dir="0" index="81" bw="2" slack="0"/>
<pin id="657" dir="0" index="82" bw="1" slack="0"/>
<pin id="658" dir="0" index="83" bw="61" slack="0"/>
<pin id="659" dir="0" index="84" bw="61" slack="0"/>
<pin id="660" dir="0" index="85" bw="61" slack="0"/>
<pin id="661" dir="0" index="86" bw="32" slack="0"/>
<pin id="662" dir="0" index="87" bw="32" slack="0"/>
<pin id="663" dir="0" index="88" bw="32" slack="0"/>
<pin id="664" dir="0" index="89" bw="61" slack="0"/>
<pin id="665" dir="0" index="90" bw="61" slack="0"/>
<pin id="666" dir="0" index="91" bw="61" slack="0"/>
<pin id="667" dir="0" index="92" bw="2" slack="0"/>
<pin id="668" dir="0" index="93" bw="2" slack="0"/>
<pin id="669" dir="0" index="94" bw="2" slack="0"/>
<pin id="670" dir="0" index="95" bw="1" slack="0"/>
<pin id="671" dir="0" index="96" bw="55" slack="0"/>
<pin id="672" dir="0" index="97" bw="55" slack="0"/>
<pin id="673" dir="0" index="98" bw="55" slack="0"/>
<pin id="674" dir="0" index="99" bw="32" slack="0"/>
<pin id="675" dir="0" index="100" bw="32" slack="0"/>
<pin id="676" dir="0" index="101" bw="32" slack="0"/>
<pin id="677" dir="0" index="102" bw="55" slack="0"/>
<pin id="678" dir="0" index="103" bw="55" slack="0"/>
<pin id="679" dir="0" index="104" bw="55" slack="0"/>
<pin id="680" dir="0" index="105" bw="18" slack="0"/>
<pin id="681" dir="0" index="106" bw="2" slack="0"/>
<pin id="682" dir="0" index="107" bw="2" slack="0"/>
<pin id="683" dir="0" index="108" bw="2" slack="0"/>
<pin id="684" dir="0" index="109" bw="1" slack="0"/>
<pin id="685" dir="0" index="110" bw="61" slack="0"/>
<pin id="686" dir="0" index="111" bw="61" slack="0"/>
<pin id="687" dir="0" index="112" bw="61" slack="0"/>
<pin id="688" dir="0" index="113" bw="32" slack="0"/>
<pin id="689" dir="0" index="114" bw="32" slack="0"/>
<pin id="690" dir="0" index="115" bw="32" slack="0"/>
<pin id="691" dir="0" index="116" bw="61" slack="0"/>
<pin id="692" dir="0" index="117" bw="61" slack="0"/>
<pin id="693" dir="0" index="118" bw="61" slack="0"/>
<pin id="694" dir="1" index="119" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="grp_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="0" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="4"/>
<pin id="753" dir="0" index="2" bw="32" slack="4"/>
<pin id="754" dir="0" index="3" bw="32" slack="4"/>
<pin id="755" dir="0" index="4" bw="32" slack="4"/>
<pin id="756" dir="0" index="5" bw="32" slack="4"/>
<pin id="757" dir="0" index="6" bw="32" slack="4"/>
<pin id="758" dir="0" index="7" bw="32" slack="4"/>
<pin id="759" dir="0" index="8" bw="32" slack="4"/>
<pin id="760" dir="0" index="9" bw="32" slack="4"/>
<pin id="761" dir="0" index="10" bw="32" slack="4"/>
<pin id="762" dir="0" index="11" bw="32" slack="4"/>
<pin id="763" dir="0" index="12" bw="32" slack="4"/>
<pin id="764" dir="0" index="13" bw="32" slack="4"/>
<pin id="765" dir="0" index="14" bw="32" slack="4"/>
<pin id="766" dir="0" index="15" bw="32" slack="4"/>
<pin id="767" dir="0" index="16" bw="32" slack="4"/>
<pin id="768" dir="0" index="17" bw="32" slack="4"/>
<pin id="769" dir="0" index="18" bw="32" slack="4"/>
<pin id="770" dir="0" index="19" bw="32" slack="4"/>
<pin id="771" dir="0" index="20" bw="32" slack="4"/>
<pin id="772" dir="0" index="21" bw="32" slack="4"/>
<pin id="773" dir="0" index="22" bw="32" slack="4"/>
<pin id="774" dir="0" index="23" bw="32" slack="4"/>
<pin id="775" dir="0" index="24" bw="32" slack="4"/>
<pin id="776" dir="0" index="25" bw="32" slack="4"/>
<pin id="777" dir="0" index="26" bw="32" slack="4"/>
<pin id="778" dir="0" index="27" bw="32" slack="4"/>
<pin id="779" dir="0" index="28" bw="32" slack="4"/>
<pin id="780" dir="0" index="29" bw="32" slack="4"/>
<pin id="781" dir="0" index="30" bw="32" slack="4"/>
<pin id="782" dir="0" index="31" bw="32" slack="4"/>
<pin id="783" dir="0" index="32" bw="32" slack="4"/>
<pin id="784" dir="0" index="33" bw="512" slack="0"/>
<pin id="785" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln78/5 "/>
</bind>
</comp>

<comp id="788" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_0_0_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="27" slack="0"/>
<pin id="790" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_0 "/>
</bind>
</comp>

<comp id="794" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_0_1_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="27" slack="0"/>
<pin id="796" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_1 "/>
</bind>
</comp>

<comp id="800" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_0_2_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="27" slack="0"/>
<pin id="802" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_2 "/>
</bind>
</comp>

<comp id="806" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_0_3_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="27" slack="0"/>
<pin id="808" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_3 "/>
</bind>
</comp>

<comp id="812" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_0_4_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="27" slack="0"/>
<pin id="814" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_4 "/>
</bind>
</comp>

<comp id="818" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_0_5_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="27" slack="0"/>
<pin id="820" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_5 "/>
</bind>
</comp>

<comp id="824" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_0_6_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="27" slack="0"/>
<pin id="826" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_6 "/>
</bind>
</comp>

<comp id="830" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_0_7_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="27" slack="0"/>
<pin id="832" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_0_7 "/>
</bind>
</comp>

<comp id="836" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_1_0_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="27" slack="0"/>
<pin id="838" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_0 "/>
</bind>
</comp>

<comp id="842" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_1_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="27" slack="0"/>
<pin id="844" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_1 "/>
</bind>
</comp>

<comp id="848" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_1_2_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="27" slack="0"/>
<pin id="850" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_2 "/>
</bind>
</comp>

<comp id="854" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_1_3_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="27" slack="0"/>
<pin id="856" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_3 "/>
</bind>
</comp>

<comp id="860" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_1_4_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="27" slack="0"/>
<pin id="862" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_4 "/>
</bind>
</comp>

<comp id="866" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_1_5_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="27" slack="0"/>
<pin id="868" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_5 "/>
</bind>
</comp>

<comp id="872" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_1_6_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="27" slack="0"/>
<pin id="874" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_6 "/>
</bind>
</comp>

<comp id="878" class="1005" name="demuxStreamArrayOut_V_superSample_M_real_V_1_7_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="27" slack="0"/>
<pin id="880" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_real_V_1_7 "/>
</bind>
</comp>

<comp id="884" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_0_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="27" slack="0"/>
<pin id="886" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_0 "/>
</bind>
</comp>

<comp id="890" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="27" slack="0"/>
<pin id="892" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_1 "/>
</bind>
</comp>

<comp id="896" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_2_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="27" slack="0"/>
<pin id="898" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_2 "/>
</bind>
</comp>

<comp id="902" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_3_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="27" slack="0"/>
<pin id="904" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_3 "/>
</bind>
</comp>

<comp id="908" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_4_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="27" slack="0"/>
<pin id="910" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_4 "/>
</bind>
</comp>

<comp id="914" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_5_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="27" slack="0"/>
<pin id="916" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_5 "/>
</bind>
</comp>

<comp id="920" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_6_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="27" slack="0"/>
<pin id="922" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_6 "/>
</bind>
</comp>

<comp id="926" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_0_7_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="27" slack="0"/>
<pin id="928" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_0_7 "/>
</bind>
</comp>

<comp id="932" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_0_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="27" slack="0"/>
<pin id="934" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_0 "/>
</bind>
</comp>

<comp id="938" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="27" slack="0"/>
<pin id="940" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_2_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="27" slack="0"/>
<pin id="946" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_2 "/>
</bind>
</comp>

<comp id="950" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_3_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="27" slack="0"/>
<pin id="952" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_3 "/>
</bind>
</comp>

<comp id="956" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_4_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="27" slack="0"/>
<pin id="958" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_4 "/>
</bind>
</comp>

<comp id="962" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_5_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="27" slack="0"/>
<pin id="964" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_5 "/>
</bind>
</comp>

<comp id="968" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_6_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="27" slack="0"/>
<pin id="970" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_6 "/>
</bind>
</comp>

<comp id="974" class="1005" name="demuxStreamArrayOut_V_superSample_M_imag_V_1_7_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="27" slack="0"/>
<pin id="976" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="demuxStreamArrayOut_V_superSample_M_imag_V_1_7 "/>
</bind>
</comp>

<comp id="980" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="2"/>
<pin id="982" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0 "/>
</bind>
</comp>

<comp id="986" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="2"/>
<pin id="988" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="2"/>
<pin id="994" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2 "/>
</bind>
</comp>

<comp id="998" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="2"/>
<pin id="1000" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="2"/>
<pin id="1006" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="2"/>
<pin id="1012" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="2"/>
<pin id="1018" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="2"/>
<pin id="1024" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="2"/>
<pin id="1030" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="2"/>
<pin id="1036" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="2"/>
<pin id="1042" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="2"/>
<pin id="1048" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="2"/>
<pin id="1054" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="2"/>
<pin id="1060" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="2"/>
<pin id="1066" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="2"/>
<pin id="1072" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="2"/>
<pin id="1078" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="2"/>
<pin id="1084" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="2"/>
<pin id="1090" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="2"/>
<pin id="1096" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="2"/>
<pin id="1102" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="2"/>
<pin id="1108" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="2"/>
<pin id="1114" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="2"/>
<pin id="1120" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="2"/>
<pin id="1126" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="2"/>
<pin id="1132" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="2"/>
<pin id="1138" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="2"/>
<pin id="1144" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="2"/>
<pin id="1150" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="2"/>
<pin id="1156" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="2"/>
<pin id="1162" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="2"/>
<pin id="1168" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="283"><net_src comp="112" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="112" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="112" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="112" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="112" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="112" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="112" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="112" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="112" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="112" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="112" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="112" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="112" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="112" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="112" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="112" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="112" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="112" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="112" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="112" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="112" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="112" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="112" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="112" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="112" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="112" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="112" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="112" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="112" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="112" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="112" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="112" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="112" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="112" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="112" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="112" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="112" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="112" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="112" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="112" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="112" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="112" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="112" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="112" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="112" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="112" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="112" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="112" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="112" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="112" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="112" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="112" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="112" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="112" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="112" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="112" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="112" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="112" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="112" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="112" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="112" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="112" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="112" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="112" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="572"><net_src comp="114" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="573"><net_src comp="0" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="695"><net_src comp="116" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="696"><net_src comp="4" pin="0"/><net_sink comp="574" pin=65"/></net>

<net id="697"><net_src comp="6" pin="0"/><net_sink comp="574" pin=66"/></net>

<net id="698"><net_src comp="8" pin="0"/><net_sink comp="574" pin=67"/></net>

<net id="699"><net_src comp="10" pin="0"/><net_sink comp="574" pin=68"/></net>

<net id="700"><net_src comp="12" pin="0"/><net_sink comp="574" pin=69"/></net>

<net id="701"><net_src comp="14" pin="0"/><net_sink comp="574" pin=70"/></net>

<net id="702"><net_src comp="16" pin="0"/><net_sink comp="574" pin=71"/></net>

<net id="703"><net_src comp="18" pin="0"/><net_sink comp="574" pin=72"/></net>

<net id="704"><net_src comp="20" pin="0"/><net_sink comp="574" pin=73"/></net>

<net id="705"><net_src comp="22" pin="0"/><net_sink comp="574" pin=74"/></net>

<net id="706"><net_src comp="24" pin="0"/><net_sink comp="574" pin=75"/></net>

<net id="707"><net_src comp="26" pin="0"/><net_sink comp="574" pin=76"/></net>

<net id="708"><net_src comp="28" pin="0"/><net_sink comp="574" pin=77"/></net>

<net id="709"><net_src comp="30" pin="0"/><net_sink comp="574" pin=78"/></net>

<net id="710"><net_src comp="32" pin="0"/><net_sink comp="574" pin=79"/></net>

<net id="711"><net_src comp="34" pin="0"/><net_sink comp="574" pin=80"/></net>

<net id="712"><net_src comp="36" pin="0"/><net_sink comp="574" pin=81"/></net>

<net id="713"><net_src comp="38" pin="0"/><net_sink comp="574" pin=82"/></net>

<net id="714"><net_src comp="40" pin="0"/><net_sink comp="574" pin=83"/></net>

<net id="715"><net_src comp="42" pin="0"/><net_sink comp="574" pin=84"/></net>

<net id="716"><net_src comp="44" pin="0"/><net_sink comp="574" pin=85"/></net>

<net id="717"><net_src comp="46" pin="0"/><net_sink comp="574" pin=86"/></net>

<net id="718"><net_src comp="48" pin="0"/><net_sink comp="574" pin=87"/></net>

<net id="719"><net_src comp="50" pin="0"/><net_sink comp="574" pin=88"/></net>

<net id="720"><net_src comp="52" pin="0"/><net_sink comp="574" pin=89"/></net>

<net id="721"><net_src comp="54" pin="0"/><net_sink comp="574" pin=90"/></net>

<net id="722"><net_src comp="56" pin="0"/><net_sink comp="574" pin=91"/></net>

<net id="723"><net_src comp="58" pin="0"/><net_sink comp="574" pin=92"/></net>

<net id="724"><net_src comp="60" pin="0"/><net_sink comp="574" pin=93"/></net>

<net id="725"><net_src comp="62" pin="0"/><net_sink comp="574" pin=94"/></net>

<net id="726"><net_src comp="64" pin="0"/><net_sink comp="574" pin=95"/></net>

<net id="727"><net_src comp="66" pin="0"/><net_sink comp="574" pin=96"/></net>

<net id="728"><net_src comp="68" pin="0"/><net_sink comp="574" pin=97"/></net>

<net id="729"><net_src comp="70" pin="0"/><net_sink comp="574" pin=98"/></net>

<net id="730"><net_src comp="72" pin="0"/><net_sink comp="574" pin=99"/></net>

<net id="731"><net_src comp="74" pin="0"/><net_sink comp="574" pin=100"/></net>

<net id="732"><net_src comp="76" pin="0"/><net_sink comp="574" pin=101"/></net>

<net id="733"><net_src comp="78" pin="0"/><net_sink comp="574" pin=102"/></net>

<net id="734"><net_src comp="80" pin="0"/><net_sink comp="574" pin=103"/></net>

<net id="735"><net_src comp="82" pin="0"/><net_sink comp="574" pin=104"/></net>

<net id="736"><net_src comp="84" pin="0"/><net_sink comp="574" pin=105"/></net>

<net id="737"><net_src comp="86" pin="0"/><net_sink comp="574" pin=106"/></net>

<net id="738"><net_src comp="88" pin="0"/><net_sink comp="574" pin=107"/></net>

<net id="739"><net_src comp="90" pin="0"/><net_sink comp="574" pin=108"/></net>

<net id="740"><net_src comp="92" pin="0"/><net_sink comp="574" pin=109"/></net>

<net id="741"><net_src comp="94" pin="0"/><net_sink comp="574" pin=110"/></net>

<net id="742"><net_src comp="96" pin="0"/><net_sink comp="574" pin=111"/></net>

<net id="743"><net_src comp="98" pin="0"/><net_sink comp="574" pin=112"/></net>

<net id="744"><net_src comp="100" pin="0"/><net_sink comp="574" pin=113"/></net>

<net id="745"><net_src comp="102" pin="0"/><net_sink comp="574" pin=114"/></net>

<net id="746"><net_src comp="104" pin="0"/><net_sink comp="574" pin=115"/></net>

<net id="747"><net_src comp="106" pin="0"/><net_sink comp="574" pin=116"/></net>

<net id="748"><net_src comp="108" pin="0"/><net_sink comp="574" pin=117"/></net>

<net id="749"><net_src comp="110" pin="0"/><net_sink comp="574" pin=118"/></net>

<net id="786"><net_src comp="118" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="787"><net_src comp="2" pin="0"/><net_sink comp="750" pin=33"/></net>

<net id="791"><net_src comp="280" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="797"><net_src comp="284" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="536" pin=3"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="803"><net_src comp="288" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="536" pin=4"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="574" pin=3"/></net>

<net id="809"><net_src comp="292" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="536" pin=5"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="574" pin=4"/></net>

<net id="815"><net_src comp="296" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="536" pin=6"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="574" pin=5"/></net>

<net id="821"><net_src comp="300" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="536" pin=7"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="574" pin=6"/></net>

<net id="827"><net_src comp="304" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="536" pin=8"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="574" pin=7"/></net>

<net id="833"><net_src comp="308" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="536" pin=9"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="574" pin=8"/></net>

<net id="839"><net_src comp="312" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="536" pin=10"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="574" pin=9"/></net>

<net id="845"><net_src comp="316" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="536" pin=11"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="574" pin=10"/></net>

<net id="851"><net_src comp="320" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="536" pin=12"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="574" pin=11"/></net>

<net id="857"><net_src comp="324" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="536" pin=13"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="574" pin=12"/></net>

<net id="863"><net_src comp="328" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="536" pin=14"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="574" pin=13"/></net>

<net id="869"><net_src comp="332" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="536" pin=15"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="574" pin=14"/></net>

<net id="875"><net_src comp="336" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="536" pin=16"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="574" pin=15"/></net>

<net id="881"><net_src comp="340" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="536" pin=17"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="574" pin=16"/></net>

<net id="887"><net_src comp="344" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="536" pin=18"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="574" pin=17"/></net>

<net id="893"><net_src comp="348" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="536" pin=19"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="574" pin=18"/></net>

<net id="899"><net_src comp="352" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="536" pin=20"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="574" pin=19"/></net>

<net id="905"><net_src comp="356" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="536" pin=21"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="574" pin=20"/></net>

<net id="911"><net_src comp="360" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="536" pin=22"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="574" pin=21"/></net>

<net id="917"><net_src comp="364" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="536" pin=23"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="574" pin=22"/></net>

<net id="923"><net_src comp="368" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="536" pin=24"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="574" pin=23"/></net>

<net id="929"><net_src comp="372" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="536" pin=25"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="574" pin=24"/></net>

<net id="935"><net_src comp="376" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="536" pin=26"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="574" pin=25"/></net>

<net id="941"><net_src comp="380" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="536" pin=27"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="574" pin=26"/></net>

<net id="947"><net_src comp="384" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="536" pin=28"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="574" pin=27"/></net>

<net id="953"><net_src comp="388" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="536" pin=29"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="574" pin=28"/></net>

<net id="959"><net_src comp="392" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="536" pin=30"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="574" pin=29"/></net>

<net id="965"><net_src comp="396" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="536" pin=31"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="574" pin=30"/></net>

<net id="971"><net_src comp="400" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="536" pin=32"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="574" pin=31"/></net>

<net id="977"><net_src comp="404" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="536" pin=33"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="574" pin=32"/></net>

<net id="983"><net_src comp="408" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="574" pin=33"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="989"><net_src comp="412" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="574" pin=34"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="995"><net_src comp="416" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="574" pin=35"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="750" pin=3"/></net>

<net id="1001"><net_src comp="420" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="574" pin=36"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="750" pin=4"/></net>

<net id="1007"><net_src comp="424" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="574" pin=37"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="750" pin=5"/></net>

<net id="1013"><net_src comp="428" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="574" pin=38"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="750" pin=6"/></net>

<net id="1019"><net_src comp="432" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="574" pin=39"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="750" pin=7"/></net>

<net id="1025"><net_src comp="436" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="574" pin=40"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="750" pin=8"/></net>

<net id="1031"><net_src comp="440" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="574" pin=41"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="750" pin=9"/></net>

<net id="1037"><net_src comp="444" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="574" pin=42"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="750" pin=10"/></net>

<net id="1043"><net_src comp="448" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="574" pin=43"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="750" pin=11"/></net>

<net id="1049"><net_src comp="452" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="574" pin=44"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="750" pin=12"/></net>

<net id="1055"><net_src comp="456" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="574" pin=45"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="750" pin=13"/></net>

<net id="1061"><net_src comp="460" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="574" pin=46"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="750" pin=14"/></net>

<net id="1067"><net_src comp="464" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="574" pin=47"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="750" pin=15"/></net>

<net id="1073"><net_src comp="468" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="574" pin=48"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="750" pin=16"/></net>

<net id="1079"><net_src comp="472" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="574" pin=49"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="750" pin=17"/></net>

<net id="1085"><net_src comp="476" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="574" pin=50"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="750" pin=18"/></net>

<net id="1091"><net_src comp="480" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="574" pin=51"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="750" pin=19"/></net>

<net id="1097"><net_src comp="484" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="574" pin=52"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="750" pin=20"/></net>

<net id="1103"><net_src comp="488" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="574" pin=53"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="750" pin=21"/></net>

<net id="1109"><net_src comp="492" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="574" pin=54"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="750" pin=22"/></net>

<net id="1115"><net_src comp="496" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="574" pin=55"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="750" pin=23"/></net>

<net id="1121"><net_src comp="500" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="574" pin=56"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="750" pin=24"/></net>

<net id="1127"><net_src comp="504" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="574" pin=57"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="750" pin=25"/></net>

<net id="1133"><net_src comp="508" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="574" pin=58"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="750" pin=26"/></net>

<net id="1139"><net_src comp="512" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="574" pin=59"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="750" pin=27"/></net>

<net id="1145"><net_src comp="516" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="574" pin=60"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="750" pin=28"/></net>

<net id="1151"><net_src comp="520" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="574" pin=61"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="750" pin=29"/></net>

<net id="1157"><net_src comp="524" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="574" pin=62"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="750" pin=30"/></net>

<net id="1163"><net_src comp="528" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="574" pin=63"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="750" pin=31"/></net>

<net id="1169"><net_src comp="532" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="574" pin=64"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="750" pin=32"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_colProcOutStream | {5 6 }
	Port: control_count_V_3 | {3 4 }
	Port: control_bits_V_3 | {3 4 }
	Port: sample_in_read_count_V_3 | {3 4 }
	Port: delay_line_stall_3 | {3 4 }
	Port: delayline_Array_38 | {3 4 }
	Port: delayline_Array_40 | {3 4 }
	Port: delayline_Array_18 | {3 4 }
	Port: control_delayline_Array_4 | {3 4 }
	Port: control_delayline_Array_5 | {3 4 }
	Port: control_delayline_Array_7 | {3 4 }
	Port: delayline_Array_37 | {3 4 }
	Port: delayline_Array_39 | {3 4 }
	Port: delayline_Array_6 | {3 4 }
	Port: control_count_V | {3 4 }
	Port: control_bits_V | {3 4 }
	Port: sample_in_read_count_V | {3 4 }
	Port: delay_line_stall | {3 4 }
	Port: delayline_Array_1 | {3 4 }
	Port: delayline_Array_11 | {3 4 }
	Port: delayline_Array_36 | {3 4 }
	Port: control_delayline_Array | {3 4 }
	Port: control_delayline_Array_6 | {3 4 }
	Port: control_delayline_Array_21 | {3 4 }
	Port: delayline_Array | {3 4 }
	Port: delayline_Array_45 | {3 4 }
	Port: delayline_Array_25 | {3 4 }
	Port: control_count_V_5 | {3 4 }
	Port: control_bits_V_5 | {3 4 }
	Port: sample_in_read_count_V_5 | {3 4 }
	Port: delay_line_stall_5 | {3 4 }
	Port: delayline_Array_35 | {3 4 }
	Port: delayline_Array_47 | {3 4 }
	Port: delayline_Array_2 | {3 4 }
	Port: control_delayline_Array_13 | {3 4 }
	Port: control_delayline_Array_11 | {3 4 }
	Port: control_delayline_Array_12 | {3 4 }
	Port: delayline_Array_24 | {3 4 }
	Port: delayline_Array_46 | {3 4 }
	Port: delayline_Array_5 | {3 4 }
	Port: control_count_V_4 | {3 4 }
	Port: control_bits_V_4 | {3 4 }
	Port: sample_in_read_count_V_4 | {3 4 }
	Port: delay_line_stall_4 | {3 4 }
	Port: delayline_Array_41 | {3 4 }
	Port: delayline_Array_43 | {3 4 }
	Port: delayline_Array_13 | {3 4 }
	Port: control_delayline_Array_8 | {3 4 }
	Port: control_delayline_Array_9 | {3 4 }
	Port: control_delayline_Array_10 | {3 4 }
	Port: delayline_Array_30 | {3 4 }
	Port: delayline_Array_42 | {3 4 }
	Port: delayline_Array_44 | {3 4 }
 - Input state : 
	Port: sliceProcessor : l_transpBlkMatrixStream2 | {1 2 }
	Port: sliceProcessor : control_count_V_3 | {3 4 }
	Port: sliceProcessor : control_bits_V_3 | {3 4 }
	Port: sliceProcessor : sample_in_read_count_V_3 | {3 4 }
	Port: sliceProcessor : delay_line_stall_3 | {3 4 }
	Port: sliceProcessor : delayline_Array_38 | {3 4 }
	Port: sliceProcessor : delayline_Array_40 | {3 4 }
	Port: sliceProcessor : delayline_Array_18 | {3 4 }
	Port: sliceProcessor : control_delayline_Array_4 | {3 4 }
	Port: sliceProcessor : control_delayline_Array_5 | {3 4 }
	Port: sliceProcessor : control_delayline_Array_7 | {3 4 }
	Port: sliceProcessor : delayline_Array_37 | {3 4 }
	Port: sliceProcessor : delayline_Array_39 | {3 4 }
	Port: sliceProcessor : delayline_Array_6 | {3 4 }
	Port: sliceProcessor : twiddleObj_twiddleTable_M_imag_V | {3 4 }
	Port: sliceProcessor : control_count_V | {3 4 }
	Port: sliceProcessor : control_bits_V | {3 4 }
	Port: sliceProcessor : sample_in_read_count_V | {3 4 }
	Port: sliceProcessor : delay_line_stall | {3 4 }
	Port: sliceProcessor : delayline_Array_1 | {3 4 }
	Port: sliceProcessor : delayline_Array_11 | {3 4 }
	Port: sliceProcessor : delayline_Array_36 | {3 4 }
	Port: sliceProcessor : control_delayline_Array | {3 4 }
	Port: sliceProcessor : control_delayline_Array_6 | {3 4 }
	Port: sliceProcessor : control_delayline_Array_21 | {3 4 }
	Port: sliceProcessor : delayline_Array | {3 4 }
	Port: sliceProcessor : delayline_Array_45 | {3 4 }
	Port: sliceProcessor : delayline_Array_25 | {3 4 }
	Port: sliceProcessor : control_count_V_5 | {3 4 }
	Port: sliceProcessor : control_bits_V_5 | {3 4 }
	Port: sliceProcessor : sample_in_read_count_V_5 | {3 4 }
	Port: sliceProcessor : delay_line_stall_5 | {3 4 }
	Port: sliceProcessor : delayline_Array_35 | {3 4 }
	Port: sliceProcessor : delayline_Array_47 | {3 4 }
	Port: sliceProcessor : delayline_Array_2 | {3 4 }
	Port: sliceProcessor : control_delayline_Array_13 | {3 4 }
	Port: sliceProcessor : control_delayline_Array_11 | {3 4 }
	Port: sliceProcessor : control_delayline_Array_12 | {3 4 }
	Port: sliceProcessor : delayline_Array_24 | {3 4 }
	Port: sliceProcessor : delayline_Array_46 | {3 4 }
	Port: sliceProcessor : delayline_Array_5 | {3 4 }
	Port: sliceProcessor : twiddleObj_twiddleTable_M_imag_V_1 | {3 4 }
	Port: sliceProcessor : control_count_V_4 | {3 4 }
	Port: sliceProcessor : control_bits_V_4 | {3 4 }
	Port: sliceProcessor : sample_in_read_count_V_4 | {3 4 }
	Port: sliceProcessor : delay_line_stall_4 | {3 4 }
	Port: sliceProcessor : delayline_Array_41 | {3 4 }
	Port: sliceProcessor : delayline_Array_43 | {3 4 }
	Port: sliceProcessor : delayline_Array_13 | {3 4 }
	Port: sliceProcessor : control_delayline_Array_8 | {3 4 }
	Port: sliceProcessor : control_delayline_Array_9 | {3 4 }
	Port: sliceProcessor : control_delayline_Array_10 | {3 4 }
	Port: sliceProcessor : delayline_Array_30 | {3 4 }
	Port: sliceProcessor : delayline_Array_42 | {3 4 }
	Port: sliceProcessor : delayline_Array_44 | {3 4 }
  - Chain level:
	State 1
		call_ln71 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                               Functional Unit                              |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_fu_536 |    0    |    0    |  0.387  |   446   |    32   |    0    |
|   call   |                    grp_genMemWideFFTKernel1DArray_fu_574                   |    0    |    56   |  50.31  |  28684  |  21582  |    0    |
|          |  grp_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_fu_750  |    0    |    0    |  0.387  |   526   |    32   |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                            |    0    |    56   |  51.084 |  29656  |  21646  |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------+--------+
|                                                               |   FF   |
+---------------------------------------------------------------+--------+
|     demuxStreamArrayOut_V_superSample_M_imag_V_0_0_reg_884    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_0_1_reg_890    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_0_2_reg_896    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_0_3_reg_902    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_0_4_reg_908    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_0_5_reg_914    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_0_6_reg_920    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_0_7_reg_926    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_1_0_reg_932    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_1_1_reg_938    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_1_2_reg_944    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_1_3_reg_950    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_1_4_reg_956    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_1_5_reg_962    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_1_6_reg_968    |   27   |
|     demuxStreamArrayOut_V_superSample_M_imag_V_1_7_reg_974    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_0_0_reg_788    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_0_1_reg_794    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_0_2_reg_800    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_0_3_reg_806    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_0_4_reg_812    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_0_5_reg_818    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_0_6_reg_824    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_0_7_reg_830    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_1_0_reg_836    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_1_1_reg_842    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_1_2_reg_848    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_1_3_reg_854    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_1_4_reg_860    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_1_5_reg_866    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_1_6_reg_872    |   27   |
|     demuxStreamArrayOut_V_superSample_M_real_V_1_7_reg_878    |   27   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_reg_1076|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_reg_1082|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_reg_1088|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_reg_1094|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_reg_1100|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_reg_1106|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_reg_1112|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_reg_1118|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_reg_1124|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_reg_1130|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_reg_1136|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_reg_1142|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_reg_1148|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_reg_1154|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_reg_1160|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_reg_1166|   32   |
| sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_reg_980|   32   |
| sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_reg_986|   32   |
| sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_reg_992|   32   |
| sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_reg_998|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_reg_1004|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_reg_1010|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_reg_1016|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_reg_1022|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_reg_1028|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_reg_1034|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_reg_1040|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_reg_1046|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_reg_1052|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_reg_1058|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_reg_1064|   32   |
|sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_reg_1070|   32   |
+---------------------------------------------------------------+--------+
|                             Total                             |  1888  |
+---------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   56   |   51   |  29656 |  21646 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  1888  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   56   |   51   |  31544 |  21646 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
