--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml CAD971Test.twx CAD971Test.ncd -o CAD971Test.twr
CAD971Test.pcf -ucf vga.ucf

Design file:              CAD971Test.ncd
Physical constraint file: CAD971Test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_24
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Key<0>      |    3.503(R)|      SLOW  |   -0.918(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<1>      |    4.780(R)|      SLOW  |   -1.120(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<2>      |    4.311(R)|      SLOW  |   -1.036(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<3>      |    4.184(R)|      SLOW  |   -1.176(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
RESET_N     |   12.195(R)|      SLOW  |   -0.488(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_24 to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
Leds<0>         |        18.424(R)|      SLOW  |         9.279(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<1>         |        18.410(R)|      SLOW  |         9.280(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<2>         |        18.963(R)|      SLOW  |         9.651(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<3>         |        18.827(R)|      SLOW  |         9.596(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<4>         |        18.887(R)|      SLOW  |         9.656(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<5>         |        18.629(R)|      SLOW  |         9.463(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<6>         |        19.209(R)|      SLOW  |         9.831(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<7>         |        18.687(R)|      SLOW  |         9.481(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<0>        |        22.407(R)|      SLOW  |         6.082(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<1>        |        22.278(R)|      SLOW  |         6.010(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<0>        |        23.114(R)|      SLOW  |         5.760(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<1>        |        23.333(R)|      SLOW  |         5.887(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_HS          |        11.459(R)|      SLOW  |         4.738(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<0>        |        22.900(R)|      SLOW  |         5.499(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<1>        |        23.138(R)|      SLOW  |         5.641(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_VS          |        12.863(R)|      SLOW  |         5.137(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<0>       |        11.329(R)|      SLOW  |         4.330(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<1>       |        11.028(R)|      SLOW  |         4.156(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<2>       |        10.120(R)|      SLOW  |         4.223(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<3>       |         9.779(R)|      SLOW  |         4.000(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<0>|        14.190(R)|      SLOW  |         4.328(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<1>|        14.317(R)|      SLOW  |         4.058(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<2>|        14.604(R)|      SLOW  |         3.996(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<3>|        15.112(R)|      SLOW  |         4.006(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<4>|        12.865(R)|      SLOW  |         3.954(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<5>|        15.022(R)|      SLOW  |         4.153(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<6>|        16.110(R)|      SLOW  |         4.460(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |   19.694|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jul 02 02:27:33 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



