{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 11:03:23 2018 " "Info: Processing started: Wed Oct 24 11:03:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light_01 -c traffic_light_01 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light_01 -c traffic_light_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-divider " "Info: Found design unit 1: clock_divider-divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Info: Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_01.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file traffic_light_01.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_01 " "Info: Found entity 1: traffic_light_01" {  } { { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_mod5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ct_mod5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ct_mod5-a " "Info: Found design unit 1: ct_mod5-a" {  } { { "ct_mod5.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/ct_mod5.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ct_mod5 " "Info: Found entity 1: ct_mod5" {  } { { "ct_mod5.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/ct_mod5.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file traffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic-a " "Info: Found design unit 1: traffic-a" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Info: Found entity 1: traffic" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traf_vis.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file traf_vis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traf_vis-a " "Info: Found design unit 1: traf_vis-a" {  } { { "traf_vis.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traf_vis.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 traf_vis " "Info: Found entity 1: traf_vis" {  } { { "traf_vis.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traf_vis.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light_01 " "Info: Elaborating entity \"traffic_light_01\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst " "Info: Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst\"" {  } { { "traffic_light_01.bdf" "inst" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 120 184 304 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count clock_divider.vhd(24) " "Warning (10492): VHDL Process Statement warning at clock_divider.vhd(24): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct_mod5 ct_mod5:inst1 " "Info: Elaborating entity \"ct_mod5\" for hierarchy \"ct_mod5:inst1\"" {  } { { "traffic_light_01.bdf" "inst1" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 304 184 296 400 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic traffic:inst5 " "Info: Elaborating entity \"traffic\" for hierarchy \"traffic:inst5\"" {  } { { "traffic_light_01.bdf" "inst5" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 168 448 544 328 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset traffic.vhd(27) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(27): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(54) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(54): signal \"lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(55) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(55): signal \"lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(56) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(56): signal \"lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(57) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(57): signal \"lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(58) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(58): signal \"lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(59) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(59): signal \"lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Info: Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Info: Implemented 41 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 11:03:24 2018 " "Info: Processing ended: Wed Oct 24 11:03:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 11:03:25 2018 " "Info: Processing started: Wed Oct 24 11:03:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off traffic_light_01 -c traffic_light_01 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off traffic_light_01 -c traffic_light_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "traffic_light_01 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"traffic_light_01\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:inst\|count\[24\] " "Info: Destination node clock_divider:inst\|count\[24\]" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_divider:inst|count[24] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 144 16 184 160 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:inst\|count\[24\]  " "Info: Automatically promoted node clock_divider:inst\|count\[24\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:inst\|count\[24\]~70 " "Info: Destination node clock_divider:inst\|count\[24\]~70" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_divider:inst|count[24]~70 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "INDICATOR " "Info: Destination node INDICATOR" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { INDICATOR } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "INDICATOR" } } } } { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 248 80 256 264 "INDICATOR" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INDICATOR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_divider:inst|count[24] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "INDICATOR_9 " "Warning: Node \"INDICATOR_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "INDICATOR_9" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.015 ns register register " "Info: Estimated most critical path is register to register delay of 3.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_divider:inst\|count\[1\] 1 REG LAB_X1_Y18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y18; Fanout = 2; REG Node = 'clock_divider:inst\|count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_divider:inst|count[1] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns clock_divider:inst\|count\[1\]~25 2 COMB LAB_X1_Y18 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[1\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { clock_divider:inst|count[1] clock_divider:inst|count[1]~25 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns clock_divider:inst\|count\[2\]~27 3 COMB LAB_X1_Y18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[2\]~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[1]~25 clock_divider:inst|count[2]~27 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns clock_divider:inst\|count\[3\]~29 4 COMB LAB_X1_Y18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[3\]~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[2]~27 clock_divider:inst|count[3]~29 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns clock_divider:inst\|count\[4\]~31 5 COMB LAB_X1_Y18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[4\]~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[3]~29 clock_divider:inst|count[4]~31 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns clock_divider:inst\|count\[5\]~33 6 COMB LAB_X1_Y18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[5\]~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[4]~31 clock_divider:inst|count[5]~33 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns clock_divider:inst\|count\[6\]~35 7 COMB LAB_X1_Y18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[6\]~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[5]~33 clock_divider:inst|count[6]~35 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns clock_divider:inst\|count\[7\]~37 8 COMB LAB_X1_Y18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[7\]~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[6]~35 clock_divider:inst|count[7]~37 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns clock_divider:inst\|count\[8\]~39 9 COMB LAB_X1_Y18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[8\]~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[7]~37 clock_divider:inst|count[8]~39 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns clock_divider:inst\|count\[9\]~41 10 COMB LAB_X1_Y18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[9\]~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[8]~39 clock_divider:inst|count[9]~41 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns clock_divider:inst\|count\[10\]~43 11 COMB LAB_X1_Y18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[10\]~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[9]~41 clock_divider:inst|count[10]~43 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.579 ns clock_divider:inst\|count\[11\]~45 12 COMB LAB_X1_Y18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.579 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[11\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[10]~43 clock_divider:inst|count[11]~45 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.650 ns clock_divider:inst\|count\[12\]~47 13 COMB LAB_X1_Y18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.650 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[12\]~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[11]~45 clock_divider:inst|count[12]~47 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.811 ns clock_divider:inst\|count\[13\]~49 14 COMB LAB_X1_Y17 2 " "Info: 14: + IC(0.090 ns) + CELL(0.071 ns) = 1.811 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[13\]~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { clock_divider:inst|count[12]~47 clock_divider:inst|count[13]~49 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.882 ns clock_divider:inst\|count\[14\]~51 15 COMB LAB_X1_Y17 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.882 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[14\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[13]~49 clock_divider:inst|count[14]~51 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.953 ns clock_divider:inst\|count\[15\]~53 16 COMB LAB_X1_Y17 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.953 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[15\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[14]~51 clock_divider:inst|count[15]~53 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.024 ns clock_divider:inst\|count\[16\]~55 17 COMB LAB_X1_Y17 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.024 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[16\]~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[15]~53 clock_divider:inst|count[16]~55 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.095 ns clock_divider:inst\|count\[17\]~57 18 COMB LAB_X1_Y17 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.095 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[17\]~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[16]~55 clock_divider:inst|count[17]~57 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.166 ns clock_divider:inst\|count\[18\]~59 19 COMB LAB_X1_Y17 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.166 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[18\]~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[17]~57 clock_divider:inst|count[18]~59 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.237 ns clock_divider:inst\|count\[19\]~61 20 COMB LAB_X1_Y17 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.237 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[19\]~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[18]~59 clock_divider:inst|count[19]~61 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.308 ns clock_divider:inst\|count\[20\]~63 21 COMB LAB_X1_Y17 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.308 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[20\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[19]~61 clock_divider:inst|count[20]~63 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.379 ns clock_divider:inst\|count\[21\]~65 22 COMB LAB_X1_Y17 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.379 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[21\]~65'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[20]~63 clock_divider:inst|count[21]~65 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.450 ns clock_divider:inst\|count\[22\]~67 23 COMB LAB_X1_Y17 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.450 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[22\]~67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[21]~65 clock_divider:inst|count[22]~67 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.521 ns clock_divider:inst\|count\[23\]~69 24 COMB LAB_X1_Y17 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.521 ns; Loc. = LAB_X1_Y17; Fanout = 1; COMB Node = 'clock_divider:inst\|count\[23\]~69'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[22]~67 clock_divider:inst|count[23]~69 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.931 ns clock_divider:inst\|count\[24\]~70 25 COMB LAB_X1_Y17 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 2.931 ns; Loc. = LAB_X1_Y17; Fanout = 1; COMB Node = 'clock_divider:inst\|count\[24\]~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { clock_divider:inst|count[23]~69 clock_divider:inst|count[24]~70 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.015 ns clock_divider:inst\|count\[24\] 26 REG LAB_X1_Y17 3 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 3.015 ns; Loc. = LAB_X1_Y17; Fanout = 3; REG Node = 'clock_divider:inst\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_divider:inst|count[24]~70 clock_divider:inst|count[24] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.470 ns ( 81.92 % ) " "Info: Total cell delay = 2.470 ns ( 81.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.545 ns ( 18.08 % ) " "Info: Total interconnect delay = 0.545 ns ( 18.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.015 ns" { clock_divider:inst|count[1] clock_divider:inst|count[1]~25 clock_divider:inst|count[2]~27 clock_divider:inst|count[3]~29 clock_divider:inst|count[4]~31 clock_divider:inst|count[5]~33 clock_divider:inst|count[6]~35 clock_divider:inst|count[7]~37 clock_divider:inst|count[8]~39 clock_divider:inst|count[9]~41 clock_divider:inst|count[10]~43 clock_divider:inst|count[11]~45 clock_divider:inst|count[12]~47 clock_divider:inst|count[13]~49 clock_divider:inst|count[14]~51 clock_divider:inst|count[15]~53 clock_divider:inst|count[16]~55 clock_divider:inst|count[17]~57 clock_divider:inst|count[18]~59 clock_divider:inst|count[19]~61 clock_divider:inst|count[20]~63 clock_divider:inst|count[21]~65 clock_divider:inst|count[22]~67 clock_divider:inst|count[23]~69 clock_divider:inst|count[24]~70 clock_divider:inst|count[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INDICATOR 0 " "Info: Pin \"INDICATOR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INDICATOR_2 0 " "Info: Pin \"INDICATOR_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INDICATOR_3 0 " "Info: Pin \"INDICATOR_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INDICATOR_4 0 " "Info: Pin \"INDICATOR_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INDICATOR_5 0 " "Info: Pin \"INDICATOR_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INDICATOR_6 0 " "Info: Pin \"INDICATOR_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INDICATOR_7 0 " "Info: Pin \"INDICATOR_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INDICATOR_8 0 " "Info: Pin \"INDICATOR_8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 11:03:29 2018 " "Info: Processing ended: Wed Oct 24 11:03:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 11:03:30 2018 " "Info: Processing started: Wed Oct 24 11:03:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off traffic_light_01 -c traffic_light_01 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off traffic_light_01 -c traffic_light_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 11:03:32 2018 " "Info: Processing ended: Wed Oct 24 11:03:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 11:03:33 2018 " "Info: Processing started: Wed Oct 24 11:03:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off traffic_light_01 -c traffic_light_01 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic_light_01 -c traffic_light_01 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 144 16 184 160 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_divider:inst\|count\[24\] " "Info: Detected ripple clock \"clock_divider:inst\|count\[24\]\" as buffer" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:inst\|count\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register clock_divider:inst\|count\[0\] register clock_divider:inst\|count\[24\] 252.33 MHz 3.963 ns Internal " "Info: Clock \"clock\" has Internal fmax of 252.33 MHz between source register \"clock_divider:inst\|count\[0\]\" and destination register \"clock_divider:inst\|count\[24\]\" (period= 3.963 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.219 ns + Longest register register " "Info: + Longest register to register delay is 3.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_divider:inst\|count\[0\] 1 REG LCFF_X1_Y18_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 3; REG Node = 'clock_divider:inst\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_divider:inst|count[0] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.414 ns) 0.912 ns clock_divider:inst\|count\[1\]~25 2 COMB LCCOMB_X1_Y18_N8 2 " "Info: 2: + IC(0.498 ns) + CELL(0.414 ns) = 0.912 ns; Loc. = LCCOMB_X1_Y18_N8; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[1\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { clock_divider:inst|count[0] clock_divider:inst|count[1]~25 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.983 ns clock_divider:inst\|count\[2\]~27 3 COMB LCCOMB_X1_Y18_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.983 ns; Loc. = LCCOMB_X1_Y18_N10; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[2\]~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[1]~25 clock_divider:inst|count[2]~27 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.054 ns clock_divider:inst\|count\[3\]~29 4 COMB LCCOMB_X1_Y18_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.054 ns; Loc. = LCCOMB_X1_Y18_N12; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[3\]~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[2]~27 clock_divider:inst|count[3]~29 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.213 ns clock_divider:inst\|count\[4\]~31 5 COMB LCCOMB_X1_Y18_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.213 ns; Loc. = LCCOMB_X1_Y18_N14; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[4\]~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clock_divider:inst|count[3]~29 clock_divider:inst|count[4]~31 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.284 ns clock_divider:inst\|count\[5\]~33 6 COMB LCCOMB_X1_Y18_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.284 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[5\]~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[4]~31 clock_divider:inst|count[5]~33 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.355 ns clock_divider:inst\|count\[6\]~35 7 COMB LCCOMB_X1_Y18_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.355 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[6\]~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[5]~33 clock_divider:inst|count[6]~35 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.426 ns clock_divider:inst\|count\[7\]~37 8 COMB LCCOMB_X1_Y18_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.426 ns; Loc. = LCCOMB_X1_Y18_N20; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[7\]~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[6]~35 clock_divider:inst|count[7]~37 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.497 ns clock_divider:inst\|count\[8\]~39 9 COMB LCCOMB_X1_Y18_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.497 ns; Loc. = LCCOMB_X1_Y18_N22; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[8\]~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[7]~37 clock_divider:inst|count[8]~39 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.568 ns clock_divider:inst\|count\[9\]~41 10 COMB LCCOMB_X1_Y18_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.568 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[9\]~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[8]~39 clock_divider:inst|count[9]~41 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.639 ns clock_divider:inst\|count\[10\]~43 11 COMB LCCOMB_X1_Y18_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.639 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[10\]~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[9]~41 clock_divider:inst|count[10]~43 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.710 ns clock_divider:inst\|count\[11\]~45 12 COMB LCCOMB_X1_Y18_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.710 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[11\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[10]~43 clock_divider:inst|count[11]~45 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.856 ns clock_divider:inst\|count\[12\]~47 13 COMB LCCOMB_X1_Y18_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.856 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[12\]~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { clock_divider:inst|count[11]~45 clock_divider:inst|count[12]~47 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.927 ns clock_divider:inst\|count\[13\]~49 14 COMB LCCOMB_X1_Y17_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.927 ns; Loc. = LCCOMB_X1_Y17_N0; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[13\]~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[12]~47 clock_divider:inst|count[13]~49 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.998 ns clock_divider:inst\|count\[14\]~51 15 COMB LCCOMB_X1_Y17_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.998 ns; Loc. = LCCOMB_X1_Y17_N2; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[14\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[13]~49 clock_divider:inst|count[14]~51 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.069 ns clock_divider:inst\|count\[15\]~53 16 COMB LCCOMB_X1_Y17_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.069 ns; Loc. = LCCOMB_X1_Y17_N4; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[15\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[14]~51 clock_divider:inst|count[15]~53 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.140 ns clock_divider:inst\|count\[16\]~55 17 COMB LCCOMB_X1_Y17_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.140 ns; Loc. = LCCOMB_X1_Y17_N6; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[16\]~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[15]~53 clock_divider:inst|count[16]~55 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.211 ns clock_divider:inst\|count\[17\]~57 18 COMB LCCOMB_X1_Y17_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.211 ns; Loc. = LCCOMB_X1_Y17_N8; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[17\]~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[16]~55 clock_divider:inst|count[17]~57 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.282 ns clock_divider:inst\|count\[18\]~59 19 COMB LCCOMB_X1_Y17_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.282 ns; Loc. = LCCOMB_X1_Y17_N10; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[18\]~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[17]~57 clock_divider:inst|count[18]~59 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.353 ns clock_divider:inst\|count\[19\]~61 20 COMB LCCOMB_X1_Y17_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.353 ns; Loc. = LCCOMB_X1_Y17_N12; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[19\]~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[18]~59 clock_divider:inst|count[19]~61 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.512 ns clock_divider:inst\|count\[20\]~63 21 COMB LCCOMB_X1_Y17_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.512 ns; Loc. = LCCOMB_X1_Y17_N14; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[20\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clock_divider:inst|count[19]~61 clock_divider:inst|count[20]~63 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.583 ns clock_divider:inst\|count\[21\]~65 22 COMB LCCOMB_X1_Y17_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.583 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[21\]~65'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[20]~63 clock_divider:inst|count[21]~65 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.654 ns clock_divider:inst\|count\[22\]~67 23 COMB LCCOMB_X1_Y17_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.654 ns; Loc. = LCCOMB_X1_Y17_N18; Fanout = 2; COMB Node = 'clock_divider:inst\|count\[22\]~67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[21]~65 clock_divider:inst|count[22]~67 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.725 ns clock_divider:inst\|count\[23\]~69 24 COMB LCCOMB_X1_Y17_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.725 ns; Loc. = LCCOMB_X1_Y17_N20; Fanout = 1; COMB Node = 'clock_divider:inst\|count\[23\]~69'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_divider:inst|count[22]~67 clock_divider:inst|count[23]~69 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.135 ns clock_divider:inst\|count\[24\]~70 25 COMB LCCOMB_X1_Y17_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 3.135 ns; Loc. = LCCOMB_X1_Y17_N22; Fanout = 1; COMB Node = 'clock_divider:inst\|count\[24\]~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { clock_divider:inst|count[23]~69 clock_divider:inst|count[24]~70 } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.219 ns clock_divider:inst\|count\[24\] 26 REG LCFF_X1_Y17_N23 3 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 3.219 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 3; REG Node = 'clock_divider:inst\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_divider:inst|count[24]~70 clock_divider:inst|count[24] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.721 ns ( 84.53 % ) " "Info: Total cell delay = 2.721 ns ( 84.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.498 ns ( 15.47 % ) " "Info: Total interconnect delay = 0.498 ns ( 15.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { clock_divider:inst|count[0] clock_divider:inst|count[1]~25 clock_divider:inst|count[2]~27 clock_divider:inst|count[3]~29 clock_divider:inst|count[4]~31 clock_divider:inst|count[5]~33 clock_divider:inst|count[6]~35 clock_divider:inst|count[7]~37 clock_divider:inst|count[8]~39 clock_divider:inst|count[9]~41 clock_divider:inst|count[10]~43 clock_divider:inst|count[11]~45 clock_divider:inst|count[12]~47 clock_divider:inst|count[13]~49 clock_divider:inst|count[14]~51 clock_divider:inst|count[15]~53 clock_divider:inst|count[16]~55 clock_divider:inst|count[17]~57 clock_divider:inst|count[18]~59 clock_divider:inst|count[19]~61 clock_divider:inst|count[20]~63 clock_divider:inst|count[21]~65 clock_divider:inst|count[22]~67 clock_divider:inst|count[23]~69 clock_divider:inst|count[24]~70 clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.219 ns" { clock_divider:inst|count[0] {} clock_divider:inst|count[1]~25 {} clock_divider:inst|count[2]~27 {} clock_divider:inst|count[3]~29 {} clock_divider:inst|count[4]~31 {} clock_divider:inst|count[5]~33 {} clock_divider:inst|count[6]~35 {} clock_divider:inst|count[7]~37 {} clock_divider:inst|count[8]~39 {} clock_divider:inst|count[9]~41 {} clock_divider:inst|count[10]~43 {} clock_divider:inst|count[11]~45 {} clock_divider:inst|count[12]~47 {} clock_divider:inst|count[13]~49 {} clock_divider:inst|count[14]~51 {} clock_divider:inst|count[15]~53 {} clock_divider:inst|count[16]~55 {} clock_divider:inst|count[17]~57 {} clock_divider:inst|count[18]~59 {} clock_divider:inst|count[19]~61 {} clock_divider:inst|count[20]~63 {} clock_divider:inst|count[21]~65 {} clock_divider:inst|count[22]~67 {} clock_divider:inst|count[23]~69 {} clock_divider:inst|count[24]~70 {} clock_divider:inst|count[24] {} } { 0.000ns 0.498ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.530 ns - Smallest " "Info: - Smallest clock skew is -0.530 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.147 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 144 16 184 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.537 ns) 2.147 ns clock_divider:inst\|count\[24\] 2 REG LCFF_X1_Y17_N23 3 " "Info: 2: + IC(0.611 ns) + CELL(0.537 ns) = 2.147 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 3; REG Node = 'clock_divider:inst\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 71.54 % ) " "Info: Total cell delay = 1.536 ns ( 71.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.611 ns ( 28.46 % ) " "Info: Total interconnect delay = 0.611 ns ( 28.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { clock {} clock~combout {} clock_divider:inst|count[24] {} } { 0.000ns 0.000ns 0.611ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.677 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 144 16 184 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 144 16 184 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns clock_divider:inst\|count\[0\] 3 REG LCFF_X1_Y18_N1 3 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 3; REG Node = 'clock_divider:inst\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clock~clkctrl clock_divider:inst|count[0] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock clock~clkctrl clock_divider:inst|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock {} clock~combout {} clock~clkctrl {} clock_divider:inst|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { clock {} clock~combout {} clock_divider:inst|count[24] {} } { 0.000ns 0.000ns 0.611ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock clock~clkctrl clock_divider:inst|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock {} clock~combout {} clock~clkctrl {} clock_divider:inst|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { clock_divider:inst|count[0] clock_divider:inst|count[1]~25 clock_divider:inst|count[2]~27 clock_divider:inst|count[3]~29 clock_divider:inst|count[4]~31 clock_divider:inst|count[5]~33 clock_divider:inst|count[6]~35 clock_divider:inst|count[7]~37 clock_divider:inst|count[8]~39 clock_divider:inst|count[9]~41 clock_divider:inst|count[10]~43 clock_divider:inst|count[11]~45 clock_divider:inst|count[12]~47 clock_divider:inst|count[13]~49 clock_divider:inst|count[14]~51 clock_divider:inst|count[15]~53 clock_divider:inst|count[16]~55 clock_divider:inst|count[17]~57 clock_divider:inst|count[18]~59 clock_divider:inst|count[19]~61 clock_divider:inst|count[20]~63 clock_divider:inst|count[21]~65 clock_divider:inst|count[22]~67 clock_divider:inst|count[23]~69 clock_divider:inst|count[24]~70 clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.219 ns" { clock_divider:inst|count[0] {} clock_divider:inst|count[1]~25 {} clock_divider:inst|count[2]~27 {} clock_divider:inst|count[3]~29 {} clock_divider:inst|count[4]~31 {} clock_divider:inst|count[5]~33 {} clock_divider:inst|count[6]~35 {} clock_divider:inst|count[7]~37 {} clock_divider:inst|count[8]~39 {} clock_divider:inst|count[9]~41 {} clock_divider:inst|count[10]~43 {} clock_divider:inst|count[11]~45 {} clock_divider:inst|count[12]~47 {} clock_divider:inst|count[13]~49 {} clock_divider:inst|count[14]~51 {} clock_divider:inst|count[15]~53 {} clock_divider:inst|count[16]~55 {} clock_divider:inst|count[17]~57 {} clock_divider:inst|count[18]~59 {} clock_divider:inst|count[19]~61 {} clock_divider:inst|count[20]~63 {} clock_divider:inst|count[21]~65 {} clock_divider:inst|count[22]~67 {} clock_divider:inst|count[23]~69 {} clock_divider:inst|count[24]~70 {} clock_divider:inst|count[24] {} } { 0.000ns 0.498ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { clock {} clock~combout {} clock_divider:inst|count[24] {} } { 0.000ns 0.000ns 0.611ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock clock~clkctrl clock_divider:inst|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock {} clock~combout {} clock~clkctrl {} clock_divider:inst|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock INDICATOR clock_divider:inst\|count\[24\] 10.801 ns register " "Info: tco from clock \"clock\" to destination pin \"INDICATOR\" through register \"clock_divider:inst\|count\[24\]\" is 10.801 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.147 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 144 16 184 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.537 ns) 2.147 ns clock_divider:inst\|count\[24\] 2 REG LCFF_X1_Y17_N23 3 " "Info: 2: + IC(0.611 ns) + CELL(0.537 ns) = 2.147 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 3; REG Node = 'clock_divider:inst\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 71.54 % ) " "Info: Total cell delay = 1.536 ns ( 71.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.611 ns ( 28.46 % ) " "Info: Total interconnect delay = 0.611 ns ( 28.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { clock {} clock~combout {} clock_divider:inst|count[24] {} } { 0.000ns 0.000ns 0.611ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.404 ns + Longest register pin " "Info: + Longest register to pin delay is 8.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_divider:inst\|count\[24\] 1 REG LCFF_X1_Y17_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 3; REG Node = 'clock_divider:inst\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_divider:inst|count[24] } "NODE_NAME" } } { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.596 ns) + CELL(2.808 ns) 8.404 ns INDICATOR 2 PIN PIN_AE22 0 " "Info: 2: + IC(5.596 ns) + CELL(2.808 ns) = 8.404 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'INDICATOR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { clock_divider:inst|count[24] INDICATOR } "NODE_NAME" } } { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 248 80 256 264 "INDICATOR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 33.41 % ) " "Info: Total cell delay = 2.808 ns ( 33.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.596 ns ( 66.59 % ) " "Info: Total interconnect delay = 5.596 ns ( 66.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { clock_divider:inst|count[24] INDICATOR } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.404 ns" { clock_divider:inst|count[24] {} INDICATOR {} } { 0.000ns 5.596ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { clock clock_divider:inst|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { clock {} clock~combout {} clock_divider:inst|count[24] {} } { 0.000ns 0.000ns 0.611ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { clock_divider:inst|count[24] INDICATOR } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.404 ns" { clock_divider:inst|count[24] {} INDICATOR {} } { 0.000ns 5.596ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "153 " "Info: Peak virtual memory: 153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 11:03:33 2018 " "Info: Processing ended: Wed Oct 24 11:03:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
