<html><head><title>Icestorm: ST1 (multiple, post-index, 2 regs, 16B) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>ST1 (multiple, post-index, 2 regs, 16B)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  st1 { v0.16b, v1.16b }, [x6], x8
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 60 nops): 2.000</p><p>Issues: 3.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>62005</td><td>29817</td><td>3007</td><td>1003</td><td>2004</td><td>1002</td><td>2000</td><td>3000</td><td>8000</td><td>3000</td><td>2000</td><td>5000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29584</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>8000</td><td>3000</td><td>2000</td><td>5000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29629</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>8000</td><td>3000</td><td>2000</td><td>5000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29824</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>8000</td><td>3000</td><td>2000</td><td>5000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29864</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>8000</td><td>3000</td><td>2000</td><td>5000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29646</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>8000</td><td>3000</td><td>2000</td><td>5000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29571</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>8000</td><td>3000</td><td>2000</td><td>5000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29583</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>8000</td><td>3000</td><td>2000</td><td>5000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29595</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>8000</td><td>3000</td><td>2000</td><td>5000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29589</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>8000</td><td>3000</td><td>2000</td><td>5000</td><td>1001</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  st1 { v0.16b, v1.16b }, [x6], x8
  st1 { v0.16b, v1.16b }, [x6], x8
  st1 { v0.16b, v1.16b }, [x6], x8
  st1 { v0.16b, v1.16b }, [x6], x8
  st1 { v0.16b, v1.16b }, [x6], x8
  st1 { v0.16b, v1.16b }, [x6], x8
  st1 { v0.16b, v1.16b }, [x6], x8
  st1 { v0.16b, v1.16b }, [x6], x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 2.0006</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160205</td><td>160146</td><td>240142</td><td>80124</td><td>160018</td><td>80123</td><td>160003</td><td>280291</td><td>2719932</td><td>240106</td><td>200</td><td>160010</td><td>200</td><td>400020</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>160045</td><td>240103</td><td>80103</td><td>160000</td><td>80102</td><td>160001</td><td>280273</td><td>2720010</td><td>240103</td><td>200</td><td>160008</td><td>200</td><td>400020</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>160045</td><td>240103</td><td>80103</td><td>160000</td><td>80102</td><td>160001</td><td>280273</td><td>2720010</td><td>240103</td><td>200</td><td>160008</td><td>200</td><td>400020</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>160045</td><td>240103</td><td>80103</td><td>160000</td><td>80102</td><td>160001</td><td>280273</td><td>2720010</td><td>240103</td><td>200</td><td>160008</td><td>200</td><td>400020</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>160045</td><td>240103</td><td>80103</td><td>160000</td><td>80102</td><td>160001</td><td>280273</td><td>2720010</td><td>240103</td><td>200</td><td>160008</td><td>200</td><td>400020</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>160045</td><td>240103</td><td>80103</td><td>160000</td><td>80102</td><td>160001</td><td>280273</td><td>2720010</td><td>240103</td><td>200</td><td>160008</td><td>200</td><td>400020</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>160045</td><td>240103</td><td>80103</td><td>160000</td><td>80102</td><td>160001</td><td>280273</td><td>2720010</td><td>240103</td><td>200</td><td>160008</td><td>200</td><td>400120</td><td>80019</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>160045</td><td>240103</td><td>80103</td><td>160000</td><td>80102</td><td>160001</td><td>280273</td><td>2720010</td><td>240103</td><td>200</td><td>160008</td><td>200</td><td>400020</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>160045</td><td>240103</td><td>80103</td><td>160000</td><td>80102</td><td>160001</td><td>280273</td><td>2720010</td><td>240103</td><td>200</td><td>160008</td><td>200</td><td>400020</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>160045</td><td>240103</td><td>80103</td><td>160000</td><td>80102</td><td>160001</td><td>280273</td><td>2720010</td><td>240103</td><td>200</td><td>160008</td><td>200</td><td>400020</td><td>80003</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 2.0006</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160025</td><td>160147</td><td>240051</td><td>80033</td><td>160018</td><td>80032</td><td>160003</td><td>280060</td><td>2719968</td><td>240016</td><td>20</td><td>160010</td><td>20</td><td>400120</td><td>80019</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>160045</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280041</td><td>2720007</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>400000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>160045</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280041</td><td>2720007</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>400000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>160045</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280041</td><td>2720007</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>400000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>160045</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160034</td><td>280128</td><td>2720120</td><td>240064</td><td>20</td><td>160048</td><td>20</td><td>400000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>160045</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280041</td><td>2720007</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>400000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>160045</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280041</td><td>2720007</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>400000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>160045</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280041</td><td>2720007</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>400000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160025</td><td>160073</td><td>240046</td><td>80029</td><td>160017</td><td>80030</td><td>160000</td><td>280041</td><td>2720007</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>400000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>160045</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280041</td><td>2720007</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>400000</td><td>80001</td><td>160000</td><td>10</td></tr></table></div></div></div></div></body></html>