
RTOS2_prj/freeRTOS2_TP3C/out/freeRTOS2_TP3C.elf:     file format elf32-littlearm
RTOS2_prj/freeRTOS2_TP3C/out/freeRTOS2_TP3C.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0012e9

Program Header:
0x70000001 off    0x0000e3b4 vaddr 0x1a0063b4 paddr 0x1a0063b4 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**15
         filesz 0x000000b4 memsz 0x000053a0 flags rw-
    LOAD off    0x00008000 vaddr 0x1a000000 paddr 0x1a000000 align 2**15
         filesz 0x000063bc memsz 0x000063bc flags rwx
    LOAD off    0x00010000 vaddr 0x10000000 paddr 0x1a0063bc align 2**15
         filesz 0x00000140 memsz 0x00000140 flags rw-
private flags = 5000402: [Version5 EABI] [hard-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000063b0  1a000000  1a000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000140  10000000  1a0063bc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00010140  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00010140  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00010140  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00010140  2**2
                  CONTENTS
  6 .bss          00005260  10000140  10000140  00000140  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00010140  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00010140  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00010140  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00010140  2**2
                  CONTENTS
 11 .init_array   00000004  1a0063b0  1a0063b0  0000e3b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a0063b4  1a0063b4  0000e3b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  00010140  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  00010140  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  00010140  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  00010140  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  00010140  2**2
                  CONTENTS
 18 .noinit       00000000  100053a0  100053a0  00010140  2**2
                  CONTENTS
 19 .debug_info   00024c33  00000000  00000000  00010140  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00005df0  00000000  00000000  00034d73  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 000012a0  00000000  00000000  0003ab63  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 00001120  00000000  00000000  0003be03  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  00013825  00000000  00000000  0003cf23  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0001b2c4  00000000  00000000  00050748  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    00030932  00000000  00000000  0006ba0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      00000070  00000000  00000000  0009c33e  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000039  00000000  00000000  0009c3ae  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00003438  00000000  00000000  0009c3e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_loc    0000c7b9  00000000  00000000  0009f820  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000140 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0063b0 l    d  .init_array	00000000 .init_array
1a0063b4 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
100053a0 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a003f98 l     F .text	00000094 uartProcessIRQ
10004fd4 l     O .bss	00000004 rxIsrCallbackUART2Params
10004fd8 l     O .bss	00000004 txIsrCallbackUART2Params
10004fdc l     O .bss	00000004 rxIsrCallbackUART0
10004fe0 l     O .bss	00000004 txIsrCallbackUART0Params
10004fe4 l     O .bss	00000004 rxIsrCallbackUART3Params
10004fe8 l     O .bss	00000004 txIsrCallbackUART0
10004fec l     O .bss	00000004 txIsrCallbackUART3Params
10004ff0 l     O .bss	00000004 txIsrCallbackUART2
10004ff4 l     O .bss	00000004 txIsrCallbackUART3
10004ff8 l     O .bss	00000004 rxIsrCallbackUART0Params
1a0061d8 l     O .text	00000048 lpcUarts
10004ffc l     O .bss	00000004 rxIsrCallbackUART2
10005000 l     O .bss	00000004 rxIsrCallbackUART3
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 broadcast.c
10000140 l     O .bss	00000004 estadoBroadcast
00000000 l    df *ABS*	00000000 leds.c
10000144 l     O .bss	00000004 nLeds
10000148 l     O .bss	00000004 mod
00000000 l    df *ABS*	00000000 qf_mem.c
00000000 l    df *ABS*	00000000 DriverDinamicMemoryRTOS.c
1000014c l     O .bss	00000400 mem_for_small_pool
00000000 l    df *ABS*	00000000 Task1.c
1000054c l     O .bss	0000000c Frame_parameters.13409
00000000 l    df *ABS*	00000000 freeRTOS2_01.c
00000000 l    df *ABS*	00000000 TimerService.c
1a000924 l     F .text	0000000a timerHabilitado
00000000 l    df *ABS*	00000000 modulos.c
00000000 l    df *ABS*	00000000 pulsadores.c
10000560 l     O .bss	00000004 mod
10000564 l     O .bss	00000004 idPulsador
00000000 l    df *ABS*	00000000 eventos.c
1a000bac l     F .text	00000006 getManejadorEventos
1a000bb4 l     F .text	00000010 DespacharEvento
1a000bc4 l     F .text	00000030 getColaEventos
1a000bf4 l     F .text	00000022 EsperarEvento
00000000 l    df *ABS*	00000000 General.c
10000000 l     O .data	00000001 InitTimeFlag.13460
10000568 l     O .bss	00000004 IdBackup.13442
1000056c l     O .bss	00000001 firstEntryOP.13441
10000570 l     O .bss	0000000c Frame_parameters.13436
1000057c l     O .bss	00000004 Timeout_In.13461
00000000 l    df *ABS*	00000000 TiempoPulsacion.c
10000580 l     O .bss	00000004 contadorTick.13406
10000584 l     O .bss	00000004 mod
00000000 l    df *ABS*	00000000 system.c
10000588 l     O .bss	00000004 heap_end.4429
00000000 l    df *ABS*	00000000 heap_4.c
1a001394 l     F .text	00000064 prvHeapInit
1a0013f8 l     F .text	00000058 prvInsertBlockIntoFreeList
1000058c l     O .bss	00000004 xFreeBytesRemaining
10000590 l     O .bss	00000004 pxEnd
10000594 l     O .bss	00000008 xStart
1000059c l     O .bss	00004000 ucHeap
1000459c l     O .bss	00000004 xBlockAllocatedBit
100045a0 l     O .bss	00000004 xMinimumEverFreeBytesRemaining
00000000 l    df *ABS*	00000000 queue.c
1a0015c8 l     F .text	0000001e prvIsQueueFull
1a0015e8 l     F .text	0000001a prvIsQueueEmpty
1a001604 l     F .text	00000076 prvCopyDataToQueue
1a00167c l     F .text	00000024 prvCopyDataFromQueue
1a0016a0 l     F .text	0000006a prvUnlockQueue
1a00178c l     F .text	00000022 prvInitialiseNewQueue
1a001a3c l     F .text	00000018 prvInitialiseMutex
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
100045a4 l     O .bss	000005a0 uxTimerTaskStack.9436
10004b44 l     O .bss	00000168 uxIdleTaskStack.9429
10004cac l     O .bss	00000060 xIdleTaskTCB.9428
10004d0c l     O .bss	00000060 xTimerTaskTCB.9435
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a001de8 l     F .text	00000014 prvTaskCheckFreeStackSpace
1a001dfc l     F .text	00000034 prvResetNextTaskUnblockTime
1a001e30 l     F .text	00000092 prvInitialiseNewTask
1a001ec4 l     F .text	00000068 prvInitialiseTaskLists
1a001f2c l     F .text	000000a8 prvAddNewTaskToReadyList
1a001fd4 l     F .text	0000003a prvDeleteTCB
1a002010 l     F .text	00000044 prvCheckTasksWaitingTermination
1a002054 l     F .text	00000028 prvIdleTask
1a00207c l     F .text	00000094 prvAddCurrentTaskToDelayedList
10004d6c l     O .bss	00000004 xNumOfOverflows
10004d70 l     O .bss	00000004 pxDelayedTaskList
10004d74 l     O .bss	00000004 xSchedulerRunning
10004d78 l     O .bss	00000014 xTasksWaitingTermination
10004d8c l     O .bss	00000004 pxOverflowDelayedTaskList
10004d90 l     O .bss	00000004 uxPendedTicks
10004d94 l     O .bss	0000008c pxReadyTasksLists
10004e20 l     O .bss	00000004 uxSchedulerSuspended
10004e24 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
10004e28 l     O .bss	00000004 uxCurrentNumberOfTasks
10004e30 l     O .bss	00000014 xPendingReadyList
10004e44 l     O .bss	00000004 xIdleTaskHandle
10004e48 l     O .bss	00000004 xTickCount
10004e4c l     O .bss	00000004 xNextTaskUnblockTime
10004e50 l     O .bss	00000004 uxTaskNumber
10004e54 l     O .bss	00000014 xDelayedTaskList1
10004e68 l     O .bss	00000014 xDelayedTaskList2
10004e7c l     O .bss	00000014 xSuspendedTaskList
10004e90 l     O .bss	00000004 uxTopReadyPriority
10004e94 l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a0029dc l     F .text	00000020 prvGetNextExpireTime
1a0029fc l     F .text	00000048 prvInsertTimerInActiveList
1a002a44 l     F .text	0000006c prvCheckForValidListAndQueue
1a002ab0 l     F .text	00000040 prvInitialiseNewTimer
1a002e64 l     F .text	00000016 prvTimerTask
1a002c1c l     F .text	0000007c prvSwitchTimerLists
1a002c98 l     F .text	0000002c prvSampleTimeNow
1a002cc4 l     F .text	0000005c prvProcessExpiredTimer
1a002d20 l     F .text	00000074 prvProcessTimerOrBlockTask
1a002d94 l     F .text	000000d0 prvProcessReceivedCommands
10004e98 l     O .bss	00000004 pxCurrentTimerList
10004e9c l     O .bss	00000014 xActiveTimerList1
10004eb0 l     O .bss	00000014 xActiveTimerList2
10004ec4 l     O .bss	000000a0 ucStaticTimerQueueStorage.10431
10004f64 l     O .bss	00000050 xStaticTimerQueue.10430
10004fb4 l     O .bss	00000004 xLastTime.10380
10004fb8 l     O .bss	00000004 xTimerQueue
10004fbc l     O .bss	00000004 pxOverflowTimerList
10004fc0 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a002e7c l     F .text	00000040 prvTaskExitError
1a002ebc l     F .text	00000022 prvPortStartFirstTask
1a002ee4 l     F .text	0000000e vPortEnableVFP
1a002f50 l       .text	00000000 pxCurrentTCBConst2
1a003030 l       .text	00000000 pxCurrentTCBConst
10004fc4 l     O .bss	00000001 ucMaxSysCallPriority
10004fc8 l     O .bss	00000004 ulMaxPRIGROUPValue
10000014 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 board.c
1a003228 l     F .text	00000040 Board_LED_Init
1a003268 l     F .text	0000003c Board_TEC_Init
1a0032a4 l     F .text	0000003c Board_GPIO_Init
1a0032e0 l     F .text	00000030 Board_ADC_Init
1a003310 l     F .text	00000038 Board_SPI_Init
1a003348 l     F .text	00000024 Board_I2C_Init
1a006060 l     O .text	00000012 GpioPorts
1a00607c l     O .text	00000008 GpioButtons
1a006084 l     O .text	0000000c GpioLeds
00000000 l    df *ABS*	00000000 board_sysinit.c
1a006090 l     O .text	00000004 InitClkStates
1a006094 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a003470 l     F .text	0000002c Chip_UART_GetIndex
1a006108 l     O .text	00000008 UART_BClock
1a006110 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a003614 l     F .text	00000014 Chip_ADC_GetClockIndex
1a003628 l     F .text	00000030 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0036d8 l     F .text	000000a8 pll_calc_divs
1a003780 l     F .text	00000104 pll_get_frac
1a003884 l     F .text	00000048 Chip_Clock_FindBaseClock
1a003af0 l     F .text	00000022 Chip_Clock_GetDivRate
10004fcc l     O .bss	00000008 audio_usb_pll_freq
1a006124 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a006190 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000018 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a003e20 l     F .text	00000014 Chip_SSP_GetClockIndex
1a003e34 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000050 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_tick.c
10005004 l     O .bss	00000004 tickHookFunction
10005008 l     O .bss	00000030 tickerObject.10593
10005038 l     O .bss	00000008 tickCounter
10005040 l     O .bss	00000004 callBackFuncParams
00000000 l    df *ABS*	00000000 sapi_timer.c
1a0042f8 l     F .text	00000002 errorOcurred
1a0042fc l     F .text	00000002 doNothing
10000054 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0043fc l     F .text	0000002c gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10005044 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a004704 l     F .text	00000010 clearInterrupt
1a004714 l     F .text	00000060 serveInterrupt
10000094 l     O .data	00000048 ultrasonicSensors
1a006314 l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_truncdfsf2.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 snprintf.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strchr.c
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 findfp.c
00000000 l    df *ABS*	00000000 impure.c
100000dc l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a080000 l       *ABS*	00000000 __top_MFlashA512
1a0063bc l       .ARM.exidx	00000000 __exidx_end
1a0063bc l       .ARM.exidx	00000000 _etext
00000000 l       *UND*	00000000 USB_StringDescriptor
00000000 l       *UND*	00000000 USB_DeviceDescriptor
20008000 l       *ABS*	00000000 __top_RamAHB32
1a0063b4 l       .ARM.exidx	00000000 __exidx_start
20010000 l       *ABS*	00000000 __top_RamAHB_ETB16
10008000 l       *ABS*	00000000 __top_RamLoc32
00000000 l       *UND*	00000000 Keyboard_ReportDescSize
2000c000 l       *ABS*	00000000 __top_RamAHB16
1008a000 l       *ABS*	00000000 __top_RamLoc40
1a0063b4 l       .init_array	00000000 __init_array_end
00000000 l       *UND*	00000000 Keyboard_ReportDescriptor
00000000 l       *UND*	00000000 USB_DeviceQualifier
1a0063b0 l       .bss_RAM5	00000000 __preinit_array_end
00000000 l       *UND*	00000000 USB_HsConfigDescriptor
00000000 l       *UND*	00000000 USB_FsConfigDescriptor
1b080000 l       *ABS*	00000000 __top_MFlashB512
1a0063b0 l       .init_array	00000000 __init_array_start
1a0063b0 l       .bss_RAM5	00000000 __preinit_array_start
1a005e5c g     F .text	00000014 _malloc_usable_size_r
1a003918 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000a18 g     F .text	00000028 IniciarTodosLosModulos
1a0056a4 g     F .text	00000010 strcpy
1a003f38 g     F .text	0000005c cyclesCounterToUs
1a00502c g     F .text	0000002e .hidden __gnu_uldivmod_helper
1a00437c g     F .text	00000040 TIMER2_IRQHandler
1a004190 g     F .text	00000014 uartRxRead
1a000190  w    F .text	00000002 DebugMon_Handler
1a0001cc  w    F .text	00000002 RIT_IRQHandler
1a0015bc g     F .text	0000000c xPortGetFreeHeapSize
1a0001cc  w    F .text	00000002 ADCHS_IRQHandler
1a005060 g     F .text	0000029c .hidden __divdi3
1a000114 g       .text	00000000 __section_table_start
10005080 g     O .bss	00000014 mem_pool_big
1a0001cc  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a002fa4 g     F .text	0000002c vPortExitCritical
100050bc g     O .bss	00000004 xPointerQueue_OP4
1a004aac g     F .text	0000005a .hidden __floatdidf
1a0001cc  w    F .text	00000002 I2C0_IRQHandler
1a0033bc g     F .text	00000008 __stdio_init
1a00017c  w    F .text	00000002 HardFault_Handler
1a000c84 g     F .text	00000044 SelecQueueFromOperation
1a001cd0 g     F .text	0000004c vQueueWaitForMessageRestricted
1a000000 g       *ABS*	00000000 __vectors_start__
1a0036cc g     F .text	0000000c Chip_ADC_SetResolution
10005188 g     O .bss	00000004 ModuloTiempoPulsacion
1a003040 g     F .text	0000002c SysTick_Handler
1a0034f0 g     F .text	00000040 Chip_UART_SetBaud
1a0012e4  w    F .text	00000002 initialise_monitor_handles
1a000524 g     F .text	00000018 Task_ReportStack_OP2
1a0001cc  w    F .text	00000002 SDIO_IRQHandler
1a0001cc  w    F .text	00000002 ATIMER_IRQHandler
1a005dda g     F .text	00000036 memmove
100050c0 g     O .bss	00000004 SemTxUart
1a002fd0 g     F .text	00000064 PendSV_Handler
1a0055dc g     F .text	00000064 snprintf
1a000470 g     F .text	0000002c TaskService
1a001a6c g     F .text	000000e4 xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a000150 g       .text	00000000 __data_section_table_end
100050c4 g     O .bss	00000004 xPointerQueue_OP2
1a0001cc  w    F .text	00000002 I2C1_IRQHandler
1a0001cc  w    F .text	00000002 UART1_IRQHandler
1a0001cc  w    F .text	00000002 GPIO5_IRQHandler
1a000c18 g     F .text	00000020 taskDespacharEventos
1a0001cc  w    F .text	00000002 CAN1_IRQHandler
10004e2c g     O .bss	00000004 pxCurrentTCB
53ff6592 g       *ABS*	00000000 __valid_user_code_checksum
1a000554 g     F .text	00000078 Task_OP4
1a000cc8 g     F .text	00000038 packetToLower
1a0001cc  w    F .text	00000002 USB1_IRQHandler
1a0001cc  w    F .text	00000002 I2S0_IRQHandler
1a00040c g     F .text	0000001c ModuleDinamicMemory_initialize
1a002690 g     F .text	00000018 vTaskInternalSetTimeOutState
1a0043bc g     F .text	00000040 TIMER3_IRQHandler
1a003b7c g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001d0 g     F .text	0000000a UART0_IRQHandler
1a0001b8 g     F .text	00000012 bss_init
1a0030a4 g     F .text	00000128 xPortStartScheduler
1a0055b4 g     F .text	00000016 memcpy
1a00259c g     F .text	00000030 vTaskPlaceOnEventList
1a0001cc  w    F .text	00000002 SGPIO_IRQHandler
1a0058ac g     F .text	000001e4 _svfprintf_r
1a004a3c g     F .text	00000022 .hidden __floatsidf
1a00306c  w    F .text	00000038 vPortSetupTimerInterrupt
1a000ffc g     F .text	0000008c Report
1a004fcc g     F .text	00000000 .hidden __aeabi_uldivmod
100053a0 g       .noinit	00000000 _noinit
1a001544 g     F .text	00000078 vPortFree
1a004250 g     F .text	00000018 uartWriteString
10005398 g     O .bss	00000004 SystemCoreClock
1a00125c g     F .text	0000000a TpoPulsadorInit
1a00349c g     F .text	00000054 Chip_UART_Init
1a004280 g     F .text	0000002c tickerCallback
1a0001cc  w    F .text	00000002 ADC0_IRQHandler
1a0031cc g     F .text	0000005c vPortValidateInterruptPriority
1a000c5c g     F .text	00000028 EncolarEventoFromISR
1a002734 g     F .text	00000018 uxTaskGetStackHighWaterMark
100050c8 g     O .bss	00000004 SemRxUart
1a000188  w    F .text	00000002 UsageFault_Handler
1a003bf8 g     F .text	0000004c Chip_Clock_GetRate
1000055c g     O .bss	00000004 ultimoModulo
1a001d3c g     F .text	00000018 vListInsertEnd
1a0001cc  w    F .text	00000002 GPIO6_IRQHandler
10005198 g     O .bss	00000140 modulos
1a0033f8 g     F .text	0000006c Board_SetupClocking
1a000e88 g     F .text	00000064 itoa
1a004a1c g     F .text	0000001e .hidden __aeabi_ui2d
1a004798 g     F .text	00000000 .hidden __aeabi_drsub
1a001374 g     F .text	00000020 _sbrk_r
1a006078 g     O .text	00000004 ExtRateIn
1a0001cc  w    F .text	00000002 IntDefaultHandler
10000010 g     O .data	00000004 _DEMCR
1a000300 g       .text	00000000 __CRP_WORD_END__
10005050 g     O .bss	00000030 vectorLeds
1a001d34 g     F .text	00000006 vListInitialiseItem
1000518c g     O .bss	00000004 ModuloLed
1a004780 g     F .text	0000000a GPIO1_IRQHandler
1a001b50 g     F .text	00000158 xQueueReceive
10005358 g     O .bss	00000040 xQueueRegistry
10005328 g     O .bss	00000030 vectorTpoPulsadores
1a004a60 g     F .text	0000003a .hidden __extendsfdf2
1a004d5c g     F .text	000001d0 .hidden __aeabi_ddiv
1a001dc8 g     F .text	00000018 vApplicationGetTimerTaskMemory
1a000b60 g     F .text	0000004c DriverPulsadores
1a0001cc  w    F .text	00000002 SSP0_IRQHandler
1a0047a4 g     F .text	00000276 .hidden __adddf3
1a004b08 g     F .text	00000254 .hidden __aeabi_dmul
1a0002fc g     O .text	00000004 CRP_WORD
1a005e10 g     F .text	0000004c _realloc_r
1a005568 g     F .text	0000004c __libc_init_array
1a0052fc g     F .text	0000026a .hidden __udivdi3
1a004a1c g     F .text	0000001e .hidden __floatunsidf
100052e4 g     O .bss	00000040 vectorPulsadores
1a0001cc  w    F .text	00000002 ADC1_IRQHandler
1a001450 g     F .text	000000f4 pvPortMalloc
1a003390 g     F .text	0000002c Board_Init
1a001370  w    F .text	00000002 _init
1a001d1c g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a004f2c g     F .text	0000009e .hidden __aeabi_d2f
100050cc g     O .bss	00000004 xPointerQueue_3
1a0022a4 g     F .text	0000000c xTaskGetTickCount
1a0018ac g     F .text	00000190 xQueueGenericSend
1a0001cc  w    F .text	00000002 RTC_IRQHandler
100053a0 g       .bss	00000000 _ebss
1a004300 g     F .text	0000003c TIMER0_IRQHandler
1a0012e8 g     F .text	00000088 Reset_Handler
1a0042ac g     F .text	0000004c tickInit
1a0001cc  w    F .text	00000002 SPI_IRQHandler
1a003df0 g     F .text	00000030 Chip_I2C_SetClockRate
1a00276c g     F .text	000000b4 xTaskPriorityDisinherit
1a0001cc  w    F .text	00000002 LCD_IRQHandler
1a0007c0 g     F .text	00000028 CallbackRx
1a0038cc g     F .text	0000004c Chip_Clock_EnableCrystal
1a000318 g     F .text	00000018 LedInit
1a002604 g     F .text	0000008c xTaskRemoveFromEventList
1a001de4 g     F .text	00000002 vApplicationMallocFailedHook
1a0047a4 g     F .text	00000276 .hidden __aeabi_dadd
1a00019c g     F .text	0000001a data_init
1a000978 g     F .text	0000006c vApplicationTickHook
1a004a9c g     F .text	0000006a .hidden __aeabi_ul2d
100050d0 g     O .bss	00000004 xTaskHandle_MayOP0
1a00433c g     F .text	00000040 TIMER1_IRQHandler
1a006358 g     O .text	00000020 __sf_fake_stderr
1a0055dc g     F .text	00000064 sniprintf
100050d4 g     O .bss	00000004 xPointerQueue_OP3
100052d8 g     O .bss	00000004 queEventosAlta
1a003dcc g     F .text	00000024 Chip_I2C_Init
1a000e64 g     F .text	00000024 semaphoreCreateAll
1a001268 g     F .text	00000030 TpoPulsadoresInit
1a000428 g     F .text	00000036 ModuleDinamicMemory_send2
1a004268 g     F .text	0000000a UART2_IRQHandler
1a000c38 g     F .text	00000024 EncolarEvento
1a001298 g     F .text	0000004c DriverTiempoPulsacion
1a000d38 g     F .text	000000bc TaskCreateAll
1a003a88 g     F .text	00000068 Chip_Clock_GetMainPLLHz
1a0057f8 g     F .text	000000b2 __ssputs_r
1a00622c g     O .text	000000e6 gpioPinsInit
1a00402c g     F .text	00000094 uartInterrupt
1a004234 g     F .text	0000001a uartWriteByte
1a003e4c g     F .text	00000012 Chip_SSP_SetClockRate
1a00049c g     F .text	00000044 Task_ToMayusculas_OP0
1a000300 g     F .text	00000018 ManejadorEventosBroadcast
1a00478c g     F .text	0000000a GPIO2_IRQHandler
1a005dbc g     F .text	0000001e memchr
00000000  w      *UND*	00000000 _printf_float
1a0026a8 g     F .text	00000080 xTaskCheckForTimeOut
1a0056c4 g     F .text	00000088 _free_r
1a003b58 g     F .text	00000024 Chip_Clock_GetBaseClock
10000140 g       .bss	00000000 _bss
1a003698 g     F .text	00000032 Chip_ADC_SetSampleRate
1a0005cc g     F .text	00000190 TaskTxUart
1a0047a0 g     F .text	0000027a .hidden __aeabi_dsub
1a002294 g     F .text	00000010 vTaskSuspendAll
1a004a9c g     F .text	0000006a .hidden __floatundidf
1a0001cc  w    F .text	00000002 I2S1_IRQHandler
1a003e60 g     F .text	0000003e Chip_SSP_SetBitRate
1a001d88 g     F .text	00000026 uxListRemove
100050d8 g     O .bss	0000007c Data
1a003da8 g     F .text	00000002 Chip_GPIO_Init
1a00095c g     F .text	00000006 timerRecargar
1a006074 g     O .text	00000004 OscRateIn
1a000964 g     F .text	00000014 timerDesarmar
1a0041b8 g     F .text	0000007c uartInit
1a002110 g     F .text	0000007c xTaskCreateStatic
100053a0 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0024d8 g     F .text	000000c4 vTaskSwitchContext
1a0001cc  w    F .text	00000002 SSP1_IRQHandler
10005094 g     O .bss	00000014 mem_pool_med
1a0017b0 g     F .text	000000aa xQueueGenericCreateStatic
1a0025cc g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
10005154 g     O .bss	00000024 ModuleData
1a000aa4 g     F .text	000000bc FSM_Pulsador
1a004a3c g     F .text	00000022 .hidden __aeabi_i2d
1a004428 g     F .text	0000019c gpioInit
10005324 g     O .bss	00000001 QmPoolOrMalloc
1a002820 g     F .text	00000098 xTaskNotifyWait
1a001db0 g     F .text	00000018 vApplicationGetIdleTaskMemory
1a000a94 g     F .text	0000000e isActivo
1a000360 g     F .text	00000044 DriverLeds
1a002bb0 g     F .text	0000006c xTimerGenericCommand
1a001de0 g     F .text	00000002 vApplicationStackOverflowHook
1a00505c  w    F .text	00000002 .hidden __aeabi_ldiv0
1a004d5c g     F .text	000001d0 .hidden __divdf3
1a00075c g     F .text	00000064 tiempo_boton_oprimido
1a004b08 g     F .text	00000254 .hidden __muldf3
1a004674 g     F .text	0000001c USB0_IRQHandler
1a0001cc  w    F .text	00000002 GPIO3_IRQHandler
10000558 g     O .bss	00000004 xTaskHandle_RxNotify
100050a8 g     O .bss	00000014 mem_pool_small
1a0001cc  w    F .text	00000002 SCT_IRQHandler
1a006318 g     O .text	00000020 __sf_fake_stdin
1a003934 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a0055ca g     F .text	00000010 memset
1a000180  w    F .text	00000002 MemManage_Handler
1a0007e8 g     F .text	0000013c main
1a0001cc  w    F .text	00000002 WDT_IRQHandler
1a001d54 g     F .text	00000034 vListInsert
10005178 g     O .bss	00000004 SemMutexUart
1a002f30 g     F .text	00000024 SVC_Handler
1a002af0 g     F .text	00000070 xTimerCreateTimerTask
1a004f2c g     F .text	0000009e .hidden __truncdfsf2
1a00574c g     F .text	000000ac _malloc_r
1a004aac g     F .text	0000005a .hidden __aeabi_l2d
1a004178 g     F .text	00000018 uartTxReady
1a00053c g     F .text	00000018 Task_ReportHeap_OP3
1a0001cc  w    F .text	00000002 GPIO7_IRQHandler
1a003b88 g     F .text	0000003c Chip_Clock_EnableOpts
1a00185c g     F .text	00000050 xQueueGenericCreate
1a003950 g     F .text	000000b8 Chip_Clock_GetClockInputHz
100052dc g     O .bss	00000004 queEventosMedia
1a003a08 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1000000c g     O .data	00000004 _LAR
1a003ed8 g     F .text	00000040 SystemInit
1a0001cc  w    F .text	00000002 SPIFI_IRQHandler
1a0028b8 g     F .text	00000124 xTaskGenericNotifyFromISR
1a0001cc  w    F .text	00000002 QEI_IRQHandler
1a000330 g     F .text	00000030 LedsInit
1a000150 g       .text	00000000 __bss_section_table
1a0045c4 g     F .text	00000058 gpioWrite
1a0023e0 g     F .text	000000f8 xTaskResumeAll
1a005640 g     F .text	00000048 sprintf
1a0021f4 g     F .text	000000a0 vTaskStartScheduler
1a003658 g     F .text	00000040 Chip_ADC_Init
1000539c g     O .bss	00000004 g_pUsbApi
1a0033c4 g     F .text	00000034 Board_SetupMuxing
1a003530 g     F .text	000000e4 Chip_UART_SetBaudFDR
1a0003f0 g     F .text	0000001c QMPools_inicializar
1a0001cc  w    F .text	00000002 ETH_IRQHandler
1a005a90 g     F .text	000000ea _printf_common
1000013c g     O .data	00000004 _impure_ptr
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0058ac g     F .text	000001e4 _svfiprintf_r
1a0041a4 g     F .text	00000014 uartTxWrite
1a0001cc  w    F .text	00000002 CAN0_IRQHandler
1000517c g     O .bss	00000004 xTaskHandle_MinOP1
10000000 g       .data	00000000 _data
1a002728 g     F .text	0000000c vTaskMissedYield
100053a0 g       .bss	00000000 _pvHeapStart
1a000a40 g     F .text	0000001c PulsadorInit
1a000178 g       .text	00000000 __section_table_end
1a003ea0 g     F .text	00000038 Chip_SSP_Init
1a000a5c g     F .text	00000038 DriverPulsadoresInit
100052e0 g     O .bss	00000004 queEventosBaja
1a001ca8 g     F .text	00000028 vQueueAddToRegistry
1a0001cc  w    F .text	00000002 GINT0_IRQHandler
1a001088 g     F .text	000001d4 Add_IncommingFrame
1a0022b0 g     F .text	00000130 xTaskIncrementTick
10000008 g     O .data	00000004 _DWT_CTRL
1a0001cc  w    F .text	00000002 DAC_IRQHandler
1a00336c g     F .text	00000024 Board_Debug_Init
1a00170c g     F .text	00000080 xQueueGenericReset
10000140 g       .data	00000000 _edata
1a003dac g     F .text	00000020 Chip_I2C_EventHandler
1a0001cc  w    F .text	00000002 M0SUB_IRQHandler
1a00218c g     F .text	00000066 xTaskCreate
1a003c58 g     F .text	00000150 Chip_SetupCoreClock
1a004774 g     F .text	0000000a GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a000948 g     F .text	00000014 timerArmarRepetitivo
1a003c44 g     F .text	00000014 SystemCoreClockUpdate
10005190 g     O .bss	00000004 ModuloBroadcast
1a000d00 g     F .text	00000038 packetToUpper
10005180 g     O .bss	00000004 xPointerQueue_OP1
1a0001cc  w    F .text	00000002 DMA_IRQHandler
1a0001cc  w    F .text	00000002 EVRT_IRQHandler
1a006338 g     O .text	00000020 __sf_fake_stdout
1a005640 g     F .text	00000048 siprintf
1a0003a4 g     F .text	0000004c QMPool_init
1a00274c g     F .text	00000020 xTaskGetSchedulerState
10005194 g     O .bss	00000004 ModuloDriverPulsadores
1a00505c  w    F .text	00000002 .hidden __aeabi_idiv0
1a000eec g     F .text	00000110 Service
1a0004e0 g     F .text	00000044 Task_ToMinusculas_OP1
1a0040c0 g     F .text	000000b8 uartCallbackSet
1a000184  w    F .text	00000002 BusFault_Handler
10000004 g     O .data	00000004 _DWT_CYCCNT
1a0056b4 g     F .text	00000010 strlen
1a002ef8 g     F .text	0000002c pxPortInitialiseStack
1a005b7c g     F .text	00000240 _printf_i
1a003bc4 g     F .text	00000034 Chip_Clock_Enable
1a0009e4 g     F .text	00000034 RegistrarModulo
1a004274 g     F .text	0000000a UART3_IRQHandler
10005048 g     O .bss	00000004 __malloc_sbrk_start
1a0001cc  w    F .text	00000002 MCPWM_IRQHandler
1a002b60 g     F .text	0000004e xTimerCreateStatic
1a004ffc g     F .text	0000002e .hidden __gnu_ldivmod_helper
10005184 g     O .bss	00000004 xPointerQueue_OP0
1a0001cc  w    F .text	00000002 M0APP_IRQHandler
1a005688 g     F .text	0000001c strchr
1a00461c g     F .text	00000058 gpioRead
1a000930 g     F .text	00000018 timerArmarUnico
1a004a60 g     F .text	0000003a .hidden __aeabi_f2d
1a004690 g     F .text	00000074 boardInit
1a002f60 g     F .text	00000044 vPortEnterCritical
1a000460 g     F .text	0000000e ModuleDinamicMemory_receive
1000504c g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0047a0 g     F .text	0000027a .hidden __subdf3
1a0001cc  w    F .text	00000002 GINT1_IRQHandler
1a000df4 g     F .text	00000070 QueueCreateAll
1a001a54 g     F .text	00000016 xQueueCreateMutex
1a003b14 g     F .text	00000044 Chip_Clock_SetBaseClock
1a003f18 g     F .text	0000001c cyclesCounterInit
1a0001cc  w    F .text	00000002 GPIO4_IRQHandler
1a003464 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 e9 12 00 1a 79 01 00 1a 7d 01 00 1a     ........y...}...
1a000010:	81 01 00 1a 85 01 00 1a 89 01 00 1a 92 65 ff 53     .............e.S
	...
1a00002c:	31 2f 00 1a 91 01 00 1a 00 00 00 00 d1 2f 00 1a     1/.........../..
1a00003c:	41 30 00 1a                                         A0..

1a000040 <g_pfnVendorVectors>:
1a000040:	cd 01 00 1a cd 01 00 1a cd 01 00 1a 00 00 00 00     ................
1a000050:	cd 01 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a000060:	75 46 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     uF..............
1a000070:	01 43 00 1a 3d 43 00 1a 7d 43 00 1a bd 43 00 1a     .C..=C..}C...C..
1a000080:	cd 01 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a000090:	cd 01 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a0000a0:	d1 01 00 1a cd 01 00 1a 69 42 00 1a 75 42 00 1a     ........iB..uB..
1a0000b0:	cd 01 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a0000c0:	75 47 00 1a 81 47 00 1a 8d 47 00 1a cd 01 00 1a     uG...G...G......
1a0000d0:	cd 01 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a0000e0:	cd 01 00 1a cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a0000f0:	00 00 00 00 cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a000100:	00 00 00 00 cd 01 00 1a cd 01 00 1a cd 01 00 1a     ................
1a000110:	cd 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a0063bc 	.word	0x1a0063bc
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000140 	.word	0x00000140
1a000120:	1a0063bc 	.word	0x1a0063bc
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0063bc 	.word	0x1a0063bc
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0063bc 	.word	0x1a0063bc
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0063bc 	.word	0x1a0063bc
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000140 	.word	0x10000140
1a000154:	00005260 	.word	0x00005260
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>
1a00017a:	bf00      	nop

1a00017c <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <HardFault_Handler>
1a00017e:	bf00      	nop

1a000180 <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <MemManage_Handler>
1a000182:	bf00      	nop

1a000184 <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <BusFault_Handler>
1a000186:	bf00      	nop

1a000188 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <UsageFault_Handler>
1a00018a:	bf00      	nop
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a00018c:	e7fe      	b.n	1a00018c <UsageFault_Handler+0x4>
1a00018e:	bf00      	nop

1a000190 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000190:	e7fe      	b.n	1a000190 <DebugMon_Handler>
1a000192:	bf00      	nop
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000194:	e7fe      	b.n	1a000194 <DebugMon_Handler+0x4>
1a000196:	bf00      	nop
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000198:	e7fe      	b.n	1a000198 <DebugMon_Handler+0x8>
1a00019a:	bf00      	nop

1a00019c <data_init>:
    PendSV_Handler,                 // The PendSV handler
    SysTick_Handler,                // The SysTick handler
};

__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a00019c:	b410      	push	{r4}
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a00019e:	2300      	movs	r3, #0
1a0001a0:	e004      	b.n	1a0001ac <data_init+0x10>
        *pulDest++ = *pulSrc++;
1a0001a2:	6804      	ldr	r4, [r0, #0]
1a0001a4:	600c      	str	r4, [r1, #0]
__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a6:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a0001a8:	3004      	adds	r0, #4
1a0001aa:	3104      	adds	r1, #4
__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001ac:	4293      	cmp	r3, r2
1a0001ae:	d3f8      	bcc.n	1a0001a2 <data_init+0x6>
        *pulDest++ = *pulSrc++;
}
1a0001b0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001b4:	4770      	bx	lr
1a0001b6:	bf00      	nop

1a0001b8 <bss_init>:

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b8:	2300      	movs	r3, #0
1a0001ba:	e003      	b.n	1a0001c4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001bc:	2200      	movs	r2, #0
1a0001be:	6002      	str	r2, [r0, #0]

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001c2:	3004      	adds	r0, #4

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c4:	428b      	cmp	r3, r1
1a0001c6:	d3f9      	bcc.n	1a0001bc <bss_init+0x4>
        *pulDest++ = 0;
}
1a0001c8:	4770      	bx	lr
1a0001ca:	bf00      	nop

1a0001cc <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001cc:	e7fe      	b.n	1a0001cc <ADC0_IRQHandler>
1a0001ce:	bf00      	nop

1a0001d0 <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a0001d0:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_GPIO );
1a0001d2:	2000      	movs	r0, #0
1a0001d4:	f003 fee0 	bl	1a003f98 <uartProcessIRQ>
1a0001d8:	bd08      	pop	{r3, pc}
1a0001da:	bf00      	nop
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <ManejadorEventosBroadcast>:

static int estadoBroadcast	  = sBROADCAST_IDLE;

void ManejadorEventosBroadcast (Evento_t * evn){

	switch(estadoBroadcast){
1a000300:	4b04      	ldr	r3, [pc, #16]	; (1a000314 <ManejadorEventosBroadcast+0x14>)
1a000302:	681b      	ldr	r3, [r3, #0]
1a000304:	b923      	cbnz	r3, 1a000310 <ManejadorEventosBroadcast+0x10>
//-----------------------------------------------------------------------------
	case sBROADCAST_IDLE:
		switch(evn->signal){
1a000306:	6843      	ldr	r3, [r0, #4]
1a000308:	b913      	cbnz	r3, 1a000310 <ManejadorEventosBroadcast+0x10>
		case SIG_MODULO_INICIAR:
			estadoBroadcast = sBROADCAST_NORMAL;
1a00030a:	2201      	movs	r2, #1
1a00030c:	4b01      	ldr	r3, [pc, #4]	; (1a000314 <ManejadorEventosBroadcast+0x14>)
1a00030e:	601a      	str	r2, [r3, #0]
1a000310:	4770      	bx	lr
1a000312:	bf00      	nop
1a000314:	10000140 	.word	0x10000140

1a000318 <LedInit>:
Led vectorLeds[MAX_LEDS];
static int nLeds = 0;

void LedInit ( Led * l, gpioMap_t gpioInicializado )
{
	l->Led	 	= gpioInicializado;
1a000318:	7001      	strb	r1, [r0, #0]
	l->estado 	= sApagado;
1a00031a:	2300      	movs	r3, #0
1a00031c:	6043      	str	r3, [r0, #4]
	l->idLed	= nLeds++;
1a00031e:	4a03      	ldr	r2, [pc, #12]	; (1a00032c <LedInit+0x14>)
1a000320:	6813      	ldr	r3, [r2, #0]
1a000322:	1c59      	adds	r1, r3, #1
1a000324:	6011      	str	r1, [r2, #0]
1a000326:	6083      	str	r3, [r0, #8]
1a000328:	4770      	bx	lr
1a00032a:	bf00      	nop
1a00032c:	10000144 	.word	0x10000144

1a000330 <LedsInit>:
}

void LedsInit ( Modulo_t * pModulo )
{
1a000330:	b510      	push	{r4, lr}
	LedInit( &vectorLeds[0], LEDB );	//LEDR,  LEDG,  LEDB,  LED1,  LED2,  LED3,
1a000332:	4c0a      	ldr	r4, [pc, #40]	; (1a00035c <LedsInit+0x2c>)
1a000334:	4620      	mov	r0, r4
1a000336:	212a      	movs	r1, #42	; 0x2a
1a000338:	f7ff ffee 	bl	1a000318 <LedInit>
	LedInit( &vectorLeds[1], LED1 );	//LEDR,  LEDG,  LEDB,  LED1,  LED2,  LED3,
1a00033c:	f104 000c 	add.w	r0, r4, #12
1a000340:	212b      	movs	r1, #43	; 0x2b
1a000342:	f7ff ffe9 	bl	1a000318 <LedInit>
	LedInit( &vectorLeds[2], LED2 );	//LEDR,  LEDG,  LEDB,  LED1,  LED2,  LED3,
1a000346:	f104 0018 	add.w	r0, r4, #24
1a00034a:	212c      	movs	r1, #44	; 0x2c
1a00034c:	f7ff ffe4 	bl	1a000318 <LedInit>
	LedInit( &vectorLeds[3], LED3 );	//LEDR,  LEDG,  LEDB,  LED1,  LED2,  LED3,
1a000350:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000354:	212d      	movs	r1, #45	; 0x2d
1a000356:	f7ff ffdf 	bl	1a000318 <LedInit>
1a00035a:	bd10      	pop	{r4, pc}
1a00035c:	10005050 	.word	0x10005050

1a000360 <DriverLeds>:
}

static Modulo_t * mod;

void DriverLeds ( Evento_t *evn )
{
1a000360:	b510      	push	{r4, lr}
	int i;
	switch( evn->signal )
1a000362:	6843      	ldr	r3, [r0, #4]
1a000364:	2b02      	cmp	r3, #2
1a000366:	d00d      	beq.n	1a000384 <DriverLeds+0x24>
1a000368:	2b03      	cmp	r3, #3
1a00036a:	d012      	beq.n	1a000392 <DriverLeds+0x32>
1a00036c:	b9bb      	cbnz	r3, 1a00039e <DriverLeds+0x3e>
	{
		case SIG_MODULO_INICIAR:
			mod = (Modulo_t *) evn->receptor;
1a00036e:	6800      	ldr	r0, [r0, #0]
1a000370:	4c0b      	ldr	r4, [pc, #44]	; (1a0003a0 <DriverLeds+0x40>)
1a000372:	6020      	str	r0, [r4, #0]
			LedsInit(mod);
1a000374:	f7ff ffdc 	bl	1a000330 <LedsInit>
			//timerArmarRepetitivo(mod, mod->periodo);
			timerArmarUnico(mod, mod->periodo);
1a000378:	6823      	ldr	r3, [r4, #0]
1a00037a:	4618      	mov	r0, r3
1a00037c:	68d9      	ldr	r1, [r3, #12]
1a00037e:	f000 fad7 	bl	1a000930 <timerArmarUnico>
			break;
1a000382:	bd10      	pop	{r4, pc}

		case SIG_BOTON_APRETADO:
			gpioWrite( LEDB + evn->valor , ON );
1a000384:	6880      	ldr	r0, [r0, #8]
1a000386:	302a      	adds	r0, #42	; 0x2a
1a000388:	b2c0      	uxtb	r0, r0
1a00038a:	2101      	movs	r1, #1
1a00038c:	f004 f91a 	bl	1a0045c4 <gpioWrite>
			break;
1a000390:	bd10      	pop	{r4, pc}

		case SIG_BOTON_LIBERADO:
			gpioWrite( LEDB + evn->valor , OFF );
1a000392:	6880      	ldr	r0, [r0, #8]
1a000394:	302a      	adds	r0, #42	; 0x2a
1a000396:	b2c0      	uxtb	r0, r0
1a000398:	2100      	movs	r1, #0
1a00039a:	f004 f913 	bl	1a0045c4 <gpioWrite>
1a00039e:	bd10      	pop	{r4, pc}
1a0003a0:	10000148 	.word	0x10000148

1a0003a4 <QMPool_init>:
* The following example illustrates how to invoke QMPool_init():
* @include qmp_init.c
*/
void QMPool_init(QMPool * const me, void * const poolSto,
                 uint_fast32_t poolSize, uint_fast16_t blockSize)
{
1a0003a4:	b4f0      	push	{r4, r5, r6, r7}
    QFreeBlock *fb;
    uint_fast16_t nblocks;
	
    me->free_head = poolSto;
1a0003a6:	6001      	str	r1, [r0, #0]

    /* round up the blockSize to fit an integer # free blocks, no division */
    me->blockSize = (QMPoolSize)sizeof(QFreeBlock);  /* start with just one */
1a0003a8:	2404      	movs	r4, #4
1a0003aa:	8184      	strh	r4, [r0, #12]
    nblocks = (uint_fast16_t)1;/* #free blocks that fit in one memory block */
1a0003ac:	2601      	movs	r6, #1
    while (me->blockSize < (QMPoolSize)blockSize) {
1a0003ae:	e002      	b.n	1a0003b6 <QMPool_init+0x12>
        me->blockSize += (QMPoolSize)sizeof(QFreeBlock);
1a0003b0:	3404      	adds	r4, #4
1a0003b2:	8184      	strh	r4, [r0, #12]
        ++nblocks;
1a0003b4:	3601      	adds	r6, #1
    me->free_head = poolSto;

    /* round up the blockSize to fit an integer # free blocks, no division */
    me->blockSize = (QMPoolSize)sizeof(QFreeBlock);  /* start with just one */
    nblocks = (uint_fast16_t)1;/* #free blocks that fit in one memory block */
    while (me->blockSize < (QMPoolSize)blockSize) {
1a0003b6:	8984      	ldrh	r4, [r0, #12]
1a0003b8:	b29d      	uxth	r5, r3
1a0003ba:	42ac      	cmp	r4, r5
1a0003bc:	d3f8      	bcc.n	1a0003b0 <QMPool_init+0xc>
        me->blockSize += (QMPoolSize)sizeof(QFreeBlock);
        ++nblocks;
    }
    blockSize = (uint_fast16_t)me->blockSize; /* round-up to nearest block */
1a0003be:	4627      	mov	r7, r4

    /* chain all blocks together in a free-list... */
    poolSize -= (uint_fast32_t)blockSize; /* don't count the last block */
1a0003c0:	1b14      	subs	r4, r2, r4
    me->nTot  = (QMPoolCtr)1;    /* the last block already in the pool */
1a0003c2:	2301      	movs	r3, #1
1a0003c4:	81c3      	strh	r3, [r0, #14]
    fb = (QFreeBlock *)me->free_head; /* start at the head of the free list */
1a0003c6:	6803      	ldr	r3, [r0, #0]

    /* chain all blocks together in a free-list... */
    while (poolSize >= (uint_fast32_t)blockSize) {
1a0003c8:	e007      	b.n	1a0003da <QMPool_init+0x36>
        fb->next = &QF_PTR_AT_(fb, nblocks);/*point next link to next block */
1a0003ca:	eb03 0286 	add.w	r2, r3, r6, lsl #2
1a0003ce:	601a      	str	r2, [r3, #0]
        fb = fb->next;           /* advance to the next block */
1a0003d0:	681b      	ldr	r3, [r3, #0]
        poolSize -= (uint_fast32_t)blockSize; /* reduce available pool size */
1a0003d2:	1be4      	subs	r4, r4, r7
        ++me->nTot;              /* increment the number of blocks so far */
1a0003d4:	89c5      	ldrh	r5, [r0, #14]
1a0003d6:	3501      	adds	r5, #1
1a0003d8:	81c5      	strh	r5, [r0, #14]
    poolSize -= (uint_fast32_t)blockSize; /* don't count the last block */
    me->nTot  = (QMPoolCtr)1;    /* the last block already in the pool */
    fb = (QFreeBlock *)me->free_head; /* start at the head of the free list */

    /* chain all blocks together in a free-list... */
    while (poolSize >= (uint_fast32_t)blockSize) {
1a0003da:	42bc      	cmp	r4, r7
1a0003dc:	d2f5      	bcs.n	1a0003ca <QMPool_init+0x26>
        fb = fb->next;           /* advance to the next block */
        poolSize -= (uint_fast32_t)blockSize; /* reduce available pool size */
        ++me->nTot;              /* increment the number of blocks so far */
    }

    fb->next  = (QFreeBlock *)0; /* the last link points to NULL */
1a0003de:	2200      	movs	r2, #0
1a0003e0:	601a      	str	r2, [r3, #0]
    me->nFree = me->nTot;        /* all blocks are free */
1a0003e2:	89c2      	ldrh	r2, [r0, #14]
1a0003e4:	8202      	strh	r2, [r0, #16]
    me->nMin  = me->nTot;        /* the minimum number of free blocks */
1a0003e6:	8242      	strh	r2, [r0, #18]
    me->start = poolSto;         /* the original start this pool buffer */
1a0003e8:	6041      	str	r1, [r0, #4]
    me->end   = fb;              /* the last block in this pool */
1a0003ea:	6083      	str	r3, [r0, #8]
}
1a0003ec:	bcf0      	pop	{r4, r5, r6, r7}
1a0003ee:	4770      	bx	lr

1a0003f0 <QMPools_inicializar>:
// Tamao chico
static uint8_t mem_for_small_pool[SMALL_MEM_POOL_SPACE * BIG_MEM_POOL_BLOCK_QTY];  // Small pool storage (large qty blocks, of small space)
QMPool mem_pool_small;														       // Small pool ctrl-struct


void QMPools_inicializar(void){
1a0003f0:	b508      	push	{r3, lr}
	//Inicializacin del Pool grande
	QMPool_init(&mem_pool_small,
1a0003f2:	4804      	ldr	r0, [pc, #16]	; (1a000404 <QMPools_inicializar+0x14>)
1a0003f4:	4904      	ldr	r1, [pc, #16]	; (1a000408 <QMPools_inicializar+0x18>)
1a0003f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
1a0003fa:	2340      	movs	r3, #64	; 0x40
1a0003fc:	f7ff ffd2 	bl	1a0003a4 <QMPool_init>
1a000400:	bd08      	pop	{r3, pc}
1a000402:	bf00      	nop
1a000404:	100050a8 	.word	0x100050a8
1a000408:	1000014c 	.word	0x1000014c

1a00040c <ModuleDinamicMemory_initialize>:

void ModuleDinamicMemory_initialize( Module_Data_t *obj , uint32_t MaxLength, xQueueSendFCN xQueueSendFCN,
		xQueueSendFromISRFCN xQueueSendFromISRFCN, xQueueReceiveFCN xQueueReceiveFCN, xQueueCreateFCN xQueueCreateFCN,
		 MemoryAllocFCN MemoryAllocFCN,MemoryFreeFCN MemoryFreeFCN, Add_IncommingFrameFCN Add_IncommingFrameFCN){

	obj->xMaxStringLength = MaxLength;
1a00040c:	7101      	strb	r1, [r0, #4]
	obj->xQueueCreateFunction =xQueueCreateFCN;
1a00040e:	9901      	ldr	r1, [sp, #4]
1a000410:	61c1      	str	r1, [r0, #28]
	obj->xQueueSendFunction = xQueueSendFCN;
1a000412:	6082      	str	r2, [r0, #8]
	obj->xQueueSendFromISRFunction = xQueueSendFromISRFCN;
1a000414:	60c3      	str	r3, [r0, #12]
	obj->xQueueReceiveFunction = xQueueReceiveFCN;
1a000416:	9b00      	ldr	r3, [sp, #0]
1a000418:	6103      	str	r3, [r0, #16]
	obj->MemoryAllocFunction = MemoryAllocFCN;
1a00041a:	9b02      	ldr	r3, [sp, #8]
1a00041c:	6143      	str	r3, [r0, #20]
	obj->MemoryFreeFunction = MemoryFreeFCN;
1a00041e:	9b03      	ldr	r3, [sp, #12]
1a000420:	6183      	str	r3, [r0, #24]
	obj->Add_IncommingFrameFunction = Add_IncommingFrameFCN;
1a000422:	9b04      	ldr	r3, [sp, #16]
1a000424:	6203      	str	r3, [r0, #32]
1a000426:	4770      	bx	lr

1a000428 <ModuleDinamicMemory_send2>:
}

void ModuleDinamicMemory_send2( Module_Data_t *obj ,void *PcStringToSend, uint8_t Isr, long * const xHigherPriorityTaskWoken, void * pbuf ,char * XpointerQueue, uint32_t portMaxDelay){
1a000428:	b570      	push	{r4, r5, r6, lr}
1a00042a:	b082      	sub	sp, #8
1a00042c:	4604      	mov	r4, r0
1a00042e:	9101      	str	r1, [sp, #4]
1a000430:	4615      	mov	r5, r2
1a000432:	461e      	mov	r6, r3
	if(PcStringToSend != NULL) strcpy(PcStringToSend ,pbuf);
1a000434:	b119      	cbz	r1, 1a00043e <ModuleDinamicMemory_send2+0x16>
1a000436:	4608      	mov	r0, r1
1a000438:	9906      	ldr	r1, [sp, #24]
1a00043a:	f005 f933 	bl	1a0056a4 <strcpy>

	/*Si uso el enviar en una isr*/
	if(Isr) obj->xQueueSendFromISRFunction(XpointerQueue ,&PcStringToSend,xHigherPriorityTaskWoken, 0);
1a00043e:	b135      	cbz	r5, 1a00044e <ModuleDinamicMemory_send2+0x26>
1a000440:	68e4      	ldr	r4, [r4, #12]
1a000442:	9807      	ldr	r0, [sp, #28]
1a000444:	a901      	add	r1, sp, #4
1a000446:	4632      	mov	r2, r6
1a000448:	2300      	movs	r3, #0
1a00044a:	47a0      	blx	r4
1a00044c:	e005      	b.n	1a00045a <ModuleDinamicMemory_send2+0x32>
	else  obj->xQueueSendFunction(XpointerQueue ,PcStringToSend,portMaxDelay, 0);
1a00044e:	68a4      	ldr	r4, [r4, #8]
1a000450:	9807      	ldr	r0, [sp, #28]
1a000452:	9901      	ldr	r1, [sp, #4]
1a000454:	9a08      	ldr	r2, [sp, #32]
1a000456:	2300      	movs	r3, #0
1a000458:	47a0      	blx	r4
}
1a00045a:	b002      	add	sp, #8
1a00045c:	bd70      	pop	{r4, r5, r6, pc}
1a00045e:	bf00      	nop

1a000460 <ModuleDinamicMemory_receive>:

void  ModuleDinamicMemory_receive(Module_Data_t *obj ,void * XpointerQueue, void * Frame_parameters, uint32_t portMaxDelay){
1a000460:	b510      	push	{r4, lr}

	//char* pbuffer; /*Dato recibido*/
	obj->xQueueReceiveFunction(XpointerQueue , Frame_parameters, portMaxDelay );
1a000462:	6904      	ldr	r4, [r0, #16]
1a000464:	4608      	mov	r0, r1
1a000466:	4611      	mov	r1, r2
1a000468:	461a      	mov	r2, r3
1a00046a:	47a0      	blx	r4
1a00046c:	bd10      	pop	{r4, pc}
1a00046e:	bf00      	nop

1a000470 <TaskService>:

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea  | LED seq change
 =================================================================================*/

void TaskService( void* taskParmPtr ){
1a000470:	b508      	push	{r3, lr}
	while(TRUE) {
		/*Notifica que llego trama Buena*/
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
1a000472:	2000      	movs	r0, #0
1a000474:	4601      	mov	r1, r0
1a000476:	4602      	mov	r2, r0
1a000478:	f04f 33ff 	mov.w	r3, #4294967295
1a00047c:	f002 f9d0 	bl	1a002820 <xTaskNotifyWait>
		gpioWrite(LEDB, ON);
1a000480:	202a      	movs	r0, #42	; 0x2a
1a000482:	2101      	movs	r1, #1
1a000484:	f004 f89e 	bl	1a0045c4 <gpioWrite>
		Service(&ModuleData);
1a000488:	4803      	ldr	r0, [pc, #12]	; (1a000498 <TaskService+0x28>)
1a00048a:	f000 fd2f 	bl	1a000eec <Service>
		gpioWrite(LEDB, OFF);
1a00048e:	202a      	movs	r0, #42	; 0x2a
1a000490:	2100      	movs	r1, #0
1a000492:	f004 f897 	bl	1a0045c4 <gpioWrite>
	}
1a000496:	e7ec      	b.n	1a000472 <TaskService+0x2>
1a000498:	10005154 	.word	0x10005154

1a00049c <Task_ToMayusculas_OP0>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea Mayusculizar |
 =================================================================================*/
void Task_ToMayusculas_OP0( void* taskParmPtr ){
1a00049c:	b510      	push	{r4, lr}
1a00049e:	b088      	sub	sp, #32
	Frame_parameters_t Frame_parameters;
	while(1){
		ModuleDinamicMemory_receive(&ModuleData, xPointerQueue_OP0,&Frame_parameters, portMAX_DELAY);
1a0004a0:	4c0c      	ldr	r4, [pc, #48]	; (1a0004d4 <Task_ToMayusculas_OP0+0x38>)
1a0004a2:	4620      	mov	r0, r4
1a0004a4:	4b0c      	ldr	r3, [pc, #48]	; (1a0004d8 <Task_ToMayusculas_OP0+0x3c>)
1a0004a6:	6819      	ldr	r1, [r3, #0]
1a0004a8:	aa05      	add	r2, sp, #20
1a0004aa:	f04f 33ff 	mov.w	r3, #4294967295
1a0004ae:	f7ff ffd7 	bl	1a000460 <ModuleDinamicMemory_receive>
		packetToUpper((Frame_parameters.BufferAux));
1a0004b2:	9806      	ldr	r0, [sp, #24]
1a0004b4:	f000 fc24 	bl	1a000d00 <packetToUpper>
		// Enviar a cola de TaskTxUARt
		ModuleDinamicMemory_send2(&ModuleData,&Frame_parameters,0,NULL,NULL, xPointerQueue_3,portMAX_DELAY);
1a0004b8:	2300      	movs	r3, #0
1a0004ba:	9300      	str	r3, [sp, #0]
1a0004bc:	4a07      	ldr	r2, [pc, #28]	; (1a0004dc <Task_ToMayusculas_OP0+0x40>)
1a0004be:	6812      	ldr	r2, [r2, #0]
1a0004c0:	9201      	str	r2, [sp, #4]
1a0004c2:	f04f 32ff 	mov.w	r2, #4294967295
1a0004c6:	9202      	str	r2, [sp, #8]
1a0004c8:	4620      	mov	r0, r4
1a0004ca:	a905      	add	r1, sp, #20
1a0004cc:	461a      	mov	r2, r3
1a0004ce:	f7ff ffab 	bl	1a000428 <ModuleDinamicMemory_send2>
	}
1a0004d2:	e7e5      	b.n	1a0004a0 <Task_ToMayusculas_OP0+0x4>
1a0004d4:	10005154 	.word	0x10005154
1a0004d8:	10005184 	.word	0x10005184
1a0004dc:	100050cc 	.word	0x100050cc

1a0004e0 <Task_ToMinusculas_OP1>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea Minusculizar |
 =================================================================================*/
void Task_ToMinusculas_OP1( void* taskParmPtr ){
1a0004e0:	b510      	push	{r4, lr}
1a0004e2:	b088      	sub	sp, #32
	Frame_parameters_t Frame_parameters;
	while(1){
		ModuleDinamicMemory_receive(&ModuleData, xPointerQueue_OP1,&Frame_parameters, portMAX_DELAY);
1a0004e4:	4c0c      	ldr	r4, [pc, #48]	; (1a000518 <Task_ToMinusculas_OP1+0x38>)
1a0004e6:	4620      	mov	r0, r4
1a0004e8:	4b0c      	ldr	r3, [pc, #48]	; (1a00051c <Task_ToMinusculas_OP1+0x3c>)
1a0004ea:	6819      	ldr	r1, [r3, #0]
1a0004ec:	aa05      	add	r2, sp, #20
1a0004ee:	f04f 33ff 	mov.w	r3, #4294967295
1a0004f2:	f7ff ffb5 	bl	1a000460 <ModuleDinamicMemory_receive>
		packetToLower((Frame_parameters.BufferAux));
1a0004f6:	9806      	ldr	r0, [sp, #24]
1a0004f8:	f000 fbe6 	bl	1a000cc8 <packetToLower>
		// Enviar a cola de TaskTxUARt
		ModuleDinamicMemory_send2(&ModuleData,&Frame_parameters,0,NULL,NULL, xPointerQueue_3,portMAX_DELAY);
1a0004fc:	2300      	movs	r3, #0
1a0004fe:	9300      	str	r3, [sp, #0]
1a000500:	4a07      	ldr	r2, [pc, #28]	; (1a000520 <Task_ToMinusculas_OP1+0x40>)
1a000502:	6812      	ldr	r2, [r2, #0]
1a000504:	9201      	str	r2, [sp, #4]
1a000506:	f04f 32ff 	mov.w	r2, #4294967295
1a00050a:	9202      	str	r2, [sp, #8]
1a00050c:	4620      	mov	r0, r4
1a00050e:	a905      	add	r1, sp, #20
1a000510:	461a      	mov	r2, r3
1a000512:	f7ff ff89 	bl	1a000428 <ModuleDinamicMemory_send2>
	}
1a000516:	e7e5      	b.n	1a0004e4 <Task_ToMinusculas_OP1+0x4>
1a000518:	10005154 	.word	0x10005154
1a00051c:	10005180 	.word	0x10005180
1a000520:	100050cc 	.word	0x100050cc

1a000524 <Task_ReportStack_OP2>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea Reportar stack disponible |
 =================================================================================*/
void Task_ReportStack_OP2( void* taskParmPtr ){
1a000524:	b508      	push	{r3, lr}
	while(1){
		Report(&ModuleData,xPointerQueue_OP2,STACK_);
1a000526:	4803      	ldr	r0, [pc, #12]	; (1a000534 <Task_ReportStack_OP2+0x10>)
1a000528:	4b03      	ldr	r3, [pc, #12]	; (1a000538 <Task_ReportStack_OP2+0x14>)
1a00052a:	6819      	ldr	r1, [r3, #0]
1a00052c:	2200      	movs	r2, #0
1a00052e:	f000 fd65 	bl	1a000ffc <Report>
	}
1a000532:	e7f8      	b.n	1a000526 <Task_ReportStack_OP2+0x2>
1a000534:	10005154 	.word	0x10005154
1a000538:	100050c4 	.word	0x100050c4

1a00053c <Task_ReportHeap_OP3>:
}
/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea Reportar heap disponible |
 =================================================================================*/
void Task_ReportHeap_OP3( void* taskParmPtr ){
1a00053c:	b508      	push	{r3, lr}
	while(1){
		Report(&ModuleData,xPointerQueue_OP3,HEAP_);
1a00053e:	4803      	ldr	r0, [pc, #12]	; (1a00054c <Task_ReportHeap_OP3+0x10>)
1a000540:	4b03      	ldr	r3, [pc, #12]	; (1a000550 <Task_ReportHeap_OP3+0x14>)
1a000542:	6819      	ldr	r1, [r3, #0]
1a000544:	2201      	movs	r2, #1
1a000546:	f000 fd59 	bl	1a000ffc <Report>
	}
1a00054a:	e7f8      	b.n	1a00053e <Task_ReportHeap_OP3+0x2>
1a00054c:	10005154 	.word	0x10005154
1a000550:	100050d4 	.word	0x100050d4

1a000554 <Task_OP4>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea Reportar heap disponible |
 =================================================================================*/
void Task_OP4( void* taskParmPtr ){
1a000554:	b580      	push	{r7, lr}
1a000556:	b084      	sub	sp, #16
	static Frame_parameters_t Frame_parameters;
	while(1){
		ModuleDinamicMemory_receive(&ModuleData, xPointerQueue_OP4,&Frame_parameters, portMAX_DELAY);
1a000558:	4d17      	ldr	r5, [pc, #92]	; (1a0005b8 <Task_OP4+0x64>)
1a00055a:	4c18      	ldr	r4, [pc, #96]	; (1a0005bc <Task_OP4+0x68>)
1a00055c:	4628      	mov	r0, r5
1a00055e:	4b18      	ldr	r3, [pc, #96]	; (1a0005c0 <Task_OP4+0x6c>)
1a000560:	6819      	ldr	r1, [r3, #0]
1a000562:	4622      	mov	r2, r4
1a000564:	f04f 33ff 	mov.w	r3, #4294967295
1a000568:	f7ff ff7a 	bl	1a000460 <ModuleDinamicMemory_receive>


		Frame_parameters.Token->t_InitConvert =cyclesCounterToUs(*_DWT_CYCCNT);
1a00056c:	68a7      	ldr	r7, [r4, #8]
1a00056e:	4e15      	ldr	r6, [pc, #84]	; (1a0005c4 <Task_OP4+0x70>)
1a000570:	6833      	ldr	r3, [r6, #0]
1a000572:	6818      	ldr	r0, [r3, #0]
1a000574:	f003 fce0 	bl	1a003f38 <cyclesCounterToUs>
1a000578:	eebc 0ac0 	vcvt.u32.f32	s0, s0
1a00057c:	ed87 0a05 	vstr	s0, [r7, #20]
		packetToUpper((Frame_parameters.Token->PayLoad));
1a000580:	68a3      	ldr	r3, [r4, #8]
1a000582:	6898      	ldr	r0, [r3, #8]
1a000584:	f000 fbbc 	bl	1a000d00 <packetToUpper>
		Frame_parameters.Token->t_EndConvert = cyclesCounterToUs(*_DWT_CYCCNT);
1a000588:	68a7      	ldr	r7, [r4, #8]
1a00058a:	6833      	ldr	r3, [r6, #0]
1a00058c:	6818      	ldr	r0, [r3, #0]
1a00058e:	f003 fcd3 	bl	1a003f38 <cyclesCounterToUs>
1a000592:	eebc 0ac0 	vcvt.u32.f32	s0, s0
1a000596:	ed87 0a06 	vstr	s0, [r7, #24]
		// Enviar a cola de TaskTxUARt
		ModuleDinamicMemory_send2(&ModuleData,&Frame_parameters,0,NULL,NULL, xPointerQueue_3,portMAX_DELAY);
1a00059a:	2300      	movs	r3, #0
1a00059c:	9300      	str	r3, [sp, #0]
1a00059e:	4a0a      	ldr	r2, [pc, #40]	; (1a0005c8 <Task_OP4+0x74>)
1a0005a0:	6812      	ldr	r2, [r2, #0]
1a0005a2:	9201      	str	r2, [sp, #4]
1a0005a4:	f04f 32ff 	mov.w	r2, #4294967295
1a0005a8:	9202      	str	r2, [sp, #8]
1a0005aa:	4628      	mov	r0, r5
1a0005ac:	4621      	mov	r1, r4
1a0005ae:	461a      	mov	r2, r3
1a0005b0:	f7ff ff3a 	bl	1a000428 <ModuleDinamicMemory_send2>
		//Frame_parameters.Token->Id_de_paquete ++;
	}
1a0005b4:	e7d0      	b.n	1a000558 <Task_OP4+0x4>
1a0005b6:	bf00      	nop
1a0005b8:	10005154 	.word	0x10005154
1a0005bc:	1000054c 	.word	0x1000054c
1a0005c0:	100050bc 	.word	0x100050bc
1a0005c4:	10000004 	.word	0x10000004
1a0005c8:	100050cc 	.word	0x100050cc

1a0005cc <TaskTxUart>:
}
/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea tx |
 =================================================================================*/
void TaskTxUart( void* taskParmPtr ){
1a0005cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0005d0:	b0bd      	sub	sp, #244	; 0xf4
	char Txbuffer[200];
	char *PtrSOF;
	Frame_parameters_t Frame_parameters = {0 , 0, NULL,NULL};
1a0005d2:	2300      	movs	r3, #0
1a0005d4:	f88d 301c 	strb.w	r3, [sp, #28]
1a0005d8:	f88d 301d 	strb.w	r3, [sp, #29]
1a0005dc:	9308      	str	r3, [sp, #32]
1a0005de:	9309      	str	r3, [sp, #36]	; 0x24

	while(true){

		/*Recibe por la cola*/
		ModuleDinamicMemory_receive(&ModuleData, xPointerQueue_3,&Frame_parameters, portMAX_DELAY);
1a0005e0:	4856      	ldr	r0, [pc, #344]	; (1a00073c <TaskTxUart+0x170>)
1a0005e2:	4b57      	ldr	r3, [pc, #348]	; (1a000740 <TaskTxUart+0x174>)
1a0005e4:	6819      	ldr	r1, [r3, #0]
1a0005e6:	aa07      	add	r2, sp, #28
1a0005e8:	f04f 33ff 	mov.w	r3, #4294967295
1a0005ec:	f7ff ff38 	bl	1a000460 <ModuleDinamicMemory_receive>

		gpioWrite(LED3, ON);
1a0005f0:	202d      	movs	r0, #45	; 0x2d
1a0005f2:	2101      	movs	r1, #1
1a0005f4:	f003 ffe6 	bl	1a0045c4 <gpioWrite>
		if( uartTxReady( UART_USB ) ){
1a0005f8:	2003      	movs	r0, #3
1a0005fa:	f003 fdbd 	bl	1a004178 <uartTxReady>
1a0005fe:	2800      	cmp	r0, #0
1a000600:	f000 8089 	beq.w	1a000716 <TaskTxUart+0x14a>
			PtrSOF = strchr((const char*)Frame_parameters.BufferAux,_SOF);
1a000604:	9c08      	ldr	r4, [sp, #32]
1a000606:	4620      	mov	r0, r4
1a000608:	217b      	movs	r1, #123	; 0x7b
1a00060a:	f005 f83d 	bl	1a005688 <strchr>
			Frame_parameters.Operation = *(PtrSOF +  OFFSET_OP)-'0';
1a00060e:	7843      	ldrb	r3, [r0, #1]
1a000610:	3b30      	subs	r3, #48	; 0x30
1a000612:	b2db      	uxtb	r3, r3
1a000614:	f88d 301c 	strb.w	r3, [sp, #28]
			if(Frame_parameters.Operation != OP4){
1a000618:	2b04      	cmp	r3, #4
1a00061a:	d009      	beq.n	1a000630 <TaskTxUart+0x64>
				sprintf( Txbuffer, "%s\r\n",(Frame_parameters.BufferAux));
1a00061c:	a80a      	add	r0, sp, #40	; 0x28
1a00061e:	4949      	ldr	r1, [pc, #292]	; (1a000744 <TaskTxUart+0x178>)
1a000620:	4622      	mov	r2, r4
1a000622:	f005 f80d 	bl	1a005640 <siprintf>
				uartWriteString(UART_USB,Txbuffer);
1a000626:	2003      	movs	r0, #3
1a000628:	a90a      	add	r1, sp, #40	; 0x28
1a00062a:	f003 fe11 	bl	1a004250 <uartWriteString>
1a00062e:	e072      	b.n	1a000716 <TaskTxUart+0x14a>
			}
			else{
				snprintf( Txbuffer,100, "\r\nPerformances:\r\n05%s ID:%d\r\nTiempos en us:\r\nTsof:%lu Teof:%lu Ticonv:%lu Teconv:%lu Tstx:%lu",(Frame_parameters.Token->PayLoad),Frame_parameters.Token->Id_de_paquete, Frame_parameters.Token->t_sof, Frame_parameters.Token->t_eof,Frame_parameters.Token->t_InitConvert,Frame_parameters.Token->t_EndConvert, (Frame_parameters.Token->t_InitTx = cyclesCounterToUs(*_DWT_CYCCNT)));
1a000630:	9c09      	ldr	r4, [sp, #36]	; 0x24
1a000632:	68a6      	ldr	r6, [r4, #8]
1a000634:	f8d4 b004 	ldr.w	fp, [r4, #4]
1a000638:	f8d4 a00c 	ldr.w	sl, [r4, #12]
1a00063c:	f8d4 9010 	ldr.w	r9, [r4, #16]
1a000640:	f8d4 8014 	ldr.w	r8, [r4, #20]
1a000644:	69a7      	ldr	r7, [r4, #24]
1a000646:	4d40      	ldr	r5, [pc, #256]	; (1a000748 <TaskTxUart+0x17c>)
1a000648:	682b      	ldr	r3, [r5, #0]
1a00064a:	6818      	ldr	r0, [r3, #0]
1a00064c:	f003 fc74 	bl	1a003f38 <cyclesCounterToUs>
1a000650:	eefc 7ac0 	vcvt.u32.f32	s15, s0
1a000654:	edc4 7a07 	vstr	s15, [r4, #28]
1a000658:	f8cd b000 	str.w	fp, [sp]
1a00065c:	f8cd a004 	str.w	sl, [sp, #4]
1a000660:	f8cd 9008 	str.w	r9, [sp, #8]
1a000664:	f8cd 800c 	str.w	r8, [sp, #12]
1a000668:	9704      	str	r7, [sp, #16]
1a00066a:	edcd 7a05 	vstr	s15, [sp, #20]
1a00066e:	a80a      	add	r0, sp, #40	; 0x28
1a000670:	2164      	movs	r1, #100	; 0x64
1a000672:	4a36      	ldr	r2, [pc, #216]	; (1a00074c <TaskTxUart+0x180>)
1a000674:	4633      	mov	r3, r6
1a000676:	f004 ffb1 	bl	1a0055dc <sniprintf>
				uartWriteString(UART_USB,Txbuffer);
1a00067a:	2003      	movs	r0, #3
1a00067c:	a90a      	add	r1, sp, #40	; 0x28
1a00067e:	f003 fde7 	bl	1a004250 <uartWriteString>
				memset(Txbuffer,0,sizeof(Txbuffer));
1a000682:	24c8      	movs	r4, #200	; 0xc8
1a000684:	a80a      	add	r0, sp, #40	; 0x28
1a000686:	2100      	movs	r1, #0
1a000688:	4622      	mov	r2, r4
1a00068a:	f004 ff9e 	bl	1a0055ca <memset>
				snprintf( Txbuffer,100, " Tetx:%lu\r\n",(Frame_parameters.Token->t_EndTx = cyclesCounterToUs(*_DWT_CYCCNT)));
1a00068e:	9e09      	ldr	r6, [sp, #36]	; 0x24
1a000690:	682b      	ldr	r3, [r5, #0]
1a000692:	6818      	ldr	r0, [r3, #0]
1a000694:	f003 fc50 	bl	1a003f38 <cyclesCounterToUs>
1a000698:	eefc 7ac0 	vcvt.u32.f32	s15, s0
1a00069c:	ee17 3a90 	vmov	r3, s15
1a0006a0:	edc6 7a08 	vstr	s15, [r6, #32]
1a0006a4:	a80a      	add	r0, sp, #40	; 0x28
1a0006a6:	2164      	movs	r1, #100	; 0x64
1a0006a8:	4a29      	ldr	r2, [pc, #164]	; (1a000750 <TaskTxUart+0x184>)
1a0006aa:	f004 ff97 	bl	1a0055dc <sniprintf>
				uartWriteString(UART_USB,Txbuffer);
1a0006ae:	2003      	movs	r0, #3
1a0006b0:	a90a      	add	r1, sp, #40	; 0x28
1a0006b2:	f003 fdcd 	bl	1a004250 <uartWriteString>
				memset(Txbuffer,0,sizeof(Txbuffer));
1a0006b6:	a80a      	add	r0, sp, #40	; 0x28
1a0006b8:	2100      	movs	r1, #0
1a0006ba:	4622      	mov	r2, r4
1a0006bc:	f004 ff85 	bl	1a0055ca <memset>
				snprintf( Txbuffer,72, "[TimeProcPack] : %lu\r\n[TimeProcMayus] : %lu\r\n[TxTimeProc] : %lu\r\n",(Frame_parameters.Token->t_eof),(Frame_parameters.Token->t_EndConvert -Frame_parameters.Token->t_InitConvert), (Frame_parameters.Token->t_EndTx -Frame_parameters.Token->t_InitTx ) );
1a0006c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0006c2:	6999      	ldr	r1, [r3, #24]
1a0006c4:	695d      	ldr	r5, [r3, #20]
1a0006c6:	6a1a      	ldr	r2, [r3, #32]
1a0006c8:	69d8      	ldr	r0, [r3, #28]
1a0006ca:	691b      	ldr	r3, [r3, #16]
1a0006cc:	1b49      	subs	r1, r1, r5
1a0006ce:	9100      	str	r1, [sp, #0]
1a0006d0:	1a12      	subs	r2, r2, r0
1a0006d2:	9201      	str	r2, [sp, #4]
1a0006d4:	a80a      	add	r0, sp, #40	; 0x28
1a0006d6:	2148      	movs	r1, #72	; 0x48
1a0006d8:	4a1e      	ldr	r2, [pc, #120]	; (1a000754 <TaskTxUart+0x188>)
1a0006da:	f004 ff7f 	bl	1a0055dc <sniprintf>
				uartWriteString(UART_USB,Txbuffer);
1a0006de:	2003      	movs	r0, #3
1a0006e0:	a90a      	add	r1, sp, #40	; 0x28
1a0006e2:	f003 fdb5 	bl	1a004250 <uartWriteString>
				memset(Txbuffer,0,sizeof(Txbuffer));
1a0006e6:	a80a      	add	r0, sp, #40	; 0x28
1a0006e8:	2100      	movs	r1, #0
1a0006ea:	4622      	mov	r2, r4
1a0006ec:	f004 ff6d 	bl	1a0055ca <memset>
				snprintf( Txbuffer,72, "[sizePack] : %d\r\n[sizemem] : %u \r\n",(strlen(Frame_parameters.BufferAux)),sizeof(Token_t) );
1a0006f0:	9808      	ldr	r0, [sp, #32]
1a0006f2:	f004 ffdf 	bl	1a0056b4 <strlen>
1a0006f6:	4603      	mov	r3, r0
1a0006f8:	222c      	movs	r2, #44	; 0x2c
1a0006fa:	9200      	str	r2, [sp, #0]
1a0006fc:	a80a      	add	r0, sp, #40	; 0x28
1a0006fe:	2148      	movs	r1, #72	; 0x48
1a000700:	4a15      	ldr	r2, [pc, #84]	; (1a000758 <TaskTxUart+0x18c>)
1a000702:	f004 ff6b 	bl	1a0055dc <sniprintf>
				uartWriteString(UART_USB,Txbuffer);
1a000706:	2003      	movs	r0, #3
1a000708:	a90a      	add	r1, sp, #40	; 0x28
1a00070a:	f003 fda1 	bl	1a004250 <uartWriteString>
				Frame_parameters.Token->Id_de_paquete ++;
1a00070e:	9a09      	ldr	r2, [sp, #36]	; 0x24
1a000710:	6853      	ldr	r3, [r2, #4]
1a000712:	3301      	adds	r3, #1
1a000714:	6053      	str	r3, [r2, #4]

			}

		}
		ModuleData.MemoryFreeFunction((Frame_parameters.BufferAux));
1a000716:	4b09      	ldr	r3, [pc, #36]	; (1a00073c <TaskTxUart+0x170>)
1a000718:	699b      	ldr	r3, [r3, #24]
1a00071a:	9808      	ldr	r0, [sp, #32]
1a00071c:	4798      	blx	r3
		gpioWrite(LED3, OFF);
1a00071e:	202d      	movs	r0, #45	; 0x2d
1a000720:	2100      	movs	r1, #0
1a000722:	f003 ff4f 	bl	1a0045c4 <gpioWrite>
		if(Frame_parameters.Operation == OP4) ModuleData.MemoryFreeFunction((Frame_parameters.Token)); //TOKEN 10.6.19
1a000726:	f89d 301c 	ldrb.w	r3, [sp, #28]
1a00072a:	2b04      	cmp	r3, #4
1a00072c:	f47f af58 	bne.w	1a0005e0 <TaskTxUart+0x14>
1a000730:	4b02      	ldr	r3, [pc, #8]	; (1a00073c <TaskTxUart+0x170>)
1a000732:	699b      	ldr	r3, [r3, #24]
1a000734:	9809      	ldr	r0, [sp, #36]	; 0x24
1a000736:	4798      	blx	r3
1a000738:	e752      	b.n	1a0005e0 <TaskTxUart+0x14>
1a00073a:	bf00      	nop
1a00073c:	10005154 	.word	0x10005154
1a000740:	100050cc 	.word	0x100050cc
1a000744:	1a005e70 	.word	0x1a005e70
1a000748:	10000004 	.word	0x10000004
1a00074c:	1a005e78 	.word	0x1a005e78
1a000750:	1a005ed8 	.word	0x1a005ed8
1a000754:	1a005ee4 	.word	0x1a005ee4
1a000758:	1a005f28 	.word	0x1a005f28

1a00075c <tiempo_boton_oprimido>:
	}
}

// TP3B - Rutina de 22.6.2019
void tiempo_boton_oprimido( TickType_t contadorTick, int TECid )
{
1a00075c:	b530      	push	{r4, r5, lr}
1a00075e:	b0a1      	sub	sp, #132	; 0x84
1a000760:	4604      	mov	r4, r0
1a000762:	460d      	mov	r5, r1
	Frame_parameters_t Frame_parameters;
	char LocalBuff[100];
 	memset( LocalBuff, 0, sizeof( LocalBuff ) );
1a000764:	a804      	add	r0, sp, #16
1a000766:	2100      	movs	r1, #0
1a000768:	2264      	movs	r2, #100	; 0x64
1a00076a:	f004 ff2e 	bl	1a0055ca <memset>
    sprintf( LocalBuff, "{6: TEC%d durante %d ms }", TECid, contadorTick / portTICK_RATE_MS );
1a00076e:	a804      	add	r0, sp, #16
1a000770:	4910      	ldr	r1, [pc, #64]	; (1a0007b4 <tiempo_boton_oprimido+0x58>)
1a000772:	462a      	mov	r2, r5
1a000774:	4623      	mov	r3, r4
1a000776:	f004 ff63 	bl	1a005640 <siprintf>
	/*Proteger datos para hacer copia local*/
	taskENTER_CRITICAL();
1a00077a:	f002 fbf1 	bl	1a002f60 <vPortEnterCritical>
		Frame_parameters.BufferAux = ModuleData.MemoryAllocFunction(sizeof(LocalBuff));
1a00077e:	4c0e      	ldr	r4, [pc, #56]	; (1a0007b8 <tiempo_boton_oprimido+0x5c>)
1a000780:	6963      	ldr	r3, [r4, #20]
1a000782:	2064      	movs	r0, #100	; 0x64
1a000784:	2100      	movs	r1, #0
1a000786:	4798      	blx	r3
1a000788:	901e      	str	r0, [sp, #120]	; 0x78
		strcpy((char*)Frame_parameters.BufferAux ,(const char*)LocalBuff);
1a00078a:	a904      	add	r1, sp, #16
1a00078c:	f004 ff8a 	bl	1a0056a4 <strcpy>
	taskEXIT_CRITICAL();
1a000790:	f002 fc08 	bl	1a002fa4 <vPortExitCritical>
	ModuleDinamicMemory_send2(&ModuleData,&Frame_parameters,0,NULL,NULL, xPointerQueue_3,portMAX_DELAY);
1a000794:	2300      	movs	r3, #0
1a000796:	9300      	str	r3, [sp, #0]
1a000798:	4a08      	ldr	r2, [pc, #32]	; (1a0007bc <tiempo_boton_oprimido+0x60>)
1a00079a:	6812      	ldr	r2, [r2, #0]
1a00079c:	9201      	str	r2, [sp, #4]
1a00079e:	f04f 32ff 	mov.w	r2, #4294967295
1a0007a2:	9202      	str	r2, [sp, #8]
1a0007a4:	4620      	mov	r0, r4
1a0007a6:	a91d      	add	r1, sp, #116	; 0x74
1a0007a8:	461a      	mov	r2, r3
1a0007aa:	f7ff fe3d 	bl	1a000428 <ModuleDinamicMemory_send2>
}
1a0007ae:	b021      	add	sp, #132	; 0x84
1a0007b0:	bd30      	pop	{r4, r5, pc}
1a0007b2:	bf00      	nop
1a0007b4:	1a005f4c 	.word	0x1a005f4c
1a0007b8:	10005154 	.word	0x10005154
1a0007bc:	100050cc 	.word	0x100050cc

1a0007c0 <CallbackRx>:


/*=================================================================================
 	 	 	 	 	 	 	 	 | Callback IT RX |
 =================================================================================*/
void CallbackRx( void *noUsado ){
1a0007c0:	b500      	push	{lr}
1a0007c2:	b083      	sub	sp, #12

	UBaseType_t uxSavedInterruptStatus;
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;

	volatile char c = uartRxRead( UART_USB );  /*Char received*/
1a0007c4:	2003      	movs	r0, #3
1a0007c6:	f003 fce3 	bl	1a004190 <uartRxRead>
1a0007ca:	f88d 0007 	strb.w	r0, [sp, #7]

	/*Funcion pertenece al driver   R6*/
	ModuleData.Add_IncommingFrameFunction(uxSavedInterruptStatus ,xHigherPriorityTaskWoken,c);
1a0007ce:	4b05      	ldr	r3, [pc, #20]	; (1a0007e4 <CallbackRx+0x24>)
1a0007d0:	6a1b      	ldr	r3, [r3, #32]
1a0007d2:	f89d 2007 	ldrb.w	r2, [sp, #7]
1a0007d6:	2000      	movs	r0, #0
1a0007d8:	4601      	mov	r1, r0
1a0007da:	4798      	blx	r3

	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
}
1a0007dc:	b003      	add	sp, #12
1a0007de:	f85d fb04 	ldr.w	pc, [sp], #4
1a0007e2:	bf00      	nop
1a0007e4:	10005154 	.word	0x10005154

1a0007e8 <main>:


// float lala = cyclesCounterToUs(*DWT_CYCCNT);
// uint32_t temp1 =0;

int main(void){
1a0007e8:	b500      	push	{lr}
1a0007ea:	b087      	sub	sp, #28

	boardConfig();
1a0007ec:	f003 ff50 	bl	1a004690 <boardInit>

	QmPoolOrMalloc = eUseMalloc ;//eUseQMPool;
1a0007f0:	2500      	movs	r5, #0
1a0007f2:	4b33      	ldr	r3, [pc, #204]	; (1a0008c0 <main+0xd8>)
1a0007f4:	701d      	strb	r5, [r3, #0]
	// temp1 = configTOTAL_HEAP_SIZE;

	// Timer para task_Medir_Performance
	*_DEMCR = *_DEMCR | 0x01000000;     // enable trace
1a0007f6:	4b33      	ldr	r3, [pc, #204]	; (1a0008c4 <main+0xdc>)
1a0007f8:	681a      	ldr	r2, [r3, #0]
1a0007fa:	6813      	ldr	r3, [r2, #0]
1a0007fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
1a000800:	6013      	str	r3, [r2, #0]
	*_LAR = 0xC5ACCE55;                // <-- added unlock access to DWT (ITM, etc.)registers
1a000802:	4b31      	ldr	r3, [pc, #196]	; (1a0008c8 <main+0xe0>)
1a000804:	681b      	ldr	r3, [r3, #0]
1a000806:	4a31      	ldr	r2, [pc, #196]	; (1a0008cc <main+0xe4>)
1a000808:	601a      	str	r2, [r3, #0]
	*_DWT_CTRL |= 1;
1a00080a:	4b31      	ldr	r3, [pc, #196]	; (1a0008d0 <main+0xe8>)
1a00080c:	681a      	ldr	r2, [r3, #0]
1a00080e:	6813      	ldr	r3, [r2, #0]
1a000810:	f043 0301 	orr.w	r3, r3, #1
1a000814:	6013      	str	r3, [r2, #0]


	/*=======Config Uart===============================*/
	uartConfig(UART_USB, 115200);
1a000816:	2003      	movs	r0, #3
1a000818:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00081c:	f003 fccc 	bl	1a0041b8 <uartInit>
	/*Callback interrupt*/
	uartCallbackSet(UART_USB, UART_RECEIVE, CallbackRx, NULL);
1a000820:	2003      	movs	r0, #3
1a000822:	4629      	mov	r1, r5
1a000824:	4a2b      	ldr	r2, [pc, #172]	; (1a0008d4 <main+0xec>)
1a000826:	462b      	mov	r3, r5
1a000828:	f003 fc4a 	bl	1a0040c0 <uartCallbackSet>
	/*Habilito todas las interrupciones de UART_USB*/
	uartInterrupt(UART_USB, true);
1a00082c:	2003      	movs	r0, #3
1a00082e:	2101      	movs	r1, #1
1a000830:	f003 fbfc 	bl	1a00402c <uartInterrupt>

	semaphoreCreateAll();
1a000834:	f000 fb16 	bl	1a000e64 <semaphoreCreateAll>
	QueueCreateAll();
1a000838:	f000 fadc 	bl	1a000df4 <QueueCreateAll>
	// Manejador de eventos TP3 - 19.6.2019
	// Timer requiere freeRTOSConfig.h con Tickhook = 1
	queEventosBaja = xQueueCreate(15, sizeof(Evento_t));
1a00083c:	200f      	movs	r0, #15
1a00083e:	210c      	movs	r1, #12
1a000840:	462a      	mov	r2, r5
1a000842:	f001 f80b 	bl	1a00185c <xQueueGenericCreate>
1a000846:	4c24      	ldr	r4, [pc, #144]	; (1a0008d8 <main+0xf0>)
1a000848:	6020      	str	r0, [r4, #0]

	// Tarea Eventos despues de TaskCreateAll() 19.6.19
	// Requiere llevar configTOTAL_HEAP_SIZE de 8x1024 a 16x1024 en
	// freeRTOSconfg.h - 19.6.2019
	TaskCreateAll();
1a00084a:	f000 fa75 	bl	1a000d38 <TaskCreateAll>
	// Creo la tarea de baja prioridad - del Framework de AC -2012
	xTaskCreate(
1a00084e:	6823      	ldr	r3, [r4, #0]
1a000850:	2401      	movs	r4, #1
1a000852:	9400      	str	r4, [sp, #0]
1a000854:	9501      	str	r5, [sp, #4]
1a000856:	4821      	ldr	r0, [pc, #132]	; (1a0008dc <main+0xf4>)
1a000858:	4921      	ldr	r1, [pc, #132]	; (1a0008e0 <main+0xf8>)
1a00085a:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
1a00085e:	f001 fc95 	bl	1a00218c <xTaskCreate>
				5 * configMINIMAL_STACK_SIZE,		/* Stack depth in words. Originally 5 18.6.19 */
				(void*) queEventosBaja,				/* Parametro de la tarea */
				tskIDLE_PRIORITY+1,				    /* Prioridad (era 2 - bajo a 1 19.6 */
				NULL );								/* Task handle. */

	QMPools_inicializar();
1a000862:	f7ff fdc5 	bl	1a0003f0 <QMPools_inicializar>


	/*Inicializar Driver memoria dinamica*/
	ModuleDinamicMemory_initialize(&ModuleData,50,xQueueGenericSend,xQueueGenericSendFromISR, xQueueReceive,xQueueGenericCreate, Memory_Get_,Memory_Free_, Add_IncommingFrame);
1a000866:	4b1f      	ldr	r3, [pc, #124]	; (1a0008e4 <main+0xfc>)
1a000868:	9300      	str	r3, [sp, #0]
1a00086a:	4b1f      	ldr	r3, [pc, #124]	; (1a0008e8 <main+0x100>)
1a00086c:	9301      	str	r3, [sp, #4]
1a00086e:	4b1f      	ldr	r3, [pc, #124]	; (1a0008ec <main+0x104>)
1a000870:	9302      	str	r3, [sp, #8]
1a000872:	4b1f      	ldr	r3, [pc, #124]	; (1a0008f0 <main+0x108>)
1a000874:	9303      	str	r3, [sp, #12]
1a000876:	4b1f      	ldr	r3, [pc, #124]	; (1a0008f4 <main+0x10c>)
1a000878:	9304      	str	r3, [sp, #16]
1a00087a:	481f      	ldr	r0, [pc, #124]	; (1a0008f8 <main+0x110>)
1a00087c:	2132      	movs	r1, #50	; 0x32
1a00087e:	4a1f      	ldr	r2, [pc, #124]	; (1a0008fc <main+0x114>)
1a000880:	4b1f      	ldr	r3, [pc, #124]	; (1a000900 <main+0x118>)
1a000882:	f7ff fdc3 	bl	1a00040c <ModuleDinamicMemory_initialize>

	// Del TP3
    ModuloBroadcast			= RegistrarModulo(ManejadorEventosBroadcast, 			PRIORIDAD_BAJA);
1a000886:	481f      	ldr	r0, [pc, #124]	; (1a000904 <main+0x11c>)
1a000888:	4621      	mov	r1, r4
1a00088a:	f000 f8ab 	bl	1a0009e4 <RegistrarModulo>
1a00088e:	4b1e      	ldr	r3, [pc, #120]	; (1a000908 <main+0x120>)
1a000890:	6018      	str	r0, [r3, #0]
    ModuloDriverPulsadores	= RegistrarModulo(DriverPulsadores, 					PRIORIDAD_BAJA);
1a000892:	481e      	ldr	r0, [pc, #120]	; (1a00090c <main+0x124>)
1a000894:	4621      	mov	r1, r4
1a000896:	f000 f8a5 	bl	1a0009e4 <RegistrarModulo>
1a00089a:	4b1d      	ldr	r3, [pc, #116]	; (1a000910 <main+0x128>)
1a00089c:	6018      	str	r0, [r3, #0]
    ModuloLed				= RegistrarModulo(DriverLeds, 							PRIORIDAD_BAJA);
1a00089e:	481d      	ldr	r0, [pc, #116]	; (1a000914 <main+0x12c>)
1a0008a0:	4621      	mov	r1, r4
1a0008a2:	f000 f89f 	bl	1a0009e4 <RegistrarModulo>
1a0008a6:	4b1c      	ldr	r3, [pc, #112]	; (1a000918 <main+0x130>)
1a0008a8:	6018      	str	r0, [r3, #0]
    ModuloTiempoPulsacion	= RegistrarModulo(DriverTiempoPulsacion,				PRIORIDAD_BAJA);
1a0008aa:	481c      	ldr	r0, [pc, #112]	; (1a00091c <main+0x134>)
1a0008ac:	4621      	mov	r1, r4
1a0008ae:	f000 f899 	bl	1a0009e4 <RegistrarModulo>
1a0008b2:	4b1b      	ldr	r3, [pc, #108]	; (1a000920 <main+0x138>)
1a0008b4:	6018      	str	r0, [r3, #0]

    IniciarTodosLosModulos();
1a0008b6:	f000 f8af 	bl	1a000a18 <IniciarTodosLosModulos>
    //////////// Manejador de eventos

	/* Iniciar scheduler*/
	vTaskStartScheduler();
1a0008ba:	f001 fc9b 	bl	1a0021f4 <vTaskStartScheduler>

	while( TRUE ) {
	}
1a0008be:	e7fe      	b.n	1a0008be <main+0xd6>
1a0008c0:	10005324 	.word	0x10005324
1a0008c4:	10000010 	.word	0x10000010
1a0008c8:	1000000c 	.word	0x1000000c
1a0008cc:	c5acce55 	.word	0xc5acce55
1a0008d0:	10000008 	.word	0x10000008
1a0008d4:	1a0007c1 	.word	0x1a0007c1
1a0008d8:	100052e0 	.word	0x100052e0
1a0008dc:	1a000c19 	.word	0x1a000c19
1a0008e0:	1a005f68 	.word	0x1a005f68
1a0008e4:	1a001b51 	.word	0x1a001b51
1a0008e8:	1a00185d 	.word	0x1a00185d
1a0008ec:	1a001451 	.word	0x1a001451
1a0008f0:	1a001545 	.word	0x1a001545
1a0008f4:	1a001089 	.word	0x1a001089
1a0008f8:	10005154 	.word	0x10005154
1a0008fc:	1a0018ad 	.word	0x1a0018ad
1a000900:	1a001a6d 	.word	0x1a001a6d
1a000904:	1a000301 	.word	0x1a000301
1a000908:	10005190 	.word	0x10005190
1a00090c:	1a000b61 	.word	0x1a000b61
1a000910:	10005194 	.word	0x10005194
1a000914:	1a000361 	.word	0x1a000361
1a000918:	1000518c 	.word	0x1000518c
1a00091c:	1a001299 	.word	0x1a001299
1a000920:	10005188 	.word	0x10005188

1a000924 <timerHabilitado>:
//-----------------------------------------------------------------------------

static
bool_t timerHabilitado	( Modulo_t * m )
{
	return (m->timeout_tick != TIMER_DISABLED);
1a000924:	6880      	ldr	r0, [r0, #8]
}
1a000926:	3001      	adds	r0, #1
1a000928:	bf18      	it	ne
1a00092a:	2001      	movne	r0, #1
1a00092c:	4770      	bx	lr
1a00092e:	bf00      	nop

1a000930 <timerArmarUnico>:
	}
	portEND_SWITCHING_ISR(cambiarCtx);
}

void timerArmarUnico			( Modulo_t * modulo, unsigned int timeout )
{
1a000930:	b538      	push	{r3, r4, r5, lr}
1a000932:	4604      	mov	r4, r0
1a000934:	460d      	mov	r5, r1
	portENTER_CRITICAL();
1a000936:	f002 fb13 	bl	1a002f60 <vPortEnterCritical>
	modulo->timeout_tick = timeout;
1a00093a:	60a5      	str	r5, [r4, #8]
	modulo->periodo 		= TIMER_DISABLED;
1a00093c:	f04f 33ff 	mov.w	r3, #4294967295
1a000940:	60e3      	str	r3, [r4, #12]
	portEXIT_CRITICAL();
1a000942:	f002 fb2f 	bl	1a002fa4 <vPortExitCritical>
1a000946:	bd38      	pop	{r3, r4, r5, pc}

1a000948 <timerArmarRepetitivo>:
	return;
}

void timerArmarRepetitivo	( Modulo_t * modulo, unsigned int timeout )
{
1a000948:	b538      	push	{r3, r4, r5, lr}
1a00094a:	4604      	mov	r4, r0
1a00094c:	460d      	mov	r5, r1
	portENTER_CRITICAL();
1a00094e:	f002 fb07 	bl	1a002f60 <vPortEnterCritical>
	modulo->periodo 		= timeout;
1a000952:	60e5      	str	r5, [r4, #12]
	modulo->timeout_tick = modulo->periodo;
1a000954:	60a5      	str	r5, [r4, #8]
	portEXIT_CRITICAL();
1a000956:	f002 fb25 	bl	1a002fa4 <vPortExitCritical>
1a00095a:	bd38      	pop	{r3, r4, r5, pc}

1a00095c <timerRecargar>:
}

void timerRecargar			( Modulo_t * modulo )
{
	//portENTER_CRITICAL();
	modulo->timeout_tick	= modulo->periodo;
1a00095c:	68c3      	ldr	r3, [r0, #12]
1a00095e:	6083      	str	r3, [r0, #8]
1a000960:	4770      	bx	lr
1a000962:	bf00      	nop

1a000964 <timerDesarmar>:
	//portEXIT_CRITICAL();
	return;
}

void timerDesarmar			( Modulo_t * modulo )
{
1a000964:	b510      	push	{r4, lr}
1a000966:	4604      	mov	r4, r0
	portENTER_CRITICAL();
1a000968:	f002 fafa 	bl	1a002f60 <vPortEnterCritical>
	modulo->timeout_tick = TIMER_DISABLED;
1a00096c:	f04f 33ff 	mov.w	r3, #4294967295
1a000970:	60a3      	str	r3, [r4, #8]
	portEXIT_CRITICAL();
1a000972:	f002 fb17 	bl	1a002fa4 <vPortExitCritical>
1a000976:	bd10      	pop	{r4, pc}

1a000978 <vApplicationTickHook>:

static bool_t timerHabilitado	( Modulo_t * m );
static bool_t timerCorriendo	( Modulo_t * m );

void 		vApplicationTickHook 		( void )
{
1a000978:	b570      	push	{r4, r5, r6, lr}
	int nro_modulo;
	Modulo_t * m;
	portBASE_TYPE cambiarCtx = pdFALSE;
1a00097a:	2600      	movs	r6, #0

	for( nro_modulo = 0; nro_modulo < ultimoModulo; ++nro_modulo ) {
1a00097c:	4634      	mov	r4, r6
1a00097e:	e01c      	b.n	1a0009ba <vApplicationTickHook+0x42>
		m = &modulos[nro_modulo];
1a000980:	4d15      	ldr	r5, [pc, #84]	; (1a0009d8 <vApplicationTickHook+0x60>)
1a000982:	eb05 1504 	add.w	r5, r5, r4, lsl #4
		if(timerHabilitado(m)){
1a000986:	4628      	mov	r0, r5
1a000988:	f7ff ffcc 	bl	1a000924 <timerHabilitado>
1a00098c:	b1a0      	cbz	r0, 1a0009b8 <vApplicationTickHook+0x40>
			if(--m->timeout_tick == TIMER_EXPIRED) {
1a00098e:	68ab      	ldr	r3, [r5, #8]
1a000990:	3b01      	subs	r3, #1
1a000992:	60ab      	str	r3, [r5, #8]
1a000994:	b983      	cbnz	r3, 1a0009b8 <vApplicationTickHook+0x40>
				cambiarCtx = EncolarEventoFromISR(m, SIG_TIMEOUT, 0);
1a000996:	4628      	mov	r0, r5
1a000998:	2101      	movs	r1, #1
1a00099a:	2200      	movs	r2, #0
1a00099c:	f000 f95e 	bl	1a000c5c <EncolarEventoFromISR>
1a0009a0:	4606      	mov	r6, r0
				m->periodo != TIMER_DISABLED ? timerRecargar(m) : timerDesarmar(m);
1a0009a2:	68eb      	ldr	r3, [r5, #12]
1a0009a4:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0009a8:	d003      	beq.n	1a0009b2 <vApplicationTickHook+0x3a>
1a0009aa:	4628      	mov	r0, r5
1a0009ac:	f7ff ffd6 	bl	1a00095c <timerRecargar>
1a0009b0:	e002      	b.n	1a0009b8 <vApplicationTickHook+0x40>
1a0009b2:	4628      	mov	r0, r5
1a0009b4:	f7ff ffd6 	bl	1a000964 <timerDesarmar>
{
	int nro_modulo;
	Modulo_t * m;
	portBASE_TYPE cambiarCtx = pdFALSE;

	for( nro_modulo = 0; nro_modulo < ultimoModulo; ++nro_modulo ) {
1a0009b8:	3401      	adds	r4, #1
1a0009ba:	4b08      	ldr	r3, [pc, #32]	; (1a0009dc <vApplicationTickHook+0x64>)
1a0009bc:	681b      	ldr	r3, [r3, #0]
1a0009be:	429c      	cmp	r4, r3
1a0009c0:	dbde      	blt.n	1a000980 <vApplicationTickHook+0x8>
				cambiarCtx = EncolarEventoFromISR(m, SIG_TIMEOUT, 0);
				m->periodo != TIMER_DISABLED ? timerRecargar(m) : timerDesarmar(m);
			}
		}
	}
	portEND_SWITCHING_ISR(cambiarCtx);
1a0009c2:	b13e      	cbz	r6, 1a0009d4 <vApplicationTickHook+0x5c>
1a0009c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0009c8:	4b05      	ldr	r3, [pc, #20]	; (1a0009e0 <vApplicationTickHook+0x68>)
1a0009ca:	601a      	str	r2, [r3, #0]
1a0009cc:	f3bf 8f4f 	dsb	sy
1a0009d0:	f3bf 8f6f 	isb	sy
1a0009d4:	bd70      	pop	{r4, r5, r6, pc}
1a0009d6:	bf00      	nop
1a0009d8:	10005198 	.word	0x10005198
1a0009dc:	1000055c 	.word	0x1000055c
1a0009e0:	e000ed04 	.word	0xe000ed04

1a0009e4 <RegistrarModulo>:

xQueueHandle queEventosBaja, queEventosMedia, queEventosAlta;

Modulo_t * RegistrarModulo (fsm_ptr manejadorEventos, int prioridad)
{
	if(ultimoModulo >= MAX_MODULOS)
1a0009e4:	4b0a      	ldr	r3, [pc, #40]	; (1a000a10 <RegistrarModulo+0x2c>)
1a0009e6:	681b      	ldr	r3, [r3, #0]
1a0009e8:	2b13      	cmp	r3, #19
1a0009ea:	dc0e      	bgt.n	1a000a0a <RegistrarModulo+0x26>
int ultimoModulo = 0;

xQueueHandle queEventosBaja, queEventosMedia, queEventosAlta;

Modulo_t * RegistrarModulo (fsm_ptr manejadorEventos, int prioridad)
{
1a0009ec:	b510      	push	{r4, lr}
	if(ultimoModulo >= MAX_MODULOS)
		return (Modulo_t *) NULL;

	Modulo_t * pModulo = &modulos[ultimoModulo];
1a0009ee:	011b      	lsls	r3, r3, #4
1a0009f0:	4a08      	ldr	r2, [pc, #32]	; (1a000a14 <RegistrarModulo+0x30>)
1a0009f2:	189c      	adds	r4, r3, r2
	pModulo->manejadorEventos	= manejadorEventos;
1a0009f4:	5098      	str	r0, [r3, r2]
	pModulo->prioridad 			= prioridad;
1a0009f6:	6061      	str	r1, [r4, #4]
	timerDesarmar( pModulo );
1a0009f8:	4620      	mov	r0, r4
1a0009fa:	f7ff ffb3 	bl	1a000964 <timerDesarmar>
	ultimoModulo++;
1a0009fe:	4a04      	ldr	r2, [pc, #16]	; (1a000a10 <RegistrarModulo+0x2c>)
1a000a00:	6813      	ldr	r3, [r2, #0]
1a000a02:	3301      	adds	r3, #1
1a000a04:	6013      	str	r3, [r2, #0]

	return pModulo;
1a000a06:	4620      	mov	r0, r4
1a000a08:	bd10      	pop	{r4, pc}
xQueueHandle queEventosBaja, queEventosMedia, queEventosAlta;

Modulo_t * RegistrarModulo (fsm_ptr manejadorEventos, int prioridad)
{
	if(ultimoModulo >= MAX_MODULOS)
		return (Modulo_t *) NULL;
1a000a0a:	2000      	movs	r0, #0
1a000a0c:	4770      	bx	lr
1a000a0e:	bf00      	nop
1a000a10:	1000055c 	.word	0x1000055c
1a000a14:	10005198 	.word	0x10005198

1a000a18 <IniciarTodosLosModulos>:

	return pModulo;
}

void IniciarTodosLosModulos ( void )
{
1a000a18:	b510      	push	{r4, lr}
	int modulo;
	Evento_t evn;
	for (modulo = 0; modulo < ultimoModulo; ++modulo) {
1a000a1a:	2400      	movs	r4, #0
1a000a1c:	e007      	b.n	1a000a2e <IniciarTodosLosModulos+0x16>
		EncolarEvento( &modulos[modulo], SIG_MODULO_INICIAR, 0 );
1a000a1e:	4806      	ldr	r0, [pc, #24]	; (1a000a38 <IniciarTodosLosModulos+0x20>)
1a000a20:	eb00 1004 	add.w	r0, r0, r4, lsl #4
1a000a24:	2100      	movs	r1, #0
1a000a26:	460a      	mov	r2, r1
1a000a28:	f000 f906 	bl	1a000c38 <EncolarEvento>

void IniciarTodosLosModulos ( void )
{
	int modulo;
	Evento_t evn;
	for (modulo = 0; modulo < ultimoModulo; ++modulo) {
1a000a2c:	3401      	adds	r4, #1
1a000a2e:	4b03      	ldr	r3, [pc, #12]	; (1a000a3c <IniciarTodosLosModulos+0x24>)
1a000a30:	681b      	ldr	r3, [r3, #0]
1a000a32:	429c      	cmp	r4, r3
1a000a34:	dbf3      	blt.n	1a000a1e <IniciarTodosLosModulos+0x6>
		EncolarEvento( &modulos[modulo], SIG_MODULO_INICIAR, 0 );
	}
}
1a000a36:	bd10      	pop	{r4, pc}
1a000a38:	10005198 	.word	0x10005198
1a000a3c:	1000055c 	.word	0x1000055c

1a000a40 <PulsadorInit>:

static Modulo_t * mod;

void PulsadorInit ( Pulsador * p, gpioMap_t gpioInicializado )
{
	p->boton 			= gpioInicializado;
1a000a40:	7001      	strb	r1, [r0, #0]
	p->estadoFSM 		= sPULSADOR_ESPERANDO_PULSACION;
1a000a42:	2301      	movs	r3, #1
1a000a44:	6043      	str	r3, [r0, #4]
	p->ticksFiltrados 	= 0;
1a000a46:	2300      	movs	r3, #0
1a000a48:	6083      	str	r3, [r0, #8]
	p->idPulsador 		= idPulsador;
1a000a4a:	4a03      	ldr	r2, [pc, #12]	; (1a000a58 <PulsadorInit+0x18>)
1a000a4c:	6813      	ldr	r3, [r2, #0]
1a000a4e:	60c3      	str	r3, [r0, #12]
	idPulsador++;
1a000a50:	3301      	adds	r3, #1
1a000a52:	6013      	str	r3, [r2, #0]
1a000a54:	4770      	bx	lr
1a000a56:	bf00      	nop
1a000a58:	10000564 	.word	0x10000564

1a000a5c <DriverPulsadoresInit>:
}

void DriverPulsadoresInit ( Modulo_t * pModulo )
{
1a000a5c:	b538      	push	{r3, r4, r5, lr}
1a000a5e:	4605      	mov	r5, r0
	PulsadorInit( &vectorPulsadores[0], TEC1 );
1a000a60:	4c0b      	ldr	r4, [pc, #44]	; (1a000a90 <DriverPulsadoresInit+0x34>)
1a000a62:	4620      	mov	r0, r4
1a000a64:	2124      	movs	r1, #36	; 0x24
1a000a66:	f7ff ffeb 	bl	1a000a40 <PulsadorInit>
	PulsadorInit( &vectorPulsadores[1], TEC2 );
1a000a6a:	f104 0010 	add.w	r0, r4, #16
1a000a6e:	2125      	movs	r1, #37	; 0x25
1a000a70:	f7ff ffe6 	bl	1a000a40 <PulsadorInit>
	PulsadorInit( &vectorPulsadores[2], TEC3 );
1a000a74:	f104 0020 	add.w	r0, r4, #32
1a000a78:	2126      	movs	r1, #38	; 0x26
1a000a7a:	f7ff ffe1 	bl	1a000a40 <PulsadorInit>
	PulsadorInit( &vectorPulsadores[3], TEC4 );
1a000a7e:	f104 0030 	add.w	r0, r4, #48	; 0x30
1a000a82:	2127      	movs	r1, #39	; 0x27
1a000a84:	f7ff ffdc 	bl	1a000a40 <PulsadorInit>

	pModulo->periodo = 20;
1a000a88:	2314      	movs	r3, #20
1a000a8a:	60eb      	str	r3, [r5, #12]
1a000a8c:	bd38      	pop	{r3, r4, r5, pc}
1a000a8e:	bf00      	nop
1a000a90:	100052e4 	.word	0x100052e4

1a000a94 <isActivo>:
		default:	// Ignoro todas las otras seniales
			break;
	}
}

bool_t isActivo(gpioMap_t button){
1a000a94:	b508      	push	{r3, lr}
	return !gpioRead( button );
1a000a96:	f003 fdc1 	bl	1a00461c <gpioRead>
}
1a000a9a:	fab0 f080 	clz	r0, r0
1a000a9e:	0940      	lsrs	r0, r0, #5
1a000aa0:	bd08      	pop	{r3, pc}
1a000aa2:	bf00      	nop

1a000aa4 <FSM_Pulsador>:

void FSM_Pulsador ( Pulsador * pulsador, Evento_t * evn )
{
	Evento_t _evn;
	if( pulsador->ticksFiltrados > 0 )
1a000aa4:	6883      	ldr	r3, [r0, #8]
1a000aa6:	2b00      	cmp	r3, #0
1a000aa8:	dd02      	ble.n	1a000ab0 <FSM_Pulsador+0xc>
	{
		pulsador->ticksFiltrados--;
1a000aaa:	3b01      	subs	r3, #1
1a000aac:	6083      	str	r3, [r0, #8]
1a000aae:	4770      	bx	lr
bool_t isActivo(gpioMap_t button){
	return !gpioRead( button );
}

void FSM_Pulsador ( Pulsador * pulsador, Evento_t * evn )
{
1a000ab0:	b510      	push	{r4, lr}
1a000ab2:	4604      	mov	r4, r0
	{
		pulsador->ticksFiltrados--;
		return;
	}

	switch ( pulsador->estadoFSM )
1a000ab4:	6843      	ldr	r3, [r0, #4]
1a000ab6:	3b01      	subs	r3, #1
1a000ab8:	2b03      	cmp	r3, #3
1a000aba:	d84b      	bhi.n	1a000b54 <FSM_Pulsador+0xb0>
1a000abc:	e8df f003 	tbb	[pc, r3]
1a000ac0:	35290e02 	.word	0x35290e02
	{
		//-----------------------------------------------------------------------------
		case sPULSADOR_ESPERANDO_PULSACION:
			if( isActivo( pulsador->boton ) )
1a000ac4:	7800      	ldrb	r0, [r0, #0]
1a000ac6:	f7ff ffe5 	bl	1a000a94 <isActivo>
1a000aca:	b120      	cbz	r0, 1a000ad6 <FSM_Pulsador+0x32>
			{
				pulsador->estadoFSM 		= sPULSADOR_CONFIRMANDO_PULSACION;
1a000acc:	2302      	movs	r3, #2
1a000ace:	6063      	str	r3, [r4, #4]
				pulsador->ticksFiltrados 	= 0;
1a000ad0:	2300      	movs	r3, #0
1a000ad2:	60a3      	str	r3, [r4, #8]
1a000ad4:	bd10      	pop	{r4, pc}
			}
			else
			{
				pulsador->ticksFiltrados 	= 5;
1a000ad6:	2305      	movs	r3, #5
1a000ad8:	60a3      	str	r3, [r4, #8]
1a000ada:	bd10      	pop	{r4, pc}
			}
			break;
			//-----------------------------------------------------------------------------
		case sPULSADOR_CONFIRMANDO_PULSACION:
			if( isActivo( pulsador->boton ) )
1a000adc:	7800      	ldrb	r0, [r0, #0]
1a000ade:	f7ff ffd9 	bl	1a000a94 <isActivo>
1a000ae2:	b188      	cbz	r0, 1a000b08 <FSM_Pulsador+0x64>
			{
				pulsador->estadoFSM 		= sPULSADOR_ESPERANDO_LIBERACION;
1a000ae4:	2303      	movs	r3, #3
1a000ae6:	6063      	str	r3, [r4, #4]
				pulsador->ticksFiltrados 	= 5;
1a000ae8:	2305      	movs	r3, #5
1a000aea:	60a3      	str	r3, [r4, #8]
				EncolarEvento( ModuloLed, SIG_BOTON_APRETADO, pulsador->idPulsador );
1a000aec:	4b1a      	ldr	r3, [pc, #104]	; (1a000b58 <FSM_Pulsador+0xb4>)
1a000aee:	6818      	ldr	r0, [r3, #0]
1a000af0:	2102      	movs	r1, #2
1a000af2:	68e2      	ldr	r2, [r4, #12]
1a000af4:	f000 f8a0 	bl	1a000c38 <EncolarEvento>
				EncolarEvento( ModuloTiempoPulsacion, SIG_BOTON_APRETADO, pulsador->idPulsador + 1 );
1a000af8:	68e2      	ldr	r2, [r4, #12]
1a000afa:	4b18      	ldr	r3, [pc, #96]	; (1a000b5c <FSM_Pulsador+0xb8>)
1a000afc:	6818      	ldr	r0, [r3, #0]
1a000afe:	2102      	movs	r1, #2
1a000b00:	3201      	adds	r2, #1
1a000b02:	f000 f899 	bl	1a000c38 <EncolarEvento>
1a000b06:	bd10      	pop	{r4, pc}
			}
			else
			{
				pulsador->estadoFSM 		= sPULSADOR_ESPERANDO_PULSACION;
1a000b08:	2301      	movs	r3, #1
1a000b0a:	6063      	str	r3, [r4, #4]
				pulsador->ticksFiltrados 	= 0;
1a000b0c:	2300      	movs	r3, #0
1a000b0e:	60a3      	str	r3, [r4, #8]
1a000b10:	bd10      	pop	{r4, pc}
			}
			break;
			//-----------------------------------------------------------------------------
		case sPULSADOR_ESPERANDO_LIBERACION:
			if( !isActivo( pulsador->boton ) )
1a000b12:	7800      	ldrb	r0, [r0, #0]
1a000b14:	f7ff ffbe 	bl	1a000a94 <isActivo>
1a000b18:	b920      	cbnz	r0, 1a000b24 <FSM_Pulsador+0x80>
			{
				pulsador->estadoFSM 		= sPULSADOR_CONFIRMANDO_LIBERACION;
1a000b1a:	2304      	movs	r3, #4
1a000b1c:	6063      	str	r3, [r4, #4]
				pulsador->ticksFiltrados 	= 0;
1a000b1e:	2300      	movs	r3, #0
1a000b20:	60a3      	str	r3, [r4, #8]
1a000b22:	bd10      	pop	{r4, pc}
			}
			else
			{
				pulsador->ticksFiltrados 	= 5;
1a000b24:	2305      	movs	r3, #5
1a000b26:	60a3      	str	r3, [r4, #8]
1a000b28:	bd10      	pop	{r4, pc}
			}
			break;
			//-----------------------------------------------------------------------------
		case sPULSADOR_CONFIRMANDO_LIBERACION:
			if( !isActivo( pulsador->boton ) )
1a000b2a:	7800      	ldrb	r0, [r0, #0]
1a000b2c:	f7ff ffb2 	bl	1a000a94 <isActivo>
1a000b30:	b980      	cbnz	r0, 1a000b54 <FSM_Pulsador+0xb0>
			{
				//Liberacion confirmada, encolo un evento
				pulsador->estadoFSM 		= sPULSADOR_ESPERANDO_PULSACION;
1a000b32:	2301      	movs	r3, #1
1a000b34:	6063      	str	r3, [r4, #4]
				pulsador->ticksFiltrados 	= 5;
1a000b36:	2305      	movs	r3, #5
1a000b38:	60a3      	str	r3, [r4, #8]
				EncolarEvento( ModuloLed, SIG_BOTON_LIBERADO, pulsador->idPulsador );
1a000b3a:	4b07      	ldr	r3, [pc, #28]	; (1a000b58 <FSM_Pulsador+0xb4>)
1a000b3c:	6818      	ldr	r0, [r3, #0]
1a000b3e:	2103      	movs	r1, #3
1a000b40:	68e2      	ldr	r2, [r4, #12]
1a000b42:	f000 f879 	bl	1a000c38 <EncolarEvento>
				EncolarEvento( ModuloTiempoPulsacion, SIG_BOTON_LIBERADO, pulsador->idPulsador + 1 );
1a000b46:	68e2      	ldr	r2, [r4, #12]
1a000b48:	4b04      	ldr	r3, [pc, #16]	; (1a000b5c <FSM_Pulsador+0xb8>)
1a000b4a:	6818      	ldr	r0, [r3, #0]
1a000b4c:	2103      	movs	r1, #3
1a000b4e:	3201      	adds	r2, #1
1a000b50:	f000 f872 	bl	1a000c38 <EncolarEvento>
1a000b54:	bd10      	pop	{r4, pc}
1a000b56:	bf00      	nop
1a000b58:	1000518c 	.word	0x1000518c
1a000b5c:	10005188 	.word	0x10005188

1a000b60 <DriverPulsadores>:

	pModulo->periodo = 20;
}

void DriverPulsadores ( Evento_t *evn )
{
1a000b60:	b538      	push	{r3, r4, r5, lr}
1a000b62:	4605      	mov	r5, r0
	int i;
	switch( evn->signal )
1a000b64:	6843      	ldr	r3, [r0, #4]
1a000b66:	b113      	cbz	r3, 1a000b6e <DriverPulsadores+0xe>
1a000b68:	2b01      	cmp	r3, #1
1a000b6a:	d013      	beq.n	1a000b94 <DriverPulsadores+0x34>
1a000b6c:	bd38      	pop	{r3, r4, r5, pc}
	{
		case SIG_MODULO_INICIAR:
			mod = (Modulo_t *)evn->receptor; // valor ??? ;
1a000b6e:	6800      	ldr	r0, [r0, #0]
1a000b70:	4c0b      	ldr	r4, [pc, #44]	; (1a000ba0 <DriverPulsadores+0x40>)
1a000b72:	6020      	str	r0, [r4, #0]
			DriverPulsadoresInit(mod);
1a000b74:	f7ff ff72 	bl	1a000a5c <DriverPulsadoresInit>
			timerArmarRepetitivo(mod, mod->periodo);
1a000b78:	6823      	ldr	r3, [r4, #0]
1a000b7a:	4618      	mov	r0, r3
1a000b7c:	68d9      	ldr	r1, [r3, #12]
1a000b7e:	f7ff fee3 	bl	1a000948 <timerArmarRepetitivo>
			break;
1a000b82:	bd38      	pop	{r3, r4, r5, pc}

		case SIG_TIMEOUT:
			for ( i = 0; i < idPulsador ; i++ )
			{
				FSM_Pulsador( &vectorPulsadores[i], evn );
1a000b84:	4807      	ldr	r0, [pc, #28]	; (1a000ba4 <DriverPulsadores+0x44>)
1a000b86:	eb00 1004 	add.w	r0, r0, r4, lsl #4
1a000b8a:	4629      	mov	r1, r5
1a000b8c:	f7ff ff8a 	bl	1a000aa4 <FSM_Pulsador>
			DriverPulsadoresInit(mod);
			timerArmarRepetitivo(mod, mod->periodo);
			break;

		case SIG_TIMEOUT:
			for ( i = 0; i < idPulsador ; i++ )
1a000b90:	3401      	adds	r4, #1
1a000b92:	e000      	b.n	1a000b96 <DriverPulsadores+0x36>
}

void DriverPulsadores ( Evento_t *evn )
{
	int i;
	switch( evn->signal )
1a000b94:	2400      	movs	r4, #0
			DriverPulsadoresInit(mod);
			timerArmarRepetitivo(mod, mod->periodo);
			break;

		case SIG_TIMEOUT:
			for ( i = 0; i < idPulsador ; i++ )
1a000b96:	4b04      	ldr	r3, [pc, #16]	; (1a000ba8 <DriverPulsadores+0x48>)
1a000b98:	681b      	ldr	r3, [r3, #0]
1a000b9a:	429c      	cmp	r4, r3
1a000b9c:	dbf2      	blt.n	1a000b84 <DriverPulsadores+0x24>
1a000b9e:	bd38      	pop	{r3, r4, r5, pc}
1a000ba0:	10000560 	.word	0x10000560
1a000ba4:	100052e4 	.word	0x100052e4
1a000ba8:	10000564 	.word	0x10000564

1a000bac <getManejadorEventos>:
}

static
fsm_ptr getManejadorEventos (Evento_t * evento)
{
	return (evento->receptor)->manejadorEventos;
1a000bac:	6803      	ldr	r3, [r0, #0]
}
1a000bae:	6818      	ldr	r0, [r3, #0]
1a000bb0:	4770      	bx	lr
1a000bb2:	bf00      	nop

1a000bb4 <DespacharEvento>:
	return evn;
}

static
void DespacharEvento(Evento_t *evento)
{
1a000bb4:	b510      	push	{r4, lr}
1a000bb6:	4604      	mov	r4, r0
	fsm_ptr manejadorEventos = getManejadorEventos(evento);
1a000bb8:	f7ff fff8 	bl	1a000bac <getManejadorEventos>
1a000bbc:	4603      	mov	r3, r0
	manejadorEventos(evento); //Al receptor del evento le paso el evento
1a000bbe:	4620      	mov	r0, r4
1a000bc0:	4798      	blx	r3
1a000bc2:	bd10      	pop	{r4, pc}

1a000bc4 <getColaEventos>:

static
xQueueHandle getColaEventos(int prioridad)
{
	xQueueHandle colaEventos;
	switch (prioridad)
1a000bc4:	2802      	cmp	r0, #2
1a000bc6:	d006      	beq.n	1a000bd6 <getColaEventos+0x12>
1a000bc8:	2803      	cmp	r0, #3
1a000bca:	d007      	beq.n	1a000bdc <getColaEventos+0x18>
1a000bcc:	2801      	cmp	r0, #1
1a000bce:	d108      	bne.n	1a000be2 <getColaEventos+0x1e>
	{
		case PRIORIDAD_BAJA:  colaEventos = queEventosBaja;  break;
1a000bd0:	4b05      	ldr	r3, [pc, #20]	; (1a000be8 <getColaEventos+0x24>)
1a000bd2:	6818      	ldr	r0, [r3, #0]
1a000bd4:	4770      	bx	lr
		case PRIORIDAD_MEDIA: colaEventos = queEventosMedia; break;
1a000bd6:	4b05      	ldr	r3, [pc, #20]	; (1a000bec <getColaEventos+0x28>)
1a000bd8:	6818      	ldr	r0, [r3, #0]
1a000bda:	4770      	bx	lr
		case PRIORIDAD_ALTA:  colaEventos = queEventosAlta;  break;
1a000bdc:	4b04      	ldr	r3, [pc, #16]	; (1a000bf0 <getColaEventos+0x2c>)
1a000bde:	6818      	ldr	r0, [r3, #0]
1a000be0:	4770      	bx	lr
		default:
			colaEventos = 0; //Nos vamos derechito a un cuelgue
1a000be2:	2000      	movs	r0, #0
			break;
	}
	return colaEventos;
}
1a000be4:	4770      	bx	lr
1a000be6:	bf00      	nop
1a000be8:	100052e0 	.word	0x100052e0
1a000bec:	100052dc 	.word	0x100052dc
1a000bf0:	100052d8 	.word	0x100052d8

1a000bf4 <EsperarEvento>:
	}
}

static
Evento_t EsperarEvento (xQueueHandle colaEventos)
{
1a000bf4:	b530      	push	{r4, r5, lr}
1a000bf6:	b085      	sub	sp, #20
1a000bf8:	4604      	mov	r4, r0
	Evento_t evn;
	xQueueReceive(colaEventos, &evn, portMAX_DELAY);
1a000bfa:	ad01      	add	r5, sp, #4
1a000bfc:	4608      	mov	r0, r1
1a000bfe:	4629      	mov	r1, r5
1a000c00:	f04f 32ff 	mov.w	r2, #4294967295
1a000c04:	f000 ffa4 	bl	1a001b50 <xQueueReceive>
	return evn;
1a000c08:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
1a000c0c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
1a000c10:	4620      	mov	r0, r4
1a000c12:	b005      	add	sp, #20
1a000c14:	bd30      	pop	{r4, r5, pc}
1a000c16:	bf00      	nop

1a000c18 <taskDespacharEventos>:
static void				DespacharEvento			(Evento_t *evento);
static fsm_ptr			getManejadorEventos		(Evento_t * evento);
static xQueueHandle		getColaEventos			(int prioridad);

void taskDespacharEventos (void * paramColaEventos)
{
1a000c18:	b530      	push	{r4, r5, lr}
1a000c1a:	b089      	sub	sp, #36	; 0x24
1a000c1c:	4605      	mov	r5, r0
	 * Esta siempre bloqueada salvo que tenga un evento que manejar.
	 * En cuanto hay un evento, lo despacho a la FSM correspondiente SIN BLOQUEAR */
	xQueueHandle colaEventos = (xQueueHandle) paramColaEventos;
	Evento_t evn;
	for(;;){
		evn = EsperarEvento(colaEventos);
1a000c1e:	4668      	mov	r0, sp
1a000c20:	4629      	mov	r1, r5
1a000c22:	f7ff ffe7 	bl	1a000bf4 <EsperarEvento>
1a000c26:	ab05      	add	r3, sp, #20
1a000c28:	e89d 0007 	ldmia.w	sp, {r0, r1, r2}
1a000c2c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		DespacharEvento(&evn);
1a000c30:	4618      	mov	r0, r3
1a000c32:	f7ff ffbf 	bl	1a000bb4 <DespacharEvento>
	}
1a000c36:	e7f2      	b.n	1a000c1e <taskDespacharEventos+0x6>

1a000c38 <EncolarEvento>:
}

//-----------------------------------------------------------------------------

void EncolarEvento (Modulo_t * receptor, Signal_t senial, int valor)
{
1a000c38:	b570      	push	{r4, r5, r6, lr}
1a000c3a:	b084      	sub	sp, #16
1a000c3c:	4604      	mov	r4, r0
1a000c3e:	460e      	mov	r6, r1
1a000c40:	4615      	mov	r5, r2
	xQueueHandle colaEventos = getColaEventos(receptor->prioridad);
1a000c42:	6840      	ldr	r0, [r0, #4]
1a000c44:	f7ff ffbe 	bl	1a000bc4 <getColaEventos>
	Evento_t evn;
	evn.receptor = receptor;
1a000c48:	9401      	str	r4, [sp, #4]
	evn.signal = senial;
1a000c4a:	9602      	str	r6, [sp, #8]
	evn.valor = valor;
1a000c4c:	9503      	str	r5, [sp, #12]

	xQueueSend(colaEventos, &evn, 0);
1a000c4e:	a901      	add	r1, sp, #4
1a000c50:	2200      	movs	r2, #0
1a000c52:	4613      	mov	r3, r2
1a000c54:	f000 fe2a 	bl	1a0018ac <xQueueGenericSend>
	//TODO: Manejar error de cola de eventos llena
	return;
}
1a000c58:	b004      	add	sp, #16
1a000c5a:	bd70      	pop	{r4, r5, r6, pc}

1a000c5c <EncolarEventoFromISR>:

portBASE_TYPE EncolarEventoFromISR (Modulo_t * receptor, Signal_t senial, int valor)
{
1a000c5c:	b570      	push	{r4, r5, r6, lr}
1a000c5e:	b084      	sub	sp, #16
1a000c60:	4604      	mov	r4, r0
1a000c62:	460e      	mov	r6, r1
1a000c64:	4615      	mov	r5, r2
	xQueueHandle colaEventos = getColaEventos(receptor->prioridad);
1a000c66:	6840      	ldr	r0, [r0, #4]
1a000c68:	f7ff ffac 	bl	1a000bc4 <getColaEventos>
	portBASE_TYPE cambiarCtx = pdFALSE;
1a000c6c:	2300      	movs	r3, #0
1a000c6e:	9303      	str	r3, [sp, #12]
	Evento_t evn;
	evn.receptor = receptor;
1a000c70:	9400      	str	r4, [sp, #0]
	evn.signal = senial;
1a000c72:	9601      	str	r6, [sp, #4]
	evn.valor = valor;
1a000c74:	9502      	str	r5, [sp, #8]

	xQueueSendFromISR(colaEventos, &evn, &cambiarCtx);
1a000c76:	4669      	mov	r1, sp
1a000c78:	aa03      	add	r2, sp, #12
1a000c7a:	f000 fef7 	bl	1a001a6c <xQueueGenericSendFromISR>
	return cambiarCtx;
}
1a000c7e:	9803      	ldr	r0, [sp, #12]
1a000c80:	b004      	add	sp, #16
1a000c82:	bd70      	pop	{r4, r5, r6, pc}

1a000c84 <SelecQueueFromOperation>:
/*=================================================================================
 	 	 	 	 	 	selecionar puntero a cola segun operacion
 =================================================================================*/
void* SelecQueueFromOperation(Enum_Op_t OP){
	void * XpointerSelected = NULL;
	switch(OP){
1a000c84:	2804      	cmp	r0, #4
1a000c86:	d813      	bhi.n	1a000cb0 <SelecQueueFromOperation+0x2c>
1a000c88:	e8df f000 	tbb	[pc, r0]
1a000c8c:	0c090603 	.word	0x0c090603
1a000c90:	0f          	.byte	0x0f
1a000c91:	00          	.byte	0x00

	case OP0:   /*Operacion 0*/
		XpointerSelected = xPointerQueue_OP0;
1a000c92:	4b08      	ldr	r3, [pc, #32]	; (1a000cb4 <SelecQueueFromOperation+0x30>)
1a000c94:	6818      	ldr	r0, [r3, #0]
		break;
1a000c96:	4770      	bx	lr
	case OP1:	/*Operacion 1*/
		XpointerSelected = xPointerQueue_OP1;
1a000c98:	4b07      	ldr	r3, [pc, #28]	; (1a000cb8 <SelecQueueFromOperation+0x34>)
1a000c9a:	6818      	ldr	r0, [r3, #0]
		break;
1a000c9c:	4770      	bx	lr
	case OP2:	/*Operacion 2*/
		XpointerSelected = xPointerQueue_OP2;
1a000c9e:	4b07      	ldr	r3, [pc, #28]	; (1a000cbc <SelecQueueFromOperation+0x38>)
1a000ca0:	6818      	ldr	r0, [r3, #0]
		break;
1a000ca2:	4770      	bx	lr
	case OP3:	/*Operacion 3*/
		XpointerSelected = xPointerQueue_OP3;
1a000ca4:	4b06      	ldr	r3, [pc, #24]	; (1a000cc0 <SelecQueueFromOperation+0x3c>)
1a000ca6:	6818      	ldr	r0, [r3, #0]
		break;
1a000ca8:	4770      	bx	lr
	case OP4:	/*Operacion 4*/
		XpointerSelected = xPointerQueue_OP4;
1a000caa:	4b06      	ldr	r3, [pc, #24]	; (1a000cc4 <SelecQueueFromOperation+0x40>)
1a000cac:	6818      	ldr	r0, [r3, #0]
		break;
1a000cae:	4770      	bx	lr

/*=================================================================================
 	 	 	 	 	 	selecionar puntero a cola segun operacion
 =================================================================================*/
void* SelecQueueFromOperation(Enum_Op_t OP){
	void * XpointerSelected = NULL;
1a000cb0:	2000      	movs	r0, #0
	case OP4:	/*Operacion 4*/
		XpointerSelected = xPointerQueue_OP4;
		break;
	}
	return XpointerSelected;
}
1a000cb2:	4770      	bx	lr
1a000cb4:	10005184 	.word	0x10005184
1a000cb8:	10005180 	.word	0x10005180
1a000cbc:	100050c4 	.word	0x100050c4
1a000cc0:	100050d4 	.word	0x100050d4
1a000cc4:	100050bc 	.word	0x100050bc

1a000cc8 <packetToLower>:

/*=================================================================================
 	 	 	 	 	 	 	 	 packetToLower
 =================================================================================*/
void packetToLower(uint8_t *ptrToPacketLower){
1a000cc8:	b430      	push	{r4, r5}

	uint16_t tSizePacket;
	uint8_t i;
	tSizePacket = ((*(ptrToPacketLower + OFFSET_TAMANO)) -'0')*10;
1a000cca:	7883      	ldrb	r3, [r0, #2]
1a000ccc:	3b30      	subs	r3, #48	; 0x30
1a000cce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a000cd2:	005d      	lsls	r5, r3, #1
	tSizePacket = tSizePacket + ( (*(ptrToPacketLower+OFFSET_OP+OFFSET_TAMANO)) -'0');
1a000cd4:	78c3      	ldrb	r3, [r0, #3]
1a000cd6:	441d      	add	r5, r3
1a000cd8:	3d30      	subs	r5, #48	; 0x30
1a000cda:	b2ad      	uxth	r5, r5
	for(i = 0; i < tSizePacket ; i++){
1a000cdc:	2300      	movs	r3, #0
1a000cde:	e00a      	b.n	1a000cf6 <packetToLower+0x2e>
		if( *(ptrToPacketLower + i + OFFSET_DATO) >= MIN_LOWER &&  *(ptrToPacketLower + i + OFFSET_DATO) <= MAX_LOWER)
1a000ce0:	1d1c      	adds	r4, r3, #4
1a000ce2:	5d01      	ldrb	r1, [r0, r4]
1a000ce4:	f1a1 0241 	sub.w	r2, r1, #65	; 0x41
1a000ce8:	b2d2      	uxtb	r2, r2
1a000cea:	2a19      	cmp	r2, #25
1a000cec:	d801      	bhi.n	1a000cf2 <packetToLower+0x2a>
			*(ptrToPacketLower + i + OFFSET_DATO) = *(ptrToPacketLower + i + OFFSET_DATO) + UP_LW_LW_UP;
1a000cee:	3120      	adds	r1, #32
1a000cf0:	5501      	strb	r1, [r0, r4]

	uint16_t tSizePacket;
	uint8_t i;
	tSizePacket = ((*(ptrToPacketLower + OFFSET_TAMANO)) -'0')*10;
	tSizePacket = tSizePacket + ( (*(ptrToPacketLower+OFFSET_OP+OFFSET_TAMANO)) -'0');
	for(i = 0; i < tSizePacket ; i++){
1a000cf2:	3301      	adds	r3, #1
1a000cf4:	b2db      	uxtb	r3, r3
1a000cf6:	b29a      	uxth	r2, r3
1a000cf8:	42aa      	cmp	r2, r5
1a000cfa:	d3f1      	bcc.n	1a000ce0 <packetToLower+0x18>
		if( *(ptrToPacketLower + i + OFFSET_DATO) >= MIN_LOWER &&  *(ptrToPacketLower + i + OFFSET_DATO) <= MAX_LOWER)
			*(ptrToPacketLower + i + OFFSET_DATO) = *(ptrToPacketLower + i + OFFSET_DATO) + UP_LW_LW_UP;
	}
}
1a000cfc:	bc30      	pop	{r4, r5}
1a000cfe:	4770      	bx	lr

1a000d00 <packetToUpper>:
/*=================================================================================
 	 	 	 	 	 	 	 	 packetToUpper
 =================================================================================*/
void packetToUpper(uint8_t *ptrToPacketUpper){
1a000d00:	b430      	push	{r4, r5}
	uint16_t tSizePacket;
	uint8_t i;
	tSizePacket = ( *( ptrToPacketUpper + OFFSET_TAMANO) -'0')*10;
1a000d02:	7883      	ldrb	r3, [r0, #2]
1a000d04:	3b30      	subs	r3, #48	; 0x30
1a000d06:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a000d0a:	005d      	lsls	r5, r3, #1
	tSizePacket = tSizePacket + ( *( ptrToPacketUpper + OFFSET_OP+OFFSET_TAMANO) -'0');
1a000d0c:	78c3      	ldrb	r3, [r0, #3]
1a000d0e:	441d      	add	r5, r3
1a000d10:	3d30      	subs	r5, #48	; 0x30
1a000d12:	b2ad      	uxth	r5, r5
	for(i = 0;i < tSizePacket; i++){
1a000d14:	2300      	movs	r3, #0
1a000d16:	e00a      	b.n	1a000d2e <packetToUpper+0x2e>
		if( *(ptrToPacketUpper + i + OFFSET_DATO) >= MIN_UPPER &&  *(ptrToPacketUpper + i + OFFSET_DATO) <= MAX_UPPER)
1a000d18:	1d1c      	adds	r4, r3, #4
1a000d1a:	5d01      	ldrb	r1, [r0, r4]
1a000d1c:	f1a1 0261 	sub.w	r2, r1, #97	; 0x61
1a000d20:	b2d2      	uxtb	r2, r2
1a000d22:	2a19      	cmp	r2, #25
1a000d24:	d801      	bhi.n	1a000d2a <packetToUpper+0x2a>
			*(ptrToPacketUpper + i + OFFSET_DATO) = *(ptrToPacketUpper + i + OFFSET_DATO)-UP_LW_LW_UP;
1a000d26:	3920      	subs	r1, #32
1a000d28:	5501      	strb	r1, [r0, r4]
void packetToUpper(uint8_t *ptrToPacketUpper){
	uint16_t tSizePacket;
	uint8_t i;
	tSizePacket = ( *( ptrToPacketUpper + OFFSET_TAMANO) -'0')*10;
	tSizePacket = tSizePacket + ( *( ptrToPacketUpper + OFFSET_OP+OFFSET_TAMANO) -'0');
	for(i = 0;i < tSizePacket; i++){
1a000d2a:	3301      	adds	r3, #1
1a000d2c:	b2db      	uxtb	r3, r3
1a000d2e:	b29a      	uxth	r2, r3
1a000d30:	42aa      	cmp	r2, r5
1a000d32:	d3f1      	bcc.n	1a000d18 <packetToUpper+0x18>
		if( *(ptrToPacketUpper + i + OFFSET_DATO) >= MIN_UPPER &&  *(ptrToPacketUpper + i + OFFSET_DATO) <= MAX_UPPER)
			*(ptrToPacketUpper + i + OFFSET_DATO) = *(ptrToPacketUpper + i + OFFSET_DATO)-UP_LW_LW_UP;
	}
}
1a000d34:	bc30      	pop	{r4, r5}
1a000d36:	4770      	bx	lr

1a000d38 <TaskCreateAll>:
	xSemaphoreGive(SemMutexUart);
}
/*=================================================================================
 	 	 	 	 	 	 	 	task create
 =================================================================================*/
void TaskCreateAll(void){
1a000d38:	b530      	push	{r4, r5, lr}
1a000d3a:	b083      	sub	sp, #12

	xTaskCreate(TaskTxUart, (const char *)"TaskTxUart",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a000d3c:	2501      	movs	r5, #1
1a000d3e:	9500      	str	r5, [sp, #0]
1a000d40:	2400      	movs	r4, #0
1a000d42:	9401      	str	r4, [sp, #4]
1a000d44:	481c      	ldr	r0, [pc, #112]	; (1a000db8 <TaskCreateAll+0x80>)
1a000d46:	491d      	ldr	r1, [pc, #116]	; (1a000dbc <TaskCreateAll+0x84>)
1a000d48:	22b4      	movs	r2, #180	; 0xb4
1a000d4a:	4623      	mov	r3, r4
1a000d4c:	f001 fa1e 	bl	1a00218c <xTaskCreate>
	xTaskCreate(TaskService, (const char *)"TaskService",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 2, &xTaskHandle_RxNotify);
1a000d50:	2302      	movs	r3, #2
1a000d52:	9300      	str	r3, [sp, #0]
1a000d54:	4b1a      	ldr	r3, [pc, #104]	; (1a000dc0 <TaskCreateAll+0x88>)
1a000d56:	9301      	str	r3, [sp, #4]
1a000d58:	481a      	ldr	r0, [pc, #104]	; (1a000dc4 <TaskCreateAll+0x8c>)
1a000d5a:	491b      	ldr	r1, [pc, #108]	; (1a000dc8 <TaskCreateAll+0x90>)
1a000d5c:	22b4      	movs	r2, #180	; 0xb4
1a000d5e:	4623      	mov	r3, r4
1a000d60:	f001 fa14 	bl	1a00218c <xTaskCreate>
	xTaskCreate(Task_ToMayusculas_OP0, (const char *)"Task_ToMayusculas_OP0",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a000d64:	9500      	str	r5, [sp, #0]
1a000d66:	9401      	str	r4, [sp, #4]
1a000d68:	4818      	ldr	r0, [pc, #96]	; (1a000dcc <TaskCreateAll+0x94>)
1a000d6a:	4919      	ldr	r1, [pc, #100]	; (1a000dd0 <TaskCreateAll+0x98>)
1a000d6c:	22b4      	movs	r2, #180	; 0xb4
1a000d6e:	4623      	mov	r3, r4
1a000d70:	f001 fa0c 	bl	1a00218c <xTaskCreate>
	xTaskCreate(Task_ToMinusculas_OP1, (const char *)"Task_ToMinusculas_OP1",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a000d74:	9500      	str	r5, [sp, #0]
1a000d76:	9401      	str	r4, [sp, #4]
1a000d78:	4816      	ldr	r0, [pc, #88]	; (1a000dd4 <TaskCreateAll+0x9c>)
1a000d7a:	4917      	ldr	r1, [pc, #92]	; (1a000dd8 <TaskCreateAll+0xa0>)
1a000d7c:	22b4      	movs	r2, #180	; 0xb4
1a000d7e:	4623      	mov	r3, r4
1a000d80:	f001 fa04 	bl	1a00218c <xTaskCreate>
	xTaskCreate(Task_ReportStack_OP2, (const char *)"Task_ToMayusculas_OP2",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a000d84:	9500      	str	r5, [sp, #0]
1a000d86:	9401      	str	r4, [sp, #4]
1a000d88:	4814      	ldr	r0, [pc, #80]	; (1a000ddc <TaskCreateAll+0xa4>)
1a000d8a:	4915      	ldr	r1, [pc, #84]	; (1a000de0 <TaskCreateAll+0xa8>)
1a000d8c:	22b4      	movs	r2, #180	; 0xb4
1a000d8e:	4623      	mov	r3, r4
1a000d90:	f001 f9fc 	bl	1a00218c <xTaskCreate>
	xTaskCreate(Task_ReportHeap_OP3, (const char *)"Task_ToMinusculas_OP3",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a000d94:	9500      	str	r5, [sp, #0]
1a000d96:	9401      	str	r4, [sp, #4]
1a000d98:	4812      	ldr	r0, [pc, #72]	; (1a000de4 <TaskCreateAll+0xac>)
1a000d9a:	4913      	ldr	r1, [pc, #76]	; (1a000de8 <TaskCreateAll+0xb0>)
1a000d9c:	22b4      	movs	r2, #180	; 0xb4
1a000d9e:	4623      	mov	r3, r4
1a000da0:	f001 f9f4 	bl	1a00218c <xTaskCreate>
	xTaskCreate(Task_OP4, (const char *)"Task_OP4",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a000da4:	9500      	str	r5, [sp, #0]
1a000da6:	9401      	str	r4, [sp, #4]
1a000da8:	4810      	ldr	r0, [pc, #64]	; (1a000dec <TaskCreateAll+0xb4>)
1a000daa:	4911      	ldr	r1, [pc, #68]	; (1a000df0 <TaskCreateAll+0xb8>)
1a000dac:	22b4      	movs	r2, #180	; 0xb4
1a000dae:	4623      	mov	r3, r4
1a000db0:	f001 f9ec 	bl	1a00218c <xTaskCreate>
}
1a000db4:	b003      	add	sp, #12
1a000db6:	bd30      	pop	{r4, r5, pc}
1a000db8:	1a0005cd 	.word	0x1a0005cd
1a000dbc:	1a005f70 	.word	0x1a005f70
1a000dc0:	10000558 	.word	0x10000558
1a000dc4:	1a000471 	.word	0x1a000471
1a000dc8:	1a005f7c 	.word	0x1a005f7c
1a000dcc:	1a00049d 	.word	0x1a00049d
1a000dd0:	1a005f88 	.word	0x1a005f88
1a000dd4:	1a0004e1 	.word	0x1a0004e1
1a000dd8:	1a005fa0 	.word	0x1a005fa0
1a000ddc:	1a000525 	.word	0x1a000525
1a000de0:	1a005fb8 	.word	0x1a005fb8
1a000de4:	1a00053d 	.word	0x1a00053d
1a000de8:	1a005fd0 	.word	0x1a005fd0
1a000dec:	1a000555 	.word	0x1a000555
1a000df0:	1a005fe8 	.word	0x1a005fe8

1a000df4 <QueueCreateAll>:

/*=================================================================================
 	 	 	 	 	 	 	 	queue create
 =================================================================================*/
void QueueCreateAll(void){
1a000df4:	b508      	push	{r3, lr}

	xPointerQueue_OP0	= xQueueCreate(16 , sizeof(Frame_parameters_t)); /*Create queue OP0*/
1a000df6:	2010      	movs	r0, #16
1a000df8:	210c      	movs	r1, #12
1a000dfa:	2200      	movs	r2, #0
1a000dfc:	f000 fd2e 	bl	1a00185c <xQueueGenericCreate>
1a000e00:	4b12      	ldr	r3, [pc, #72]	; (1a000e4c <QueueCreateAll+0x58>)
1a000e02:	6018      	str	r0, [r3, #0]
	xPointerQueue_OP1	= xQueueCreate(16 , sizeof(Frame_parameters_t)); /*Create queue OP0*/
1a000e04:	2010      	movs	r0, #16
1a000e06:	210c      	movs	r1, #12
1a000e08:	2200      	movs	r2, #0
1a000e0a:	f000 fd27 	bl	1a00185c <xQueueGenericCreate>
1a000e0e:	4b10      	ldr	r3, [pc, #64]	; (1a000e50 <QueueCreateAll+0x5c>)
1a000e10:	6018      	str	r0, [r3, #0]
	xPointerQueue_OP2	= xQueueCreate(16 , sizeof(Frame_parameters_t)); /*Create queue OP0*/
1a000e12:	2010      	movs	r0, #16
1a000e14:	210c      	movs	r1, #12
1a000e16:	2200      	movs	r2, #0
1a000e18:	f000 fd20 	bl	1a00185c <xQueueGenericCreate>
1a000e1c:	4b0d      	ldr	r3, [pc, #52]	; (1a000e54 <QueueCreateAll+0x60>)
1a000e1e:	6018      	str	r0, [r3, #0]
	xPointerQueue_OP3	= xQueueCreate(16 , sizeof(Frame_parameters_t)); /*Create queue OP0*/
1a000e20:	2010      	movs	r0, #16
1a000e22:	210c      	movs	r1, #12
1a000e24:	2200      	movs	r2, #0
1a000e26:	f000 fd19 	bl	1a00185c <xQueueGenericCreate>
1a000e2a:	4b0b      	ldr	r3, [pc, #44]	; (1a000e58 <QueueCreateAll+0x64>)
1a000e2c:	6018      	str	r0, [r3, #0]
	xPointerQueue_OP4	= xQueueCreate(16 , sizeof(Frame_parameters_t)); /*Create queue OP0*/
1a000e2e:	2010      	movs	r0, #16
1a000e30:	210c      	movs	r1, #12
1a000e32:	2200      	movs	r2, #0
1a000e34:	f000 fd12 	bl	1a00185c <xQueueGenericCreate>
1a000e38:	4b08      	ldr	r3, [pc, #32]	; (1a000e5c <QueueCreateAll+0x68>)
1a000e3a:	6018      	str	r0, [r3, #0]
	xPointerQueue_3		= xQueueCreate(16 , sizeof(Frame_parameters_t)); /*Create queue OP0*/
1a000e3c:	2010      	movs	r0, #16
1a000e3e:	210c      	movs	r1, #12
1a000e40:	2200      	movs	r2, #0
1a000e42:	f000 fd0b 	bl	1a00185c <xQueueGenericCreate>
1a000e46:	4b06      	ldr	r3, [pc, #24]	; (1a000e60 <QueueCreateAll+0x6c>)
1a000e48:	6018      	str	r0, [r3, #0]
1a000e4a:	bd08      	pop	{r3, pc}
1a000e4c:	10005184 	.word	0x10005184
1a000e50:	10005180 	.word	0x10005180
1a000e54:	100050c4 	.word	0x100050c4
1a000e58:	100050d4 	.word	0x100050d4
1a000e5c:	100050bc 	.word	0x100050bc
1a000e60:	100050cc 	.word	0x100050cc

1a000e64 <semaphoreCreateAll>:
}
/*=================================================================================
 	 	 	 	 	 	 	 	semaphore create
 =================================================================================*/

void semaphoreCreateAll(void){
1a000e64:	b508      	push	{r3, lr}
	SemTxUart 	 =  xSemaphoreCreateBinary();
1a000e66:	2001      	movs	r0, #1
1a000e68:	2100      	movs	r1, #0
1a000e6a:	2203      	movs	r2, #3
1a000e6c:	f000 fcf6 	bl	1a00185c <xQueueGenericCreate>
1a000e70:	4b03      	ldr	r3, [pc, #12]	; (1a000e80 <semaphoreCreateAll+0x1c>)
1a000e72:	6018      	str	r0, [r3, #0]
	SemMutexUart =	xSemaphoreCreateMutex() ;
1a000e74:	2001      	movs	r0, #1
1a000e76:	f000 fded 	bl	1a001a54 <xQueueCreateMutex>
1a000e7a:	4b02      	ldr	r3, [pc, #8]	; (1a000e84 <semaphoreCreateAll+0x20>)
1a000e7c:	6018      	str	r0, [r3, #0]
1a000e7e:	bd08      	pop	{r3, pc}
1a000e80:	100050c0 	.word	0x100050c0
1a000e84:	10005178 	.word	0x10005178

1a000e88 <itoa>:
 	 	 	 	 	 	 	     	conversions
 =================================================================================*/

char* itoa(int value, char* result, int base) {
	// check that the base if valid
	if (base < 2 || base > 36) { *result = '\0'; return result; }
1a000e88:	1e93      	subs	r3, r2, #2
1a000e8a:	2b22      	cmp	r3, #34	; 0x22
1a000e8c:	d903      	bls.n	1a000e96 <itoa+0xe>
1a000e8e:	2300      	movs	r3, #0
1a000e90:	700b      	strb	r3, [r1, #0]
		tmp_char = *ptr;
		*ptr--= *ptr1;
		*ptr1++ = tmp_char;
	}
	return result;
}
1a000e92:	4608      	mov	r0, r1
1a000e94:	4770      	bx	lr
}
/*=================================================================================
 	 	 	 	 	 	 	     	conversions
 =================================================================================*/

char* itoa(int value, char* result, int base) {
1a000e96:	b4f0      	push	{r4, r5, r6, r7}
1a000e98:	460d      	mov	r5, r1
1a000e9a:	e001      	b.n	1a000ea0 <itoa+0x18>
	int tmp_value;

	do {
		tmp_value = value;
		value /= base;
		*ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * base)];
1a000e9c:	4635      	mov	r5, r6
	char* ptr = result, *ptr1 = result, tmp_char;
	int tmp_value;

	do {
		tmp_value = value;
		value /= base;
1a000e9e:	4620      	mov	r0, r4
1a000ea0:	fb90 f4f2 	sdiv	r4, r0, r2
		*ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * base)];
1a000ea4:	1c6e      	adds	r6, r5, #1
1a000ea6:	fb02 0314 	mls	r3, r2, r4, r0
1a000eaa:	3323      	adds	r3, #35	; 0x23
1a000eac:	4f0e      	ldr	r7, [pc, #56]	; (1a000ee8 <itoa+0x60>)
1a000eae:	5cfb      	ldrb	r3, [r7, r3]
1a000eb0:	702b      	strb	r3, [r5, #0]
	} while ( value );
1a000eb2:	2c00      	cmp	r4, #0
1a000eb4:	d1f2      	bne.n	1a000e9c <itoa+0x14>

	// Apply negative sign
	if (tmp_value < 0) *ptr++ = '-';
1a000eb6:	2800      	cmp	r0, #0
1a000eb8:	da02      	bge.n	1a000ec0 <itoa+0x38>
1a000eba:	1cae      	adds	r6, r5, #2
1a000ebc:	232d      	movs	r3, #45	; 0x2d
1a000ebe:	706b      	strb	r3, [r5, #1]
	*ptr-- = '\0';
1a000ec0:	1e72      	subs	r2, r6, #1
1a000ec2:	2300      	movs	r3, #0
1a000ec4:	7033      	strb	r3, [r6, #0]

char* itoa(int value, char* result, int base) {
	// check that the base if valid
	if (base < 2 || base > 36) { *result = '\0'; return result; }

	char* ptr = result, *ptr1 = result, tmp_char;
1a000ec6:	460b      	mov	r3, r1
	} while ( value );

	// Apply negative sign
	if (tmp_value < 0) *ptr++ = '-';
	*ptr-- = '\0';
	while(ptr1 < ptr) {
1a000ec8:	e009      	b.n	1a000ede <itoa+0x56>
		tmp_char = *ptr;
1a000eca:	4614      	mov	r4, r2
1a000ecc:	f814 0901 	ldrb.w	r0, [r4], #-1
		*ptr--= *ptr1;
1a000ed0:	461d      	mov	r5, r3
1a000ed2:	f815 6b01 	ldrb.w	r6, [r5], #1
1a000ed6:	7016      	strb	r6, [r2, #0]
		*ptr1++ = tmp_char;
1a000ed8:	7018      	strb	r0, [r3, #0]
1a000eda:	462b      	mov	r3, r5
	// Apply negative sign
	if (tmp_value < 0) *ptr++ = '-';
	*ptr-- = '\0';
	while(ptr1 < ptr) {
		tmp_char = *ptr;
		*ptr--= *ptr1;
1a000edc:	4622      	mov	r2, r4
	} while ( value );

	// Apply negative sign
	if (tmp_value < 0) *ptr++ = '-';
	*ptr-- = '\0';
	while(ptr1 < ptr) {
1a000ede:	4293      	cmp	r3, r2
1a000ee0:	d3f3      	bcc.n	1a000eca <itoa+0x42>
		tmp_char = *ptr;
		*ptr--= *ptr1;
		*ptr1++ = tmp_char;
	}
	return result;
}
1a000ee2:	4608      	mov	r0, r1
1a000ee4:	bcf0      	pop	{r4, r5, r6, r7}
1a000ee6:	4770      	bx	lr
1a000ee8:	1a005ff4 	.word	0x1a005ff4

1a000eec <Service>:
/*=================================================================================
 	 	 	 	 	 	 	     	Servicio
 =================================================================================*/

void Service(Module_Data_t *obj ){
1a000eec:	b570      	push	{r4, r5, r6, lr}
1a000eee:	b084      	sub	sp, #16
1a000ef0:	4604      	mov	r4, r0
	PcStringToSend = NULL;
	static uint8_t firstEntryOP = 0;
	static uint32_t IdBackup = 0;

	/*Proteger datos para hacer copia local*/
	taskENTER_CRITICAL();
1a000ef2:	f002 f835 	bl	1a002f60 <vPortEnterCritical>
	Frame_parameters.BufferAux = obj->MemoryAllocFunction(sizeof(Data.Buffer));
1a000ef6:	6963      	ldr	r3, [r4, #20]
1a000ef8:	206a      	movs	r0, #106	; 0x6a
1a000efa:	2100      	movs	r1, #0
1a000efc:	4798      	blx	r3
1a000efe:	4d3a      	ldr	r5, [pc, #232]	; (1a000fe8 <Service+0xfc>)
1a000f00:	6068      	str	r0, [r5, #4]
	strcpy((char*)Frame_parameters.BufferAux ,(const char*)Data.Buffer);
1a000f02:	4e3a      	ldr	r6, [pc, #232]	; (1a000fec <Service+0x100>)
1a000f04:	4631      	mov	r1, r6
1a000f06:	f004 fbcd 	bl	1a0056a4 <strcpy>
	Data.Ready = 0;
1a000f0a:	2300      	movs	r3, #0
1a000f0c:	f886 3078 	strb.w	r3, [r6, #120]	; 0x78
	taskEXIT_CRITICAL();
1a000f10:	f002 f848 	bl	1a002fa4 <vPortExitCritical>

	/*Buscar posicin del inicio de la trama*/
	PtrSOF = strchr((const char*)Frame_parameters.BufferAux,_SOF);
1a000f14:	6868      	ldr	r0, [r5, #4]
1a000f16:	217b      	movs	r1, #123	; 0x7b
1a000f18:	f004 fbb6 	bl	1a005688 <strchr>

	if( PtrSOF != NULL ){
1a000f1c:	b178      	cbz	r0, 1a000f3e <Service+0x52>
1a000f1e:	4601      	mov	r1, r0
		/** Decodificar T */
		Frame_parameters.T =  ( *(PtrSOF +  OFFSET_TAMANO)-'0' )*10 + (*(PtrSOF +  OFFSET_TAMANO + 1)-'0' ) ;
1a000f20:	7882      	ldrb	r2, [r0, #2]
1a000f22:	3a30      	subs	r2, #48	; 0x30
1a000f24:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a000f28:	0050      	lsls	r0, r2, #1
1a000f2a:	78cb      	ldrb	r3, [r1, #3]
1a000f2c:	4403      	add	r3, r0
1a000f2e:	3b30      	subs	r3, #48	; 0x30
1a000f30:	b2db      	uxtb	r3, r3
1a000f32:	706b      	strb	r3, [r5, #1]
		/** Decodificar OP */
		Frame_parameters.Operation = *(PtrSOF +  OFFSET_OP)-'0';
1a000f34:	784a      	ldrb	r2, [r1, #1]
1a000f36:	3a30      	subs	r2, #48	; 0x30
1a000f38:	702a      	strb	r2, [r5, #0]
		/* Cantidad de memoria a reservar*/
		obj->xMaxStringLength = Frame_parameters.T + NUM_ELEMENTOS_REST_FRAME;
1a000f3a:	3306      	adds	r3, #6
1a000f3c:	7123      	strb	r3, [r4, #4]
	}
	//-----------------------------------------------------
	if(Frame_parameters.Operation == OP4){
1a000f3e:	4b2a      	ldr	r3, [pc, #168]	; (1a000fe8 <Service+0xfc>)
1a000f40:	781b      	ldrb	r3, [r3, #0]
1a000f42:	2b04      	cmp	r3, #4
1a000f44:	d123      	bne.n	1a000f8e <Service+0xa2>
		Frame_parameters.Token = obj->MemoryAllocFunction(sizeof(Token_t));
1a000f46:	6963      	ldr	r3, [r4, #20]
1a000f48:	202c      	movs	r0, #44	; 0x2c
1a000f4a:	2100      	movs	r1, #0
1a000f4c:	4798      	blx	r3
1a000f4e:	4d26      	ldr	r5, [pc, #152]	; (1a000fe8 <Service+0xfc>)
1a000f50:	60a8      	str	r0, [r5, #8]
		taskENTER_CRITICAL();
1a000f52:	f002 f805 	bl	1a002f60 <vPortEnterCritical>
		Frame_parameters.Token->PayLoad = Frame_parameters.BufferAux; //{402ab}
1a000f56:	68ab      	ldr	r3, [r5, #8]
1a000f58:	686a      	ldr	r2, [r5, #4]
1a000f5a:	609a      	str	r2, [r3, #8]
		Frame_parameters.Token->t_sof = Data.t_sof;
1a000f5c:	68ab      	ldr	r3, [r5, #8]
1a000f5e:	4a23      	ldr	r2, [pc, #140]	; (1a000fec <Service+0x100>)
1a000f60:	6ed1      	ldr	r1, [r2, #108]	; 0x6c
1a000f62:	60d9      	str	r1, [r3, #12]
		Frame_parameters.Token->t_eof = Data.t_eof;
1a000f64:	6f12      	ldr	r2, [r2, #112]	; 0x70
1a000f66:	611a      	str	r2, [r3, #16]
		if(!firstEntryOP){
1a000f68:	4a21      	ldr	r2, [pc, #132]	; (1a000ff0 <Service+0x104>)
1a000f6a:	7812      	ldrb	r2, [r2, #0]
1a000f6c:	b93a      	cbnz	r2, 1a000f7e <Service+0x92>
			firstEntryOP = 1;
1a000f6e:	2101      	movs	r1, #1
1a000f70:	4a1f      	ldr	r2, [pc, #124]	; (1a000ff0 <Service+0x104>)
1a000f72:	7011      	strb	r1, [r2, #0]
			Frame_parameters.Token->Id_de_paquete = (IdBackup == 0 ? IdBackup : IdBackup+1) ;
1a000f74:	4a1f      	ldr	r2, [pc, #124]	; (1a000ff4 <Service+0x108>)
1a000f76:	6812      	ldr	r2, [r2, #0]
1a000f78:	b102      	cbz	r2, 1a000f7c <Service+0x90>
1a000f7a:	440a      	add	r2, r1
1a000f7c:	605a      	str	r2, [r3, #4]
		}
		taskEXIT_CRITICAL();
1a000f7e:	f002 f811 	bl	1a002fa4 <vPortExitCritical>
		IdBackup = Frame_parameters.Token->Id_de_paquete;
1a000f82:	4b19      	ldr	r3, [pc, #100]	; (1a000fe8 <Service+0xfc>)
1a000f84:	689b      	ldr	r3, [r3, #8]
1a000f86:	685a      	ldr	r2, [r3, #4]
1a000f88:	4b1a      	ldr	r3, [pc, #104]	; (1a000ff4 <Service+0x108>)
1a000f8a:	601a      	str	r2, [r3, #0]
1a000f8c:	e002      	b.n	1a000f94 <Service+0xa8>
	}else firstEntryOP = 0;
1a000f8e:	2200      	movs	r2, #0
1a000f90:	4b17      	ldr	r3, [pc, #92]	; (1a000ff0 <Service+0x104>)
1a000f92:	701a      	strb	r2, [r3, #0]
	/*Selecionar operaacion*/
	XPointerQueUe = SelecQueueFromOperation(Frame_parameters.Operation);
1a000f94:	4b14      	ldr	r3, [pc, #80]	; (1a000fe8 <Service+0xfc>)
1a000f96:	781d      	ldrb	r5, [r3, #0]
1a000f98:	4628      	mov	r0, r5
1a000f9a:	f7ff fe73 	bl	1a000c84 <SelecQueueFromOperation>
	if(XPointerQueUe != NULL){
1a000f9e:	4602      	mov	r2, r0
1a000fa0:	b1f8      	cbz	r0, 1a000fe2 <Service+0xf6>

		/*Enva el puntero al buffer con la trama a la cola-valida cantidad de datos*/
		if(*(Frame_parameters.BufferAux + OFFSET_DATO + Frame_parameters.T) == _EOF ){
1a000fa2:	4b11      	ldr	r3, [pc, #68]	; (1a000fe8 <Service+0xfc>)
1a000fa4:	6858      	ldr	r0, [r3, #4]
1a000fa6:	785b      	ldrb	r3, [r3, #1]
1a000fa8:	3304      	adds	r3, #4
1a000faa:	5cc3      	ldrb	r3, [r0, r3]
1a000fac:	2b7d      	cmp	r3, #125	; 0x7d
1a000fae:	d10b      	bne.n	1a000fc8 <Service+0xdc>
			/*si cumple el protocolo*/
			ModuleDinamicMemory_send2(obj,&Frame_parameters,0,NULL,NULL,XPointerQueUe ,portMAX_DELAY);
1a000fb0:	2300      	movs	r3, #0
1a000fb2:	9300      	str	r3, [sp, #0]
1a000fb4:	9201      	str	r2, [sp, #4]
1a000fb6:	f04f 32ff 	mov.w	r2, #4294967295
1a000fba:	9202      	str	r2, [sp, #8]
1a000fbc:	4620      	mov	r0, r4
1a000fbe:	490a      	ldr	r1, [pc, #40]	; (1a000fe8 <Service+0xfc>)
1a000fc0:	461a      	mov	r2, r3
1a000fc2:	f7ff fa31 	bl	1a000428 <ModuleDinamicMemory_send2>
1a000fc6:	e00c      	b.n	1a000fe2 <Service+0xf6>
		}else if(Frame_parameters.Operation == OP4) {
1a000fc8:	2d04      	cmp	r5, #4
1a000fca:	d107      	bne.n	1a000fdc <Service+0xf0>
			/*Libera si no cumple elprotocolo*/
			ModuleData.MemoryFreeFunction((Frame_parameters.BufferAux));
1a000fcc:	4c0a      	ldr	r4, [pc, #40]	; (1a000ff8 <Service+0x10c>)
1a000fce:	69a3      	ldr	r3, [r4, #24]
1a000fd0:	4798      	blx	r3
			ModuleData.MemoryFreeFunction((Frame_parameters.Token));
1a000fd2:	69a3      	ldr	r3, [r4, #24]
1a000fd4:	4a04      	ldr	r2, [pc, #16]	; (1a000fe8 <Service+0xfc>)
1a000fd6:	6890      	ldr	r0, [r2, #8]
1a000fd8:	4798      	blx	r3
1a000fda:	e002      	b.n	1a000fe2 <Service+0xf6>
		}else ModuleData.MemoryFreeFunction((Frame_parameters.BufferAux));
1a000fdc:	4b06      	ldr	r3, [pc, #24]	; (1a000ff8 <Service+0x10c>)
1a000fde:	699b      	ldr	r3, [r3, #24]
1a000fe0:	4798      	blx	r3
	}

}
1a000fe2:	b004      	add	sp, #16
1a000fe4:	bd70      	pop	{r4, r5, r6, pc}
1a000fe6:	bf00      	nop
1a000fe8:	10000570 	.word	0x10000570
1a000fec:	100050d8 	.word	0x100050d8
1a000ff0:	1000056c 	.word	0x1000056c
1a000ff4:	10000568 	.word	0x10000568
1a000ff8:	10005154 	.word	0x10005154

1a000ffc <Report>:
/*=================================================================================
 * 	 	 	 	 	 	 	     	Report  Heap = 1 or stack = 0
 =================================================================================*/

void Report( Module_Data_t *obj , char * XpointerQueue, uint8_t SelectHeapOrStack){
1a000ffc:	b530      	push	{r4, r5, lr}
1a000ffe:	b08d      	sub	sp, #52	; 0x34
1a001000:	4605      	mov	r5, r0
1a001002:	4614      	mov	r4, r2
	char BuffA[20];
	char * PcStringToSend = NULL;


	PcStringToSend = NULL;
	ModuleDinamicMemory_receive(obj,XpointerQueue, &Frame_parameters, portMAX_DELAY);
1a001004:	aa09      	add	r2, sp, #36	; 0x24
1a001006:	f04f 33ff 	mov.w	r3, #4294967295
1a00100a:	f7ff fa29 	bl	1a000460 <ModuleDinamicMemory_receive>


	Heap_Stack = SelectHeapOrStack ? xPortGetFreeHeapSize() : uxTaskGetStackHighWaterMark(NULL);
1a00100e:	b114      	cbz	r4, 1a001016 <Report+0x1a>
1a001010:	f000 fad4 	bl	1a0015bc <xPortGetFreeHeapSize>
1a001014:	e002      	b.n	1a00101c <Report+0x20>
1a001016:	2000      	movs	r0, #0
1a001018:	f001 fb8c 	bl	1a002734 <uxTaskGetStackHighWaterMark>

	itoa(Heap_Stack ,BuffA,10);
1a00101c:	a904      	add	r1, sp, #16
1a00101e:	220a      	movs	r2, #10
1a001020:	f7ff ff32 	bl	1a000e88 <itoa>

	/*Puntero donde se copia el stack*/

	if (PcStringToSend == NULL) PcStringToSend = obj->MemoryAllocFunction(strlen(BuffA)+ NUM_ELEMENTOS_REST_FRAME);
1a001024:	696c      	ldr	r4, [r5, #20]
1a001026:	a804      	add	r0, sp, #16
1a001028:	f004 fb44 	bl	1a0056b4 <strlen>
1a00102c:	3006      	adds	r0, #6
1a00102e:	2100      	movs	r1, #0
1a001030:	47a0      	blx	r4

	if(PcStringToSend != NULL){
1a001032:	4604      	mov	r4, r0
1a001034:	b170      	cbz	r0, 1a001054 <Report+0x58>

		//TOKEN 10.6.19
		sprintf(PcStringToSend+2,"%02d%s%}",strlen(BuffA),BuffA);
1a001036:	a804      	add	r0, sp, #16
1a001038:	f004 fb3c 	bl	1a0056b4 <strlen>
1a00103c:	4602      	mov	r2, r0
1a00103e:	1ca0      	adds	r0, r4, #2
1a001040:	490e      	ldr	r1, [pc, #56]	; (1a00107c <Report+0x80>)
1a001042:	ab04      	add	r3, sp, #16
1a001044:	f004 fafc 	bl	1a005640 <siprintf>

		*PcStringToSend = *(Frame_parameters.BufferAux);
1a001048:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a00104a:	781b      	ldrb	r3, [r3, #0]
1a00104c:	7023      	strb	r3, [r4, #0]
		*(PcStringToSend + 1) = *(Frame_parameters.BufferAux + 1);
1a00104e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a001050:	785b      	ldrb	r3, [r3, #1]
1a001052:	7063      	strb	r3, [r4, #1]
	}
	ModuleData.MemoryFreeFunction( Frame_parameters.BufferAux);
1a001054:	4b0a      	ldr	r3, [pc, #40]	; (1a001080 <Report+0x84>)
1a001056:	699b      	ldr	r3, [r3, #24]
1a001058:	980a      	ldr	r0, [sp, #40]	; 0x28
1a00105a:	4798      	blx	r3
	Frame_parameters.BufferAux = PcStringToSend;
1a00105c:	940a      	str	r4, [sp, #40]	; 0x28
	// Enviar a cola de TaskTxUARt
	ModuleDinamicMemory_send2(obj,&Frame_parameters,0,NULL,NULL, xPointerQueue_3,portMAX_DELAY);
1a00105e:	2300      	movs	r3, #0
1a001060:	9300      	str	r3, [sp, #0]
1a001062:	4a08      	ldr	r2, [pc, #32]	; (1a001084 <Report+0x88>)
1a001064:	6812      	ldr	r2, [r2, #0]
1a001066:	9201      	str	r2, [sp, #4]
1a001068:	f04f 32ff 	mov.w	r2, #4294967295
1a00106c:	9202      	str	r2, [sp, #8]
1a00106e:	4628      	mov	r0, r5
1a001070:	a909      	add	r1, sp, #36	; 0x24
1a001072:	461a      	mov	r2, r3
1a001074:	f7ff f9d8 	bl	1a000428 <ModuleDinamicMemory_send2>
}
1a001078:	b00d      	add	sp, #52	; 0x34
1a00107a:	bd30      	pop	{r4, r5, pc}
1a00107c:	1a00603c 	.word	0x1a00603c
1a001080:	10005154 	.word	0x10005154
1a001084:	100050cc 	.word	0x100050cc

1a001088 <Add_IncommingFrame>:


/*=================================================================================
						Almacena en el buffer de la RX ISR - Agrega { Timeout
=================================================================================*/
void Add_IncommingFrame(UBaseType_t uxSavedInterruptStatus ,BaseType_t xHigherPriorityTaskWoken, volatile char c){
1a001088:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00108a:	b085      	sub	sp, #20
1a00108c:	4604      	mov	r4, r0
1a00108e:	9103      	str	r1, [sp, #12]
1a001090:	f88d 200b 	strb.w	r2, [sp, #11]
	static uint32_t Timeout_In;  // Timeout frame cortados 1400ms
	uint8_t T = 0;
    #define MAX_US_WAIT_EOF 1400000

	/*Verifica Inicio de trama*/
	if(_SOF == c) Data.StartFrame = 1;
1a001094:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a001098:	b2db      	uxtb	r3, r3
1a00109a:	2b7b      	cmp	r3, #123	; 0x7b
1a00109c:	d103      	bne.n	1a0010a6 <Add_IncommingFrame+0x1e>
1a00109e:	2201      	movs	r2, #1
1a0010a0:	4b68      	ldr	r3, [pc, #416]	; (1a001244 <Add_IncommingFrame+0x1bc>)
1a0010a2:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a


	if(Data.StartFrame && !Data.Ready){
1a0010a6:	4b67      	ldr	r3, [pc, #412]	; (1a001244 <Add_IncommingFrame+0x1bc>)
1a0010a8:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
1a0010ac:	f013 0fff 	tst.w	r3, #255	; 0xff
1a0010b0:	f000 80c5 	beq.w	1a00123e <Add_IncommingFrame+0x1b6>
1a0010b4:	4b63      	ldr	r3, [pc, #396]	; (1a001244 <Add_IncommingFrame+0x1bc>)
1a0010b6:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
1a0010ba:	f013 0fff 	tst.w	r3, #255	; 0xff
1a0010be:	f040 80be 	bne.w	1a00123e <Add_IncommingFrame+0x1b6>

		if(InitTimeFlag) {
1a0010c2:	4b61      	ldr	r3, [pc, #388]	; (1a001248 <Add_IncommingFrame+0x1c0>)
1a0010c4:	781b      	ldrb	r3, [r3, #0]
1a0010c6:	b1d3      	cbz	r3, 1a0010fe <Add_IncommingFrame+0x76>
			InitTimeFlag = 0;
1a0010c8:	2200      	movs	r2, #0
1a0010ca:	4b5f      	ldr	r3, [pc, #380]	; (1a001248 <Add_IncommingFrame+0x1c0>)
1a0010cc:	701a      	strb	r2, [r3, #0]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a0010ce:	f3ef 8311 	mrs	r3, BASEPRI
1a0010d2:	f04f 01a0 	mov.w	r1, #160	; 0xa0
1a0010d6:	f381 8811 	msr	BASEPRI, r1
1a0010da:	f3bf 8f6f 	isb	sy
1a0010de:	f3bf 8f4f 	dsb	sy
			taskENTER_CRITICAL_FROM_ISR();
			*_DWT_CYCCNT = 0;
1a0010e2:	4b5a      	ldr	r3, [pc, #360]	; (1a00124c <Add_IncommingFrame+0x1c4>)
1a0010e4:	6819      	ldr	r1, [r3, #0]
1a0010e6:	600a      	str	r2, [r1, #0]
			Data.t_sof = cyclesCounterToUs(*_DWT_CYCCNT); //cyclesCounterToUs
1a0010e8:	681b      	ldr	r3, [r3, #0]
1a0010ea:	6818      	ldr	r0, [r3, #0]
1a0010ec:	f002 ff24 	bl	1a003f38 <cyclesCounterToUs>
1a0010f0:	eebc 0ac0 	vcvt.u32.f32	s0, s0
1a0010f4:	4b53      	ldr	r3, [pc, #332]	; (1a001244 <Add_IncommingFrame+0x1bc>)
1a0010f6:	ed83 0a1b 	vstr	s0, [r3, #108]	; 0x6c
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a0010fa:	f384 8811 	msr	BASEPRI, r4

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a0010fe:	f3ef 8411 	mrs	r4, BASEPRI
1a001102:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001106:	f383 8811 	msr	BASEPRI, r3
1a00110a:	f3bf 8f6f 	isb	sy
1a00110e:	f3bf 8f4f 	dsb	sy
			taskEXIT_CRITICAL_FROM_ISR(uxSavedInterruptStatus);
		}
		/*Proteger acceso al buffer*/
		uxSavedInterruptStatus = taskENTER_CRITICAL_FROM_ISR();
		Data.Buffer[Data.Index++]= c;
1a001112:	4b4c      	ldr	r3, [pc, #304]	; (1a001244 <Add_IncommingFrame+0x1bc>)
1a001114:	f893 2079 	ldrb.w	r2, [r3, #121]	; 0x79
1a001118:	b2d2      	uxtb	r2, r2
1a00111a:	1c51      	adds	r1, r2, #1
1a00111c:	b2c9      	uxtb	r1, r1
1a00111e:	f883 1079 	strb.w	r1, [r3, #121]	; 0x79
1a001122:	f89d 100b 	ldrb.w	r1, [sp, #11]
1a001126:	b2c9      	uxtb	r1, r1
1a001128:	5499      	strb	r1, [r3, r2]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a00112a:	f384 8811 	msr	BASEPRI, r4
		taskEXIT_CRITICAL_FROM_ISR(uxSavedInterruptStatus);
	}
	else return;

	if(Data.Index > sizeof(Data)-1) Data.Index =0;  /*Garantiza no desbordamiento del buffer*/
1a00112e:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
1a001132:	b2db      	uxtb	r3, r3
1a001134:	2b7b      	cmp	r3, #123	; 0x7b
1a001136:	d903      	bls.n	1a001140 <Add_IncommingFrame+0xb8>
1a001138:	2200      	movs	r2, #0
1a00113a:	4b42      	ldr	r3, [pc, #264]	; (1a001244 <Add_IncommingFrame+0x1bc>)
1a00113c:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

	Data.Buffer[Data.Index] = 0; 					/*char NULL pos siguiente*/
1a001140:	4a40      	ldr	r2, [pc, #256]	; (1a001244 <Add_IncommingFrame+0x1bc>)
1a001142:	f892 3079 	ldrb.w	r3, [r2, #121]	; 0x79
1a001146:	b2db      	uxtb	r3, r3
1a001148:	2100      	movs	r1, #0
1a00114a:	54d1      	strb	r1, [r2, r3]

	if(_EOF == c  ){ // {004abcd}
1a00114c:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a001150:	b2db      	uxtb	r3, r3
1a001152:	2b7d      	cmp	r3, #125	; 0x7d
1a001154:	d145      	bne.n	1a0011e2 <Add_IncommingFrame+0x15a>
		PtrSOF = strchr((const char*)Data.Buffer,_SOF);
1a001156:	4615      	mov	r5, r2
1a001158:	4610      	mov	r0, r2
1a00115a:	217b      	movs	r1, #123	; 0x7b
1a00115c:	f004 fa94 	bl	1a005688 <strchr>
		T =  ( *(PtrSOF +  OFFSET_TAMANO)-'0' )*10 + (*(PtrSOF +  OFFSET_TAMANO + 1)-'0' ) ;
1a001160:	7882      	ldrb	r2, [r0, #2]
1a001162:	3a30      	subs	r2, #48	; 0x30
1a001164:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a001168:	0051      	lsls	r1, r2, #1
1a00116a:	78c3      	ldrb	r3, [r0, #3]
1a00116c:	440b      	add	r3, r1
1a00116e:	3b30      	subs	r3, #48	; 0x30
1a001170:	b2db      	uxtb	r3, r3
		if( T == (Data.Index - 5) )
1a001172:	f895 2079 	ldrb.w	r2, [r5, #121]	; 0x79
1a001176:	3a05      	subs	r2, #5
1a001178:	4293      	cmp	r3, r2
1a00117a:	d129      	bne.n	1a0011d0 <Add_IncommingFrame+0x148>
		//if( *(PtrSOF + OFFSET_DATO + T) == _EOF  )
		{
			InitTimeFlag = 1;
1a00117c:	2701      	movs	r7, #1
1a00117e:	4b32      	ldr	r3, [pc, #200]	; (1a001248 <Add_IncommingFrame+0x1c0>)
1a001180:	701f      	strb	r7, [r3, #0]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a001182:	f3ef 8311 	mrs	r3, BASEPRI
1a001186:	f04f 02a0 	mov.w	r2, #160	; 0xa0
1a00118a:	f382 8811 	msr	BASEPRI, r2
1a00118e:	f3bf 8f6f 	isb	sy
1a001192:	f3bf 8f4f 	dsb	sy
			taskENTER_CRITICAL_FROM_ISR();
			Data.t_eof = cyclesCounterToUs(*_DWT_CYCCNT);
1a001196:	4b2d      	ldr	r3, [pc, #180]	; (1a00124c <Add_IncommingFrame+0x1c4>)
1a001198:	681b      	ldr	r3, [r3, #0]
1a00119a:	6818      	ldr	r0, [r3, #0]
1a00119c:	f002 fecc 	bl	1a003f38 <cyclesCounterToUs>
1a0011a0:	eebc 0ac0 	vcvt.u32.f32	s0, s0
1a0011a4:	462e      	mov	r6, r5
1a0011a6:	ed85 0a1c 	vstr	s0, [r5, #112]	; 0x70
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a0011aa:	f384 8811 	msr	BASEPRI, r4
			taskEXIT_CRITICAL_FROM_ISR(uxSavedInterruptStatus);
			Data.StartFrame = 0;
1a0011ae:	2500      	movs	r5, #0
1a0011b0:	f886 507a 	strb.w	r5, [r6, #122]	; 0x7a
			Data.Ready = 1;
1a0011b4:	f886 7078 	strb.w	r7, [r6, #120]	; 0x78
			/*Frame buena en el buffer*/

			xTaskNotifyFromISR(xTaskHandle_RxNotify,0,eNoAction,&xHigherPriorityTaskWoken);
1a0011b8:	4b25      	ldr	r3, [pc, #148]	; (1a001250 <Add_IncommingFrame+0x1c8>)
1a0011ba:	6818      	ldr	r0, [r3, #0]
1a0011bc:	ab03      	add	r3, sp, #12
1a0011be:	9300      	str	r3, [sp, #0]
1a0011c0:	4629      	mov	r1, r5
1a0011c2:	462a      	mov	r2, r5
1a0011c4:	462b      	mov	r3, r5
1a0011c6:	f001 fb77 	bl	1a0028b8 <xTaskGenericNotifyFromISR>
			Data.Index =0;
1a0011ca:	f886 5079 	strb.w	r5, [r6, #121]	; 0x79
1a0011ce:	e008      	b.n	1a0011e2 <Add_IncommingFrame+0x15a>
		}else {

			memset(Data.Buffer,0,sizeof(Data.Buffer));
1a0011d0:	4d1c      	ldr	r5, [pc, #112]	; (1a001244 <Add_IncommingFrame+0x1bc>)
1a0011d2:	4628      	mov	r0, r5
1a0011d4:	2100      	movs	r1, #0
1a0011d6:	226a      	movs	r2, #106	; 0x6a
1a0011d8:	f004 f9f7 	bl	1a0055ca <memset>
			Data.Index =0;
1a0011dc:	2300      	movs	r3, #0
1a0011de:	f885 3079 	strb.w	r3, [r5, #121]	; 0x79

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a0011e2:	f3ef 8311 	mrs	r3, BASEPRI
1a0011e6:	f04f 02a0 	mov.w	r2, #160	; 0xa0
1a0011ea:	f382 8811 	msr	BASEPRI, r2
1a0011ee:	f3bf 8f6f 	isb	sy
1a0011f2:	f3bf 8f4f 	dsb	sy
		}
	}
	// Timeout para secuencias cortadas..
	taskENTER_CRITICAL_FROM_ISR();
	Timeout_In = cyclesCounterToUs(*_DWT_CYCCNT); //cyclesCounterToUs
1a0011f6:	4b15      	ldr	r3, [pc, #84]	; (1a00124c <Add_IncommingFrame+0x1c4>)
1a0011f8:	681b      	ldr	r3, [r3, #0]
1a0011fa:	6818      	ldr	r0, [r3, #0]
1a0011fc:	f002 fe9c 	bl	1a003f38 <cyclesCounterToUs>
1a001200:	eefc 7ac0 	vcvt.u32.f32	s15, s0
1a001204:	ee17 3a90 	vmov	r3, s15
1a001208:	4a12      	ldr	r2, [pc, #72]	; (1a001254 <Add_IncommingFrame+0x1cc>)
1a00120a:	edc2 7a00 	vstr	s15, [r2]
	Timeout_In = Timeout_In - Data.t_sof;
1a00120e:	490d      	ldr	r1, [pc, #52]	; (1a001244 <Add_IncommingFrame+0x1bc>)
1a001210:	6ec9      	ldr	r1, [r1, #108]	; 0x6c
1a001212:	1a5b      	subs	r3, r3, r1
1a001214:	6013      	str	r3, [r2, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a001216:	f384 8811 	msr	BASEPRI, r4
	taskEXIT_CRITICAL_FROM_ISR(uxSavedInterruptStatus);
	if(Timeout_In > MAX_US_WAIT_EOF){
1a00121a:	6812      	ldr	r2, [r2, #0]
1a00121c:	4b0e      	ldr	r3, [pc, #56]	; (1a001258 <Add_IncommingFrame+0x1d0>)
1a00121e:	429a      	cmp	r2, r3
1a001220:	d90d      	bls.n	1a00123e <Add_IncommingFrame+0x1b6>
		Data.StartFrame = 0;   // Reset frame reading if EOF takes too long..
1a001222:	4c08      	ldr	r4, [pc, #32]	; (1a001244 <Add_IncommingFrame+0x1bc>)
1a001224:	2500      	movs	r5, #0
1a001226:	f884 507a 	strb.w	r5, [r4, #122]	; 0x7a
		memset(Data.Buffer,0,sizeof(Data.Buffer));
1a00122a:	4620      	mov	r0, r4
1a00122c:	4629      	mov	r1, r5
1a00122e:	226a      	movs	r2, #106	; 0x6a
1a001230:	f004 f9cb 	bl	1a0055ca <memset>
		Data.Index =0;
1a001234:	f884 5079 	strb.w	r5, [r4, #121]	; 0x79
		InitTimeFlag = 1;
1a001238:	2201      	movs	r2, #1
1a00123a:	4b03      	ldr	r3, [pc, #12]	; (1a001248 <Add_IncommingFrame+0x1c0>)
1a00123c:	701a      	strb	r2, [r3, #0]
	}

}
1a00123e:	b005      	add	sp, #20
1a001240:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a001242:	bf00      	nop
1a001244:	100050d8 	.word	0x100050d8
1a001248:	10000000 	.word	0x10000000
1a00124c:	10000004 	.word	0x10000004
1a001250:	10000558 	.word	0x10000558
1a001254:	1000057c 	.word	0x1000057c
1a001258:	00155cc0 	.word	0x00155cc0

1a00125c <TpoPulsadorInit>:

Pulsador vectorTpoPulsadores[MAX_PULSADORES];

void TpoPulsadorInit ( Pulsador * p, int _idPulsador )
{
	p->idPulsador	 	= _idPulsador;
1a00125c:	6001      	str	r1, [r0, #0]
	p->tiempoInicial 	= 0;
1a00125e:	2300      	movs	r3, #0
1a001260:	6043      	str	r3, [r0, #4]
	p->tiempoFinal		= 0;
1a001262:	6083      	str	r3, [r0, #8]
1a001264:	4770      	bx	lr
1a001266:	bf00      	nop

1a001268 <TpoPulsadoresInit>:
}

void TpoPulsadoresInit ( Modulo_t * pModulo )
{
1a001268:	b510      	push	{r4, lr}
	TpoPulsadorInit( &vectorTpoPulsadores[0], 1 );
1a00126a:	4c0a      	ldr	r4, [pc, #40]	; (1a001294 <TpoPulsadoresInit+0x2c>)
1a00126c:	4620      	mov	r0, r4
1a00126e:	2101      	movs	r1, #1
1a001270:	f7ff fff4 	bl	1a00125c <TpoPulsadorInit>
	TpoPulsadorInit( &vectorTpoPulsadores[1], 2 );
1a001274:	f104 000c 	add.w	r0, r4, #12
1a001278:	2102      	movs	r1, #2
1a00127a:	f7ff ffef 	bl	1a00125c <TpoPulsadorInit>
	TpoPulsadorInit( &vectorTpoPulsadores[2], 3 );
1a00127e:	f104 0018 	add.w	r0, r4, #24
1a001282:	2103      	movs	r1, #3
1a001284:	f7ff ffea 	bl	1a00125c <TpoPulsadorInit>
	TpoPulsadorInit( &vectorTpoPulsadores[3], 4 );
1a001288:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a00128c:	2104      	movs	r1, #4
1a00128e:	f7ff ffe5 	bl	1a00125c <TpoPulsadorInit>
1a001292:	bd10      	pop	{r4, pc}
1a001294:	10005328 	.word	0x10005328

1a001298 <DriverTiempoPulsacion>:
}

static Modulo_t * mod;

void DriverTiempoPulsacion ( Evento_t *evn )
{
1a001298:	b510      	push	{r4, lr}
1a00129a:	4604      	mov	r4, r0
	//int i;
	static TickType_t contadorTick = 0;

	switch( evn->signal )
1a00129c:	6843      	ldr	r3, [r0, #4]
1a00129e:	2b02      	cmp	r3, #2
1a0012a0:	d00d      	beq.n	1a0012be <DriverTiempoPulsacion+0x26>
1a0012a2:	2b03      	cmp	r3, #3
1a0012a4:	d010      	beq.n	1a0012c8 <DriverTiempoPulsacion+0x30>
1a0012a6:	b9c3      	cbnz	r3, 1a0012da <DriverTiempoPulsacion+0x42>
	{
		case SIG_MODULO_INICIAR:
			mod = (Modulo_t *) evn->receptor;
1a0012a8:	6800      	ldr	r0, [r0, #0]
1a0012aa:	4c0c      	ldr	r4, [pc, #48]	; (1a0012dc <DriverTiempoPulsacion+0x44>)
1a0012ac:	6020      	str	r0, [r4, #0]
			TpoPulsadoresInit(mod);
1a0012ae:	f7ff ffdb 	bl	1a001268 <TpoPulsadoresInit>
			timerArmarUnico(mod, mod->periodo);
1a0012b2:	6823      	ldr	r3, [r4, #0]
1a0012b4:	4618      	mov	r0, r3
1a0012b6:	68d9      	ldr	r1, [r3, #12]
1a0012b8:	f7ff fb3a 	bl	1a000930 <timerArmarUnico>
			break;
1a0012bc:	bd10      	pop	{r4, pc}

		case SIG_BOTON_APRETADO:
			contadorTick = xTaskGetTickCount();
1a0012be:	f000 fff1 	bl	1a0022a4 <xTaskGetTickCount>
1a0012c2:	4b07      	ldr	r3, [pc, #28]	; (1a0012e0 <DriverTiempoPulsacion+0x48>)
1a0012c4:	6018      	str	r0, [r3, #0]
			break;
1a0012c6:	bd10      	pop	{r4, pc}

		case SIG_BOTON_LIBERADO:
			contadorTick = xTaskGetTickCount() - contadorTick;
1a0012c8:	f000 ffec 	bl	1a0022a4 <xTaskGetTickCount>
1a0012cc:	4a04      	ldr	r2, [pc, #16]	; (1a0012e0 <DriverTiempoPulsacion+0x48>)
1a0012ce:	6813      	ldr	r3, [r2, #0]
1a0012d0:	1ac0      	subs	r0, r0, r3
1a0012d2:	6010      	str	r0, [r2, #0]
			tiempo_boton_oprimido( contadorTick, evn->valor );
1a0012d4:	68a1      	ldr	r1, [r4, #8]
1a0012d6:	f7ff fa41 	bl	1a00075c <tiempo_boton_oprimido>
1a0012da:	bd10      	pop	{r4, pc}
1a0012dc:	10000584 	.word	0x10000584
1a0012e0:	10000580 	.word	0x10000580

1a0012e4 <initialise_monitor_handles>:
WEAK void SysTick_Handler(void);

WEAK void initialise_monitor_handles(void);

void initialise_monitor_handles(void)
{
1a0012e4:	4770      	bx	lr
1a0012e6:	bf00      	nop

1a0012e8 <Reset_Handler>:
extern unsigned int __data_section_table_end;
extern unsigned int __bss_section_table;
extern unsigned int __bss_section_table_end;

void Reset_Handler(void) {
    __asm__ volatile("cpsid i");
1a0012e8:	b672      	cpsid	i

    volatile unsigned int *RESET_CONTROL = (unsigned int *) 0x40053100;
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0012ea:	4a1a      	ldr	r2, [pc, #104]	; (1a001354 <Reset_Handler+0x6c>)
1a0012ec:	4b1a      	ldr	r3, [pc, #104]	; (1a001358 <Reset_Handler+0x70>)
1a0012ee:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0012f0:	4a1a      	ldr	r2, [pc, #104]	; (1a00135c <Reset_Handler+0x74>)
1a0012f2:	3304      	adds	r3, #4
1a0012f4:	601a      	str	r2, [r3, #0]

    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0012f6:	2300      	movs	r3, #0
1a0012f8:	e005      	b.n	1a001306 <Reset_Handler+0x1e>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0012fa:	f04f 31ff 	mov.w	r1, #4294967295
1a0012fe:	4a18      	ldr	r2, [pc, #96]	; (1a001360 <Reset_Handler+0x78>)
1a001300:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    *(RESET_CONTROL + 0) = 0x10DF1000;
    *(RESET_CONTROL + 1) = 0x01DFF7FF;

    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a001304:	3301      	adds	r3, #1
1a001306:	2b07      	cmp	r3, #7
1a001308:	d9f7      	bls.n	1a0012fa <Reset_Handler+0x12>
extern unsigned int __data_section_table;
extern unsigned int __data_section_table_end;
extern unsigned int __bss_section_table;
extern unsigned int __bss_section_table_end;

void Reset_Handler(void) {
1a00130a:	b510      	push	{r4, lr}
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
    }
    __asm__ volatile("cpsie i");
1a00130c:	b662      	cpsie	i

    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    SectionTableAddr = &__data_section_table;
1a00130e:	4b15      	ldr	r3, [pc, #84]	; (1a001364 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a001310:	e007      	b.n	1a001322 <Reset_Handler+0x3a>
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a001312:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a001316:	6818      	ldr	r0, [r3, #0]
1a001318:	6859      	ldr	r1, [r3, #4]
1a00131a:	689a      	ldr	r2, [r3, #8]
1a00131c:	f7fe ff3e 	bl	1a00019c <data_init>

    SectionTableAddr = &__data_section_table;
    while (SectionTableAddr < &__data_section_table_end) {
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a001320:	4623      	mov	r3, r4

    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    SectionTableAddr = &__data_section_table;
    while (SectionTableAddr < &__data_section_table_end) {
1a001322:	4a11      	ldr	r2, [pc, #68]	; (1a001368 <Reset_Handler+0x80>)
1a001324:	4293      	cmp	r3, r2
1a001326:	d3f4      	bcc.n	1a001312 <Reset_Handler+0x2a>
1a001328:	e006      	b.n	1a001338 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
1a00132a:	461c      	mov	r4, r3
        SectionLen = *SectionTableAddr++;
        bss_init(ExeAddr, SectionLen);
1a00132c:	f854 0b08 	ldr.w	r0, [r4], #8
1a001330:	6859      	ldr	r1, [r3, #4]
1a001332:	f7fe ff41 	bl	1a0001b8 <bss_init>
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a001336:	4623      	mov	r3, r4
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    while (SectionTableAddr < &__bss_section_table_end) {
1a001338:	4a0c      	ldr	r2, [pc, #48]	; (1a00136c <Reset_Handler+0x84>)
1a00133a:	4293      	cmp	r3, r2
1a00133c:	d3f5      	bcc.n	1a00132a <Reset_Handler+0x42>
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
        bss_init(ExeAddr, SectionLen);
    }

    SystemInit();
1a00133e:	f002 fdcb 	bl	1a003ed8 <SystemInit>

    __libc_init_array();
1a001342:	f004 f911 	bl	1a005568 <__libc_init_array>
    initialise_monitor_handles();
1a001346:	f7ff ffcd 	bl	1a0012e4 <initialise_monitor_handles>
    main();
1a00134a:	f7ff fa4d 	bl	1a0007e8 <main>
    while (1) {
        __asm__ volatile("wfi");
1a00134e:	bf30      	wfi
    }
1a001350:	e7fd      	b.n	1a00134e <Reset_Handler+0x66>
1a001352:	bf00      	nop
1a001354:	10df1000 	.word	0x10df1000
1a001358:	40053100 	.word	0x40053100
1a00135c:	01dff7ff 	.word	0x01dff7ff
1a001360:	e000e280 	.word	0xe000e280
1a001364:	1a000114 	.word	0x1a000114
1a001368:	1a000150 	.word	0x1a000150
1a00136c:	1a000178 	.word	0x1a000178

1a001370 <_init>:

WEAK void _fini(void);
void _fini(void) {}

WEAK void _init(void);
void _init(void) {}
1a001370:	4770      	bx	lr
1a001372:	bf00      	nop

1a001374 <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a001374:	4b05      	ldr	r3, [pc, #20]	; (1a00138c <_sbrk_r+0x18>)
1a001376:	681b      	ldr	r3, [r3, #0]
1a001378:	b913      	cbnz	r3, 1a001380 <_sbrk_r+0xc>
       heap_end = &_pvHeapStart;
1a00137a:	4a05      	ldr	r2, [pc, #20]	; (1a001390 <_sbrk_r+0x1c>)
1a00137c:	4b03      	ldr	r3, [pc, #12]	; (1a00138c <_sbrk_r+0x18>)
1a00137e:	601a      	str	r2, [r3, #0]
   }
   prev_heap_end = heap_end;
1a001380:	4b02      	ldr	r3, [pc, #8]	; (1a00138c <_sbrk_r+0x18>)
1a001382:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a001384:	4401      	add	r1, r0
1a001386:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a001388:	4770      	bx	lr
1a00138a:	bf00      	nop
1a00138c:	10000588 	.word	0x10000588
1a001390:	100053a0 	.word	0x100053a0

1a001394 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a001394:	4a12      	ldr	r2, [pc, #72]	; (1a0013e0 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a001396:	f012 0f07 	tst.w	r2, #7
1a00139a:	d007      	beq.n	1a0013ac <prvHeapInit+0x18>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a00139c:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a00139e:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a0013a2:	f5c1 4380 	rsb	r3, r1, #16384	; 0x4000
1a0013a6:	4413      	add	r3, r2
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0013a8:	460a      	mov	r2, r1
1a0013aa:	e001      	b.n	1a0013b0 <prvHeapInit+0x1c>
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a0013ac:	f44f 4380 	mov.w	r3, #16384	; 0x4000

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a0013b0:	480c      	ldr	r0, [pc, #48]	; (1a0013e4 <prvHeapInit+0x50>)
1a0013b2:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a0013b4:	2100      	movs	r1, #0
1a0013b6:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a0013b8:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
1a0013ba:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0013bc:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
1a0013c0:	4809      	ldr	r0, [pc, #36]	; (1a0013e8 <prvHeapInit+0x54>)
1a0013c2:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
1a0013c4:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a0013c6:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a0013c8:	1a99      	subs	r1, r3, r2
1a0013ca:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a0013cc:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a0013ce:	4b07      	ldr	r3, [pc, #28]	; (1a0013ec <prvHeapInit+0x58>)
1a0013d0:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a0013d2:	4b07      	ldr	r3, [pc, #28]	; (1a0013f0 <prvHeapInit+0x5c>)
1a0013d4:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a0013d6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a0013da:	4b06      	ldr	r3, [pc, #24]	; (1a0013f4 <prvHeapInit+0x60>)
1a0013dc:	601a      	str	r2, [r3, #0]
1a0013de:	4770      	bx	lr
1a0013e0:	1000059c 	.word	0x1000059c
1a0013e4:	10000594 	.word	0x10000594
1a0013e8:	10000590 	.word	0x10000590
1a0013ec:	100045a0 	.word	0x100045a0
1a0013f0:	1000058c 	.word	0x1000058c
1a0013f4:	1000459c 	.word	0x1000459c

1a0013f8 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a0013f8:	4a13      	ldr	r2, [pc, #76]	; (1a001448 <prvInsertBlockIntoFreeList+0x50>)
1a0013fa:	e000      	b.n	1a0013fe <prvInsertBlockIntoFreeList+0x6>
1a0013fc:	461a      	mov	r2, r3
1a0013fe:	6813      	ldr	r3, [r2, #0]
1a001400:	4283      	cmp	r3, r0
1a001402:	d3fb      	bcc.n	1a0013fc <prvInsertBlockIntoFreeList+0x4>
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a001404:	b410      	push	{r4}
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a001406:	6851      	ldr	r1, [r2, #4]
1a001408:	1854      	adds	r4, r2, r1
1a00140a:	4284      	cmp	r4, r0
1a00140c:	d103      	bne.n	1a001416 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a00140e:	6840      	ldr	r0, [r0, #4]
1a001410:	4401      	add	r1, r0
1a001412:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
1a001414:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a001416:	6841      	ldr	r1, [r0, #4]
1a001418:	1844      	adds	r4, r0, r1
1a00141a:	429c      	cmp	r4, r3
1a00141c:	d10c      	bne.n	1a001438 <prvInsertBlockIntoFreeList+0x40>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a00141e:	4c0b      	ldr	r4, [pc, #44]	; (1a00144c <prvInsertBlockIntoFreeList+0x54>)
1a001420:	6824      	ldr	r4, [r4, #0]
1a001422:	42a3      	cmp	r3, r4
1a001424:	d006      	beq.n	1a001434 <prvInsertBlockIntoFreeList+0x3c>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a001426:	685b      	ldr	r3, [r3, #4]
1a001428:	4419      	add	r1, r3
1a00142a:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a00142c:	6813      	ldr	r3, [r2, #0]
1a00142e:	681b      	ldr	r3, [r3, #0]
1a001430:	6003      	str	r3, [r0, #0]
1a001432:	e002      	b.n	1a00143a <prvInsertBlockIntoFreeList+0x42>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a001434:	6004      	str	r4, [r0, #0]
1a001436:	e000      	b.n	1a00143a <prvInsertBlockIntoFreeList+0x42>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a001438:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a00143a:	4282      	cmp	r2, r0
1a00143c:	d000      	beq.n	1a001440 <prvInsertBlockIntoFreeList+0x48>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a00143e:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a001440:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001444:	4770      	bx	lr
1a001446:	bf00      	nop
1a001448:	10000594 	.word	0x10000594
1a00144c:	10000590 	.word	0x10000590

1a001450 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
1a001450:	b570      	push	{r4, r5, r6, lr}
1a001452:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
1a001454:	f000 ff1e 	bl	1a002294 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
1a001458:	4b35      	ldr	r3, [pc, #212]	; (1a001530 <pvPortMalloc+0xe0>)
1a00145a:	681b      	ldr	r3, [r3, #0]
1a00145c:	b90b      	cbnz	r3, 1a001462 <pvPortMalloc+0x12>
		{
			prvHeapInit();
1a00145e:	f7ff ff99 	bl	1a001394 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a001462:	4b34      	ldr	r3, [pc, #208]	; (1a001534 <pvPortMalloc+0xe4>)
1a001464:	681b      	ldr	r3, [r3, #0]
1a001466:	421c      	tst	r4, r3
1a001468:	d147      	bne.n	1a0014fa <pvPortMalloc+0xaa>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
1a00146a:	b134      	cbz	r4, 1a00147a <pvPortMalloc+0x2a>
			{
				xWantedSize += xHeapStructSize;
1a00146c:	3408      	adds	r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a00146e:	f014 0f07 	tst.w	r4, #7
1a001472:	d002      	beq.n	1a00147a <pvPortMalloc+0x2a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a001474:	f024 0407 	bic.w	r4, r4, #7
1a001478:	3408      	adds	r4, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a00147a:	2c00      	cmp	r4, #0
1a00147c:	d03f      	beq.n	1a0014fe <pvPortMalloc+0xae>
1a00147e:	4b2e      	ldr	r3, [pc, #184]	; (1a001538 <pvPortMalloc+0xe8>)
1a001480:	681b      	ldr	r3, [r3, #0]
1a001482:	429c      	cmp	r4, r3
1a001484:	d83d      	bhi.n	1a001502 <pvPortMalloc+0xb2>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
1a001486:	4b2d      	ldr	r3, [pc, #180]	; (1a00153c <pvPortMalloc+0xec>)
1a001488:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a00148a:	e001      	b.n	1a001490 <pvPortMalloc+0x40>
				{
					pxPreviousBlock = pxBlock;
1a00148c:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
1a00148e:	4615      	mov	r5, r2
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a001490:	686a      	ldr	r2, [r5, #4]
1a001492:	42a2      	cmp	r2, r4
1a001494:	d202      	bcs.n	1a00149c <pvPortMalloc+0x4c>
1a001496:	682a      	ldr	r2, [r5, #0]
1a001498:	2a00      	cmp	r2, #0
1a00149a:	d1f7      	bne.n	1a00148c <pvPortMalloc+0x3c>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
1a00149c:	4a24      	ldr	r2, [pc, #144]	; (1a001530 <pvPortMalloc+0xe0>)
1a00149e:	6812      	ldr	r2, [r2, #0]
1a0014a0:	4295      	cmp	r5, r2
1a0014a2:	d030      	beq.n	1a001506 <pvPortMalloc+0xb6>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a0014a4:	681e      	ldr	r6, [r3, #0]
1a0014a6:	3608      	adds	r6, #8

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a0014a8:	682a      	ldr	r2, [r5, #0]
1a0014aa:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a0014ac:	686b      	ldr	r3, [r5, #4]
1a0014ae:	1b1b      	subs	r3, r3, r4
1a0014b0:	2b10      	cmp	r3, #16
1a0014b2:	d910      	bls.n	1a0014d6 <pvPortMalloc+0x86>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a0014b4:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a0014b6:	f010 0f07 	tst.w	r0, #7
1a0014ba:	d008      	beq.n	1a0014ce <pvPortMalloc+0x7e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a0014bc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0014c0:	f383 8811 	msr	BASEPRI, r3
1a0014c4:	f3bf 8f6f 	isb	sy
1a0014c8:	f3bf 8f4f 	dsb	sy
1a0014cc:	e7fe      	b.n	1a0014cc <pvPortMalloc+0x7c>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a0014ce:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
1a0014d0:	606c      	str	r4, [r5, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a0014d2:	f7ff ff91 	bl	1a0013f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a0014d6:	686a      	ldr	r2, [r5, #4]
1a0014d8:	4917      	ldr	r1, [pc, #92]	; (1a001538 <pvPortMalloc+0xe8>)
1a0014da:	680b      	ldr	r3, [r1, #0]
1a0014dc:	1a9b      	subs	r3, r3, r2
1a0014de:	600b      	str	r3, [r1, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a0014e0:	4917      	ldr	r1, [pc, #92]	; (1a001540 <pvPortMalloc+0xf0>)
1a0014e2:	6809      	ldr	r1, [r1, #0]
1a0014e4:	428b      	cmp	r3, r1
1a0014e6:	d201      	bcs.n	1a0014ec <pvPortMalloc+0x9c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a0014e8:	4915      	ldr	r1, [pc, #84]	; (1a001540 <pvPortMalloc+0xf0>)
1a0014ea:	600b      	str	r3, [r1, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a0014ec:	4b11      	ldr	r3, [pc, #68]	; (1a001534 <pvPortMalloc+0xe4>)
1a0014ee:	681b      	ldr	r3, [r3, #0]
1a0014f0:	4313      	orrs	r3, r2
1a0014f2:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a0014f4:	2300      	movs	r3, #0
1a0014f6:	602b      	str	r3, [r5, #0]
1a0014f8:	e006      	b.n	1a001508 <pvPortMalloc+0xb8>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
1a0014fa:	2600      	movs	r6, #0
1a0014fc:	e004      	b.n	1a001508 <pvPortMalloc+0xb8>
1a0014fe:	2600      	movs	r6, #0
1a001500:	e002      	b.n	1a001508 <pvPortMalloc+0xb8>
1a001502:	2600      	movs	r6, #0
1a001504:	e000      	b.n	1a001508 <pvPortMalloc+0xb8>
1a001506:	2600      	movs	r6, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
1a001508:	f000 ff6a 	bl	1a0023e0 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
1a00150c:	b90e      	cbnz	r6, 1a001512 <pvPortMalloc+0xc2>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
1a00150e:	f000 fc69 	bl	1a001de4 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a001512:	f016 0f07 	tst.w	r6, #7
1a001516:	d008      	beq.n	1a00152a <pvPortMalloc+0xda>
1a001518:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00151c:	f383 8811 	msr	BASEPRI, r3
1a001520:	f3bf 8f6f 	isb	sy
1a001524:	f3bf 8f4f 	dsb	sy
1a001528:	e7fe      	b.n	1a001528 <pvPortMalloc+0xd8>
	return pvReturn;
}
1a00152a:	4630      	mov	r0, r6
1a00152c:	bd70      	pop	{r4, r5, r6, pc}
1a00152e:	bf00      	nop
1a001530:	10000590 	.word	0x10000590
1a001534:	1000459c 	.word	0x1000459c
1a001538:	1000058c 	.word	0x1000058c
1a00153c:	10000594 	.word	0x10000594
1a001540:	100045a0 	.word	0x100045a0

1a001544 <vPortFree>:
void vPortFree( void *pv )
{
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
1a001544:	b3a0      	cbz	r0, 1a0015b0 <vPortFree+0x6c>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
1a001546:	b538      	push	{r3, r4, r5, lr}
1a001548:	4603      	mov	r3, r0

	if( pv != NULL )
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
1a00154a:	f1a0 0508 	sub.w	r5, r0, #8

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a00154e:	f850 2c04 	ldr.w	r2, [r0, #-4]
1a001552:	4918      	ldr	r1, [pc, #96]	; (1a0015b4 <vPortFree+0x70>)
1a001554:	6809      	ldr	r1, [r1, #0]
1a001556:	ea12 0401 	ands.w	r4, r2, r1
1a00155a:	d108      	bne.n	1a00156e <vPortFree+0x2a>
1a00155c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001560:	f383 8811 	msr	BASEPRI, r3
1a001564:	f3bf 8f6f 	isb	sy
1a001568:	f3bf 8f4f 	dsb	sy
1a00156c:	e7fe      	b.n	1a00156c <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a00156e:	f850 0c08 	ldr.w	r0, [r0, #-8]
1a001572:	b140      	cbz	r0, 1a001586 <vPortFree+0x42>
1a001574:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001578:	f383 8811 	msr	BASEPRI, r3
1a00157c:	f3bf 8f6f 	isb	sy
1a001580:	f3bf 8f4f 	dsb	sy
1a001584:	e7fe      	b.n	1a001584 <vPortFree+0x40>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
1a001586:	b194      	cbz	r4, 1a0015ae <vPortFree+0x6a>
		{
			if( pxLink->pxNextFreeBlock == NULL )
1a001588:	b988      	cbnz	r0, 1a0015ae <vPortFree+0x6a>
1a00158a:	461c      	mov	r4, r3
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a00158c:	ea22 0201 	bic.w	r2, r2, r1
1a001590:	f843 2c04 	str.w	r2, [r3, #-4]

				vTaskSuspendAll();
1a001594:	f000 fe7e 	bl	1a002294 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
1a001598:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a00159c:	4a06      	ldr	r2, [pc, #24]	; (1a0015b8 <vPortFree+0x74>)
1a00159e:	6813      	ldr	r3, [r2, #0]
1a0015a0:	440b      	add	r3, r1
1a0015a2:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a0015a4:	4628      	mov	r0, r5
1a0015a6:	f7ff ff27 	bl	1a0013f8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
1a0015aa:	f000 ff19 	bl	1a0023e0 <xTaskResumeAll>
1a0015ae:	bd38      	pop	{r3, r4, r5, pc}
1a0015b0:	4770      	bx	lr
1a0015b2:	bf00      	nop
1a0015b4:	1000459c 	.word	0x1000459c
1a0015b8:	1000058c 	.word	0x1000058c

1a0015bc <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
	return xFreeBytesRemaining;
}
1a0015bc:	4b01      	ldr	r3, [pc, #4]	; (1a0015c4 <xPortGetFreeHeapSize+0x8>)
1a0015be:	6818      	ldr	r0, [r3, #0]
1a0015c0:	4770      	bx	lr
1a0015c2:	bf00      	nop
1a0015c4:	1000058c 	.word	0x1000058c

1a0015c8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a0015c8:	b510      	push	{r4, lr}
1a0015ca:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a0015cc:	f001 fcc8 	bl	1a002f60 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a0015d0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a0015d2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a0015d4:	429a      	cmp	r2, r3
1a0015d6:	d101      	bne.n	1a0015dc <prvIsQueueFull+0x14>
		{
			xReturn = pdTRUE;
1a0015d8:	2401      	movs	r4, #1
1a0015da:	e000      	b.n	1a0015de <prvIsQueueFull+0x16>
		}
		else
		{
			xReturn = pdFALSE;
1a0015dc:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a0015de:	f001 fce1 	bl	1a002fa4 <vPortExitCritical>

	return xReturn;
}
1a0015e2:	4620      	mov	r0, r4
1a0015e4:	bd10      	pop	{r4, pc}
1a0015e6:	bf00      	nop

1a0015e8 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
1a0015e8:	b510      	push	{r4, lr}
1a0015ea:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a0015ec:	f001 fcb8 	bl	1a002f60 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a0015f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a0015f2:	b90b      	cbnz	r3, 1a0015f8 <prvIsQueueEmpty+0x10>
		{
			xReturn = pdTRUE;
1a0015f4:	2401      	movs	r4, #1
1a0015f6:	e000      	b.n	1a0015fa <prvIsQueueEmpty+0x12>
		}
		else
		{
			xReturn = pdFALSE;
1a0015f8:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a0015fa:	f001 fcd3 	bl	1a002fa4 <vPortExitCritical>

	return xReturn;
}
1a0015fe:	4620      	mov	r0, r4
1a001600:	bd10      	pop	{r4, pc}
1a001602:	bf00      	nop

1a001604 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
1a001604:	b570      	push	{r4, r5, r6, lr}
1a001606:	4604      	mov	r4, r0
1a001608:	4616      	mov	r6, r2
BaseType_t xReturn = pdFALSE;
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a00160a:	6b85      	ldr	r5, [r0, #56]	; 0x38

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a00160c:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a00160e:	b93a      	cbnz	r2, 1a001620 <prvCopyDataToQueue+0x1c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a001610:	6803      	ldr	r3, [r0, #0]
1a001612:	bb43      	cbnz	r3, 1a001666 <prvCopyDataToQueue+0x62>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a001614:	6840      	ldr	r0, [r0, #4]
1a001616:	f001 f8a9 	bl	1a00276c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a00161a:	2300      	movs	r3, #0
1a00161c:	6063      	str	r3, [r4, #4]
1a00161e:	e029      	b.n	1a001674 <prvCopyDataToQueue+0x70>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
1a001620:	b96e      	cbnz	r6, 1a00163e <prvCopyDataToQueue+0x3a>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a001622:	6880      	ldr	r0, [r0, #8]
1a001624:	f003 ffc6 	bl	1a0055b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a001628:	68a2      	ldr	r2, [r4, #8]
1a00162a:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a00162c:	4413      	add	r3, r2
1a00162e:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a001630:	6862      	ldr	r2, [r4, #4]
1a001632:	4293      	cmp	r3, r2
1a001634:	d319      	bcc.n	1a00166a <prvCopyDataToQueue+0x66>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a001636:	6823      	ldr	r3, [r4, #0]
1a001638:	60a3      	str	r3, [r4, #8]
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
1a00163a:	2000      	movs	r0, #0
1a00163c:	e01a      	b.n	1a001674 <prvCopyDataToQueue+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00163e:	68c0      	ldr	r0, [r0, #12]
1a001640:	f003 ffb8 	bl	1a0055b4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a001644:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a001646:	425b      	negs	r3, r3
1a001648:	68e2      	ldr	r2, [r4, #12]
1a00164a:	441a      	add	r2, r3
1a00164c:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a00164e:	6821      	ldr	r1, [r4, #0]
1a001650:	428a      	cmp	r2, r1
1a001652:	d202      	bcs.n	1a00165a <prvCopyDataToQueue+0x56>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a001654:	6862      	ldr	r2, [r4, #4]
1a001656:	4413      	add	r3, r2
1a001658:	60e3      	str	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
1a00165a:	2e02      	cmp	r6, #2
1a00165c:	d107      	bne.n	1a00166e <prvCopyDataToQueue+0x6a>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a00165e:	b145      	cbz	r5, 1a001672 <prvCopyDataToQueue+0x6e>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
1a001660:	3d01      	subs	r5, #1
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
1a001662:	2000      	movs	r0, #0
1a001664:	e006      	b.n	1a001674 <prvCopyDataToQueue+0x70>
1a001666:	2000      	movs	r0, #0
1a001668:	e004      	b.n	1a001674 <prvCopyDataToQueue+0x70>
1a00166a:	2000      	movs	r0, #0
1a00166c:	e002      	b.n	1a001674 <prvCopyDataToQueue+0x70>
1a00166e:	2000      	movs	r0, #0
1a001670:	e000      	b.n	1a001674 <prvCopyDataToQueue+0x70>
1a001672:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a001674:	3501      	adds	r5, #1
1a001676:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
1a001678:	bd70      	pop	{r4, r5, r6, pc}
1a00167a:	bf00      	nop

1a00167c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a00167c:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a00167e:	b172      	cbz	r2, 1a00169e <prvCopyDataFromQueue+0x22>
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
1a001680:	b510      	push	{r4, lr}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a001682:	68c3      	ldr	r3, [r0, #12]
1a001684:	4413      	add	r3, r2
1a001686:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a001688:	6844      	ldr	r4, [r0, #4]
1a00168a:	42a3      	cmp	r3, r4
1a00168c:	d301      	bcc.n	1a001692 <prvCopyDataFromQueue+0x16>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a00168e:	6803      	ldr	r3, [r0, #0]
1a001690:	60c3      	str	r3, [r0, #12]
1a001692:	4603      	mov	r3, r0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a001694:	4608      	mov	r0, r1
1a001696:	68d9      	ldr	r1, [r3, #12]
1a001698:	f003 ff8c 	bl	1a0055b4 <memcpy>
1a00169c:	bd10      	pop	{r4, pc}
1a00169e:	4770      	bx	lr

1a0016a0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
1a0016a0:	b538      	push	{r3, r4, r5, lr}
1a0016a2:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
1a0016a4:	f001 fc5c 	bl	1a002f60 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
1a0016a8:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a0016ac:	b2e4      	uxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a0016ae:	e00a      	b.n	1a0016c6 <prvUnlockQueue+0x26>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a0016b0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a0016b2:	b15b      	cbz	r3, 1a0016cc <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a0016b4:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a0016b8:	f000 ffa4 	bl	1a002604 <xTaskRemoveFromEventList>
1a0016bc:	b108      	cbz	r0, 1a0016c2 <prvUnlockQueue+0x22>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
1a0016be:	f001 f833 	bl	1a002728 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
1a0016c2:	3c01      	subs	r4, #1
1a0016c4:	b2e4      	uxtb	r4, r4
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a0016c6:	b263      	sxtb	r3, r4
1a0016c8:	2b00      	cmp	r3, #0
1a0016ca:	dcf1      	bgt.n	1a0016b0 <prvUnlockQueue+0x10>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
1a0016cc:	23ff      	movs	r3, #255	; 0xff
1a0016ce:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
1a0016d2:	f001 fc67 	bl	1a002fa4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
1a0016d6:	f001 fc43 	bl	1a002f60 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
1a0016da:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a0016de:	b2e4      	uxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
1a0016e0:	e00a      	b.n	1a0016f8 <prvUnlockQueue+0x58>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a0016e2:	692b      	ldr	r3, [r5, #16]
1a0016e4:	b15b      	cbz	r3, 1a0016fe <prvUnlockQueue+0x5e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a0016e6:	f105 0010 	add.w	r0, r5, #16
1a0016ea:	f000 ff8b 	bl	1a002604 <xTaskRemoveFromEventList>
1a0016ee:	b108      	cbz	r0, 1a0016f4 <prvUnlockQueue+0x54>
				{
					vTaskMissedYield();
1a0016f0:	f001 f81a 	bl	1a002728 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
1a0016f4:	3c01      	subs	r4, #1
1a0016f6:	b2e4      	uxtb	r4, r4
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
1a0016f8:	b263      	sxtb	r3, r4
1a0016fa:	2b00      	cmp	r3, #0
1a0016fc:	dcf1      	bgt.n	1a0016e2 <prvUnlockQueue+0x42>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
1a0016fe:	23ff      	movs	r3, #255	; 0xff
1a001700:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
1a001704:	f001 fc4e 	bl	1a002fa4 <vPortExitCritical>
1a001708:	bd38      	pop	{r3, r4, r5, pc}
1a00170a:	bf00      	nop

1a00170c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
1a00170c:	b538      	push	{r3, r4, r5, lr}
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
1a00170e:	b940      	cbnz	r0, 1a001722 <xQueueGenericReset+0x16>
1a001710:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001714:	f383 8811 	msr	BASEPRI, r3
1a001718:	f3bf 8f6f 	isb	sy
1a00171c:	f3bf 8f4f 	dsb	sy
1a001720:	e7fe      	b.n	1a001720 <xQueueGenericReset+0x14>
1a001722:	4604      	mov	r4, r0
1a001724:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
1a001726:	f001 fc1b 	bl	1a002f60 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a00172a:	6821      	ldr	r1, [r4, #0]
1a00172c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a00172e:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a001730:	fb03 1002 	mla	r0, r3, r2, r1
1a001734:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a001736:	2000      	movs	r0, #0
1a001738:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a00173a:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a00173c:	3a01      	subs	r2, #1
1a00173e:	fb02 1303 	mla	r3, r2, r3, r1
1a001742:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a001744:	23ff      	movs	r3, #255	; 0xff
1a001746:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a00174a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45

		if( xNewQueue == pdFALSE )
1a00174e:	b97d      	cbnz	r5, 1a001770 <xQueueGenericReset+0x64>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001750:	6923      	ldr	r3, [r4, #16]
1a001752:	b1ab      	cbz	r3, 1a001780 <xQueueGenericReset+0x74>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001754:	f104 0010 	add.w	r0, r4, #16
1a001758:	f000 ff54 	bl	1a002604 <xTaskRemoveFromEventList>
1a00175c:	b180      	cbz	r0, 1a001780 <xQueueGenericReset+0x74>
				{
					queueYIELD_IF_USING_PREEMPTION();
1a00175e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001762:	4b09      	ldr	r3, [pc, #36]	; (1a001788 <xQueueGenericReset+0x7c>)
1a001764:	601a      	str	r2, [r3, #0]
1a001766:	f3bf 8f4f 	dsb	sy
1a00176a:	f3bf 8f6f 	isb	sy
1a00176e:	e007      	b.n	1a001780 <xQueueGenericReset+0x74>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a001770:	f104 0010 	add.w	r0, r4, #16
1a001774:	f000 fad2 	bl	1a001d1c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a001778:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a00177c:	f000 face 	bl	1a001d1c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
1a001780:	f001 fc10 	bl	1a002fa4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
1a001784:	2001      	movs	r0, #1
1a001786:	bd38      	pop	{r3, r4, r5, pc}
1a001788:	e000ed04 	.word	0xe000ed04

1a00178c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
1a00178c:	b538      	push	{r3, r4, r5, lr}
1a00178e:	461d      	mov	r5, r3
1a001790:	9c04      	ldr	r4, [sp, #16]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
1a001792:	460b      	mov	r3, r1
1a001794:	b909      	cbnz	r1, 1a00179a <prvInitialiseNewQueue+0xe>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a001796:	6024      	str	r4, [r4, #0]
1a001798:	e000      	b.n	1a00179c <prvInitialiseNewQueue+0x10>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a00179a:	6022      	str	r2, [r4, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
1a00179c:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a00179e:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a0017a0:	4620      	mov	r0, r4
1a0017a2:	2101      	movs	r1, #1
1a0017a4:	f7ff ffb2 	bl	1a00170c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
1a0017a8:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
1a0017ac:	bd38      	pop	{r3, r4, r5, pc}
1a0017ae:	bf00      	nop

1a0017b0 <xQueueGenericCreateStatic>:

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a0017b0:	b940      	cbnz	r0, 1a0017c4 <xQueueGenericCreateStatic+0x14>
1a0017b2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017b6:	f383 8811 	msr	BASEPRI, r3
1a0017ba:	f3bf 8f6f 	isb	sy
1a0017be:	f3bf 8f4f 	dsb	sy
1a0017c2:	e7fe      	b.n	1a0017c2 <xQueueGenericCreateStatic+0x12>
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
1a0017c4:	b510      	push	{r4, lr}
1a0017c6:	b084      	sub	sp, #16
1a0017c8:	4604      	mov	r4, r0

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
1a0017ca:	b943      	cbnz	r3, 1a0017de <xQueueGenericCreateStatic+0x2e>
1a0017cc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017d0:	f383 8811 	msr	BASEPRI, r3
1a0017d4:	f3bf 8f6f 	isb	sy
1a0017d8:	f3bf 8f4f 	dsb	sy
1a0017dc:	e7fe      	b.n	1a0017dc <xQueueGenericCreateStatic+0x2c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a0017de:	b112      	cbz	r2, 1a0017e6 <xQueueGenericCreateStatic+0x36>
1a0017e0:	b119      	cbz	r1, 1a0017ea <xQueueGenericCreateStatic+0x3a>
1a0017e2:	2001      	movs	r0, #1
1a0017e4:	e002      	b.n	1a0017ec <xQueueGenericCreateStatic+0x3c>
1a0017e6:	2001      	movs	r0, #1
1a0017e8:	e000      	b.n	1a0017ec <xQueueGenericCreateStatic+0x3c>
1a0017ea:	2000      	movs	r0, #0
1a0017ec:	b940      	cbnz	r0, 1a001800 <xQueueGenericCreateStatic+0x50>
1a0017ee:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017f2:	f383 8811 	msr	BASEPRI, r3
1a0017f6:	f3bf 8f6f 	isb	sy
1a0017fa:	f3bf 8f4f 	dsb	sy
1a0017fe:	e7fe      	b.n	1a0017fe <xQueueGenericCreateStatic+0x4e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a001800:	b912      	cbnz	r2, 1a001808 <xQueueGenericCreateStatic+0x58>
1a001802:	b919      	cbnz	r1, 1a00180c <xQueueGenericCreateStatic+0x5c>
1a001804:	2001      	movs	r0, #1
1a001806:	e002      	b.n	1a00180e <xQueueGenericCreateStatic+0x5e>
1a001808:	2001      	movs	r0, #1
1a00180a:	e000      	b.n	1a00180e <xQueueGenericCreateStatic+0x5e>
1a00180c:	2000      	movs	r0, #0
1a00180e:	b940      	cbnz	r0, 1a001822 <xQueueGenericCreateStatic+0x72>
1a001810:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001814:	f383 8811 	msr	BASEPRI, r3
1a001818:	f3bf 8f6f 	isb	sy
1a00181c:	f3bf 8f4f 	dsb	sy
1a001820:	e7fe      	b.n	1a001820 <xQueueGenericCreateStatic+0x70>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
1a001822:	2050      	movs	r0, #80	; 0x50
1a001824:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a001826:	9803      	ldr	r0, [sp, #12]
1a001828:	2850      	cmp	r0, #80	; 0x50
1a00182a:	d008      	beq.n	1a00183e <xQueueGenericCreateStatic+0x8e>
1a00182c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001830:	f383 8811 	msr	BASEPRI, r3
1a001834:	f3bf 8f6f 	isb	sy
1a001838:	f3bf 8f4f 	dsb	sy
1a00183c:	e7fe      	b.n	1a00183c <xQueueGenericCreateStatic+0x8c>
1a00183e:	4620      	mov	r0, r4
1a001840:	461c      	mov	r4, r3
		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */

		if( pxNewQueue != NULL )
1a001842:	b13b      	cbz	r3, 1a001854 <xQueueGenericCreateStatic+0xa4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a001844:	2301      	movs	r3, #1
1a001846:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a00184a:	9400      	str	r4, [sp, #0]
1a00184c:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a001850:	f7ff ff9c 	bl	1a00178c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
	}
1a001854:	4620      	mov	r0, r4
1a001856:	b004      	add	sp, #16
1a001858:	bd10      	pop	{r4, pc}
1a00185a:	bf00      	nop

1a00185c <xQueueGenericCreate>:
	{
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a00185c:	b940      	cbnz	r0, 1a001870 <xQueueGenericCreate+0x14>
1a00185e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001862:	f383 8811 	msr	BASEPRI, r3
1a001866:	f3bf 8f6f 	isb	sy
1a00186a:	f3bf 8f4f 	dsb	sy
1a00186e:	e7fe      	b.n	1a00186e <xQueueGenericCreate+0x12>
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
1a001870:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001872:	b083      	sub	sp, #12
1a001874:	4603      	mov	r3, r0
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		if( uxItemSize == ( UBaseType_t ) 0 )
1a001876:	b111      	cbz	r1, 1a00187e <xQueueGenericCreate+0x22>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001878:	fb01 f000 	mul.w	r0, r1, r0
1a00187c:	e000      	b.n	1a001880 <xQueueGenericCreate+0x24>
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		if( uxItemSize == ( UBaseType_t ) 0 )
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
1a00187e:	2000      	movs	r0, #0
1a001880:	461e      	mov	r6, r3
1a001882:	4617      	mov	r7, r2
1a001884:	460c      	mov	r4, r1
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a001886:	3050      	adds	r0, #80	; 0x50
1a001888:	f7ff fde2 	bl	1a001450 <pvPortMalloc>

		if( pxNewQueue != NULL )
1a00188c:	4605      	mov	r5, r0
1a00188e:	b150      	cbz	r0, 1a0018a6 <xQueueGenericCreate+0x4a>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
1a001890:	2300      	movs	r3, #0
1a001892:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a001896:	9000      	str	r0, [sp, #0]
1a001898:	4630      	mov	r0, r6
1a00189a:	4621      	mov	r1, r4
1a00189c:	f105 0250 	add.w	r2, r5, #80	; 0x50
1a0018a0:	463b      	mov	r3, r7
1a0018a2:	f7ff ff73 	bl	1a00178c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
	}
1a0018a6:	4628      	mov	r0, r5
1a0018a8:	b003      	add	sp, #12
1a0018aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

1a0018ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
1a0018ac:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0018ae:	b085      	sub	sp, #20
1a0018b0:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
1a0018b2:	b940      	cbnz	r0, 1a0018c6 <xQueueGenericSend+0x1a>
1a0018b4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0018b8:	f383 8811 	msr	BASEPRI, r3
1a0018bc:	f3bf 8f6f 	isb	sy
1a0018c0:	f3bf 8f4f 	dsb	sy
1a0018c4:	e7fe      	b.n	1a0018c4 <xQueueGenericSend+0x18>
1a0018c6:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0018c8:	b919      	cbnz	r1, 1a0018d2 <xQueueGenericSend+0x26>
1a0018ca:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0018cc:	b91a      	cbnz	r2, 1a0018d6 <xQueueGenericSend+0x2a>
1a0018ce:	2201      	movs	r2, #1
1a0018d0:	e002      	b.n	1a0018d8 <xQueueGenericSend+0x2c>
1a0018d2:	2201      	movs	r2, #1
1a0018d4:	e000      	b.n	1a0018d8 <xQueueGenericSend+0x2c>
1a0018d6:	2200      	movs	r2, #0
1a0018d8:	b942      	cbnz	r2, 1a0018ec <xQueueGenericSend+0x40>
1a0018da:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0018de:	f383 8811 	msr	BASEPRI, r3
1a0018e2:	f3bf 8f6f 	isb	sy
1a0018e6:	f3bf 8f4f 	dsb	sy
1a0018ea:	e7fe      	b.n	1a0018ea <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a0018ec:	2b02      	cmp	r3, #2
1a0018ee:	d103      	bne.n	1a0018f8 <xQueueGenericSend+0x4c>
1a0018f0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a0018f2:	2a01      	cmp	r2, #1
1a0018f4:	d102      	bne.n	1a0018fc <xQueueGenericSend+0x50>
1a0018f6:	e002      	b.n	1a0018fe <xQueueGenericSend+0x52>
1a0018f8:	2201      	movs	r2, #1
1a0018fa:	e000      	b.n	1a0018fe <xQueueGenericSend+0x52>
1a0018fc:	2200      	movs	r2, #0
1a0018fe:	b942      	cbnz	r2, 1a001912 <xQueueGenericSend+0x66>
1a001900:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001904:	f383 8811 	msr	BASEPRI, r3
1a001908:	f3bf 8f6f 	isb	sy
1a00190c:	f3bf 8f4f 	dsb	sy
1a001910:	e7fe      	b.n	1a001910 <xQueueGenericSend+0x64>
1a001912:	461d      	mov	r5, r3
1a001914:	460e      	mov	r6, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a001916:	f000 ff19 	bl	1a00274c <xTaskGetSchedulerState>
1a00191a:	b918      	cbnz	r0, 1a001924 <xQueueGenericSend+0x78>
1a00191c:	9b01      	ldr	r3, [sp, #4]
1a00191e:	b91b      	cbnz	r3, 1a001928 <xQueueGenericSend+0x7c>
1a001920:	2301      	movs	r3, #1
1a001922:	e002      	b.n	1a00192a <xQueueGenericSend+0x7e>
1a001924:	2301      	movs	r3, #1
1a001926:	e000      	b.n	1a00192a <xQueueGenericSend+0x7e>
1a001928:	2300      	movs	r3, #0
1a00192a:	b943      	cbnz	r3, 1a00193e <xQueueGenericSend+0x92>
1a00192c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001930:	f383 8811 	msr	BASEPRI, r3
1a001934:	f3bf 8f6f 	isb	sy
1a001938:	f3bf 8f4f 	dsb	sy
1a00193c:	e7fe      	b.n	1a00193c <xQueueGenericSend+0x90>
1a00193e:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
1a001940:	f001 fb0e 	bl	1a002f60 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a001944:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a001946:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a001948:	429a      	cmp	r2, r3
1a00194a:	d301      	bcc.n	1a001950 <xQueueGenericSend+0xa4>
1a00194c:	2d02      	cmp	r5, #2
1a00194e:	d121      	bne.n	1a001994 <xQueueGenericSend+0xe8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a001950:	4620      	mov	r0, r4
1a001952:	4631      	mov	r1, r6
1a001954:	462a      	mov	r2, r5
1a001956:	f7ff fe55 	bl	1a001604 <prvCopyDataToQueue>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a00195a:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a00195c:	b16b      	cbz	r3, 1a00197a <xQueueGenericSend+0xce>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a00195e:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001962:	f000 fe4f 	bl	1a002604 <xTaskRemoveFromEventList>
1a001966:	b188      	cbz	r0, 1a00198c <xQueueGenericSend+0xe0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
1a001968:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00196c:	4b32      	ldr	r3, [pc, #200]	; (1a001a38 <xQueueGenericSend+0x18c>)
1a00196e:	601a      	str	r2, [r3, #0]
1a001970:	f3bf 8f4f 	dsb	sy
1a001974:	f3bf 8f6f 	isb	sy
1a001978:	e008      	b.n	1a00198c <xQueueGenericSend+0xe0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
1a00197a:	b138      	cbz	r0, 1a00198c <xQueueGenericSend+0xe0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
1a00197c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001980:	4b2d      	ldr	r3, [pc, #180]	; (1a001a38 <xQueueGenericSend+0x18c>)
1a001982:	601a      	str	r2, [r3, #0]
1a001984:	f3bf 8f4f 	dsb	sy
1a001988:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
1a00198c:	f001 fb0a 	bl	1a002fa4 <vPortExitCritical>
				return pdPASS;
1a001990:	2001      	movs	r0, #1
1a001992:	e04e      	b.n	1a001a32 <xQueueGenericSend+0x186>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
1a001994:	9b01      	ldr	r3, [sp, #4]
1a001996:	b91b      	cbnz	r3, 1a0019a0 <xQueueGenericSend+0xf4>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
1a001998:	f001 fb04 	bl	1a002fa4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
1a00199c:	2000      	movs	r0, #0
1a00199e:	e048      	b.n	1a001a32 <xQueueGenericSend+0x186>
				}
				else if( xEntryTimeSet == pdFALSE )
1a0019a0:	b91f      	cbnz	r7, 1a0019aa <xQueueGenericSend+0xfe>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
1a0019a2:	a802      	add	r0, sp, #8
1a0019a4:	f000 fe74 	bl	1a002690 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a0019a8:	2701      	movs	r7, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
1a0019aa:	f001 fafb 	bl	1a002fa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
1a0019ae:	f000 fc71 	bl	1a002294 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a0019b2:	f001 fad5 	bl	1a002f60 <vPortEnterCritical>
1a0019b6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a0019ba:	b25b      	sxtb	r3, r3
1a0019bc:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0019c0:	d102      	bne.n	1a0019c8 <xQueueGenericSend+0x11c>
1a0019c2:	2300      	movs	r3, #0
1a0019c4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a0019c8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0019cc:	b25b      	sxtb	r3, r3
1a0019ce:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0019d2:	d102      	bne.n	1a0019da <xQueueGenericSend+0x12e>
1a0019d4:	2300      	movs	r3, #0
1a0019d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a0019da:	f001 fae3 	bl	1a002fa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a0019de:	a802      	add	r0, sp, #8
1a0019e0:	a901      	add	r1, sp, #4
1a0019e2:	f000 fe61 	bl	1a0026a8 <xTaskCheckForTimeOut>
1a0019e6:	b9f0      	cbnz	r0, 1a001a26 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a0019e8:	4620      	mov	r0, r4
1a0019ea:	f7ff fded 	bl	1a0015c8 <prvIsQueueFull>
1a0019ee:	b1a0      	cbz	r0, 1a001a1a <xQueueGenericSend+0x16e>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a0019f0:	f104 0010 	add.w	r0, r4, #16
1a0019f4:	9901      	ldr	r1, [sp, #4]
1a0019f6:	f000 fdd1 	bl	1a00259c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
1a0019fa:	4620      	mov	r0, r4
1a0019fc:	f7ff fe50 	bl	1a0016a0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
1a001a00:	f000 fcee 	bl	1a0023e0 <xTaskResumeAll>
1a001a04:	2800      	cmp	r0, #0
1a001a06:	d19b      	bne.n	1a001940 <xQueueGenericSend+0x94>
				{
					portYIELD_WITHIN_API();
1a001a08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001a0c:	4b0a      	ldr	r3, [pc, #40]	; (1a001a38 <xQueueGenericSend+0x18c>)
1a001a0e:	601a      	str	r2, [r3, #0]
1a001a10:	f3bf 8f4f 	dsb	sy
1a001a14:	f3bf 8f6f 	isb	sy
1a001a18:	e792      	b.n	1a001940 <xQueueGenericSend+0x94>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
1a001a1a:	4620      	mov	r0, r4
1a001a1c:	f7ff fe40 	bl	1a0016a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a001a20:	f000 fcde 	bl	1a0023e0 <xTaskResumeAll>
1a001a24:	e78c      	b.n	1a001940 <xQueueGenericSend+0x94>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
1a001a26:	4620      	mov	r0, r4
1a001a28:	f7ff fe3a 	bl	1a0016a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001a2c:	f000 fcd8 	bl	1a0023e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
1a001a30:	2000      	movs	r0, #0
		}
	}
}
1a001a32:	b005      	add	sp, #20
1a001a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a001a36:	bf00      	nop
1a001a38:	e000ed04 	.word	0xe000ed04

1a001a3c <prvInitialiseMutex>:

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
		if( pxNewQueue != NULL )
1a001a3c:	b148      	cbz	r0, 1a001a52 <prvInitialiseMutex+0x16>
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
1a001a3e:	b508      	push	{r3, lr}
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
1a001a40:	2300      	movs	r3, #0
1a001a42:	6043      	str	r3, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
1a001a44:	6003      	str	r3, [r0, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
1a001a46:	60c3      	str	r3, [r0, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
1a001a48:	4619      	mov	r1, r3
1a001a4a:	461a      	mov	r2, r3
1a001a4c:	f7ff ff2e 	bl	1a0018ac <xQueueGenericSend>
1a001a50:	bd08      	pop	{r3, pc}
1a001a52:	4770      	bx	lr

1a001a54 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
1a001a54:	b510      	push	{r4, lr}
1a001a56:	4602      	mov	r2, r0
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
1a001a58:	2001      	movs	r0, #1
1a001a5a:	2100      	movs	r1, #0
1a001a5c:	f7ff fefe 	bl	1a00185c <xQueueGenericCreate>
1a001a60:	4604      	mov	r4, r0
		prvInitialiseMutex( pxNewQueue );
1a001a62:	f7ff ffeb 	bl	1a001a3c <prvInitialiseMutex>

		return pxNewQueue;
	}
1a001a66:	4620      	mov	r0, r4
1a001a68:	bd10      	pop	{r4, pc}
1a001a6a:	bf00      	nop

1a001a6c <xQueueGenericSendFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
1a001a6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
1a001a70:	b940      	cbnz	r0, 1a001a84 <xQueueGenericSendFromISR+0x18>
1a001a72:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a76:	f383 8811 	msr	BASEPRI, r3
1a001a7a:	f3bf 8f6f 	isb	sy
1a001a7e:	f3bf 8f4f 	dsb	sy
1a001a82:	e7fe      	b.n	1a001a82 <xQueueGenericSendFromISR+0x16>
1a001a84:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001a86:	b919      	cbnz	r1, 1a001a90 <xQueueGenericSendFromISR+0x24>
1a001a88:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a001a8a:	b918      	cbnz	r0, 1a001a94 <xQueueGenericSendFromISR+0x28>
1a001a8c:	2001      	movs	r0, #1
1a001a8e:	e002      	b.n	1a001a96 <xQueueGenericSendFromISR+0x2a>
1a001a90:	2001      	movs	r0, #1
1a001a92:	e000      	b.n	1a001a96 <xQueueGenericSendFromISR+0x2a>
1a001a94:	2000      	movs	r0, #0
1a001a96:	b940      	cbnz	r0, 1a001aaa <xQueueGenericSendFromISR+0x3e>
1a001a98:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a9c:	f383 8811 	msr	BASEPRI, r3
1a001aa0:	f3bf 8f6f 	isb	sy
1a001aa4:	f3bf 8f4f 	dsb	sy
1a001aa8:	e7fe      	b.n	1a001aa8 <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a001aaa:	2b02      	cmp	r3, #2
1a001aac:	d103      	bne.n	1a001ab6 <xQueueGenericSendFromISR+0x4a>
1a001aae:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a001ab0:	2801      	cmp	r0, #1
1a001ab2:	d102      	bne.n	1a001aba <xQueueGenericSendFromISR+0x4e>
1a001ab4:	e002      	b.n	1a001abc <xQueueGenericSendFromISR+0x50>
1a001ab6:	2001      	movs	r0, #1
1a001ab8:	e000      	b.n	1a001abc <xQueueGenericSendFromISR+0x50>
1a001aba:	2000      	movs	r0, #0
1a001abc:	b940      	cbnz	r0, 1a001ad0 <xQueueGenericSendFromISR+0x64>
1a001abe:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ac2:	f383 8811 	msr	BASEPRI, r3
1a001ac6:	f3bf 8f6f 	isb	sy
1a001aca:	f3bf 8f4f 	dsb	sy
1a001ace:	e7fe      	b.n	1a001ace <xQueueGenericSendFromISR+0x62>
1a001ad0:	461f      	mov	r7, r3
1a001ad2:	4690      	mov	r8, r2
1a001ad4:	4689      	mov	r9, r1
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a001ad6:	f001 fb79 	bl	1a0031cc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a001ada:	f3ef 8611 	mrs	r6, BASEPRI
1a001ade:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ae2:	f383 8811 	msr	BASEPRI, r3
1a001ae6:	f3bf 8f6f 	isb	sy
1a001aea:	f3bf 8f4f 	dsb	sy
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a001aee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a001af0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a001af2:	429a      	cmp	r2, r3
1a001af4:	d301      	bcc.n	1a001afa <xQueueGenericSendFromISR+0x8e>
1a001af6:	2f02      	cmp	r7, #2
1a001af8:	d11f      	bne.n	1a001b3a <xQueueGenericSendFromISR+0xce>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
1a001afa:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a001afe:	b2ed      	uxtb	r5, r5
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a001b00:	4620      	mov	r0, r4
1a001b02:	4649      	mov	r1, r9
1a001b04:	463a      	mov	r2, r7
1a001b06:	f7ff fd7d 	bl	1a001604 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
1a001b0a:	b26b      	sxtb	r3, r5
1a001b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001b10:	d10d      	bne.n	1a001b2e <xQueueGenericSendFromISR+0xc2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a001b12:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001b14:	b19b      	cbz	r3, 1a001b3e <xQueueGenericSendFromISR+0xd2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001b16:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001b1a:	f000 fd73 	bl	1a002604 <xTaskRemoveFromEventList>
1a001b1e:	b180      	cbz	r0, 1a001b42 <xQueueGenericSendFromISR+0xd6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
1a001b20:	f1b8 0f00 	cmp.w	r8, #0
1a001b24:	d00f      	beq.n	1a001b46 <xQueueGenericSendFromISR+0xda>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
1a001b26:	2001      	movs	r0, #1
1a001b28:	f8c8 0000 	str.w	r0, [r8]
1a001b2c:	e00c      	b.n	1a001b48 <xQueueGenericSendFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a001b2e:	1c6b      	adds	r3, r5, #1
1a001b30:	b2db      	uxtb	r3, r3
1a001b32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			}

			xReturn = pdPASS;
1a001b36:	2001      	movs	r0, #1
1a001b38:	e006      	b.n	1a001b48 <xQueueGenericSendFromISR+0xdc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
1a001b3a:	2000      	movs	r0, #0
1a001b3c:	e004      	b.n	1a001b48 <xQueueGenericSendFromISR+0xdc>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
1a001b3e:	2001      	movs	r0, #1
1a001b40:	e002      	b.n	1a001b48 <xQueueGenericSendFromISR+0xdc>
1a001b42:	2001      	movs	r0, #1
1a001b44:	e000      	b.n	1a001b48 <xQueueGenericSendFromISR+0xdc>
1a001b46:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a001b48:	f386 8811 	msr	BASEPRI, r6
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
1a001b4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

1a001b50 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
1a001b50:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001b52:	b085      	sub	sp, #20
1a001b54:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
1a001b56:	b940      	cbnz	r0, 1a001b6a <xQueueReceive+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a001b58:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b5c:	f383 8811 	msr	BASEPRI, r3
1a001b60:	f3bf 8f6f 	isb	sy
1a001b64:	f3bf 8f4f 	dsb	sy
1a001b68:	e7fe      	b.n	1a001b68 <xQueueReceive+0x18>
1a001b6a:	4604      	mov	r4, r0

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001b6c:	b919      	cbnz	r1, 1a001b76 <xQueueReceive+0x26>
1a001b6e:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a001b70:	b91b      	cbnz	r3, 1a001b7a <xQueueReceive+0x2a>
1a001b72:	2301      	movs	r3, #1
1a001b74:	e002      	b.n	1a001b7c <xQueueReceive+0x2c>
1a001b76:	2301      	movs	r3, #1
1a001b78:	e000      	b.n	1a001b7c <xQueueReceive+0x2c>
1a001b7a:	2300      	movs	r3, #0
1a001b7c:	b943      	cbnz	r3, 1a001b90 <xQueueReceive+0x40>
1a001b7e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b82:	f383 8811 	msr	BASEPRI, r3
1a001b86:	f3bf 8f6f 	isb	sy
1a001b8a:	f3bf 8f4f 	dsb	sy
1a001b8e:	e7fe      	b.n	1a001b8e <xQueueReceive+0x3e>
1a001b90:	460e      	mov	r6, r1

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a001b92:	f000 fddb 	bl	1a00274c <xTaskGetSchedulerState>
1a001b96:	b918      	cbnz	r0, 1a001ba0 <xQueueReceive+0x50>
1a001b98:	9b01      	ldr	r3, [sp, #4]
1a001b9a:	b91b      	cbnz	r3, 1a001ba4 <xQueueReceive+0x54>
1a001b9c:	2301      	movs	r3, #1
1a001b9e:	e002      	b.n	1a001ba6 <xQueueReceive+0x56>
1a001ba0:	2301      	movs	r3, #1
1a001ba2:	e000      	b.n	1a001ba6 <xQueueReceive+0x56>
1a001ba4:	2300      	movs	r3, #0
1a001ba6:	b943      	cbnz	r3, 1a001bba <xQueueReceive+0x6a>
1a001ba8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bac:	f383 8811 	msr	BASEPRI, r3
1a001bb0:	f3bf 8f6f 	isb	sy
1a001bb4:	f3bf 8f4f 	dsb	sy
1a001bb8:	e7fe      	b.n	1a001bb8 <xQueueReceive+0x68>
1a001bba:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
1a001bbc:	f001 f9d0 	bl	1a002f60 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a001bc0:	6ba5      	ldr	r5, [r4, #56]	; 0x38

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a001bc2:	b1c5      	cbz	r5, 1a001bf6 <xQueueReceive+0xa6>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a001bc4:	4620      	mov	r0, r4
1a001bc6:	4631      	mov	r1, r6
1a001bc8:	f7ff fd58 	bl	1a00167c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a001bcc:	3d01      	subs	r5, #1
1a001bce:	63a5      	str	r5, [r4, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001bd0:	6923      	ldr	r3, [r4, #16]
1a001bd2:	b163      	cbz	r3, 1a001bee <xQueueReceive+0x9e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001bd4:	f104 0010 	add.w	r0, r4, #16
1a001bd8:	f000 fd14 	bl	1a002604 <xTaskRemoveFromEventList>
1a001bdc:	b138      	cbz	r0, 1a001bee <xQueueReceive+0x9e>
					{
						queueYIELD_IF_USING_PREEMPTION();
1a001bde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001be2:	4b30      	ldr	r3, [pc, #192]	; (1a001ca4 <xQueueReceive+0x154>)
1a001be4:	601a      	str	r2, [r3, #0]
1a001be6:	f3bf 8f4f 	dsb	sy
1a001bea:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
1a001bee:	f001 f9d9 	bl	1a002fa4 <vPortExitCritical>
				return pdPASS;
1a001bf2:	2001      	movs	r0, #1
1a001bf4:	e053      	b.n	1a001c9e <xQueueReceive+0x14e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
1a001bf6:	9b01      	ldr	r3, [sp, #4]
1a001bf8:	b91b      	cbnz	r3, 1a001c02 <xQueueReceive+0xb2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
1a001bfa:	f001 f9d3 	bl	1a002fa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
1a001bfe:	2000      	movs	r0, #0
1a001c00:	e04d      	b.n	1a001c9e <xQueueReceive+0x14e>
				}
				else if( xEntryTimeSet == pdFALSE )
1a001c02:	b91f      	cbnz	r7, 1a001c0c <xQueueReceive+0xbc>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
1a001c04:	a802      	add	r0, sp, #8
1a001c06:	f000 fd43 	bl	1a002690 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a001c0a:	2701      	movs	r7, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
1a001c0c:	f001 f9ca 	bl	1a002fa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
1a001c10:	f000 fb40 	bl	1a002294 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001c14:	f001 f9a4 	bl	1a002f60 <vPortEnterCritical>
1a001c18:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001c1c:	b25b      	sxtb	r3, r3
1a001c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001c22:	d102      	bne.n	1a001c2a <xQueueReceive+0xda>
1a001c24:	2300      	movs	r3, #0
1a001c26:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001c2a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001c2e:	b25b      	sxtb	r3, r3
1a001c30:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001c34:	d102      	bne.n	1a001c3c <xQueueReceive+0xec>
1a001c36:	2300      	movs	r3, #0
1a001c38:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001c3c:	f001 f9b2 	bl	1a002fa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a001c40:	a802      	add	r0, sp, #8
1a001c42:	a901      	add	r1, sp, #4
1a001c44:	f000 fd30 	bl	1a0026a8 <xTaskCheckForTimeOut>
1a001c48:	b9f0      	cbnz	r0, 1a001c88 <xQueueReceive+0x138>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a001c4a:	4620      	mov	r0, r4
1a001c4c:	f7ff fccc 	bl	1a0015e8 <prvIsQueueEmpty>
1a001c50:	b1a0      	cbz	r0, 1a001c7c <xQueueReceive+0x12c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a001c52:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001c56:	9901      	ldr	r1, [sp, #4]
1a001c58:	f000 fca0 	bl	1a00259c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a001c5c:	4620      	mov	r0, r4
1a001c5e:	f7ff fd1f 	bl	1a0016a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a001c62:	f000 fbbd 	bl	1a0023e0 <xTaskResumeAll>
1a001c66:	2800      	cmp	r0, #0
1a001c68:	d1a8      	bne.n	1a001bbc <xQueueReceive+0x6c>
				{
					portYIELD_WITHIN_API();
1a001c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001c6e:	4b0d      	ldr	r3, [pc, #52]	; (1a001ca4 <xQueueReceive+0x154>)
1a001c70:	601a      	str	r2, [r3, #0]
1a001c72:	f3bf 8f4f 	dsb	sy
1a001c76:	f3bf 8f6f 	isb	sy
1a001c7a:	e79f      	b.n	1a001bbc <xQueueReceive+0x6c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
1a001c7c:	4620      	mov	r0, r4
1a001c7e:	f7ff fd0f 	bl	1a0016a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a001c82:	f000 fbad 	bl	1a0023e0 <xTaskResumeAll>
1a001c86:	e799      	b.n	1a001bbc <xQueueReceive+0x6c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
1a001c88:	4620      	mov	r0, r4
1a001c8a:	f7ff fd09 	bl	1a0016a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001c8e:	f000 fba7 	bl	1a0023e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a001c92:	4620      	mov	r0, r4
1a001c94:	f7ff fca8 	bl	1a0015e8 <prvIsQueueEmpty>
1a001c98:	2800      	cmp	r0, #0
1a001c9a:	d08f      	beq.n	1a001bbc <xQueueReceive+0x6c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
1a001c9c:	2000      	movs	r0, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
1a001c9e:	b005      	add	sp, #20
1a001ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a001ca2:	bf00      	nop
1a001ca4:	e000ed04 	.word	0xe000ed04

1a001ca8 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a001ca8:	2300      	movs	r3, #0
1a001caa:	e00b      	b.n	1a001cc4 <vQueueAddToRegistry+0x1c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a001cac:	4a07      	ldr	r2, [pc, #28]	; (1a001ccc <vQueueAddToRegistry+0x24>)
1a001cae:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a001cb2:	b932      	cbnz	r2, 1a001cc2 <vQueueAddToRegistry+0x1a>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a001cb4:	4a05      	ldr	r2, [pc, #20]	; (1a001ccc <vQueueAddToRegistry+0x24>)
1a001cb6:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a001cba:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a001cbe:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a001cc0:	4770      	bx	lr
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a001cc2:	3301      	adds	r3, #1
1a001cc4:	2b07      	cmp	r3, #7
1a001cc6:	d9f1      	bls.n	1a001cac <vQueueAddToRegistry+0x4>
1a001cc8:	4770      	bx	lr
1a001cca:	bf00      	nop
1a001ccc:	10005358 	.word	0x10005358

1a001cd0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a001cd0:	b570      	push	{r4, r5, r6, lr}
1a001cd2:	4604      	mov	r4, r0
1a001cd4:	460e      	mov	r6, r1
1a001cd6:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a001cd8:	f001 f942 	bl	1a002f60 <vPortEnterCritical>
1a001cdc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001ce0:	b25b      	sxtb	r3, r3
1a001ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001ce6:	d102      	bne.n	1a001cee <vQueueWaitForMessageRestricted+0x1e>
1a001ce8:	2300      	movs	r3, #0
1a001cea:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001cee:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001cf2:	b25b      	sxtb	r3, r3
1a001cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001cf8:	d102      	bne.n	1a001d00 <vQueueWaitForMessageRestricted+0x30>
1a001cfa:	2300      	movs	r3, #0
1a001cfc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001d00:	f001 f950 	bl	1a002fa4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a001d04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a001d06:	b92b      	cbnz	r3, 1a001d14 <vQueueWaitForMessageRestricted+0x44>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a001d08:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001d0c:	4631      	mov	r1, r6
1a001d0e:	462a      	mov	r2, r5
1a001d10:	f000 fc5c 	bl	1a0025cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a001d14:	4620      	mov	r0, r4
1a001d16:	f7ff fcc3 	bl	1a0016a0 <prvUnlockQueue>
1a001d1a:	bd70      	pop	{r4, r5, r6, pc}

1a001d1c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001d1c:	f100 0308 	add.w	r3, r0, #8
1a001d20:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a001d22:	f04f 32ff 	mov.w	r2, #4294967295
1a001d26:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001d28:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001d2a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a001d2c:	2300      	movs	r3, #0
1a001d2e:	6003      	str	r3, [r0, #0]
1a001d30:	4770      	bx	lr
1a001d32:	bf00      	nop

1a001d34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a001d34:	2300      	movs	r3, #0
1a001d36:	6103      	str	r3, [r0, #16]
1a001d38:	4770      	bx	lr
1a001d3a:	bf00      	nop

1a001d3c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a001d3c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a001d3e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a001d40:	689a      	ldr	r2, [r3, #8]
1a001d42:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a001d44:	689a      	ldr	r2, [r3, #8]
1a001d46:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a001d48:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a001d4a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a001d4c:	6803      	ldr	r3, [r0, #0]
1a001d4e:	3301      	adds	r3, #1
1a001d50:	6003      	str	r3, [r0, #0]
1a001d52:	4770      	bx	lr

1a001d54 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a001d54:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a001d56:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a001d58:	f1b5 3fff 	cmp.w	r5, #4294967295
1a001d5c:	d101      	bne.n	1a001d62 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
1a001d5e:	6902      	ldr	r2, [r0, #16]
1a001d60:	e007      	b.n	1a001d72 <vListInsert+0x1e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001d62:	f100 0208 	add.w	r2, r0, #8
1a001d66:	e000      	b.n	1a001d6a <vListInsert+0x16>
1a001d68:	461a      	mov	r2, r3
1a001d6a:	6853      	ldr	r3, [r2, #4]
1a001d6c:	681c      	ldr	r4, [r3, #0]
1a001d6e:	42ac      	cmp	r4, r5
1a001d70:	d9fa      	bls.n	1a001d68 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a001d72:	6853      	ldr	r3, [r2, #4]
1a001d74:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a001d76:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a001d78:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a001d7a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a001d7c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a001d7e:	6803      	ldr	r3, [r0, #0]
1a001d80:	3301      	adds	r3, #1
1a001d82:	6003      	str	r3, [r0, #0]
}
1a001d84:	bc30      	pop	{r4, r5}
1a001d86:	4770      	bx	lr

1a001d88 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a001d88:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a001d8a:	6842      	ldr	r2, [r0, #4]
1a001d8c:	6881      	ldr	r1, [r0, #8]
1a001d8e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a001d90:	6882      	ldr	r2, [r0, #8]
1a001d92:	6841      	ldr	r1, [r0, #4]
1a001d94:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a001d96:	685a      	ldr	r2, [r3, #4]
1a001d98:	4282      	cmp	r2, r0
1a001d9a:	d101      	bne.n	1a001da0 <uxListRemove+0x18>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a001d9c:	6882      	ldr	r2, [r0, #8]
1a001d9e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a001da0:	2200      	movs	r2, #0
1a001da2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a001da4:	681a      	ldr	r2, [r3, #0]
1a001da6:	3a01      	subs	r2, #1
1a001da8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a001daa:	6818      	ldr	r0, [r3, #0]
}
1a001dac:	4770      	bx	lr
1a001dae:	bf00      	nop

1a001db0 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a001db0:	4b03      	ldr	r3, [pc, #12]	; (1a001dc0 <vApplicationGetIdleTaskMemory+0x10>)
1a001db2:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a001db4:	4b03      	ldr	r3, [pc, #12]	; (1a001dc4 <vApplicationGetIdleTaskMemory+0x14>)
1a001db6:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a001db8:	235a      	movs	r3, #90	; 0x5a
1a001dba:	6013      	str	r3, [r2, #0]
1a001dbc:	4770      	bx	lr
1a001dbe:	bf00      	nop
1a001dc0:	10004cac 	.word	0x10004cac
1a001dc4:	10004b44 	.word	0x10004b44

1a001dc8 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a001dc8:	4b03      	ldr	r3, [pc, #12]	; (1a001dd8 <vApplicationGetTimerTaskMemory+0x10>)
1a001dca:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a001dcc:	4b03      	ldr	r3, [pc, #12]	; (1a001ddc <vApplicationGetTimerTaskMemory+0x14>)
1a001dce:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a001dd0:	f44f 73b4 	mov.w	r3, #360	; 0x168
1a001dd4:	6013      	str	r3, [r2, #0]
1a001dd6:	4770      	bx	lr
1a001dd8:	10004d0c 	.word	0x10004d0c
1a001ddc:	100045a4 	.word	0x100045a4

1a001de0 <vApplicationStackOverflowHook>:

void vApplicationStackOverflowHook(TaskHandle_t xTask,
                                   signed char *pcTaskName)
{
    while(1)
        ;
1a001de0:	e7fe      	b.n	1a001de0 <vApplicationStackOverflowHook>
1a001de2:	bf00      	nop

1a001de4 <vApplicationMallocFailedHook>:
}

void vApplicationMallocFailedHook( void )
{
    while(1)
        ;
1a001de4:	e7fe      	b.n	1a001de4 <vApplicationMallocFailedHook>
1a001de6:	bf00      	nop

1a001de8 <prvTaskCheckFreeStackSpace>:

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;
1a001de8:	2300      	movs	r3, #0

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
1a001dea:	e001      	b.n	1a001df0 <prvTaskCheckFreeStackSpace+0x8>
		{
			pucStackByte -= portSTACK_GROWTH;
1a001dec:	3001      	adds	r0, #1
			ulCount++;
1a001dee:	3301      	adds	r3, #1

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
1a001df0:	7802      	ldrb	r2, [r0, #0]
1a001df2:	2aa5      	cmp	r2, #165	; 0xa5
1a001df4:	d0fa      	beq.n	1a001dec <prvTaskCheckFreeStackSpace+0x4>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */

		return ( uint16_t ) ulCount;
	}
1a001df6:	f3c3 008f 	ubfx	r0, r3, #2, #16
1a001dfa:	4770      	bx	lr

1a001dfc <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a001dfc:	4b0a      	ldr	r3, [pc, #40]	; (1a001e28 <prvResetNextTaskUnblockTime+0x2c>)
1a001dfe:	681b      	ldr	r3, [r3, #0]
1a001e00:	681b      	ldr	r3, [r3, #0]
1a001e02:	b90b      	cbnz	r3, 1a001e08 <prvResetNextTaskUnblockTime+0xc>
1a001e04:	2301      	movs	r3, #1
1a001e06:	e000      	b.n	1a001e0a <prvResetNextTaskUnblockTime+0xe>
1a001e08:	2300      	movs	r3, #0
1a001e0a:	b123      	cbz	r3, 1a001e16 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
1a001e0c:	f04f 32ff 	mov.w	r2, #4294967295
1a001e10:	4b06      	ldr	r3, [pc, #24]	; (1a001e2c <prvResetNextTaskUnblockTime+0x30>)
1a001e12:	601a      	str	r2, [r3, #0]
1a001e14:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a001e16:	4b04      	ldr	r3, [pc, #16]	; (1a001e28 <prvResetNextTaskUnblockTime+0x2c>)
1a001e18:	681b      	ldr	r3, [r3, #0]
1a001e1a:	68db      	ldr	r3, [r3, #12]
1a001e1c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a001e1e:	685a      	ldr	r2, [r3, #4]
1a001e20:	4b02      	ldr	r3, [pc, #8]	; (1a001e2c <prvResetNextTaskUnblockTime+0x30>)
1a001e22:	601a      	str	r2, [r3, #0]
1a001e24:	4770      	bx	lr
1a001e26:	bf00      	nop
1a001e28:	10004d70 	.word	0x10004d70
1a001e2c:	10004e4c 	.word	0x10004e4c

1a001e30 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
1a001e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001e34:	4682      	mov	sl, r0
1a001e36:	460d      	mov	r5, r1
1a001e38:	4617      	mov	r7, r2
1a001e3a:	4699      	mov	r9, r3
1a001e3c:	9e08      	ldr	r6, [sp, #32]
1a001e3e:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a001e42:	9c0a      	ldr	r4, [sp, #40]	; 0x28

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a001e44:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a001e46:	21a5      	movs	r1, #165	; 0xa5
1a001e48:	0092      	lsls	r2, r2, #2
1a001e4a:	f003 fbbe 	bl	1a0055ca <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a001e4e:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a001e50:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a001e54:	3a01      	subs	r2, #1
1a001e56:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a001e5a:	f027 0707 	bic.w	r7, r7, #7

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a001e5e:	6467      	str	r7, [r4, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a001e60:	2300      	movs	r3, #0
1a001e62:	e006      	b.n	1a001e72 <prvInitialiseNewTask+0x42>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a001e64:	5ce9      	ldrb	r1, [r5, r3]
1a001e66:	18e2      	adds	r2, r4, r3
1a001e68:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
1a001e6c:	5cea      	ldrb	r2, [r5, r3]
1a001e6e:	b112      	cbz	r2, 1a001e76 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a001e70:	3301      	adds	r3, #1
1a001e72:	2b0f      	cmp	r3, #15
1a001e74:	d9f6      	bls.n	1a001e64 <prvInitialiseNewTask+0x34>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a001e76:	2300      	movs	r3, #0
1a001e78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a001e7c:	2e06      	cmp	r6, #6
1a001e7e:	d900      	bls.n	1a001e82 <prvInitialiseNewTask+0x52>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a001e80:	2606      	movs	r6, #6
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
1a001e82:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
1a001e84:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a001e86:	2500      	movs	r5, #0
1a001e88:	6565      	str	r5, [r4, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a001e8a:	1d20      	adds	r0, r4, #4
1a001e8c:	f7ff ff52 	bl	1a001d34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a001e90:	f104 0018 	add.w	r0, r4, #24
1a001e94:	f7ff ff4e 	bl	1a001d34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a001e98:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001e9a:	f1c6 0607 	rsb	r6, r6, #7
1a001e9e:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a001ea0:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
1a001ea2:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a001ea4:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a001ea8:	4638      	mov	r0, r7
1a001eaa:	4651      	mov	r1, sl
1a001eac:	464a      	mov	r2, r9
1a001eae:	f001 f823 	bl	1a002ef8 <pxPortInitialiseStack>
1a001eb2:	6020      	str	r0, [r4, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
1a001eb4:	f1b8 0f00 	cmp.w	r8, #0
1a001eb8:	d001      	beq.n	1a001ebe <prvInitialiseNewTask+0x8e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a001eba:	f8c8 4000 	str.w	r4, [r8]
1a001ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001ec2:	bf00      	nop

1a001ec4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
1a001ec4:	b538      	push	{r3, r4, r5, lr}
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a001ec6:	2400      	movs	r4, #0
1a001ec8:	e007      	b.n	1a001eda <prvInitialiseTaskLists+0x16>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a001eca:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a001ece:	009b      	lsls	r3, r3, #2
1a001ed0:	480e      	ldr	r0, [pc, #56]	; (1a001f0c <prvInitialiseTaskLists+0x48>)
1a001ed2:	4418      	add	r0, r3
1a001ed4:	f7ff ff22 	bl	1a001d1c <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a001ed8:	3401      	adds	r4, #1
1a001eda:	2c06      	cmp	r4, #6
1a001edc:	d9f5      	bls.n	1a001eca <prvInitialiseTaskLists+0x6>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
1a001ede:	4d0c      	ldr	r5, [pc, #48]	; (1a001f10 <prvInitialiseTaskLists+0x4c>)
1a001ee0:	4628      	mov	r0, r5
1a001ee2:	f7ff ff1b 	bl	1a001d1c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a001ee6:	4c0b      	ldr	r4, [pc, #44]	; (1a001f14 <prvInitialiseTaskLists+0x50>)
1a001ee8:	4620      	mov	r0, r4
1a001eea:	f7ff ff17 	bl	1a001d1c <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a001eee:	480a      	ldr	r0, [pc, #40]	; (1a001f18 <prvInitialiseTaskLists+0x54>)
1a001ef0:	f7ff ff14 	bl	1a001d1c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
1a001ef4:	4809      	ldr	r0, [pc, #36]	; (1a001f1c <prvInitialiseTaskLists+0x58>)
1a001ef6:	f7ff ff11 	bl	1a001d1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
1a001efa:	4809      	ldr	r0, [pc, #36]	; (1a001f20 <prvInitialiseTaskLists+0x5c>)
1a001efc:	f7ff ff0e 	bl	1a001d1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
1a001f00:	4b08      	ldr	r3, [pc, #32]	; (1a001f24 <prvInitialiseTaskLists+0x60>)
1a001f02:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a001f04:	4b08      	ldr	r3, [pc, #32]	; (1a001f28 <prvInitialiseTaskLists+0x64>)
1a001f06:	601c      	str	r4, [r3, #0]
1a001f08:	bd38      	pop	{r3, r4, r5, pc}
1a001f0a:	bf00      	nop
1a001f0c:	10004d94 	.word	0x10004d94
1a001f10:	10004e54 	.word	0x10004e54
1a001f14:	10004e68 	.word	0x10004e68
1a001f18:	10004e30 	.word	0x10004e30
1a001f1c:	10004d78 	.word	0x10004d78
1a001f20:	10004e7c 	.word	0x10004e7c
1a001f24:	10004d70 	.word	0x10004d70
1a001f28:	10004d8c 	.word	0x10004d8c

1a001f2c <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
1a001f2c:	b510      	push	{r4, lr}
1a001f2e:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
1a001f30:	f001 f816 	bl	1a002f60 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
1a001f34:	4a20      	ldr	r2, [pc, #128]	; (1a001fb8 <prvAddNewTaskToReadyList+0x8c>)
1a001f36:	6813      	ldr	r3, [r2, #0]
1a001f38:	3301      	adds	r3, #1
1a001f3a:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a001f3c:	4b1f      	ldr	r3, [pc, #124]	; (1a001fbc <prvAddNewTaskToReadyList+0x90>)
1a001f3e:	681b      	ldr	r3, [r3, #0]
1a001f40:	b93b      	cbnz	r3, 1a001f52 <prvAddNewTaskToReadyList+0x26>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
1a001f42:	4b1e      	ldr	r3, [pc, #120]	; (1a001fbc <prvAddNewTaskToReadyList+0x90>)
1a001f44:	601c      	str	r4, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a001f46:	6813      	ldr	r3, [r2, #0]
1a001f48:	2b01      	cmp	r3, #1
1a001f4a:	d10d      	bne.n	1a001f68 <prvAddNewTaskToReadyList+0x3c>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
1a001f4c:	f7ff ffba 	bl	1a001ec4 <prvInitialiseTaskLists>
1a001f50:	e00a      	b.n	1a001f68 <prvAddNewTaskToReadyList+0x3c>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
1a001f52:	4b1b      	ldr	r3, [pc, #108]	; (1a001fc0 <prvAddNewTaskToReadyList+0x94>)
1a001f54:	681b      	ldr	r3, [r3, #0]
1a001f56:	b93b      	cbnz	r3, 1a001f68 <prvAddNewTaskToReadyList+0x3c>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a001f58:	4b18      	ldr	r3, [pc, #96]	; (1a001fbc <prvAddNewTaskToReadyList+0x90>)
1a001f5a:	681b      	ldr	r3, [r3, #0]
1a001f5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001f5e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001f60:	429a      	cmp	r2, r3
1a001f62:	d801      	bhi.n	1a001f68 <prvAddNewTaskToReadyList+0x3c>
				{
					pxCurrentTCB = pxNewTCB;
1a001f64:	4b15      	ldr	r3, [pc, #84]	; (1a001fbc <prvAddNewTaskToReadyList+0x90>)
1a001f66:	601c      	str	r4, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
1a001f68:	4a16      	ldr	r2, [pc, #88]	; (1a001fc4 <prvAddNewTaskToReadyList+0x98>)
1a001f6a:	6813      	ldr	r3, [r2, #0]
1a001f6c:	3301      	adds	r3, #1
1a001f6e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a001f70:	64a3      	str	r3, [r4, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
1a001f72:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
1a001f74:	2301      	movs	r3, #1
1a001f76:	4083      	lsls	r3, r0
1a001f78:	4913      	ldr	r1, [pc, #76]	; (1a001fc8 <prvAddNewTaskToReadyList+0x9c>)
1a001f7a:	680a      	ldr	r2, [r1, #0]
1a001f7c:	4313      	orrs	r3, r2
1a001f7e:	600b      	str	r3, [r1, #0]
1a001f80:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001f84:	0080      	lsls	r0, r0, #2
1a001f86:	4b11      	ldr	r3, [pc, #68]	; (1a001fcc <prvAddNewTaskToReadyList+0xa0>)
1a001f88:	4418      	add	r0, r3
1a001f8a:	1d21      	adds	r1, r4, #4
1a001f8c:	f7ff fed6 	bl	1a001d3c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
1a001f90:	f001 f808 	bl	1a002fa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
1a001f94:	4b0a      	ldr	r3, [pc, #40]	; (1a001fc0 <prvAddNewTaskToReadyList+0x94>)
1a001f96:	681b      	ldr	r3, [r3, #0]
1a001f98:	b16b      	cbz	r3, 1a001fb6 <prvAddNewTaskToReadyList+0x8a>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a001f9a:	4b08      	ldr	r3, [pc, #32]	; (1a001fbc <prvAddNewTaskToReadyList+0x90>)
1a001f9c:	681b      	ldr	r3, [r3, #0]
1a001f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001fa0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001fa2:	429a      	cmp	r2, r3
1a001fa4:	d207      	bcs.n	1a001fb6 <prvAddNewTaskToReadyList+0x8a>
		{
			taskYIELD_IF_USING_PREEMPTION();
1a001fa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001faa:	4b09      	ldr	r3, [pc, #36]	; (1a001fd0 <prvAddNewTaskToReadyList+0xa4>)
1a001fac:	601a      	str	r2, [r3, #0]
1a001fae:	f3bf 8f4f 	dsb	sy
1a001fb2:	f3bf 8f6f 	isb	sy
1a001fb6:	bd10      	pop	{r4, pc}
1a001fb8:	10004e28 	.word	0x10004e28
1a001fbc:	10004e2c 	.word	0x10004e2c
1a001fc0:	10004d74 	.word	0x10004d74
1a001fc4:	10004e50 	.word	0x10004e50
1a001fc8:	10004e90 	.word	0x10004e90
1a001fcc:	10004d94 	.word	0x10004d94
1a001fd0:	e000ed04 	.word	0xe000ed04

1a001fd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
1a001fd4:	b510      	push	{r4, lr}
1a001fd6:	4604      	mov	r4, r0
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a001fd8:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a001fdc:	b933      	cbnz	r3, 1a001fec <prvDeleteTCB+0x18>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
1a001fde:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a001fe0:	f7ff fab0 	bl	1a001544 <vPortFree>
				vPortFree( pxTCB );
1a001fe4:	4620      	mov	r0, r4
1a001fe6:	f7ff faad 	bl	1a001544 <vPortFree>
1a001fea:	bd10      	pop	{r4, pc}
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a001fec:	2b01      	cmp	r3, #1
1a001fee:	d102      	bne.n	1a001ff6 <prvDeleteTCB+0x22>
			{
				/* Only the stack was statically allocated, so the TCB is the
				only memory that must be freed. */
				vPortFree( pxTCB );
1a001ff0:	f7ff faa8 	bl	1a001544 <vPortFree>
1a001ff4:	bd10      	pop	{r4, pc}
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a001ff6:	2b02      	cmp	r3, #2
1a001ff8:	d008      	beq.n	1a00200c <prvDeleteTCB+0x38>
1a001ffa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ffe:	f383 8811 	msr	BASEPRI, r3
1a002002:	f3bf 8f6f 	isb	sy
1a002006:	f3bf 8f4f 	dsb	sy
1a00200a:	e7fe      	b.n	1a00200a <prvDeleteTCB+0x36>
1a00200c:	bd10      	pop	{r4, pc}
1a00200e:	bf00      	nop

1a002010 <prvCheckTasksWaitingTermination>:
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
}
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
1a002010:	b510      	push	{r4, lr}
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a002012:	e014      	b.n	1a00203e <prvCheckTasksWaitingTermination+0x2e>
		{
			taskENTER_CRITICAL();
1a002014:	f000 ffa4 	bl	1a002f60 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a002018:	4b0b      	ldr	r3, [pc, #44]	; (1a002048 <prvCheckTasksWaitingTermination+0x38>)
1a00201a:	68db      	ldr	r3, [r3, #12]
1a00201c:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a00201e:	1d20      	adds	r0, r4, #4
1a002020:	f7ff feb2 	bl	1a001d88 <uxListRemove>
				--uxCurrentNumberOfTasks;
1a002024:	4a09      	ldr	r2, [pc, #36]	; (1a00204c <prvCheckTasksWaitingTermination+0x3c>)
1a002026:	6813      	ldr	r3, [r2, #0]
1a002028:	3b01      	subs	r3, #1
1a00202a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a00202c:	4a08      	ldr	r2, [pc, #32]	; (1a002050 <prvCheckTasksWaitingTermination+0x40>)
1a00202e:	6813      	ldr	r3, [r2, #0]
1a002030:	3b01      	subs	r3, #1
1a002032:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
1a002034:	f000 ffb6 	bl	1a002fa4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
1a002038:	4620      	mov	r0, r4
1a00203a:	f7ff ffcb 	bl	1a001fd4 <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a00203e:	4b04      	ldr	r3, [pc, #16]	; (1a002050 <prvCheckTasksWaitingTermination+0x40>)
1a002040:	681b      	ldr	r3, [r3, #0]
1a002042:	2b00      	cmp	r3, #0
1a002044:	d1e6      	bne.n	1a002014 <prvCheckTasksWaitingTermination+0x4>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
1a002046:	bd10      	pop	{r4, pc}
1a002048:	10004d78 	.word	0x10004d78
1a00204c:	10004e28 	.word	0x10004e28
1a002050:	10004e24 	.word	0x10004e24

1a002054 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
1a002054:	b508      	push	{r3, lr}

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
1a002056:	f7ff ffdb 	bl	1a002010 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a00205a:	4b06      	ldr	r3, [pc, #24]	; (1a002074 <prvIdleTask+0x20>)
1a00205c:	681b      	ldr	r3, [r3, #0]
1a00205e:	2b01      	cmp	r3, #1
1a002060:	d9f9      	bls.n	1a002056 <prvIdleTask+0x2>
			{
				taskYIELD();
1a002062:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002066:	4b04      	ldr	r3, [pc, #16]	; (1a002078 <prvIdleTask+0x24>)
1a002068:	601a      	str	r2, [r3, #0]
1a00206a:	f3bf 8f4f 	dsb	sy
1a00206e:	f3bf 8f6f 	isb	sy
1a002072:	e7f0      	b.n	1a002056 <prvIdleTask+0x2>
1a002074:	10004d94 	.word	0x10004d94
1a002078:	e000ed04 	.word	0xe000ed04

1a00207c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a00207c:	b570      	push	{r4, r5, r6, lr}
1a00207e:	4604      	mov	r4, r0
1a002080:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a002082:	4b1c      	ldr	r3, [pc, #112]	; (1a0020f4 <prvAddCurrentTaskToDelayedList+0x78>)
1a002084:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a002086:	4b1c      	ldr	r3, [pc, #112]	; (1a0020f8 <prvAddCurrentTaskToDelayedList+0x7c>)
1a002088:	6818      	ldr	r0, [r3, #0]
1a00208a:	3004      	adds	r0, #4
1a00208c:	f7ff fe7c 	bl	1a001d88 <uxListRemove>
1a002090:	b948      	cbnz	r0, 1a0020a6 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a002092:	4b19      	ldr	r3, [pc, #100]	; (1a0020f8 <prvAddCurrentTaskToDelayedList+0x7c>)
1a002094:	681b      	ldr	r3, [r3, #0]
1a002096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002098:	2301      	movs	r3, #1
1a00209a:	4093      	lsls	r3, r2
1a00209c:	4917      	ldr	r1, [pc, #92]	; (1a0020fc <prvAddCurrentTaskToDelayedList+0x80>)
1a00209e:	680a      	ldr	r2, [r1, #0]
1a0020a0:	ea22 0303 	bic.w	r3, r2, r3
1a0020a4:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a0020a6:	f1b4 3fff 	cmp.w	r4, #4294967295
1a0020aa:	d107      	bne.n	1a0020bc <prvAddCurrentTaskToDelayedList+0x40>
1a0020ac:	b136      	cbz	r6, 1a0020bc <prvAddCurrentTaskToDelayedList+0x40>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0020ae:	4b12      	ldr	r3, [pc, #72]	; (1a0020f8 <prvAddCurrentTaskToDelayedList+0x7c>)
1a0020b0:	6819      	ldr	r1, [r3, #0]
1a0020b2:	4813      	ldr	r0, [pc, #76]	; (1a002100 <prvAddCurrentTaskToDelayedList+0x84>)
1a0020b4:	3104      	adds	r1, #4
1a0020b6:	f7ff fe41 	bl	1a001d3c <vListInsertEnd>
1a0020ba:	bd70      	pop	{r4, r5, r6, pc}
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a0020bc:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a0020be:	4b0e      	ldr	r3, [pc, #56]	; (1a0020f8 <prvAddCurrentTaskToDelayedList+0x7c>)
1a0020c0:	681b      	ldr	r3, [r3, #0]
1a0020c2:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a0020c4:	42ac      	cmp	r4, r5
1a0020c6:	d207      	bcs.n	1a0020d8 <prvAddCurrentTaskToDelayedList+0x5c>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0020c8:	4b0e      	ldr	r3, [pc, #56]	; (1a002104 <prvAddCurrentTaskToDelayedList+0x88>)
1a0020ca:	6818      	ldr	r0, [r3, #0]
1a0020cc:	4b0a      	ldr	r3, [pc, #40]	; (1a0020f8 <prvAddCurrentTaskToDelayedList+0x7c>)
1a0020ce:	6819      	ldr	r1, [r3, #0]
1a0020d0:	3104      	adds	r1, #4
1a0020d2:	f7ff fe3f 	bl	1a001d54 <vListInsert>
1a0020d6:	bd70      	pop	{r4, r5, r6, pc}
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0020d8:	4b0b      	ldr	r3, [pc, #44]	; (1a002108 <prvAddCurrentTaskToDelayedList+0x8c>)
1a0020da:	6818      	ldr	r0, [r3, #0]
1a0020dc:	4b06      	ldr	r3, [pc, #24]	; (1a0020f8 <prvAddCurrentTaskToDelayedList+0x7c>)
1a0020de:	6819      	ldr	r1, [r3, #0]
1a0020e0:	3104      	adds	r1, #4
1a0020e2:	f7ff fe37 	bl	1a001d54 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
1a0020e6:	4b09      	ldr	r3, [pc, #36]	; (1a00210c <prvAddCurrentTaskToDelayedList+0x90>)
1a0020e8:	681b      	ldr	r3, [r3, #0]
1a0020ea:	429c      	cmp	r4, r3
1a0020ec:	d201      	bcs.n	1a0020f2 <prvAddCurrentTaskToDelayedList+0x76>
				{
					xNextTaskUnblockTime = xTimeToWake;
1a0020ee:	4b07      	ldr	r3, [pc, #28]	; (1a00210c <prvAddCurrentTaskToDelayedList+0x90>)
1a0020f0:	601c      	str	r4, [r3, #0]
1a0020f2:	bd70      	pop	{r4, r5, r6, pc}
1a0020f4:	10004e48 	.word	0x10004e48
1a0020f8:	10004e2c 	.word	0x10004e2c
1a0020fc:	10004e90 	.word	0x10004e90
1a002100:	10004e7c 	.word	0x10004e7c
1a002104:	10004d8c 	.word	0x10004d8c
1a002108:	10004d70 	.word	0x10004d70
1a00210c:	10004e4c 	.word	0x10004e4c

1a002110 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
1a002110:	b570      	push	{r4, r5, r6, lr}
1a002112:	b086      	sub	sp, #24
1a002114:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a002116:	9c0c      	ldr	r4, [sp, #48]	; 0x30
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
1a002118:	b945      	cbnz	r5, 1a00212c <xTaskCreateStatic+0x1c>
1a00211a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00211e:	f383 8811 	msr	BASEPRI, r3
1a002122:	f3bf 8f6f 	isb	sy
1a002126:	f3bf 8f4f 	dsb	sy
1a00212a:	e7fe      	b.n	1a00212a <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
1a00212c:	b944      	cbnz	r4, 1a002140 <xTaskCreateStatic+0x30>
1a00212e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002132:	f383 8811 	msr	BASEPRI, r3
1a002136:	f3bf 8f6f 	isb	sy
1a00213a:	f3bf 8f4f 	dsb	sy
1a00213e:	e7fe      	b.n	1a00213e <xTaskCreateStatic+0x2e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
1a002140:	2660      	movs	r6, #96	; 0x60
1a002142:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a002144:	9e04      	ldr	r6, [sp, #16]
1a002146:	2e60      	cmp	r6, #96	; 0x60
1a002148:	d008      	beq.n	1a00215c <xTaskCreateStatic+0x4c>
1a00214a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00214e:	f383 8811 	msr	BASEPRI, r3
1a002152:	f3bf 8f6f 	isb	sy
1a002156:	f3bf 8f4f 	dsb	sy
1a00215a:	e7fe      	b.n	1a00215a <xTaskCreateStatic+0x4a>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
1a00215c:	b18c      	cbz	r4, 1a002182 <xTaskCreateStatic+0x72>
1a00215e:	b185      	cbz	r5, 1a002182 <xTaskCreateStatic+0x72>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a002160:	6325      	str	r5, [r4, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a002162:	2502      	movs	r5, #2
1a002164:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a002168:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a00216a:	9500      	str	r5, [sp, #0]
1a00216c:	ad05      	add	r5, sp, #20
1a00216e:	9501      	str	r5, [sp, #4]
1a002170:	9402      	str	r4, [sp, #8]
1a002172:	2500      	movs	r5, #0
1a002174:	9503      	str	r5, [sp, #12]
1a002176:	f7ff fe5b 	bl	1a001e30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a00217a:	4620      	mov	r0, r4
1a00217c:	f7ff fed6 	bl	1a001f2c <prvAddNewTaskToReadyList>
1a002180:	e001      	b.n	1a002186 <xTaskCreateStatic+0x76>
		}
		else
		{
			xReturn = NULL;
1a002182:	2300      	movs	r3, #0
1a002184:	9305      	str	r3, [sp, #20]
		}

		return xReturn;
	}
1a002186:	9805      	ldr	r0, [sp, #20]
1a002188:	b006      	add	sp, #24
1a00218a:	bd70      	pop	{r4, r5, r6, pc}

1a00218c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
1a00218c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a002190:	b085      	sub	sp, #20
1a002192:	4680      	mov	r8, r0
1a002194:	460f      	mov	r7, r1
1a002196:	4615      	mov	r5, r2
1a002198:	461e      	mov	r6, r3
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00219a:	0090      	lsls	r0, r2, #2
1a00219c:	f7ff f958 	bl	1a001450 <pvPortMalloc>

			if( pxStack != NULL )
1a0021a0:	b160      	cbz	r0, 1a0021bc <xTaskCreate+0x30>
1a0021a2:	4681      	mov	r9, r0
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a0021a4:	2060      	movs	r0, #96	; 0x60
1a0021a6:	f7ff f953 	bl	1a001450 <pvPortMalloc>

				if( pxNewTCB != NULL )
1a0021aa:	4604      	mov	r4, r0
1a0021ac:	b110      	cbz	r0, 1a0021b4 <xTaskCreate+0x28>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
1a0021ae:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
1a0021b2:	e004      	b.n	1a0021be <xTaskCreate+0x32>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
1a0021b4:	4648      	mov	r0, r9
1a0021b6:	f7ff f9c5 	bl	1a001544 <vPortFree>
1a0021ba:	e000      	b.n	1a0021be <xTaskCreate+0x32>
				}
			}
			else
			{
				pxNewTCB = NULL;
1a0021bc:	2400      	movs	r4, #0
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
1a0021be:	b19c      	cbz	r4, 1a0021e8 <xTaskCreate+0x5c>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a0021c0:	2300      	movs	r3, #0
1a0021c2:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a0021c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a0021c8:	9200      	str	r2, [sp, #0]
1a0021ca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a0021cc:	9201      	str	r2, [sp, #4]
1a0021ce:	9402      	str	r4, [sp, #8]
1a0021d0:	9303      	str	r3, [sp, #12]
1a0021d2:	4640      	mov	r0, r8
1a0021d4:	4639      	mov	r1, r7
1a0021d6:	462a      	mov	r2, r5
1a0021d8:	4633      	mov	r3, r6
1a0021da:	f7ff fe29 	bl	1a001e30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a0021de:	4620      	mov	r0, r4
1a0021e0:	f7ff fea4 	bl	1a001f2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a0021e4:	2001      	movs	r0, #1
1a0021e6:	e001      	b.n	1a0021ec <xTaskCreate+0x60>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a0021e8:	f04f 30ff 	mov.w	r0, #4294967295
		}

		return xReturn;
	}
1a0021ec:	b005      	add	sp, #20
1a0021ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a0021f2:	bf00      	nop

1a0021f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
1a0021f4:	b510      	push	{r4, lr}
1a0021f6:	b088      	sub	sp, #32
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a0021f8:	2400      	movs	r4, #0
1a0021fa:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a0021fc:	9406      	str	r4, [sp, #24]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a0021fe:	a805      	add	r0, sp, #20
1a002200:	a906      	add	r1, sp, #24
1a002202:	aa07      	add	r2, sp, #28
1a002204:	f7ff fdd4 	bl	1a001db0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a002208:	9400      	str	r4, [sp, #0]
1a00220a:	9b06      	ldr	r3, [sp, #24]
1a00220c:	9301      	str	r3, [sp, #4]
1a00220e:	9b05      	ldr	r3, [sp, #20]
1a002210:	9302      	str	r3, [sp, #8]
1a002212:	481a      	ldr	r0, [pc, #104]	; (1a00227c <vTaskStartScheduler+0x88>)
1a002214:	491a      	ldr	r1, [pc, #104]	; (1a002280 <vTaskStartScheduler+0x8c>)
1a002216:	9a07      	ldr	r2, [sp, #28]
1a002218:	4623      	mov	r3, r4
1a00221a:	f7ff ff79 	bl	1a002110 <xTaskCreateStatic>
1a00221e:	4b19      	ldr	r3, [pc, #100]	; (1a002284 <vTaskStartScheduler+0x90>)
1a002220:	6018      	str	r0, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
1a002222:	b108      	cbz	r0, 1a002228 <vTaskStartScheduler+0x34>
		{
			xReturn = pdPASS;
1a002224:	2001      	movs	r0, #1
1a002226:	e000      	b.n	1a00222a <vTaskStartScheduler+0x36>
		}
		else
		{
			xReturn = pdFAIL;
1a002228:	2000      	movs	r0, #0
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
1a00222a:	2801      	cmp	r0, #1
1a00222c:	d101      	bne.n	1a002232 <vTaskStartScheduler+0x3e>
		{
			xReturn = xTimerCreateTimerTask();
1a00222e:	f000 fc5f 	bl	1a002af0 <xTimerCreateTimerTask>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
1a002232:	2801      	cmp	r0, #1
1a002234:	d114      	bne.n	1a002260 <vTaskStartScheduler+0x6c>
1a002236:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00223a:	f383 8811 	msr	BASEPRI, r3
1a00223e:	f3bf 8f6f 	isb	sy
1a002242:	f3bf 8f4f 	dsb	sy
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
1a002246:	f04f 32ff 	mov.w	r2, #4294967295
1a00224a:	4b0f      	ldr	r3, [pc, #60]	; (1a002288 <vTaskStartScheduler+0x94>)
1a00224c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a00224e:	2201      	movs	r2, #1
1a002250:	4b0e      	ldr	r3, [pc, #56]	; (1a00228c <vTaskStartScheduler+0x98>)
1a002252:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a002254:	2200      	movs	r2, #0
1a002256:	4b0e      	ldr	r3, [pc, #56]	; (1a002290 <vTaskStartScheduler+0x9c>)
1a002258:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
1a00225a:	f000 ff23 	bl	1a0030a4 <xPortStartScheduler>
1a00225e:	e00b      	b.n	1a002278 <vTaskStartScheduler+0x84>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a002260:	f1b0 3fff 	cmp.w	r0, #4294967295
1a002264:	d108      	bne.n	1a002278 <vTaskStartScheduler+0x84>
1a002266:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00226a:	f383 8811 	msr	BASEPRI, r3
1a00226e:	f3bf 8f6f 	isb	sy
1a002272:	f3bf 8f4f 	dsb	sy
1a002276:	e7fe      	b.n	1a002276 <vTaskStartScheduler+0x82>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
1a002278:	b008      	add	sp, #32
1a00227a:	bd10      	pop	{r4, pc}
1a00227c:	1a002055 	.word	0x1a002055
1a002280:	1a006048 	.word	0x1a006048
1a002284:	10004e44 	.word	0x10004e44
1a002288:	10004e4c 	.word	0x10004e4c
1a00228c:	10004d74 	.word	0x10004d74
1a002290:	10004e48 	.word	0x10004e48

1a002294 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
1a002294:	4a02      	ldr	r2, [pc, #8]	; (1a0022a0 <vTaskSuspendAll+0xc>)
1a002296:	6813      	ldr	r3, [r2, #0]
1a002298:	3301      	adds	r3, #1
1a00229a:	6013      	str	r3, [r2, #0]
1a00229c:	4770      	bx	lr
1a00229e:	bf00      	nop
1a0022a0:	10004e20 	.word	0x10004e20

1a0022a4 <xTaskGetTickCount>:
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
1a0022a4:	4b01      	ldr	r3, [pc, #4]	; (1a0022ac <xTaskGetTickCount+0x8>)
1a0022a6:	6818      	ldr	r0, [r3, #0]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
}
1a0022a8:	4770      	bx	lr
1a0022aa:	bf00      	nop
1a0022ac:	10004e48 	.word	0x10004e48

1a0022b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
1a0022b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0022b2:	4b40      	ldr	r3, [pc, #256]	; (1a0023b4 <xTaskIncrementTick+0x104>)
1a0022b4:	681b      	ldr	r3, [r3, #0]
1a0022b6:	2b00      	cmp	r3, #0
1a0022b8:	d16f      	bne.n	1a00239a <xTaskIncrementTick+0xea>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a0022ba:	4b3f      	ldr	r3, [pc, #252]	; (1a0023b8 <xTaskIncrementTick+0x108>)
1a0022bc:	681d      	ldr	r5, [r3, #0]
1a0022be:	3501      	adds	r5, #1

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
1a0022c0:	601d      	str	r5, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a0022c2:	b9c5      	cbnz	r5, 1a0022f6 <xTaskIncrementTick+0x46>
		{
			taskSWITCH_DELAYED_LISTS();
1a0022c4:	4b3d      	ldr	r3, [pc, #244]	; (1a0023bc <xTaskIncrementTick+0x10c>)
1a0022c6:	681b      	ldr	r3, [r3, #0]
1a0022c8:	681b      	ldr	r3, [r3, #0]
1a0022ca:	b143      	cbz	r3, 1a0022de <xTaskIncrementTick+0x2e>
1a0022cc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0022d0:	f383 8811 	msr	BASEPRI, r3
1a0022d4:	f3bf 8f6f 	isb	sy
1a0022d8:	f3bf 8f4f 	dsb	sy
1a0022dc:	e7fe      	b.n	1a0022dc <xTaskIncrementTick+0x2c>
1a0022de:	4a37      	ldr	r2, [pc, #220]	; (1a0023bc <xTaskIncrementTick+0x10c>)
1a0022e0:	6811      	ldr	r1, [r2, #0]
1a0022e2:	4b37      	ldr	r3, [pc, #220]	; (1a0023c0 <xTaskIncrementTick+0x110>)
1a0022e4:	6818      	ldr	r0, [r3, #0]
1a0022e6:	6010      	str	r0, [r2, #0]
1a0022e8:	6019      	str	r1, [r3, #0]
1a0022ea:	4a36      	ldr	r2, [pc, #216]	; (1a0023c4 <xTaskIncrementTick+0x114>)
1a0022ec:	6813      	ldr	r3, [r2, #0]
1a0022ee:	3301      	adds	r3, #1
1a0022f0:	6013      	str	r3, [r2, #0]
1a0022f2:	f7ff fd83 	bl	1a001dfc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
1a0022f6:	4b34      	ldr	r3, [pc, #208]	; (1a0023c8 <xTaskIncrementTick+0x118>)
1a0022f8:	681b      	ldr	r3, [r3, #0]
1a0022fa:	429d      	cmp	r5, r3
1a0022fc:	d203      	bcs.n	1a002306 <xTaskIncrementTick+0x56>

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
1a0022fe:	2400      	movs	r4, #0
1a002300:	e03a      	b.n	1a002378 <xTaskIncrementTick+0xc8>
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
						{
							xSwitchRequired = pdTRUE;
1a002302:	2401      	movs	r4, #1
1a002304:	e000      	b.n	1a002308 <xTaskIncrementTick+0x58>
1a002306:	2400      	movs	r4, #0
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a002308:	4b2c      	ldr	r3, [pc, #176]	; (1a0023bc <xTaskIncrementTick+0x10c>)
1a00230a:	681b      	ldr	r3, [r3, #0]
1a00230c:	681b      	ldr	r3, [r3, #0]
1a00230e:	b90b      	cbnz	r3, 1a002314 <xTaskIncrementTick+0x64>
1a002310:	2301      	movs	r3, #1
1a002312:	e000      	b.n	1a002316 <xTaskIncrementTick+0x66>
1a002314:	2300      	movs	r3, #0
1a002316:	b123      	cbz	r3, 1a002322 <xTaskIncrementTick+0x72>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a002318:	f04f 32ff 	mov.w	r2, #4294967295
1a00231c:	4b2a      	ldr	r3, [pc, #168]	; (1a0023c8 <xTaskIncrementTick+0x118>)
1a00231e:	601a      	str	r2, [r3, #0]
					break;
1a002320:	e02a      	b.n	1a002378 <xTaskIncrementTick+0xc8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a002322:	4b26      	ldr	r3, [pc, #152]	; (1a0023bc <xTaskIncrementTick+0x10c>)
1a002324:	681b      	ldr	r3, [r3, #0]
1a002326:	68db      	ldr	r3, [r3, #12]
1a002328:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a00232a:	6873      	ldr	r3, [r6, #4]

					if( xConstTickCount < xItemValue )
1a00232c:	429d      	cmp	r5, r3
1a00232e:	d202      	bcs.n	1a002336 <xTaskIncrementTick+0x86>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
1a002330:	4a25      	ldr	r2, [pc, #148]	; (1a0023c8 <xTaskIncrementTick+0x118>)
1a002332:	6013      	str	r3, [r2, #0]
						break;
1a002334:	e020      	b.n	1a002378 <xTaskIncrementTick+0xc8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a002336:	1d37      	adds	r7, r6, #4
1a002338:	4638      	mov	r0, r7
1a00233a:	f7ff fd25 	bl	1a001d88 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a00233e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a002340:	b11b      	cbz	r3, 1a00234a <xTaskIncrementTick+0x9a>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a002342:	f106 0018 	add.w	r0, r6, #24
1a002346:	f7ff fd1f 	bl	1a001d88 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
1a00234a:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a00234c:	2201      	movs	r2, #1
1a00234e:	fa02 f103 	lsl.w	r1, r2, r3
1a002352:	481e      	ldr	r0, [pc, #120]	; (1a0023cc <xTaskIncrementTick+0x11c>)
1a002354:	6802      	ldr	r2, [r0, #0]
1a002356:	430a      	orrs	r2, r1
1a002358:	6002      	str	r2, [r0, #0]
1a00235a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00235e:	009b      	lsls	r3, r3, #2
1a002360:	481b      	ldr	r0, [pc, #108]	; (1a0023d0 <xTaskIncrementTick+0x120>)
1a002362:	4418      	add	r0, r3
1a002364:	4639      	mov	r1, r7
1a002366:	f7ff fce9 	bl	1a001d3c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a00236a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a00236c:	4b19      	ldr	r3, [pc, #100]	; (1a0023d4 <xTaskIncrementTick+0x124>)
1a00236e:	681b      	ldr	r3, [r3, #0]
1a002370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002372:	429a      	cmp	r2, r3
1a002374:	d2c5      	bcs.n	1a002302 <xTaskIncrementTick+0x52>
1a002376:	e7c7      	b.n	1a002308 <xTaskIncrementTick+0x58>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a002378:	4b16      	ldr	r3, [pc, #88]	; (1a0023d4 <xTaskIncrementTick+0x124>)
1a00237a:	681b      	ldr	r3, [r3, #0]
1a00237c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00237e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a002382:	009b      	lsls	r3, r3, #2
1a002384:	4a12      	ldr	r2, [pc, #72]	; (1a0023d0 <xTaskIncrementTick+0x120>)
1a002386:	58d3      	ldr	r3, [r2, r3]
1a002388:	2b01      	cmp	r3, #1
1a00238a:	d900      	bls.n	1a00238e <xTaskIncrementTick+0xde>
			{
				xSwitchRequired = pdTRUE;
1a00238c:	2401      	movs	r4, #1

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
1a00238e:	4b12      	ldr	r3, [pc, #72]	; (1a0023d8 <xTaskIncrementTick+0x128>)
1a002390:	681b      	ldr	r3, [r3, #0]
1a002392:	b94b      	cbnz	r3, 1a0023a8 <xTaskIncrementTick+0xf8>
			{
				vApplicationTickHook();
1a002394:	f7fe faf0 	bl	1a000978 <vApplicationTickHook>
1a002398:	e006      	b.n	1a0023a8 <xTaskIncrementTick+0xf8>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
1a00239a:	4a0f      	ldr	r2, [pc, #60]	; (1a0023d8 <xTaskIncrementTick+0x128>)
1a00239c:	6813      	ldr	r3, [r2, #0]
1a00239e:	3301      	adds	r3, #1
1a0023a0:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
1a0023a2:	f7fe fae9 	bl	1a000978 <vApplicationTickHook>

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
1a0023a6:	2400      	movs	r4, #0
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
1a0023a8:	4b0c      	ldr	r3, [pc, #48]	; (1a0023dc <xTaskIncrementTick+0x12c>)
1a0023aa:	681b      	ldr	r3, [r3, #0]
1a0023ac:	b103      	cbz	r3, 1a0023b0 <xTaskIncrementTick+0x100>
		{
			xSwitchRequired = pdTRUE;
1a0023ae:	2401      	movs	r4, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
1a0023b0:	4620      	mov	r0, r4
1a0023b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0023b4:	10004e20 	.word	0x10004e20
1a0023b8:	10004e48 	.word	0x10004e48
1a0023bc:	10004d70 	.word	0x10004d70
1a0023c0:	10004d8c 	.word	0x10004d8c
1a0023c4:	10004d6c 	.word	0x10004d6c
1a0023c8:	10004e4c 	.word	0x10004e4c
1a0023cc:	10004e90 	.word	0x10004e90
1a0023d0:	10004d94 	.word	0x10004d94
1a0023d4:	10004e2c 	.word	0x10004e2c
1a0023d8:	10004d90 	.word	0x10004d90
1a0023dc:	10004e94 	.word	0x10004e94

1a0023e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
1a0023e0:	b538      	push	{r3, r4, r5, lr}
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
1a0023e2:	4b34      	ldr	r3, [pc, #208]	; (1a0024b4 <xTaskResumeAll+0xd4>)
1a0023e4:	681b      	ldr	r3, [r3, #0]
1a0023e6:	b943      	cbnz	r3, 1a0023fa <xTaskResumeAll+0x1a>
1a0023e8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0023ec:	f383 8811 	msr	BASEPRI, r3
1a0023f0:	f3bf 8f6f 	isb	sy
1a0023f4:	f3bf 8f4f 	dsb	sy
1a0023f8:	e7fe      	b.n	1a0023f8 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
1a0023fa:	f000 fdb1 	bl	1a002f60 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
1a0023fe:	4b2d      	ldr	r3, [pc, #180]	; (1a0024b4 <xTaskResumeAll+0xd4>)
1a002400:	681a      	ldr	r2, [r3, #0]
1a002402:	3a01      	subs	r2, #1
1a002404:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a002406:	681b      	ldr	r3, [r3, #0]
1a002408:	2b00      	cmp	r3, #0
1a00240a:	d14c      	bne.n	1a0024a6 <xTaskResumeAll+0xc6>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a00240c:	4b2a      	ldr	r3, [pc, #168]	; (1a0024b8 <xTaskResumeAll+0xd8>)
1a00240e:	681b      	ldr	r3, [r3, #0]
1a002410:	bb33      	cbnz	r3, 1a002460 <xTaskResumeAll+0x80>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
1a002412:	2400      	movs	r4, #0
1a002414:	e04a      	b.n	1a0024ac <xTaskResumeAll+0xcc>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a002416:	4b29      	ldr	r3, [pc, #164]	; (1a0024bc <xTaskResumeAll+0xdc>)
1a002418:	68db      	ldr	r3, [r3, #12]
1a00241a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a00241c:	f104 0018 	add.w	r0, r4, #24
1a002420:	f7ff fcb2 	bl	1a001d88 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a002424:	1d25      	adds	r5, r4, #4
1a002426:	4628      	mov	r0, r5
1a002428:	f7ff fcae 	bl	1a001d88 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a00242c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a00242e:	2201      	movs	r2, #1
1a002430:	fa02 f103 	lsl.w	r1, r2, r3
1a002434:	4822      	ldr	r0, [pc, #136]	; (1a0024c0 <xTaskResumeAll+0xe0>)
1a002436:	6802      	ldr	r2, [r0, #0]
1a002438:	430a      	orrs	r2, r1
1a00243a:	6002      	str	r2, [r0, #0]
1a00243c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a002440:	009b      	lsls	r3, r3, #2
1a002442:	4820      	ldr	r0, [pc, #128]	; (1a0024c4 <xTaskResumeAll+0xe4>)
1a002444:	4418      	add	r0, r3
1a002446:	4629      	mov	r1, r5
1a002448:	f7ff fc78 	bl	1a001d3c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a00244c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00244e:	4b1e      	ldr	r3, [pc, #120]	; (1a0024c8 <xTaskResumeAll+0xe8>)
1a002450:	681b      	ldr	r3, [r3, #0]
1a002452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002454:	429a      	cmp	r2, r3
1a002456:	d304      	bcc.n	1a002462 <xTaskResumeAll+0x82>
					{
						xYieldPending = pdTRUE;
1a002458:	2201      	movs	r2, #1
1a00245a:	4b1c      	ldr	r3, [pc, #112]	; (1a0024cc <xTaskResumeAll+0xec>)
1a00245c:	601a      	str	r2, [r3, #0]
1a00245e:	e000      	b.n	1a002462 <xTaskResumeAll+0x82>
1a002460:	2400      	movs	r4, #0
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a002462:	4b16      	ldr	r3, [pc, #88]	; (1a0024bc <xTaskResumeAll+0xdc>)
1a002464:	681b      	ldr	r3, [r3, #0]
1a002466:	2b00      	cmp	r3, #0
1a002468:	d1d5      	bne.n	1a002416 <xTaskResumeAll+0x36>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
1a00246a:	b10c      	cbz	r4, 1a002470 <xTaskResumeAll+0x90>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
1a00246c:	f7ff fcc6 	bl	1a001dfc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a002470:	4b17      	ldr	r3, [pc, #92]	; (1a0024d0 <xTaskResumeAll+0xf0>)
1a002472:	681c      	ldr	r4, [r3, #0]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a002474:	b154      	cbz	r4, 1a00248c <xTaskResumeAll+0xac>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
1a002476:	f7ff ff1b 	bl	1a0022b0 <xTaskIncrementTick>
1a00247a:	b110      	cbz	r0, 1a002482 <xTaskResumeAll+0xa2>
							{
								xYieldPending = pdTRUE;
1a00247c:	2201      	movs	r2, #1
1a00247e:	4b13      	ldr	r3, [pc, #76]	; (1a0024cc <xTaskResumeAll+0xec>)
1a002480:	601a      	str	r2, [r3, #0]
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a002482:	3c01      	subs	r4, #1
1a002484:	d1f7      	bne.n	1a002476 <xTaskResumeAll+0x96>

						uxPendedTicks = 0;
1a002486:	2200      	movs	r2, #0
1a002488:	4b11      	ldr	r3, [pc, #68]	; (1a0024d0 <xTaskResumeAll+0xf0>)
1a00248a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
1a00248c:	4b0f      	ldr	r3, [pc, #60]	; (1a0024cc <xTaskResumeAll+0xec>)
1a00248e:	681b      	ldr	r3, [r3, #0]
1a002490:	b15b      	cbz	r3, 1a0024aa <xTaskResumeAll+0xca>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
1a002492:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002496:	4b0f      	ldr	r3, [pc, #60]	; (1a0024d4 <xTaskResumeAll+0xf4>)
1a002498:	601a      	str	r2, [r3, #0]
1a00249a:	f3bf 8f4f 	dsb	sy
1a00249e:	f3bf 8f6f 	isb	sy

				if( xYieldPending != pdFALSE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
1a0024a2:	2401      	movs	r4, #1
1a0024a4:	e002      	b.n	1a0024ac <xTaskResumeAll+0xcc>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
1a0024a6:	2400      	movs	r4, #0
1a0024a8:	e000      	b.n	1a0024ac <xTaskResumeAll+0xcc>
1a0024aa:	2400      	movs	r4, #0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a0024ac:	f000 fd7a 	bl	1a002fa4 <vPortExitCritical>

	return xAlreadyYielded;
}
1a0024b0:	4620      	mov	r0, r4
1a0024b2:	bd38      	pop	{r3, r4, r5, pc}
1a0024b4:	10004e20 	.word	0x10004e20
1a0024b8:	10004e28 	.word	0x10004e28
1a0024bc:	10004e30 	.word	0x10004e30
1a0024c0:	10004e90 	.word	0x10004e90
1a0024c4:	10004d94 	.word	0x10004d94
1a0024c8:	10004e2c 	.word	0x10004e2c
1a0024cc:	10004e94 	.word	0x10004e94
1a0024d0:	10004d90 	.word	0x10004d90
1a0024d4:	e000ed04 	.word	0xe000ed04

1a0024d8 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a0024d8:	4b2b      	ldr	r3, [pc, #172]	; (1a002588 <vTaskSwitchContext+0xb0>)
1a0024da:	681b      	ldr	r3, [r3, #0]
1a0024dc:	b11b      	cbz	r3, 1a0024e6 <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
1a0024de:	2201      	movs	r2, #1
1a0024e0:	4b2a      	ldr	r3, [pc, #168]	; (1a00258c <vTaskSwitchContext+0xb4>)
1a0024e2:	601a      	str	r2, [r3, #0]
1a0024e4:	4770      	bx	lr

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
1a0024e6:	b510      	push	{r4, lr}
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
1a0024e8:	2200      	movs	r2, #0
1a0024ea:	4b28      	ldr	r3, [pc, #160]	; (1a00258c <vTaskSwitchContext+0xb4>)
1a0024ec:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
1a0024ee:	4b28      	ldr	r3, [pc, #160]	; (1a002590 <vTaskSwitchContext+0xb8>)
1a0024f0:	681b      	ldr	r3, [r3, #0]
1a0024f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a0024f4:	681a      	ldr	r2, [r3, #0]
1a0024f6:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0024fa:	d10b      	bne.n	1a002514 <vTaskSwitchContext+0x3c>
1a0024fc:	685a      	ldr	r2, [r3, #4]
1a0024fe:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a002502:	d107      	bne.n	1a002514 <vTaskSwitchContext+0x3c>
1a002504:	689a      	ldr	r2, [r3, #8]
1a002506:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a00250a:	d103      	bne.n	1a002514 <vTaskSwitchContext+0x3c>
1a00250c:	68db      	ldr	r3, [r3, #12]
1a00250e:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a002512:	d005      	beq.n	1a002520 <vTaskSwitchContext+0x48>
1a002514:	4b1e      	ldr	r3, [pc, #120]	; (1a002590 <vTaskSwitchContext+0xb8>)
1a002516:	6818      	ldr	r0, [r3, #0]
1a002518:	6819      	ldr	r1, [r3, #0]
1a00251a:	3134      	adds	r1, #52	; 0x34
1a00251c:	f7ff fc60 	bl	1a001de0 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a002520:	4b1c      	ldr	r3, [pc, #112]	; (1a002594 <vTaskSwitchContext+0xbc>)
1a002522:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a002524:	fab3 f383 	clz	r3, r3
1a002528:	b2db      	uxtb	r3, r3
1a00252a:	f1c3 031f 	rsb	r3, r3, #31
1a00252e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
1a002532:	0092      	lsls	r2, r2, #2
1a002534:	4918      	ldr	r1, [pc, #96]	; (1a002598 <vTaskSwitchContext+0xc0>)
1a002536:	588a      	ldr	r2, [r1, r2]
1a002538:	b942      	cbnz	r2, 1a00254c <vTaskSwitchContext+0x74>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a00253a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00253e:	f383 8811 	msr	BASEPRI, r3
1a002542:	f3bf 8f6f 	isb	sy
1a002546:	f3bf 8f4f 	dsb	sy
1a00254a:	e7fe      	b.n	1a00254a <vTaskSwitchContext+0x72>
1a00254c:	4c12      	ldr	r4, [pc, #72]	; (1a002598 <vTaskSwitchContext+0xc0>)
1a00254e:	009a      	lsls	r2, r3, #2
1a002550:	18d1      	adds	r1, r2, r3
1a002552:	0089      	lsls	r1, r1, #2
1a002554:	4421      	add	r1, r4
1a002556:	6848      	ldr	r0, [r1, #4]
1a002558:	6840      	ldr	r0, [r0, #4]
1a00255a:	6048      	str	r0, [r1, #4]
1a00255c:	441a      	add	r2, r3
1a00255e:	0092      	lsls	r2, r2, #2
1a002560:	3208      	adds	r2, #8
1a002562:	4422      	add	r2, r4
1a002564:	4290      	cmp	r0, r2
1a002566:	d105      	bne.n	1a002574 <vTaskSwitchContext+0x9c>
1a002568:	6841      	ldr	r1, [r0, #4]
1a00256a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
1a00256e:	0092      	lsls	r2, r2, #2
1a002570:	4422      	add	r2, r4
1a002572:	6051      	str	r1, [r2, #4]
1a002574:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a002578:	009b      	lsls	r3, r3, #2
1a00257a:	4a07      	ldr	r2, [pc, #28]	; (1a002598 <vTaskSwitchContext+0xc0>)
1a00257c:	4413      	add	r3, r2
1a00257e:	685b      	ldr	r3, [r3, #4]
1a002580:	68da      	ldr	r2, [r3, #12]
1a002582:	4b03      	ldr	r3, [pc, #12]	; (1a002590 <vTaskSwitchContext+0xb8>)
1a002584:	601a      	str	r2, [r3, #0]
1a002586:	bd10      	pop	{r4, pc}
1a002588:	10004e20 	.word	0x10004e20
1a00258c:	10004e94 	.word	0x10004e94
1a002590:	10004e2c 	.word	0x10004e2c
1a002594:	10004e90 	.word	0x10004e90
1a002598:	10004d94 	.word	0x10004d94

1a00259c <vTaskPlaceOnEventList>:
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
	configASSERT( pxEventList );
1a00259c:	b940      	cbnz	r0, 1a0025b0 <vTaskPlaceOnEventList+0x14>
1a00259e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0025a2:	f383 8811 	msr	BASEPRI, r3
1a0025a6:	f3bf 8f6f 	isb	sy
1a0025aa:	f3bf 8f4f 	dsb	sy
1a0025ae:	e7fe      	b.n	1a0025ae <vTaskPlaceOnEventList+0x12>
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
1a0025b0:	b510      	push	{r4, lr}
1a0025b2:	460c      	mov	r4, r1

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a0025b4:	4b04      	ldr	r3, [pc, #16]	; (1a0025c8 <vTaskPlaceOnEventList+0x2c>)
1a0025b6:	6819      	ldr	r1, [r3, #0]
1a0025b8:	3118      	adds	r1, #24
1a0025ba:	f7ff fbcb 	bl	1a001d54 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a0025be:	4620      	mov	r0, r4
1a0025c0:	2101      	movs	r1, #1
1a0025c2:	f7ff fd5b 	bl	1a00207c <prvAddCurrentTaskToDelayedList>
1a0025c6:	bd10      	pop	{r4, pc}
1a0025c8:	10004e2c 	.word	0x10004e2c

1a0025cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a0025cc:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a0025ce:	b940      	cbnz	r0, 1a0025e2 <vTaskPlaceOnEventListRestricted+0x16>
1a0025d0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0025d4:	f383 8811 	msr	BASEPRI, r3
1a0025d8:	f3bf 8f6f 	isb	sy
1a0025dc:	f3bf 8f4f 	dsb	sy
1a0025e0:	e7fe      	b.n	1a0025e0 <vTaskPlaceOnEventListRestricted+0x14>
1a0025e2:	460d      	mov	r5, r1
1a0025e4:	4614      	mov	r4, r2

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a0025e6:	4a06      	ldr	r2, [pc, #24]	; (1a002600 <vTaskPlaceOnEventListRestricted+0x34>)
1a0025e8:	6811      	ldr	r1, [r2, #0]
1a0025ea:	3118      	adds	r1, #24
1a0025ec:	f7ff fba6 	bl	1a001d3c <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
1a0025f0:	b10c      	cbz	r4, 1a0025f6 <vTaskPlaceOnEventListRestricted+0x2a>
		{
			xTicksToWait = portMAX_DELAY;
1a0025f2:	f04f 35ff 	mov.w	r5, #4294967295
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a0025f6:	4628      	mov	r0, r5
1a0025f8:	4621      	mov	r1, r4
1a0025fa:	f7ff fd3f 	bl	1a00207c <prvAddCurrentTaskToDelayedList>
1a0025fe:	bd38      	pop	{r3, r4, r5, pc}
1a002600:	10004e2c 	.word	0x10004e2c

1a002604 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
1a002604:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a002606:	68c3      	ldr	r3, [r0, #12]
1a002608:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a00260a:	b944      	cbnz	r4, 1a00261e <xTaskRemoveFromEventList+0x1a>
1a00260c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002610:	f383 8811 	msr	BASEPRI, r3
1a002614:	f3bf 8f6f 	isb	sy
1a002618:	f3bf 8f4f 	dsb	sy
1a00261c:	e7fe      	b.n	1a00261c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a00261e:	f104 0518 	add.w	r5, r4, #24
1a002622:	4628      	mov	r0, r5
1a002624:	f7ff fbb0 	bl	1a001d88 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a002628:	4b13      	ldr	r3, [pc, #76]	; (1a002678 <xTaskRemoveFromEventList+0x74>)
1a00262a:	681b      	ldr	r3, [r3, #0]
1a00262c:	b9a3      	cbnz	r3, 1a002658 <xTaskRemoveFromEventList+0x54>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a00262e:	1d25      	adds	r5, r4, #4
1a002630:	4628      	mov	r0, r5
1a002632:	f7ff fba9 	bl	1a001d88 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a002636:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a002638:	2201      	movs	r2, #1
1a00263a:	fa02 f103 	lsl.w	r1, r2, r3
1a00263e:	480f      	ldr	r0, [pc, #60]	; (1a00267c <xTaskRemoveFromEventList+0x78>)
1a002640:	6802      	ldr	r2, [r0, #0]
1a002642:	430a      	orrs	r2, r1
1a002644:	6002      	str	r2, [r0, #0]
1a002646:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00264a:	009b      	lsls	r3, r3, #2
1a00264c:	480c      	ldr	r0, [pc, #48]	; (1a002680 <xTaskRemoveFromEventList+0x7c>)
1a00264e:	4418      	add	r0, r3
1a002650:	4629      	mov	r1, r5
1a002652:	f7ff fb73 	bl	1a001d3c <vListInsertEnd>
1a002656:	e003      	b.n	1a002660 <xTaskRemoveFromEventList+0x5c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a002658:	480a      	ldr	r0, [pc, #40]	; (1a002684 <xTaskRemoveFromEventList+0x80>)
1a00265a:	4629      	mov	r1, r5
1a00265c:	f7ff fb6e 	bl	1a001d3c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a002660:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a002662:	4b09      	ldr	r3, [pc, #36]	; (1a002688 <xTaskRemoveFromEventList+0x84>)
1a002664:	681b      	ldr	r3, [r3, #0]
1a002666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002668:	429a      	cmp	r2, r3
1a00266a:	d903      	bls.n	1a002674 <xTaskRemoveFromEventList+0x70>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
1a00266c:	2001      	movs	r0, #1
1a00266e:	4b07      	ldr	r3, [pc, #28]	; (1a00268c <xTaskRemoveFromEventList+0x88>)
1a002670:	6018      	str	r0, [r3, #0]
1a002672:	bd38      	pop	{r3, r4, r5, pc}
	}
	else
	{
		xReturn = pdFALSE;
1a002674:	2000      	movs	r0, #0
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
1a002676:	bd38      	pop	{r3, r4, r5, pc}
1a002678:	10004e20 	.word	0x10004e20
1a00267c:	10004e90 	.word	0x10004e90
1a002680:	10004d94 	.word	0x10004d94
1a002684:	10004e30 	.word	0x10004e30
1a002688:	10004e2c 	.word	0x10004e2c
1a00268c:	10004e94 	.word	0x10004e94

1a002690 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a002690:	4b03      	ldr	r3, [pc, #12]	; (1a0026a0 <vTaskInternalSetTimeOutState+0x10>)
1a002692:	681b      	ldr	r3, [r3, #0]
1a002694:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a002696:	4b03      	ldr	r3, [pc, #12]	; (1a0026a4 <vTaskInternalSetTimeOutState+0x14>)
1a002698:	681b      	ldr	r3, [r3, #0]
1a00269a:	6043      	str	r3, [r0, #4]
1a00269c:	4770      	bx	lr
1a00269e:	bf00      	nop
1a0026a0:	10004d6c 	.word	0x10004d6c
1a0026a4:	10004e48 	.word	0x10004e48

1a0026a8 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
1a0026a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
BaseType_t xReturn;

	configASSERT( pxTimeOut );
1a0026aa:	b940      	cbnz	r0, 1a0026be <xTaskCheckForTimeOut+0x16>
1a0026ac:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0026b0:	f383 8811 	msr	BASEPRI, r3
1a0026b4:	f3bf 8f6f 	isb	sy
1a0026b8:	f3bf 8f4f 	dsb	sy
1a0026bc:	e7fe      	b.n	1a0026bc <xTaskCheckForTimeOut+0x14>
1a0026be:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a0026c0:	b941      	cbnz	r1, 1a0026d4 <xTaskCheckForTimeOut+0x2c>
1a0026c2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0026c6:	f383 8811 	msr	BASEPRI, r3
1a0026ca:	f3bf 8f6f 	isb	sy
1a0026ce:	f3bf 8f4f 	dsb	sy
1a0026d2:	e7fe      	b.n	1a0026d2 <xTaskCheckForTimeOut+0x2a>
1a0026d4:	460c      	mov	r4, r1

	taskENTER_CRITICAL();
1a0026d6:	f000 fc43 	bl	1a002f60 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
1a0026da:	4b11      	ldr	r3, [pc, #68]	; (1a002720 <xTaskCheckForTimeOut+0x78>)
1a0026dc:	6818      	ldr	r0, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a0026de:	6869      	ldr	r1, [r5, #4]
1a0026e0:	1a42      	subs	r2, r0, r1
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
1a0026e2:	6823      	ldr	r3, [r4, #0]
1a0026e4:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0026e8:	d013      	beq.n	1a002712 <xTaskCheckForTimeOut+0x6a>
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a0026ea:	682f      	ldr	r7, [r5, #0]
1a0026ec:	4e0d      	ldr	r6, [pc, #52]	; (1a002724 <xTaskCheckForTimeOut+0x7c>)
1a0026ee:	6836      	ldr	r6, [r6, #0]
1a0026f0:	42b7      	cmp	r7, r6
1a0026f2:	d001      	beq.n	1a0026f8 <xTaskCheckForTimeOut+0x50>
1a0026f4:	4288      	cmp	r0, r1
1a0026f6:	d20e      	bcs.n	1a002716 <xTaskCheckForTimeOut+0x6e>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a0026f8:	429a      	cmp	r2, r3
1a0026fa:	d206      	bcs.n	1a00270a <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
1a0026fc:	1a9b      	subs	r3, r3, r2
1a0026fe:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a002700:	4628      	mov	r0, r5
1a002702:	f7ff ffc5 	bl	1a002690 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a002706:	2400      	movs	r4, #0
1a002708:	e006      	b.n	1a002718 <xTaskCheckForTimeOut+0x70>
		}
		else
		{
			*pxTicksToWait = 0;
1a00270a:	2300      	movs	r3, #0
1a00270c:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a00270e:	2401      	movs	r4, #1
1a002710:	e002      	b.n	1a002718 <xTaskCheckForTimeOut+0x70>
			if( *pxTicksToWait == portMAX_DELAY )
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
1a002712:	2400      	movs	r4, #0
1a002714:	e000      	b.n	1a002718 <xTaskCheckForTimeOut+0x70>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
1a002716:	2401      	movs	r4, #1
		{
			*pxTicksToWait = 0;
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
1a002718:	f000 fc44 	bl	1a002fa4 <vPortExitCritical>

	return xReturn;
}
1a00271c:	4620      	mov	r0, r4
1a00271e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002720:	10004e48 	.word	0x10004e48
1a002724:	10004d6c 	.word	0x10004d6c

1a002728 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
1a002728:	2201      	movs	r2, #1
1a00272a:	4b01      	ldr	r3, [pc, #4]	; (1a002730 <vTaskMissedYield+0x8>)
1a00272c:	601a      	str	r2, [r3, #0]
1a00272e:	4770      	bx	lr
1a002730:	10004e94 	.word	0x10004e94

1a002734 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
1a002734:	b508      	push	{r3, lr}
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
1a002736:	4603      	mov	r3, r0
1a002738:	b908      	cbnz	r0, 1a00273e <uxTaskGetStackHighWaterMark+0xa>
1a00273a:	4b03      	ldr	r3, [pc, #12]	; (1a002748 <uxTaskGetStackHighWaterMark+0x14>)
1a00273c:	681b      	ldr	r3, [r3, #0]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
1a00273e:	6b18      	ldr	r0, [r3, #48]	; 0x30
1a002740:	f7ff fb52 	bl	1a001de8 <prvTaskCheckFreeStackSpace>

		return uxReturn;
	}
1a002744:	bd08      	pop	{r3, pc}
1a002746:	bf00      	nop
1a002748:	10004e2c 	.word	0x10004e2c

1a00274c <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
1a00274c:	4b05      	ldr	r3, [pc, #20]	; (1a002764 <xTaskGetSchedulerState+0x18>)
1a00274e:	681b      	ldr	r3, [r3, #0]
1a002750:	b123      	cbz	r3, 1a00275c <xTaskGetSchedulerState+0x10>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a002752:	4b05      	ldr	r3, [pc, #20]	; (1a002768 <xTaskGetSchedulerState+0x1c>)
1a002754:	681b      	ldr	r3, [r3, #0]
1a002756:	b91b      	cbnz	r3, 1a002760 <xTaskGetSchedulerState+0x14>
			{
				xReturn = taskSCHEDULER_RUNNING;
1a002758:	2002      	movs	r0, #2
1a00275a:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
1a00275c:	2001      	movs	r0, #1
1a00275e:	4770      	bx	lr
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
1a002760:	2000      	movs	r0, #0
			}
		}

		return xReturn;
	}
1a002762:	4770      	bx	lr
1a002764:	10004d74 	.word	0x10004d74
1a002768:	10004e20 	.word	0x10004e20

1a00276c <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
1a00276c:	2800      	cmp	r0, #0
1a00276e:	d04b      	beq.n	1a002808 <xTaskPriorityDisinherit+0x9c>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
1a002770:	b538      	push	{r3, r4, r5, lr}
1a002772:	4603      	mov	r3, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
1a002774:	4a27      	ldr	r2, [pc, #156]	; (1a002814 <xTaskPriorityDisinherit+0xa8>)
1a002776:	6812      	ldr	r2, [r2, #0]
1a002778:	4290      	cmp	r0, r2
1a00277a:	d008      	beq.n	1a00278e <xTaskPriorityDisinherit+0x22>
1a00277c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002780:	f383 8811 	msr	BASEPRI, r3
1a002784:	f3bf 8f6f 	isb	sy
1a002788:	f3bf 8f4f 	dsb	sy
1a00278c:	e7fe      	b.n	1a00278c <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a00278e:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a002790:	b942      	cbnz	r2, 1a0027a4 <xTaskPriorityDisinherit+0x38>
1a002792:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002796:	f383 8811 	msr	BASEPRI, r3
1a00279a:	f3bf 8f6f 	isb	sy
1a00279e:	f3bf 8f4f 	dsb	sy
1a0027a2:	e7fe      	b.n	1a0027a2 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a0027a4:	3a01      	subs	r2, #1
1a0027a6:	6542      	str	r2, [r0, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a0027a8:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a0027aa:	6d19      	ldr	r1, [r3, #80]	; 0x50
1a0027ac:	4288      	cmp	r0, r1
1a0027ae:	d02d      	beq.n	1a00280c <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a0027b0:	bb72      	cbnz	r2, 1a002810 <xTaskPriorityDisinherit+0xa4>
1a0027b2:	461c      	mov	r4, r3
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0027b4:	1d1d      	adds	r5, r3, #4
1a0027b6:	4628      	mov	r0, r5
1a0027b8:	f7ff fae6 	bl	1a001d88 <uxListRemove>
1a0027bc:	b970      	cbnz	r0, 1a0027dc <xTaskPriorityDisinherit+0x70>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a0027be:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0027c0:	eb02 0382 	add.w	r3, r2, r2, lsl #2
1a0027c4:	009b      	lsls	r3, r3, #2
1a0027c6:	4914      	ldr	r1, [pc, #80]	; (1a002818 <xTaskPriorityDisinherit+0xac>)
1a0027c8:	58cb      	ldr	r3, [r1, r3]
1a0027ca:	b93b      	cbnz	r3, 1a0027dc <xTaskPriorityDisinherit+0x70>
1a0027cc:	2301      	movs	r3, #1
1a0027ce:	fa03 f202 	lsl.w	r2, r3, r2
1a0027d2:	4912      	ldr	r1, [pc, #72]	; (1a00281c <xTaskPriorityDisinherit+0xb0>)
1a0027d4:	680b      	ldr	r3, [r1, #0]
1a0027d6:	ea23 0302 	bic.w	r3, r3, r2
1a0027da:	600b      	str	r3, [r1, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a0027dc:	6d20      	ldr	r0, [r4, #80]	; 0x50
1a0027de:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0027e0:	f1c0 0307 	rsb	r3, r0, #7
1a0027e4:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a0027e6:	2401      	movs	r4, #1
1a0027e8:	fa04 f100 	lsl.w	r1, r4, r0
1a0027ec:	4a0b      	ldr	r2, [pc, #44]	; (1a00281c <xTaskPriorityDisinherit+0xb0>)
1a0027ee:	6813      	ldr	r3, [r2, #0]
1a0027f0:	430b      	orrs	r3, r1
1a0027f2:	6013      	str	r3, [r2, #0]
1a0027f4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0027f8:	0080      	lsls	r0, r0, #2
1a0027fa:	4b07      	ldr	r3, [pc, #28]	; (1a002818 <xTaskPriorityDisinherit+0xac>)
1a0027fc:	4418      	add	r0, r3
1a0027fe:	4629      	mov	r1, r5
1a002800:	f7ff fa9c 	bl	1a001d3c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
1a002804:	4620      	mov	r0, r4
1a002806:	bd38      	pop	{r3, r4, r5, pc}
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
1a002808:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
1a00280a:	4770      	bx	lr
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
1a00280c:	2000      	movs	r0, #0
1a00280e:	bd38      	pop	{r3, r4, r5, pc}
1a002810:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
1a002812:	bd38      	pop	{r3, r4, r5, pc}
1a002814:	10004e2c 	.word	0x10004e2c
1a002818:	10004d94 	.word	0x10004d94
1a00281c:	10004e90 	.word	0x10004e90

1a002820 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
1a002820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002822:	4607      	mov	r7, r0
1a002824:	460d      	mov	r5, r1
1a002826:	4614      	mov	r4, r2
1a002828:	461e      	mov	r6, r3
	BaseType_t xReturn;

		taskENTER_CRITICAL();
1a00282a:	f000 fb99 	bl	1a002f60 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
1a00282e:	4b20      	ldr	r3, [pc, #128]	; (1a0028b0 <xTaskNotifyWait+0x90>)
1a002830:	681b      	ldr	r3, [r3, #0]
1a002832:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
1a002836:	b2db      	uxtb	r3, r3
1a002838:	2b02      	cmp	r3, #2
1a00283a:	d016      	beq.n	1a00286a <xTaskNotifyWait+0x4a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
1a00283c:	4b1c      	ldr	r3, [pc, #112]	; (1a0028b0 <xTaskNotifyWait+0x90>)
1a00283e:	681a      	ldr	r2, [r3, #0]
1a002840:	6d90      	ldr	r0, [r2, #88]	; 0x58
1a002842:	ea20 0007 	bic.w	r0, r0, r7
1a002846:	6590      	str	r0, [r2, #88]	; 0x58

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
1a002848:	681b      	ldr	r3, [r3, #0]
1a00284a:	2201      	movs	r2, #1
1a00284c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

				if( xTicksToWait > ( TickType_t ) 0 )
1a002850:	b15e      	cbz	r6, 1a00286a <xTaskNotifyWait+0x4a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a002852:	4630      	mov	r0, r6
1a002854:	4611      	mov	r1, r2
1a002856:	f7ff fc11 	bl	1a00207c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
1a00285a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00285e:	4b15      	ldr	r3, [pc, #84]	; (1a0028b4 <xTaskNotifyWait+0x94>)
1a002860:	601a      	str	r2, [r3, #0]
1a002862:	f3bf 8f4f 	dsb	sy
1a002866:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
1a00286a:	f000 fb9b 	bl	1a002fa4 <vPortExitCritical>

		taskENTER_CRITICAL();
1a00286e:	f000 fb77 	bl	1a002f60 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
1a002872:	b11c      	cbz	r4, 1a00287c <xTaskNotifyWait+0x5c>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
1a002874:	4b0e      	ldr	r3, [pc, #56]	; (1a0028b0 <xTaskNotifyWait+0x90>)
1a002876:	681b      	ldr	r3, [r3, #0]
1a002878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
1a00287a:	6023      	str	r3, [r4, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
1a00287c:	4b0c      	ldr	r3, [pc, #48]	; (1a0028b0 <xTaskNotifyWait+0x90>)
1a00287e:	681b      	ldr	r3, [r3, #0]
1a002880:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
1a002884:	b2db      	uxtb	r3, r3
1a002886:	2b02      	cmp	r3, #2
1a002888:	d107      	bne.n	1a00289a <xTaskNotifyWait+0x7a>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
1a00288a:	4b09      	ldr	r3, [pc, #36]	; (1a0028b0 <xTaskNotifyWait+0x90>)
1a00288c:	681a      	ldr	r2, [r3, #0]
1a00288e:	6d93      	ldr	r3, [r2, #88]	; 0x58
1a002890:	ea23 0505 	bic.w	r5, r3, r5
1a002894:	6595      	str	r5, [r2, #88]	; 0x58
				xReturn = pdTRUE;
1a002896:	2401      	movs	r4, #1
1a002898:	e000      	b.n	1a00289c <xTaskNotifyWait+0x7c>
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
1a00289a:	2400      	movs	r4, #0
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
				xReturn = pdTRUE;
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a00289c:	4b04      	ldr	r3, [pc, #16]	; (1a0028b0 <xTaskNotifyWait+0x90>)
1a00289e:	681b      	ldr	r3, [r3, #0]
1a0028a0:	2200      	movs	r2, #0
1a0028a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
		}
		taskEXIT_CRITICAL();
1a0028a6:	f000 fb7d 	bl	1a002fa4 <vPortExitCritical>

		return xReturn;
	}
1a0028aa:	4620      	mov	r0, r4
1a0028ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0028ae:	bf00      	nop
1a0028b0:	10004e2c 	.word	0x10004e2c
1a0028b4:	e000ed04 	.word	0xe000ed04

1a0028b8 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
1a0028b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0028bc:	9e08      	ldr	r6, [sp, #32]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
1a0028be:	b940      	cbnz	r0, 1a0028d2 <xTaskGenericNotifyFromISR+0x1a>
1a0028c0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0028c4:	f383 8811 	msr	BASEPRI, r3
1a0028c8:	f3bf 8f6f 	isb	sy
1a0028cc:	f3bf 8f4f 	dsb	sy
1a0028d0:	e7fe      	b.n	1a0028d0 <xTaskGenericNotifyFromISR+0x18>
1a0028d2:	4604      	mov	r4, r0
1a0028d4:	4699      	mov	r9, r3
1a0028d6:	4615      	mov	r5, r2
1a0028d8:	4688      	mov	r8, r1
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a0028da:	f000 fc77 	bl	1a0031cc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a0028de:	f3ef 8711 	mrs	r7, BASEPRI
1a0028e2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0028e6:	f383 8811 	msr	BASEPRI, r3
1a0028ea:	f3bf 8f6f 	isb	sy
1a0028ee:	f3bf 8f4f 	dsb	sy

		pxTCB = ( TCB_t * ) xTaskToNotify;

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
		{
			if( pulPreviousNotificationValue != NULL )
1a0028f2:	f1b9 0f00 	cmp.w	r9, #0
1a0028f6:	d002      	beq.n	1a0028fe <xTaskGenericNotifyFromISR+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
1a0028f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
1a0028fa:	f8c9 3000 	str.w	r3, [r9]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
1a0028fe:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
1a002902:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
1a002904:	2202      	movs	r2, #2
1a002906:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c

			switch( eAction )
1a00290a:	1e6a      	subs	r2, r5, #1
1a00290c:	2a03      	cmp	r2, #3
1a00290e:	d818      	bhi.n	1a002942 <xTaskGenericNotifyFromISR+0x8a>
1a002910:	e8df f002 	tbb	[pc, r2]
1a002914:	110d0802 	.word	0x110d0802
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
1a002918:	6da2      	ldr	r2, [r4, #88]	; 0x58
1a00291a:	ea42 0208 	orr.w	r2, r2, r8
1a00291e:	65a2      	str	r2, [r4, #88]	; 0x58

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
1a002920:	2501      	movs	r5, #1

			switch( eAction )
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
					break;
1a002922:	e011      	b.n	1a002948 <xTaskGenericNotifyFromISR+0x90>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
1a002924:	6da2      	ldr	r2, [r4, #88]	; 0x58
1a002926:	3201      	adds	r2, #1
1a002928:	65a2      	str	r2, [r4, #88]	; 0x58

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
1a00292a:	2501      	movs	r5, #1
					pxTCB->ulNotifiedValue |= ulValue;
					break;

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
					break;
1a00292c:	e00c      	b.n	1a002948 <xTaskGenericNotifyFromISR+0x90>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
1a00292e:	f8c4 8058 	str.w	r8, [r4, #88]	; 0x58

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
1a002932:	2501      	movs	r5, #1
					( pxTCB->ulNotifiedValue )++;
					break;

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
					break;
1a002934:	e008      	b.n	1a002948 <xTaskGenericNotifyFromISR+0x90>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
1a002936:	2b02      	cmp	r3, #2
1a002938:	d005      	beq.n	1a002946 <xTaskGenericNotifyFromISR+0x8e>
					{
						pxTCB->ulNotifiedValue = ulValue;
1a00293a:	f8c4 8058 	str.w	r8, [r4, #88]	; 0x58

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
1a00293e:	2501      	movs	r5, #1
1a002940:	e002      	b.n	1a002948 <xTaskGenericNotifyFromISR+0x90>
1a002942:	2501      	movs	r5, #1
1a002944:	e000      	b.n	1a002948 <xTaskGenericNotifyFromISR+0x90>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
1a002946:	2500      	movs	r5, #0

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
1a002948:	2b01      	cmp	r3, #1
1a00294a:	d135      	bne.n	1a0029b8 <xTaskGenericNotifyFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
1a00294c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
1a00294e:	b143      	cbz	r3, 1a002962 <xTaskGenericNotifyFromISR+0xaa>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a002950:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002954:	f383 8811 	msr	BASEPRI, r3
1a002958:	f3bf 8f6f 	isb	sy
1a00295c:	f3bf 8f4f 	dsb	sy
1a002960:	e7fe      	b.n	1a002960 <xTaskGenericNotifyFromISR+0xa8>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a002962:	4b18      	ldr	r3, [pc, #96]	; (1a0029c4 <xTaskGenericNotifyFromISR+0x10c>)
1a002964:	681b      	ldr	r3, [r3, #0]
1a002966:	b9ab      	cbnz	r3, 1a002994 <xTaskGenericNotifyFromISR+0xdc>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a002968:	f104 0804 	add.w	r8, r4, #4
1a00296c:	4640      	mov	r0, r8
1a00296e:	f7ff fa0b 	bl	1a001d88 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a002972:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a002974:	2201      	movs	r2, #1
1a002976:	fa02 f103 	lsl.w	r1, r2, r3
1a00297a:	4813      	ldr	r0, [pc, #76]	; (1a0029c8 <xTaskGenericNotifyFromISR+0x110>)
1a00297c:	6802      	ldr	r2, [r0, #0]
1a00297e:	430a      	orrs	r2, r1
1a002980:	6002      	str	r2, [r0, #0]
1a002982:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a002986:	009b      	lsls	r3, r3, #2
1a002988:	4810      	ldr	r0, [pc, #64]	; (1a0029cc <xTaskGenericNotifyFromISR+0x114>)
1a00298a:	4418      	add	r0, r3
1a00298c:	4641      	mov	r1, r8
1a00298e:	f7ff f9d5 	bl	1a001d3c <vListInsertEnd>
1a002992:	e004      	b.n	1a00299e <xTaskGenericNotifyFromISR+0xe6>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
1a002994:	480e      	ldr	r0, [pc, #56]	; (1a0029d0 <xTaskGenericNotifyFromISR+0x118>)
1a002996:	f104 0118 	add.w	r1, r4, #24
1a00299a:	f7ff f9cf 	bl	1a001d3c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
1a00299e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0029a0:	4b0c      	ldr	r3, [pc, #48]	; (1a0029d4 <xTaskGenericNotifyFromISR+0x11c>)
1a0029a2:	681b      	ldr	r3, [r3, #0]
1a0029a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0029a6:	429a      	cmp	r2, r3
1a0029a8:	d906      	bls.n	1a0029b8 <xTaskGenericNotifyFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
1a0029aa:	b116      	cbz	r6, 1a0029b2 <xTaskGenericNotifyFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
1a0029ac:	2301      	movs	r3, #1
1a0029ae:	6033      	str	r3, [r6, #0]
1a0029b0:	e002      	b.n	1a0029b8 <xTaskGenericNotifyFromISR+0x100>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
1a0029b2:	2201      	movs	r2, #1
1a0029b4:	4b08      	ldr	r3, [pc, #32]	; (1a0029d8 <xTaskGenericNotifyFromISR+0x120>)
1a0029b6:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a0029b8:	f387 8811 	msr	BASEPRI, r7
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
	}
1a0029bc:	4628      	mov	r0, r5
1a0029be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0029c2:	bf00      	nop
1a0029c4:	10004e20 	.word	0x10004e20
1a0029c8:	10004e90 	.word	0x10004e90
1a0029cc:	10004d94 	.word	0x10004d94
1a0029d0:	10004e30 	.word	0x10004e30
1a0029d4:	10004e2c 	.word	0x10004e2c
1a0029d8:	10004e94 	.word	0x10004e94

1a0029dc <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a0029dc:	4b06      	ldr	r3, [pc, #24]	; (1a0029f8 <prvGetNextExpireTime+0x1c>)
1a0029de:	681a      	ldr	r2, [r3, #0]
1a0029e0:	6813      	ldr	r3, [r2, #0]
1a0029e2:	fab3 f383 	clz	r3, r3
1a0029e6:	095b      	lsrs	r3, r3, #5
1a0029e8:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a0029ea:	b913      	cbnz	r3, 1a0029f2 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0029ec:	68d3      	ldr	r3, [r2, #12]
1a0029ee:	6818      	ldr	r0, [r3, #0]
1a0029f0:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a0029f2:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a0029f4:	4770      	bx	lr
1a0029f6:	bf00      	nop
1a0029f8:	10004e98 	.word	0x10004e98

1a0029fc <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a0029fc:	b510      	push	{r4, lr}
1a0029fe:	4604      	mov	r4, r0
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a002a00:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a002a02:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
1a002a04:	4291      	cmp	r1, r2
1a002a06:	d80a      	bhi.n	1a002a1e <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a002a08:	1ad2      	subs	r2, r2, r3
1a002a0a:	6983      	ldr	r3, [r0, #24]
1a002a0c:	429a      	cmp	r2, r3
1a002a0e:	d211      	bcs.n	1a002a34 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a002a10:	4b0a      	ldr	r3, [pc, #40]	; (1a002a3c <prvInsertTimerInActiveList+0x40>)
1a002a12:	6818      	ldr	r0, [r3, #0]
1a002a14:	1d21      	adds	r1, r4, #4
1a002a16:	f7ff f99d 	bl	1a001d54 <vListInsert>
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
1a002a1a:	2000      	movs	r0, #0
1a002a1c:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a002a1e:	429a      	cmp	r2, r3
1a002a20:	d201      	bcs.n	1a002a26 <prvInsertTimerInActiveList+0x2a>
1a002a22:	4299      	cmp	r1, r3
1a002a24:	d208      	bcs.n	1a002a38 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a002a26:	4b06      	ldr	r3, [pc, #24]	; (1a002a40 <prvInsertTimerInActiveList+0x44>)
1a002a28:	6818      	ldr	r0, [r3, #0]
1a002a2a:	1d21      	adds	r1, r4, #4
1a002a2c:	f7ff f992 	bl	1a001d54 <vListInsert>
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
1a002a30:	2000      	movs	r0, #0
1a002a32:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a002a34:	2001      	movs	r0, #1
1a002a36:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
1a002a38:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
1a002a3a:	bd10      	pop	{r4, pc}
1a002a3c:	10004fbc 	.word	0x10004fbc
1a002a40:	10004e98 	.word	0x10004e98

1a002a44 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a002a44:	b530      	push	{r4, r5, lr}
1a002a46:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a002a48:	f000 fa8a 	bl	1a002f60 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a002a4c:	4b10      	ldr	r3, [pc, #64]	; (1a002a90 <prvCheckForValidListAndQueue+0x4c>)
1a002a4e:	681b      	ldr	r3, [r3, #0]
1a002a50:	b9cb      	cbnz	r3, 1a002a86 <prvCheckForValidListAndQueue+0x42>
		{
			vListInitialise( &xActiveTimerList1 );
1a002a52:	4d10      	ldr	r5, [pc, #64]	; (1a002a94 <prvCheckForValidListAndQueue+0x50>)
1a002a54:	4628      	mov	r0, r5
1a002a56:	f7ff f961 	bl	1a001d1c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a002a5a:	4c0f      	ldr	r4, [pc, #60]	; (1a002a98 <prvCheckForValidListAndQueue+0x54>)
1a002a5c:	4620      	mov	r0, r4
1a002a5e:	f7ff f95d 	bl	1a001d1c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a002a62:	4b0e      	ldr	r3, [pc, #56]	; (1a002a9c <prvCheckForValidListAndQueue+0x58>)
1a002a64:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a002a66:	4b0e      	ldr	r3, [pc, #56]	; (1a002aa0 <prvCheckForValidListAndQueue+0x5c>)
1a002a68:	601c      	str	r4, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a002a6a:	2300      	movs	r3, #0
1a002a6c:	9300      	str	r3, [sp, #0]
1a002a6e:	200a      	movs	r0, #10
1a002a70:	2110      	movs	r1, #16
1a002a72:	4a0c      	ldr	r2, [pc, #48]	; (1a002aa4 <prvCheckForValidListAndQueue+0x60>)
1a002a74:	4b0c      	ldr	r3, [pc, #48]	; (1a002aa8 <prvCheckForValidListAndQueue+0x64>)
1a002a76:	f7fe fe9b 	bl	1a0017b0 <xQueueGenericCreateStatic>
1a002a7a:	4b05      	ldr	r3, [pc, #20]	; (1a002a90 <prvCheckForValidListAndQueue+0x4c>)
1a002a7c:	6018      	str	r0, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
1a002a7e:	b110      	cbz	r0, 1a002a86 <prvCheckForValidListAndQueue+0x42>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a002a80:	490a      	ldr	r1, [pc, #40]	; (1a002aac <prvCheckForValidListAndQueue+0x68>)
1a002a82:	f7ff f911 	bl	1a001ca8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a002a86:	f000 fa8d 	bl	1a002fa4 <vPortExitCritical>
}
1a002a8a:	b003      	add	sp, #12
1a002a8c:	bd30      	pop	{r4, r5, pc}
1a002a8e:	bf00      	nop
1a002a90:	10004fb8 	.word	0x10004fb8
1a002a94:	10004e9c 	.word	0x10004e9c
1a002a98:	10004eb0 	.word	0x10004eb0
1a002a9c:	10004e98 	.word	0x10004e98
1a002aa0:	10004fbc 	.word	0x10004fbc
1a002aa4:	10004ec4 	.word	0x10004ec4
1a002aa8:	10004f64 	.word	0x10004f64
1a002aac:	1a006050 	.word	0x1a006050

1a002ab0 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
1a002ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002ab4:	9c07      	ldr	r4, [sp, #28]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
1a002ab6:	b941      	cbnz	r1, 1a002aca <prvInitialiseNewTimer+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a002ab8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002abc:	f383 8811 	msr	BASEPRI, r3
1a002ac0:	f3bf 8f6f 	isb	sy
1a002ac4:	f3bf 8f4f 	dsb	sy
1a002ac8:	e7fe      	b.n	1a002ac8 <prvInitialiseNewTimer+0x18>
1a002aca:	460f      	mov	r7, r1

	if( pxNewTimer != NULL )
1a002acc:	b174      	cbz	r4, 1a002aec <prvInitialiseNewTimer+0x3c>
1a002ace:	461d      	mov	r5, r3
1a002ad0:	4616      	mov	r6, r2
1a002ad2:	4680      	mov	r8, r0
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
1a002ad4:	f7ff ffb6 	bl	1a002a44 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
1a002ad8:	f8c4 8000 	str.w	r8, [r4]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
1a002adc:	61a7      	str	r7, [r4, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
1a002ade:	61e6      	str	r6, [r4, #28]
		pxNewTimer->pvTimerID = pvTimerID;
1a002ae0:	6225      	str	r5, [r4, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
1a002ae2:	9b06      	ldr	r3, [sp, #24]
1a002ae4:	6263      	str	r3, [r4, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
1a002ae6:	1d20      	adds	r0, r4, #4
1a002ae8:	f7ff f924 	bl	1a001d34 <vListInitialiseItem>
1a002aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

1a002af0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
1a002af0:	b510      	push	{r4, lr}
1a002af2:	b088      	sub	sp, #32

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
1a002af4:	f7ff ffa6 	bl	1a002a44 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
1a002af8:	4b15      	ldr	r3, [pc, #84]	; (1a002b50 <xTimerCreateTimerTask+0x60>)
1a002afa:	681b      	ldr	r3, [r3, #0]
1a002afc:	b1d3      	cbz	r3, 1a002b34 <xTimerCreateTimerTask+0x44>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a002afe:	2400      	movs	r4, #0
1a002b00:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a002b02:	9406      	str	r4, [sp, #24]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a002b04:	a805      	add	r0, sp, #20
1a002b06:	a906      	add	r1, sp, #24
1a002b08:	aa07      	add	r2, sp, #28
1a002b0a:	f7ff f95d 	bl	1a001dc8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a002b0e:	2304      	movs	r3, #4
1a002b10:	9300      	str	r3, [sp, #0]
1a002b12:	9b06      	ldr	r3, [sp, #24]
1a002b14:	9301      	str	r3, [sp, #4]
1a002b16:	9b05      	ldr	r3, [sp, #20]
1a002b18:	9302      	str	r3, [sp, #8]
1a002b1a:	480e      	ldr	r0, [pc, #56]	; (1a002b54 <xTimerCreateTimerTask+0x64>)
1a002b1c:	490e      	ldr	r1, [pc, #56]	; (1a002b58 <xTimerCreateTimerTask+0x68>)
1a002b1e:	9a07      	ldr	r2, [sp, #28]
1a002b20:	4623      	mov	r3, r4
1a002b22:	f7ff faf5 	bl	1a002110 <xTaskCreateStatic>
1a002b26:	4b0d      	ldr	r3, [pc, #52]	; (1a002b5c <xTimerCreateTimerTask+0x6c>)
1a002b28:	6018      	str	r0, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
1a002b2a:	b908      	cbnz	r0, 1a002b30 <xTimerCreateTimerTask+0x40>
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
BaseType_t xReturn = pdFAIL;
1a002b2c:	4620      	mov	r0, r4
1a002b2e:	e002      	b.n	1a002b36 <xTimerCreateTimerTask+0x46>
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
			{
				xReturn = pdPASS;
1a002b30:	2001      	movs	r0, #1
1a002b32:	e000      	b.n	1a002b36 <xTimerCreateTimerTask+0x46>
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
BaseType_t xReturn = pdFAIL;
1a002b34:	2000      	movs	r0, #0
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
1a002b36:	b940      	cbnz	r0, 1a002b4a <xTimerCreateTimerTask+0x5a>
1a002b38:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002b3c:	f383 8811 	msr	BASEPRI, r3
1a002b40:	f3bf 8f6f 	isb	sy
1a002b44:	f3bf 8f4f 	dsb	sy
1a002b48:	e7fe      	b.n	1a002b48 <xTimerCreateTimerTask+0x58>
	return xReturn;
}
1a002b4a:	b008      	add	sp, #32
1a002b4c:	bd10      	pop	{r4, pc}
1a002b4e:	bf00      	nop
1a002b50:	10004fb8 	.word	0x10004fb8
1a002b54:	1a002e65 	.word	0x1a002e65
1a002b58:	1a006058 	.word	0x1a006058
1a002b5c:	10004fc0 	.word	0x10004fc0

1a002b60 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
1a002b60:	b530      	push	{r4, r5, lr}
1a002b62:	b085      	sub	sp, #20
1a002b64:	9c09      	ldr	r4, [sp, #36]	; 0x24
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
1a002b66:	2530      	movs	r5, #48	; 0x30
1a002b68:	9503      	str	r5, [sp, #12]
			configASSERT( xSize == sizeof( Timer_t ) );
1a002b6a:	9d03      	ldr	r5, [sp, #12]
1a002b6c:	2d30      	cmp	r5, #48	; 0x30
1a002b6e:	d008      	beq.n	1a002b82 <xTimerCreateStatic+0x22>
1a002b70:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002b74:	f383 8811 	msr	BASEPRI, r3
1a002b78:	f3bf 8f6f 	isb	sy
1a002b7c:	f3bf 8f4f 	dsb	sy
1a002b80:	e7fe      	b.n	1a002b80 <xTimerCreateStatic+0x20>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
1a002b82:	b944      	cbnz	r4, 1a002b96 <xTimerCreateStatic+0x36>
1a002b84:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002b88:	f383 8811 	msr	BASEPRI, r3
1a002b8c:	f3bf 8f6f 	isb	sy
1a002b90:	f3bf 8f4f 	dsb	sy
1a002b94:	e7fe      	b.n	1a002b94 <xTimerCreateStatic+0x34>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */

		if( pxNewTimer != NULL )
1a002b96:	b13c      	cbz	r4, 1a002ba8 <xTimerCreateStatic+0x48>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
1a002b98:	9d08      	ldr	r5, [sp, #32]
1a002b9a:	9500      	str	r5, [sp, #0]
1a002b9c:	9401      	str	r4, [sp, #4]
1a002b9e:	f7ff ff87 	bl	1a002ab0 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
1a002ba2:	2301      	movs	r3, #1
1a002ba4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
	}
1a002ba8:	4620      	mov	r0, r4
1a002baa:	b005      	add	sp, #20
1a002bac:	bd30      	pop	{r4, r5, pc}
1a002bae:	bf00      	nop

1a002bb0 <xTimerGenericCommand>:
BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
1a002bb0:	b940      	cbnz	r0, 1a002bc4 <xTimerGenericCommand+0x14>
1a002bb2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002bb6:	f383 8811 	msr	BASEPRI, r3
1a002bba:	f3bf 8f6f 	isb	sy
1a002bbe:	f3bf 8f4f 	dsb	sy
1a002bc2:	e7fe      	b.n	1a002bc2 <xTimerGenericCommand+0x12>
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
1a002bc4:	b530      	push	{r4, r5, lr}
1a002bc6:	b085      	sub	sp, #20
1a002bc8:	4615      	mov	r5, r2
1a002bca:	4604      	mov	r4, r0

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
1a002bcc:	4a12      	ldr	r2, [pc, #72]	; (1a002c18 <xTimerGenericCommand+0x68>)
1a002bce:	6810      	ldr	r0, [r2, #0]
1a002bd0:	b1f0      	cbz	r0, 1a002c10 <xTimerGenericCommand+0x60>
1a002bd2:	461a      	mov	r2, r3
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
1a002bd4:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a002bd6:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a002bd8:	9402      	str	r4, [sp, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a002bda:	2905      	cmp	r1, #5
1a002bdc:	dc13      	bgt.n	1a002c06 <xTimerGenericCommand+0x56>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a002bde:	f7ff fdb5 	bl	1a00274c <xTaskGetSchedulerState>
1a002be2:	2802      	cmp	r0, #2
1a002be4:	d107      	bne.n	1a002bf6 <xTimerGenericCommand+0x46>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a002be6:	4b0c      	ldr	r3, [pc, #48]	; (1a002c18 <xTimerGenericCommand+0x68>)
1a002be8:	6818      	ldr	r0, [r3, #0]
1a002bea:	4669      	mov	r1, sp
1a002bec:	9a08      	ldr	r2, [sp, #32]
1a002bee:	2300      	movs	r3, #0
1a002bf0:	f7fe fe5c 	bl	1a0018ac <xQueueGenericSend>
1a002bf4:	e00d      	b.n	1a002c12 <xTimerGenericCommand+0x62>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a002bf6:	4b08      	ldr	r3, [pc, #32]	; (1a002c18 <xTimerGenericCommand+0x68>)
1a002bf8:	6818      	ldr	r0, [r3, #0]
1a002bfa:	4669      	mov	r1, sp
1a002bfc:	2200      	movs	r2, #0
1a002bfe:	4613      	mov	r3, r2
1a002c00:	f7fe fe54 	bl	1a0018ac <xQueueGenericSend>
1a002c04:	e005      	b.n	1a002c12 <xTimerGenericCommand+0x62>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a002c06:	4669      	mov	r1, sp
1a002c08:	2300      	movs	r3, #0
1a002c0a:	f7fe ff2f 	bl	1a001a6c <xQueueGenericSendFromISR>
1a002c0e:	e000      	b.n	1a002c12 <xTimerGenericCommand+0x62>
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
1a002c10:	2000      	movs	r0, #0
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
1a002c12:	b005      	add	sp, #20
1a002c14:	bd30      	pop	{r4, r5, pc}
1a002c16:	bf00      	nop
1a002c18:	10004fb8 	.word	0x10004fb8

1a002c1c <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
1a002c1c:	b570      	push	{r4, r5, r6, lr}
1a002c1e:	b082      	sub	sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a002c20:	e029      	b.n	1a002c76 <prvSwitchTimerLists+0x5a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002c22:	68db      	ldr	r3, [r3, #12]
1a002c24:	681e      	ldr	r6, [r3, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002c26:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a002c28:	1d25      	adds	r5, r4, #4
1a002c2a:	4628      	mov	r0, r5
1a002c2c:	f7ff f8ac 	bl	1a001d88 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a002c30:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a002c32:	4620      	mov	r0, r4
1a002c34:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a002c36:	69e3      	ldr	r3, [r4, #28]
1a002c38:	2b01      	cmp	r3, #1
1a002c3a:	d11c      	bne.n	1a002c76 <prvSwitchTimerLists+0x5a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a002c3c:	69a3      	ldr	r3, [r4, #24]
1a002c3e:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a002c40:	42b3      	cmp	r3, r6
1a002c42:	d907      	bls.n	1a002c54 <prvSwitchTimerLists+0x38>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a002c44:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a002c46:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a002c48:	4b11      	ldr	r3, [pc, #68]	; (1a002c90 <prvSwitchTimerLists+0x74>)
1a002c4a:	6818      	ldr	r0, [r3, #0]
1a002c4c:	4629      	mov	r1, r5
1a002c4e:	f7ff f881 	bl	1a001d54 <vListInsert>
1a002c52:	e010      	b.n	1a002c76 <prvSwitchTimerLists+0x5a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a002c54:	2300      	movs	r3, #0
1a002c56:	9300      	str	r3, [sp, #0]
1a002c58:	4620      	mov	r0, r4
1a002c5a:	4619      	mov	r1, r3
1a002c5c:	4632      	mov	r2, r6
1a002c5e:	f7ff ffa7 	bl	1a002bb0 <xTimerGenericCommand>
				configASSERT( xResult );
1a002c62:	b940      	cbnz	r0, 1a002c76 <prvSwitchTimerLists+0x5a>
1a002c64:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002c68:	f383 8811 	msr	BASEPRI, r3
1a002c6c:	f3bf 8f6f 	isb	sy
1a002c70:	f3bf 8f4f 	dsb	sy
1a002c74:	e7fe      	b.n	1a002c74 <prvSwitchTimerLists+0x58>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a002c76:	4b06      	ldr	r3, [pc, #24]	; (1a002c90 <prvSwitchTimerLists+0x74>)
1a002c78:	681b      	ldr	r3, [r3, #0]
1a002c7a:	681a      	ldr	r2, [r3, #0]
1a002c7c:	2a00      	cmp	r2, #0
1a002c7e:	d1d0      	bne.n	1a002c22 <prvSwitchTimerLists+0x6>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
1a002c80:	4a04      	ldr	r2, [pc, #16]	; (1a002c94 <prvSwitchTimerLists+0x78>)
1a002c82:	6810      	ldr	r0, [r2, #0]
1a002c84:	4902      	ldr	r1, [pc, #8]	; (1a002c90 <prvSwitchTimerLists+0x74>)
1a002c86:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a002c88:	6013      	str	r3, [r2, #0]
}
1a002c8a:	b002      	add	sp, #8
1a002c8c:	bd70      	pop	{r4, r5, r6, pc}
1a002c8e:	bf00      	nop
1a002c90:	10004e98 	.word	0x10004e98
1a002c94:	10004fbc 	.word	0x10004fbc

1a002c98 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
1a002c98:	b538      	push	{r3, r4, r5, lr}
1a002c9a:	4605      	mov	r5, r0
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
1a002c9c:	f7ff fb02 	bl	1a0022a4 <xTaskGetTickCount>
1a002ca0:	4604      	mov	r4, r0

	if( xTimeNow < xLastTime )
1a002ca2:	4b07      	ldr	r3, [pc, #28]	; (1a002cc0 <prvSampleTimeNow+0x28>)
1a002ca4:	681b      	ldr	r3, [r3, #0]
1a002ca6:	4298      	cmp	r0, r3
1a002ca8:	d204      	bcs.n	1a002cb4 <prvSampleTimeNow+0x1c>
	{
		prvSwitchTimerLists();
1a002caa:	f7ff ffb7 	bl	1a002c1c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a002cae:	2301      	movs	r3, #1
1a002cb0:	602b      	str	r3, [r5, #0]
1a002cb2:	e001      	b.n	1a002cb8 <prvSampleTimeNow+0x20>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
1a002cb4:	2300      	movs	r3, #0
1a002cb6:	602b      	str	r3, [r5, #0]
	}

	xLastTime = xTimeNow;
1a002cb8:	4b01      	ldr	r3, [pc, #4]	; (1a002cc0 <prvSampleTimeNow+0x28>)
1a002cba:	601c      	str	r4, [r3, #0]

	return xTimeNow;
}
1a002cbc:	4620      	mov	r0, r4
1a002cbe:	bd38      	pop	{r3, r4, r5, pc}
1a002cc0:	10004fb4 	.word	0x10004fb4

1a002cc4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
1a002cc4:	b570      	push	{r4, r5, r6, lr}
1a002cc6:	b082      	sub	sp, #8
1a002cc8:	4605      	mov	r5, r0
1a002cca:	460e      	mov	r6, r1
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002ccc:	4b13      	ldr	r3, [pc, #76]	; (1a002d1c <prvProcessExpiredTimer+0x58>)
1a002cce:	681b      	ldr	r3, [r3, #0]
1a002cd0:	68db      	ldr	r3, [r3, #12]
1a002cd2:	68dc      	ldr	r4, [r3, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a002cd4:	1d20      	adds	r0, r4, #4
1a002cd6:	f7ff f857 	bl	1a001d88 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a002cda:	69e3      	ldr	r3, [r4, #28]
1a002cdc:	2b01      	cmp	r3, #1
1a002cde:	d118      	bne.n	1a002d12 <prvProcessExpiredTimer+0x4e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a002ce0:	69a1      	ldr	r1, [r4, #24]
1a002ce2:	4620      	mov	r0, r4
1a002ce4:	4429      	add	r1, r5
1a002ce6:	4632      	mov	r2, r6
1a002ce8:	462b      	mov	r3, r5
1a002cea:	f7ff fe87 	bl	1a0029fc <prvInsertTimerInActiveList>
1a002cee:	b180      	cbz	r0, 1a002d12 <prvProcessExpiredTimer+0x4e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a002cf0:	2300      	movs	r3, #0
1a002cf2:	9300      	str	r3, [sp, #0]
1a002cf4:	4620      	mov	r0, r4
1a002cf6:	4619      	mov	r1, r3
1a002cf8:	462a      	mov	r2, r5
1a002cfa:	f7ff ff59 	bl	1a002bb0 <xTimerGenericCommand>
			configASSERT( xResult );
1a002cfe:	b940      	cbnz	r0, 1a002d12 <prvProcessExpiredTimer+0x4e>
1a002d00:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002d04:	f383 8811 	msr	BASEPRI, r3
1a002d08:	f3bf 8f6f 	isb	sy
1a002d0c:	f3bf 8f4f 	dsb	sy
1a002d10:	e7fe      	b.n	1a002d10 <prvProcessExpiredTimer+0x4c>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a002d12:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a002d14:	4620      	mov	r0, r4
1a002d16:	4798      	blx	r3
}
1a002d18:	b002      	add	sp, #8
1a002d1a:	bd70      	pop	{r4, r5, r6, pc}
1a002d1c:	10004e98 	.word	0x10004e98

1a002d20 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
1a002d20:	b570      	push	{r4, r5, r6, lr}
1a002d22:	b082      	sub	sp, #8
1a002d24:	4606      	mov	r6, r0
1a002d26:	460c      	mov	r4, r1
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
1a002d28:	f7ff fab4 	bl	1a002294 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a002d2c:	a801      	add	r0, sp, #4
1a002d2e:	f7ff ffb3 	bl	1a002c98 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a002d32:	9b01      	ldr	r3, [sp, #4]
1a002d34:	bb1b      	cbnz	r3, 1a002d7e <prvProcessTimerOrBlockTask+0x5e>
1a002d36:	4605      	mov	r5, r0
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a002d38:	b944      	cbnz	r4, 1a002d4c <prvProcessTimerOrBlockTask+0x2c>
1a002d3a:	4286      	cmp	r6, r0
1a002d3c:	d806      	bhi.n	1a002d4c <prvProcessTimerOrBlockTask+0x2c>
			{
				( void ) xTaskResumeAll();
1a002d3e:	f7ff fb4f 	bl	1a0023e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a002d42:	4630      	mov	r0, r6
1a002d44:	4629      	mov	r1, r5
1a002d46:	f7ff ffbd 	bl	1a002cc4 <prvProcessExpiredTimer>
1a002d4a:	e01a      	b.n	1a002d82 <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
1a002d4c:	b12c      	cbz	r4, 1a002d5a <prvProcessTimerOrBlockTask+0x3a>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a002d4e:	4b0e      	ldr	r3, [pc, #56]	; (1a002d88 <prvProcessTimerOrBlockTask+0x68>)
1a002d50:	681b      	ldr	r3, [r3, #0]
1a002d52:	681c      	ldr	r4, [r3, #0]
1a002d54:	fab4 f484 	clz	r4, r4
1a002d58:	0964      	lsrs	r4, r4, #5
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a002d5a:	4b0c      	ldr	r3, [pc, #48]	; (1a002d8c <prvProcessTimerOrBlockTask+0x6c>)
1a002d5c:	6818      	ldr	r0, [r3, #0]
1a002d5e:	1b71      	subs	r1, r6, r5
1a002d60:	4622      	mov	r2, r4
1a002d62:	f7fe ffb5 	bl	1a001cd0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
1a002d66:	f7ff fb3b 	bl	1a0023e0 <xTaskResumeAll>
1a002d6a:	b950      	cbnz	r0, 1a002d82 <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
1a002d6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002d70:	4b07      	ldr	r3, [pc, #28]	; (1a002d90 <prvProcessTimerOrBlockTask+0x70>)
1a002d72:	601a      	str	r2, [r3, #0]
1a002d74:	f3bf 8f4f 	dsb	sy
1a002d78:	f3bf 8f6f 	isb	sy
1a002d7c:	e001      	b.n	1a002d82 <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
1a002d7e:	f7ff fb2f 	bl	1a0023e0 <xTaskResumeAll>
		}
	}
}
1a002d82:	b002      	add	sp, #8
1a002d84:	bd70      	pop	{r4, r5, r6, pc}
1a002d86:	bf00      	nop
1a002d88:	10004fbc 	.word	0x10004fbc
1a002d8c:	10004fb8 	.word	0x10004fb8
1a002d90:	e000ed04 	.word	0xe000ed04

1a002d94 <prvProcessReceivedCommands>:
	return xProcessTimerNow;
}
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
1a002d94:	b530      	push	{r4, r5, lr}
1a002d96:	b089      	sub	sp, #36	; 0x24
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a002d98:	e057      	b.n	1a002e4a <prvProcessReceivedCommands+0xb6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a002d9a:	9b04      	ldr	r3, [sp, #16]
1a002d9c:	2b00      	cmp	r3, #0
1a002d9e:	da03      	bge.n	1a002da8 <prvProcessReceivedCommands+0x14>
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a002da0:	9806      	ldr	r0, [sp, #24]
1a002da2:	9907      	ldr	r1, [sp, #28]
1a002da4:	9b05      	ldr	r3, [sp, #20]
1a002da6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a002da8:	9b04      	ldr	r3, [sp, #16]
1a002daa:	2b00      	cmp	r3, #0
1a002dac:	db4d      	blt.n	1a002e4a <prvProcessReceivedCommands+0xb6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a002dae:	9c06      	ldr	r4, [sp, #24]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a002db0:	6963      	ldr	r3, [r4, #20]
1a002db2:	b113      	cbz	r3, 1a002dba <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a002db4:	1d20      	adds	r0, r4, #4
1a002db6:	f7fe ffe7 	bl	1a001d88 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a002dba:	a803      	add	r0, sp, #12
1a002dbc:	f7ff ff6c 	bl	1a002c98 <prvSampleTimeNow>
1a002dc0:	4603      	mov	r3, r0

			switch( xMessage.xMessageID )
1a002dc2:	9a04      	ldr	r2, [sp, #16]
1a002dc4:	2a09      	cmp	r2, #9
1a002dc6:	d840      	bhi.n	1a002e4a <prvProcessReceivedCommands+0xb6>
1a002dc8:	e8df f002 	tbb	[pc, r2]
1a002dcc:	3f050505 	.word	0x3f050505
1a002dd0:	05053927 	.word	0x05053927
1a002dd4:	273f      	.short	0x273f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a002dd6:	9d05      	ldr	r5, [sp, #20]
1a002dd8:	69a1      	ldr	r1, [r4, #24]
1a002dda:	4620      	mov	r0, r4
1a002ddc:	4429      	add	r1, r5
1a002dde:	461a      	mov	r2, r3
1a002de0:	462b      	mov	r3, r5
1a002de2:	f7ff fe0b 	bl	1a0029fc <prvInsertTimerInActiveList>
1a002de6:	b380      	cbz	r0, 1a002e4a <prvProcessReceivedCommands+0xb6>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a002de8:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a002dea:	4620      	mov	r0, r4
1a002dec:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a002dee:	69e3      	ldr	r3, [r4, #28]
1a002df0:	2b01      	cmp	r3, #1
1a002df2:	d12a      	bne.n	1a002e4a <prvProcessReceivedCommands+0xb6>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a002df4:	69a2      	ldr	r2, [r4, #24]
1a002df6:	2300      	movs	r3, #0
1a002df8:	9300      	str	r3, [sp, #0]
1a002dfa:	4620      	mov	r0, r4
1a002dfc:	4619      	mov	r1, r3
1a002dfe:	9c05      	ldr	r4, [sp, #20]
1a002e00:	4422      	add	r2, r4
1a002e02:	f7ff fed5 	bl	1a002bb0 <xTimerGenericCommand>
							configASSERT( xResult );
1a002e06:	bb00      	cbnz	r0, 1a002e4a <prvProcessReceivedCommands+0xb6>
1a002e08:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002e0c:	f383 8811 	msr	BASEPRI, r3
1a002e10:	f3bf 8f6f 	isb	sy
1a002e14:	f3bf 8f4f 	dsb	sy
1a002e18:	e7fe      	b.n	1a002e18 <prvProcessReceivedCommands+0x84>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a002e1a:	9905      	ldr	r1, [sp, #20]
1a002e1c:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a002e1e:	b941      	cbnz	r1, 1a002e32 <prvProcessReceivedCommands+0x9e>
1a002e20:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002e24:	f383 8811 	msr	BASEPRI, r3
1a002e28:	f3bf 8f6f 	isb	sy
1a002e2c:	f3bf 8f4f 	dsb	sy
1a002e30:	e7fe      	b.n	1a002e30 <prvProcessReceivedCommands+0x9c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a002e32:	4620      	mov	r0, r4
1a002e34:	4419      	add	r1, r3
1a002e36:	461a      	mov	r2, r3
1a002e38:	f7ff fde0 	bl	1a0029fc <prvInsertTimerInActiveList>
					break;
1a002e3c:	e005      	b.n	1a002e4a <prvProcessReceivedCommands+0xb6>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a002e3e:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a002e42:	b913      	cbnz	r3, 1a002e4a <prvProcessReceivedCommands+0xb6>
						{
							vPortFree( pxTimer );
1a002e44:	4620      	mov	r0, r4
1a002e46:	f7fe fb7d 	bl	1a001544 <vPortFree>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a002e4a:	4b05      	ldr	r3, [pc, #20]	; (1a002e60 <prvProcessReceivedCommands+0xcc>)
1a002e4c:	6818      	ldr	r0, [r3, #0]
1a002e4e:	a904      	add	r1, sp, #16
1a002e50:	2200      	movs	r2, #0
1a002e52:	f7fe fe7d 	bl	1a001b50 <xQueueReceive>
1a002e56:	2800      	cmp	r0, #0
1a002e58:	d19f      	bne.n	1a002d9a <prvProcessReceivedCommands+0x6>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
1a002e5a:	b009      	add	sp, #36	; 0x24
1a002e5c:	bd30      	pop	{r4, r5, pc}
1a002e5e:	bf00      	nop
1a002e60:	10004fb8 	.word	0x10004fb8

1a002e64 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
1a002e64:	b500      	push	{lr}
1a002e66:	b083      	sub	sp, #12

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a002e68:	a801      	add	r0, sp, #4
1a002e6a:	f7ff fdb7 	bl	1a0029dc <prvGetNextExpireTime>

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a002e6e:	9901      	ldr	r1, [sp, #4]
1a002e70:	f7ff ff56 	bl	1a002d20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
1a002e74:	f7ff ff8e 	bl	1a002d94 <prvProcessReceivedCommands>
	}
1a002e78:	e7f6      	b.n	1a002e68 <prvTimerTask+0x4>
1a002e7a:	bf00      	nop

1a002e7c <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a002e7c:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a002e7e:	2300      	movs	r3, #0
1a002e80:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a002e82:	4b0d      	ldr	r3, [pc, #52]	; (1a002eb8 <prvTaskExitError+0x3c>)
1a002e84:	681b      	ldr	r3, [r3, #0]
1a002e86:	f1b3 3fff 	cmp.w	r3, #4294967295
1a002e8a:	d008      	beq.n	1a002e9e <prvTaskExitError+0x22>
1a002e8c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002e90:	f383 8811 	msr	BASEPRI, r3
1a002e94:	f3bf 8f6f 	isb	sy
1a002e98:	f3bf 8f4f 	dsb	sy
1a002e9c:	e7fe      	b.n	1a002e9c <prvTaskExitError+0x20>
1a002e9e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002ea2:	f383 8811 	msr	BASEPRI, r3
1a002ea6:	f3bf 8f6f 	isb	sy
1a002eaa:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a002eae:	9b01      	ldr	r3, [sp, #4]
1a002eb0:	2b00      	cmp	r3, #0
1a002eb2:	d0fc      	beq.n	1a002eae <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a002eb4:	b002      	add	sp, #8
1a002eb6:	4770      	bx	lr
1a002eb8:	10000014 	.word	0x10000014

1a002ebc <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a002ebc:	4808      	ldr	r0, [pc, #32]	; (1a002ee0 <prvPortStartFirstTask+0x24>)
1a002ebe:	6800      	ldr	r0, [r0, #0]
1a002ec0:	6800      	ldr	r0, [r0, #0]
1a002ec2:	f380 8808 	msr	MSP, r0
1a002ec6:	f04f 0000 	mov.w	r0, #0
1a002eca:	f380 8814 	msr	CONTROL, r0
1a002ece:	b662      	cpsie	i
1a002ed0:	b661      	cpsie	f
1a002ed2:	f3bf 8f4f 	dsb	sy
1a002ed6:	f3bf 8f6f 	isb	sy
1a002eda:	df00      	svc	0
1a002edc:	bf00      	nop
1a002ede:	0000      	.short	0x0000
1a002ee0:	e000ed08 	.word	0xe000ed08

1a002ee4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a002ee4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a002ef4 <vPortEnableVFP+0x10>
1a002ee8:	6801      	ldr	r1, [r0, #0]
1a002eea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a002eee:	6001      	str	r1, [r0, #0]
1a002ef0:	4770      	bx	lr
1a002ef2:	0000      	.short	0x0000
1a002ef4:	e000ed88 	.word	0xe000ed88

1a002ef8 <pxPortInitialiseStack>:

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a002ef8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a002efc:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a002f00:	f021 0101 	bic.w	r1, r1, #1
1a002f04:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a002f08:	4b05      	ldr	r3, [pc, #20]	; (1a002f20 <pxPortInitialiseStack+0x28>)
1a002f0a:	f840 3c0c 	str.w	r3, [r0, #-12]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a002f0e:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a002f12:	f06f 0302 	mvn.w	r3, #2
1a002f16:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
1a002f1a:	3844      	subs	r0, #68	; 0x44
1a002f1c:	4770      	bx	lr
1a002f1e:	bf00      	nop
1a002f20:	1a002e7d 	.word	0x1a002e7d
	...

1a002f30 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
1a002f30:	4b07      	ldr	r3, [pc, #28]	; (1a002f50 <pxCurrentTCBConst2>)
1a002f32:	6819      	ldr	r1, [r3, #0]
1a002f34:	6808      	ldr	r0, [r1, #0]
1a002f36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002f3a:	f380 8809 	msr	PSP, r0
1a002f3e:	f3bf 8f6f 	isb	sy
1a002f42:	f04f 0000 	mov.w	r0, #0
1a002f46:	f380 8811 	msr	BASEPRI, r0
1a002f4a:	4770      	bx	lr
1a002f4c:	f3af 8000 	nop.w

1a002f50 <pxCurrentTCBConst2>:
1a002f50:	10004e2c 	.word	0x10004e2c
1a002f54:	f3af 8000 	nop.w
1a002f58:	f3af 8000 	nop.w
1a002f5c:	f3af 8000 	nop.w

1a002f60 <vPortEnterCritical>:
1a002f60:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002f64:	f383 8811 	msr	BASEPRI, r3
1a002f68:	f3bf 8f6f 	isb	sy
1a002f6c:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
1a002f70:	4a0a      	ldr	r2, [pc, #40]	; (1a002f9c <vPortEnterCritical+0x3c>)
1a002f72:	6813      	ldr	r3, [r2, #0]
1a002f74:	3301      	adds	r3, #1
1a002f76:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
1a002f78:	2b01      	cmp	r3, #1
1a002f7a:	d10d      	bne.n	1a002f98 <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a002f7c:	4b08      	ldr	r3, [pc, #32]	; (1a002fa0 <vPortEnterCritical+0x40>)
1a002f7e:	681b      	ldr	r3, [r3, #0]
1a002f80:	f013 0fff 	tst.w	r3, #255	; 0xff
1a002f84:	d008      	beq.n	1a002f98 <vPortEnterCritical+0x38>
1a002f86:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002f8a:	f383 8811 	msr	BASEPRI, r3
1a002f8e:	f3bf 8f6f 	isb	sy
1a002f92:	f3bf 8f4f 	dsb	sy
1a002f96:	e7fe      	b.n	1a002f96 <vPortEnterCritical+0x36>
1a002f98:	4770      	bx	lr
1a002f9a:	bf00      	nop
1a002f9c:	10000014 	.word	0x10000014
1a002fa0:	e000ed04 	.word	0xe000ed04

1a002fa4 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
1a002fa4:	4b09      	ldr	r3, [pc, #36]	; (1a002fcc <vPortExitCritical+0x28>)
1a002fa6:	681b      	ldr	r3, [r3, #0]
1a002fa8:	b943      	cbnz	r3, 1a002fbc <vPortExitCritical+0x18>
1a002faa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002fae:	f383 8811 	msr	BASEPRI, r3
1a002fb2:	f3bf 8f6f 	isb	sy
1a002fb6:	f3bf 8f4f 	dsb	sy
1a002fba:	e7fe      	b.n	1a002fba <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a002fbc:	3b01      	subs	r3, #1
1a002fbe:	4a03      	ldr	r2, [pc, #12]	; (1a002fcc <vPortExitCritical+0x28>)
1a002fc0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a002fc2:	b90b      	cbnz	r3, 1a002fc8 <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a002fc4:	f383 8811 	msr	BASEPRI, r3
1a002fc8:	4770      	bx	lr
1a002fca:	bf00      	nop
1a002fcc:	10000014 	.word	0x10000014

1a002fd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
1a002fd0:	f3ef 8009 	mrs	r0, PSP
1a002fd4:	f3bf 8f6f 	isb	sy
1a002fd8:	4b15      	ldr	r3, [pc, #84]	; (1a003030 <pxCurrentTCBConst>)
1a002fda:	681a      	ldr	r2, [r3, #0]
1a002fdc:	f01e 0f10 	tst.w	lr, #16
1a002fe0:	bf08      	it	eq
1a002fe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a002fe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002fea:	6010      	str	r0, [r2, #0]
1a002fec:	e92d 0009 	stmdb	sp!, {r0, r3}
1a002ff0:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a002ff4:	f380 8811 	msr	BASEPRI, r0
1a002ff8:	f3bf 8f4f 	dsb	sy
1a002ffc:	f3bf 8f6f 	isb	sy
1a003000:	f7ff fa6a 	bl	1a0024d8 <vTaskSwitchContext>
1a003004:	f04f 0000 	mov.w	r0, #0
1a003008:	f380 8811 	msr	BASEPRI, r0
1a00300c:	bc09      	pop	{r0, r3}
1a00300e:	6819      	ldr	r1, [r3, #0]
1a003010:	6808      	ldr	r0, [r1, #0]
1a003012:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003016:	f01e 0f10 	tst.w	lr, #16
1a00301a:	bf08      	it	eq
1a00301c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a003020:	f380 8809 	msr	PSP, r0
1a003024:	f3bf 8f6f 	isb	sy
1a003028:	4770      	bx	lr
1a00302a:	bf00      	nop
1a00302c:	f3af 8000 	nop.w

1a003030 <pxCurrentTCBConst>:
1a003030:	10004e2c 	.word	0x10004e2c
1a003034:	f3af 8000 	nop.w
1a003038:	f3af 8000 	nop.w
1a00303c:	f3af 8000 	nop.w

1a003040 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
1a003040:	b508      	push	{r3, lr}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a003042:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003046:	f383 8811 	msr	BASEPRI, r3
1a00304a:	f3bf 8f6f 	isb	sy
1a00304e:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
1a003052:	f7ff f92d 	bl	1a0022b0 <xTaskIncrementTick>
1a003056:	b118      	cbz	r0, 1a003060 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a003058:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00305c:	4b02      	ldr	r3, [pc, #8]	; (1a003068 <SysTick_Handler+0x28>)
1a00305e:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a003060:	2300      	movs	r3, #0
1a003062:	f383 8811 	msr	BASEPRI, r3
1a003066:	bd08      	pop	{r3, pc}
1a003068:	e000ed04 	.word	0xe000ed04

1a00306c <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a00306c:	4a08      	ldr	r2, [pc, #32]	; (1a003090 <vPortSetupTimerInterrupt+0x24>)
1a00306e:	2300      	movs	r3, #0
1a003070:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a003072:	4908      	ldr	r1, [pc, #32]	; (1a003094 <vPortSetupTimerInterrupt+0x28>)
1a003074:	600b      	str	r3, [r1, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a003076:	4b08      	ldr	r3, [pc, #32]	; (1a003098 <vPortSetupTimerInterrupt+0x2c>)
1a003078:	681b      	ldr	r3, [r3, #0]
1a00307a:	4908      	ldr	r1, [pc, #32]	; (1a00309c <vPortSetupTimerInterrupt+0x30>)
1a00307c:	fba1 1303 	umull	r1, r3, r1, r3
1a003080:	099b      	lsrs	r3, r3, #6
1a003082:	3b01      	subs	r3, #1
1a003084:	4906      	ldr	r1, [pc, #24]	; (1a0030a0 <vPortSetupTimerInterrupt+0x34>)
1a003086:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a003088:	2307      	movs	r3, #7
1a00308a:	6013      	str	r3, [r2, #0]
1a00308c:	4770      	bx	lr
1a00308e:	bf00      	nop
1a003090:	e000e010 	.word	0xe000e010
1a003094:	e000e018 	.word	0xe000e018
1a003098:	10005398 	.word	0x10005398
1a00309c:	10624dd3 	.word	0x10624dd3
1a0030a0:	e000e014 	.word	0xe000e014

1a0030a4 <xPortStartScheduler>:
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a0030a4:	4b40      	ldr	r3, [pc, #256]	; (1a0031a8 <xPortStartScheduler+0x104>)
1a0030a6:	681a      	ldr	r2, [r3, #0]
1a0030a8:	4b40      	ldr	r3, [pc, #256]	; (1a0031ac <xPortStartScheduler+0x108>)
1a0030aa:	429a      	cmp	r2, r3
1a0030ac:	d108      	bne.n	1a0030c0 <xPortStartScheduler+0x1c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a0030ae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0030b2:	f383 8811 	msr	BASEPRI, r3
1a0030b6:	f3bf 8f6f 	isb	sy
1a0030ba:	f3bf 8f4f 	dsb	sy
1a0030be:	e7fe      	b.n	1a0030be <xPortStartScheduler+0x1a>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a0030c0:	4b39      	ldr	r3, [pc, #228]	; (1a0031a8 <xPortStartScheduler+0x104>)
1a0030c2:	681a      	ldr	r2, [r3, #0]
1a0030c4:	4b3a      	ldr	r3, [pc, #232]	; (1a0031b0 <xPortStartScheduler+0x10c>)
1a0030c6:	429a      	cmp	r2, r3
1a0030c8:	d108      	bne.n	1a0030dc <xPortStartScheduler+0x38>
1a0030ca:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0030ce:	f383 8811 	msr	BASEPRI, r3
1a0030d2:	f3bf 8f6f 	isb	sy
1a0030d6:	f3bf 8f4f 	dsb	sy
1a0030da:	e7fe      	b.n	1a0030da <xPortStartScheduler+0x36>

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
1a0030dc:	b510      	push	{r4, lr}
1a0030de:	b082      	sub	sp, #8
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a0030e0:	4b34      	ldr	r3, [pc, #208]	; (1a0031b4 <xPortStartScheduler+0x110>)
1a0030e2:	781a      	ldrb	r2, [r3, #0]
1a0030e4:	b2d2      	uxtb	r2, r2
1a0030e6:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a0030e8:	22ff      	movs	r2, #255	; 0xff
1a0030ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a0030ec:	781b      	ldrb	r3, [r3, #0]
1a0030ee:	b2db      	uxtb	r3, r3
1a0030f0:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a0030f4:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0030f8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a0030fc:	4a2e      	ldr	r2, [pc, #184]	; (1a0031b8 <xPortStartScheduler+0x114>)
1a0030fe:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a003100:	2207      	movs	r2, #7
1a003102:	4b2e      	ldr	r3, [pc, #184]	; (1a0031bc <xPortStartScheduler+0x118>)
1a003104:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a003106:	e009      	b.n	1a00311c <xPortStartScheduler+0x78>
		{
			ulMaxPRIGROUPValue--;
1a003108:	4a2c      	ldr	r2, [pc, #176]	; (1a0031bc <xPortStartScheduler+0x118>)
1a00310a:	6813      	ldr	r3, [r2, #0]
1a00310c:	3b01      	subs	r3, #1
1a00310e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a003110:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a003114:	005b      	lsls	r3, r3, #1
1a003116:	b2db      	uxtb	r3, r3
1a003118:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a00311c:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a003120:	f013 0f80 	tst.w	r3, #128	; 0x80
1a003124:	d1f0      	bne.n	1a003108 <xPortStartScheduler+0x64>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a003126:	4b25      	ldr	r3, [pc, #148]	; (1a0031bc <xPortStartScheduler+0x118>)
1a003128:	681b      	ldr	r3, [r3, #0]
1a00312a:	f1c3 0207 	rsb	r2, r3, #7
1a00312e:	2a03      	cmp	r2, #3
1a003130:	d008      	beq.n	1a003144 <xPortStartScheduler+0xa0>
1a003132:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003136:	f383 8811 	msr	BASEPRI, r3
1a00313a:	f3bf 8f6f 	isb	sy
1a00313e:	f3bf 8f4f 	dsb	sy
1a003142:	e7fe      	b.n	1a003142 <xPortStartScheduler+0x9e>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
1a003144:	2a03      	cmp	r2, #3
1a003146:	d008      	beq.n	1a00315a <xPortStartScheduler+0xb6>
1a003148:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00314c:	f383 8811 	msr	BASEPRI, r3
1a003150:	f3bf 8f6f 	isb	sy
1a003154:	f3bf 8f4f 	dsb	sy
1a003158:	e7fe      	b.n	1a003158 <xPortStartScheduler+0xb4>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a00315a:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a00315c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a003160:	4a16      	ldr	r2, [pc, #88]	; (1a0031bc <xPortStartScheduler+0x118>)
1a003162:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a003164:	9b01      	ldr	r3, [sp, #4]
1a003166:	b2db      	uxtb	r3, r3
1a003168:	4a12      	ldr	r2, [pc, #72]	; (1a0031b4 <xPortStartScheduler+0x110>)
1a00316a:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a00316c:	4b14      	ldr	r3, [pc, #80]	; (1a0031c0 <xPortStartScheduler+0x11c>)
1a00316e:	681a      	ldr	r2, [r3, #0]
1a003170:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a003174:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a003176:	681a      	ldr	r2, [r3, #0]
1a003178:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a00317c:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
1a00317e:	f7ff ff75 	bl	1a00306c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
1a003182:	2400      	movs	r4, #0
1a003184:	4b0f      	ldr	r3, [pc, #60]	; (1a0031c4 <xPortStartScheduler+0x120>)
1a003186:	601c      	str	r4, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
1a003188:	f7ff feac 	bl	1a002ee4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a00318c:	4a0e      	ldr	r2, [pc, #56]	; (1a0031c8 <xPortStartScheduler+0x124>)
1a00318e:	6813      	ldr	r3, [r2, #0]
1a003190:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a003194:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
1a003196:	f7ff fe91 	bl	1a002ebc <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
1a00319a:	f7ff f99d 	bl	1a0024d8 <vTaskSwitchContext>
	prvTaskExitError();
1a00319e:	f7ff fe6d 	bl	1a002e7c <prvTaskExitError>

	/* Should not get here! */
	return 0;
}
1a0031a2:	4620      	mov	r0, r4
1a0031a4:	b002      	add	sp, #8
1a0031a6:	bd10      	pop	{r4, pc}
1a0031a8:	e000ed00 	.word	0xe000ed00
1a0031ac:	410fc271 	.word	0x410fc271
1a0031b0:	410fc270 	.word	0x410fc270
1a0031b4:	e000e400 	.word	0xe000e400
1a0031b8:	10004fc4 	.word	0x10004fc4
1a0031bc:	10004fc8 	.word	0x10004fc8
1a0031c0:	e000ed20 	.word	0xe000ed20
1a0031c4:	10000014 	.word	0x10000014
1a0031c8:	e000ef34 	.word	0xe000ef34

1a0031cc <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a0031cc:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a0031d0:	2b0f      	cmp	r3, #15
1a0031d2:	d90f      	bls.n	1a0031f4 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a0031d4:	4a10      	ldr	r2, [pc, #64]	; (1a003218 <vPortValidateInterruptPriority+0x4c>)
1a0031d6:	5c9b      	ldrb	r3, [r3, r2]
1a0031d8:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a0031da:	4a10      	ldr	r2, [pc, #64]	; (1a00321c <vPortValidateInterruptPriority+0x50>)
1a0031dc:	7812      	ldrb	r2, [r2, #0]
1a0031de:	4293      	cmp	r3, r2
1a0031e0:	d208      	bcs.n	1a0031f4 <vPortValidateInterruptPriority+0x28>
1a0031e2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0031e6:	f383 8811 	msr	BASEPRI, r3
1a0031ea:	f3bf 8f6f 	isb	sy
1a0031ee:	f3bf 8f4f 	dsb	sy
1a0031f2:	e7fe      	b.n	1a0031f2 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a0031f4:	4b0a      	ldr	r3, [pc, #40]	; (1a003220 <vPortValidateInterruptPriority+0x54>)
1a0031f6:	681b      	ldr	r3, [r3, #0]
1a0031f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a0031fc:	4a09      	ldr	r2, [pc, #36]	; (1a003224 <vPortValidateInterruptPriority+0x58>)
1a0031fe:	6812      	ldr	r2, [r2, #0]
1a003200:	4293      	cmp	r3, r2
1a003202:	d908      	bls.n	1a003216 <vPortValidateInterruptPriority+0x4a>
1a003204:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003208:	f383 8811 	msr	BASEPRI, r3
1a00320c:	f3bf 8f6f 	isb	sy
1a003210:	f3bf 8f4f 	dsb	sy
1a003214:	e7fe      	b.n	1a003214 <vPortValidateInterruptPriority+0x48>
1a003216:	4770      	bx	lr
1a003218:	e000e3f0 	.word	0xe000e3f0
1a00321c:	10004fc4 	.word	0x10004fc4
1a003220:	e000ed0c 	.word	0xe000ed0c
1a003224:	10004fc8 	.word	0x10004fc8

1a003228 <Board_LED_Init>:
#define GPIO_BUTTONS_SIZE   (sizeof(GpioButtons) / sizeof(struct gpio_t))
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
1a003228:	b470      	push	{r4, r5, r6}
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a00322a:	2200      	movs	r2, #0
1a00322c:	e014      	b.n	1a003258 <Board_LED_Init+0x30>
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a00322e:	4b0c      	ldr	r3, [pc, #48]	; (1a003260 <Board_LED_Init+0x38>)
1a003230:	f813 4012 	ldrb.w	r4, [r3, r2, lsl #1]
1a003234:	eb03 0342 	add.w	r3, r3, r2, lsl #1
1a003238:	7859      	ldrb	r1, [r3, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a00323a:	480a      	ldr	r0, [pc, #40]	; (1a003264 <Board_LED_Init+0x3c>)
1a00323c:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a003240:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
1a003244:	2301      	movs	r3, #1
1a003246:	408b      	lsls	r3, r1
1a003248:	4333      	orrs	r3, r6
1a00324a:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a00324e:	eb01 1144 	add.w	r1, r1, r4, lsl #5
1a003252:	2300      	movs	r3, #0
1a003254:	5443      	strb	r3, [r0, r1]
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a003256:	3201      	adds	r2, #1
1a003258:	2a05      	cmp	r2, #5
1a00325a:	d9e8      	bls.n	1a00322e <Board_LED_Init+0x6>
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a00325c:	bc70      	pop	{r4, r5, r6}
1a00325e:	4770      	bx	lr
1a003260:	1a006084 	.word	0x1a006084
1a003264:	400f4000 	.word	0x400f4000

1a003268 <Board_TEC_Init>:


static void Board_TEC_Init()
{
1a003268:	b430      	push	{r4, r5}
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a00326a:	2300      	movs	r3, #0
1a00326c:	e011      	b.n	1a003292 <Board_TEC_Init+0x2a>
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a00326e:	490b      	ldr	r1, [pc, #44]	; (1a00329c <Board_TEC_Init+0x34>)
1a003270:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a003274:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a003278:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a00327a:	4c09      	ldr	r4, [pc, #36]	; (1a0032a0 <Board_TEC_Init+0x38>)
1a00327c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a003280:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
1a003284:	2101      	movs	r1, #1
1a003286:	40a9      	lsls	r1, r5
1a003288:	ea20 0101 	bic.w	r1, r0, r1
1a00328c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a003290:	3301      	adds	r3, #1
1a003292:	2b03      	cmp	r3, #3
1a003294:	d9eb      	bls.n	1a00326e <Board_TEC_Init+0x6>
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
    }
}
1a003296:	bc30      	pop	{r4, r5}
1a003298:	4770      	bx	lr
1a00329a:	bf00      	nop
1a00329c:	1a00607c 	.word	0x1a00607c
1a0032a0:	400f4000 	.word	0x400f4000

1a0032a4 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
1a0032a4:	b430      	push	{r4, r5}
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0032a6:	2300      	movs	r3, #0
1a0032a8:	e011      	b.n	1a0032ce <Board_GPIO_Init+0x2a>
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0032aa:	490b      	ldr	r1, [pc, #44]	; (1a0032d8 <Board_GPIO_Init+0x34>)
1a0032ac:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0032b0:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0032b4:	784d      	ldrb	r5, [r1, #1]
1a0032b6:	4c09      	ldr	r4, [pc, #36]	; (1a0032dc <Board_GPIO_Init+0x38>)
1a0032b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0032bc:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
1a0032c0:	2101      	movs	r1, #1
1a0032c2:	40a9      	lsls	r1, r5
1a0032c4:	ea20 0101 	bic.w	r1, r0, r1
1a0032c8:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0032cc:	3301      	adds	r3, #1
1a0032ce:	2b08      	cmp	r3, #8
1a0032d0:	d9eb      	bls.n	1a0032aa <Board_GPIO_Init+0x6>
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
    }
}
1a0032d2:	bc30      	pop	{r4, r5}
1a0032d4:	4770      	bx	lr
1a0032d6:	bf00      	nop
1a0032d8:	1a006060 	.word	0x1a006060
1a0032dc:	400f4000 	.word	0x400f4000

1a0032e0 <Board_ADC_Init>:
    Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a0032e0:	b510      	push	{r4, lr}
1a0032e2:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a0032e4:	4c08      	ldr	r4, [pc, #32]	; (1a003308 <Board_ADC_Init+0x28>)
1a0032e6:	4620      	mov	r0, r4
1a0032e8:	4669      	mov	r1, sp
1a0032ea:	f000 f9b5 	bl	1a003658 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a0032ee:	4620      	mov	r0, r4
1a0032f0:	4669      	mov	r1, sp
1a0032f2:	4a06      	ldr	r2, [pc, #24]	; (1a00330c <Board_ADC_Init+0x2c>)
1a0032f4:	f000 f9d0 	bl	1a003698 <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a0032f8:	4620      	mov	r0, r4
1a0032fa:	4669      	mov	r1, sp
1a0032fc:	2200      	movs	r2, #0
1a0032fe:	f000 f9e5 	bl	1a0036cc <Chip_ADC_SetResolution>
}
1a003302:	b002      	add	sp, #8
1a003304:	bd10      	pop	{r4, pc}
1a003306:	bf00      	nop
1a003308:	400e3000 	.word	0x400e3000
1a00330c:	00061a80 	.word	0x00061a80

1a003310 <Board_SPI_Init>:
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
}


static void Board_SPI_Init()
{
1a003310:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a003312:	4c0b      	ldr	r4, [pc, #44]	; (1a003340 <Board_SPI_Init+0x30>)
1a003314:	4620      	mov	r0, r4
1a003316:	f000 fdc3 	bl	1a003ea0 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00331a:	6863      	ldr	r3, [r4, #4]
1a00331c:	f023 0304 	bic.w	r3, r3, #4
1a003320:	6063      	str	r3, [r4, #4]
 * @return	 Nothing
 * @note	Note: The clockFormat is only used in SPI mode
 */
STATIC INLINE void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a003322:	6823      	ldr	r3, [r4, #0]
1a003324:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a003328:	f043 0307 	orr.w	r3, r3, #7
1a00332c:	6023      	str	r3, [r4, #0]
    Chip_SSP_Set_Mode(LPC_SSP1, BOARD_SPI_MODE);
    Chip_SSP_SetFormat(LPC_SSP1, BOARD_SPI_BITS, BOARD_SPI_FORMAT,
                       BOARD_SPI_POLARITY);
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a00332e:	4620      	mov	r0, r4
1a003330:	4904      	ldr	r1, [pc, #16]	; (1a003344 <Board_SPI_Init+0x34>)
1a003332:	f000 fd95 	bl	1a003e60 <Chip_SSP_SetBitRate>
 * @param	pSSP		: The base of SSP peripheral on the chip
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Enable(LPC_SSP_T *pSSP)
{
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a003336:	6863      	ldr	r3, [r4, #4]
1a003338:	f043 0302 	orr.w	r3, r3, #2
1a00333c:	6063      	str	r3, [r4, #4]
1a00333e:	bd10      	pop	{r4, pc}
1a003340:	400c5000 	.word	0x400c5000
1a003344:	000186a0 	.word	0x000186a0

1a003348 <Board_I2C_Init>:
    }
}


static void Board_I2C_Init()
{
1a003348:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a00334a:	2000      	movs	r0, #0
1a00334c:	f000 fd3e 	bl	1a003dcc <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a003350:	f640 0208 	movw	r2, #2056	; 0x808
1a003354:	4b03      	ldr	r3, [pc, #12]	; (1a003364 <Board_I2C_Init+0x1c>)
1a003356:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_SCU_I2C0PinConfig(BOARD_I2C_MODE);
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a00335a:	2000      	movs	r0, #0
1a00335c:	4902      	ldr	r1, [pc, #8]	; (1a003368 <Board_I2C_Init+0x20>)
1a00335e:	f000 fd47 	bl	1a003df0 <Chip_I2C_SetClockRate>
1a003362:	bd08      	pop	{r3, pc}
1a003364:	40086000 	.word	0x40086000
1a003368:	000f4240 	.word	0x000f4240

1a00336c <Board_Debug_Init>:
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
}


void Board_Debug_Init(void)
{
1a00336c:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a00336e:	4c07      	ldr	r4, [pc, #28]	; (1a00338c <Board_Debug_Init+0x20>)
1a003370:	4620      	mov	r0, r4
1a003372:	f000 f893 	bl	1a00349c <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a003376:	4620      	mov	r0, r4
1a003378:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00337c:	f000 f8d8 	bl	1a003530 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a003380:	2303      	movs	r3, #3
1a003382:	60e3      	str	r3, [r4, #12]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a003384:	2301      	movs	r3, #1
1a003386:	65e3      	str	r3, [r4, #92]	; 0x5c
1a003388:	bd10      	pop	{r4, pc}
1a00338a:	bf00      	nop
1a00338c:	400c1000 	.word	0x400c1000

1a003390 <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a003390:	b508      	push	{r3, lr}
   DEBUGINIT();
1a003392:	f7ff ffeb 	bl	1a00336c <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a003396:	4808      	ldr	r0, [pc, #32]	; (1a0033b8 <Board_Init+0x28>)
1a003398:	f000 fd06 	bl	1a003da8 <Chip_GPIO_Init>
   
   Board_GPIO_Init();
1a00339c:	f7ff ff82 	bl	1a0032a4 <Board_GPIO_Init>
   Board_ADC_Init();
1a0033a0:	f7ff ff9e 	bl	1a0032e0 <Board_ADC_Init>
   Board_SPI_Init();
1a0033a4:	f7ff ffb4 	bl	1a003310 <Board_SPI_Init>
   Board_I2C_Init();
1a0033a8:	f7ff ffce 	bl	1a003348 <Board_I2C_Init>

   Board_LED_Init();
1a0033ac:	f7ff ff3c 	bl	1a003228 <Board_LED_Init>
   Board_TEC_Init();
1a0033b0:	f7ff ff5a 	bl	1a003268 <Board_TEC_Init>
1a0033b4:	bd08      	pop	{r3, pc}
1a0033b6:	bf00      	nop
1a0033b8:	400f4000 	.word	0x400f4000

1a0033bc <__stdio_init>:

int __stdio_getchar() {
   return Board_UARTGetChar();;
}

void __stdio_init() {
1a0033bc:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a0033be:	f7ff ffd5 	bl	1a00336c <Board_Debug_Init>
1a0033c2:	bd08      	pop	{r3, pc}

1a0033c4 <Board_SetupMuxing>:
    #endif
};


void Board_SetupMuxing(void)
{
1a0033c4:	b410      	push	{r4}
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0033c6:	2300      	movs	r3, #0
1a0033c8:	e00c      	b.n	1a0033e4 <Board_SetupMuxing+0x20>
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0033ca:	4a09      	ldr	r2, [pc, #36]	; (1a0033f0 <Board_SetupMuxing+0x2c>)
1a0033cc:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0033d0:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0033d4:	784a      	ldrb	r2, [r1, #1]
1a0033d6:	8848      	ldrh	r0, [r1, #2]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0033d8:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0033dc:	4905      	ldr	r1, [pc, #20]	; (1a0033f4 <Board_SetupMuxing+0x30>)
1a0033de:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0033e2:	3301      	adds	r3, #1
1a0033e4:	2b1c      	cmp	r3, #28
1a0033e6:	d9f0      	bls.n	1a0033ca <Board_SetupMuxing+0x6>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0033e8:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0033ec:	4770      	bx	lr
1a0033ee:	bf00      	nop
1a0033f0:	1a006094 	.word	0x1a006094
1a0033f4:	40086000 	.word	0x40086000

1a0033f8 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0033f8:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0033fa:	4a17      	ldr	r2, [pc, #92]	; (1a003458 <Board_SetupClocking+0x60>)
1a0033fc:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a003400:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a003404:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a003408:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a00340c:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a003410:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a003414:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a003418:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a00341c:	2006      	movs	r0, #6
1a00341e:	490f      	ldr	r1, [pc, #60]	; (1a00345c <Board_SetupClocking+0x64>)
1a003420:	2201      	movs	r2, #1
1a003422:	f000 fc19 	bl	1a003c58 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a003426:	2400      	movs	r4, #0
1a003428:	e00a      	b.n	1a003440 <Board_SetupClocking+0x48>
    {
        const struct CLK_BASE_STATES *c = &InitClkStates[i];
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a00342a:	4a0d      	ldr	r2, [pc, #52]	; (1a003460 <Board_SetupClocking+0x68>)
1a00342c:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a003430:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a003434:	7859      	ldrb	r1, [r3, #1]
1a003436:	789a      	ldrb	r2, [r3, #2]
1a003438:	2301      	movs	r3, #1
1a00343a:	f000 fb6b 	bl	1a003b14 <Chip_Clock_SetBaseClock>
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00343e:	3401      	adds	r4, #1
1a003440:	2c00      	cmp	r4, #0
1a003442:	d0f2      	beq.n	1a00342a <Board_SetupClocking+0x32>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a003444:	4b04      	ldr	r3, [pc, #16]	; (1a003458 <Board_SetupClocking+0x60>)
1a003446:	685a      	ldr	r2, [r3, #4]
1a003448:	f022 020c 	bic.w	r2, r2, #12
1a00344c:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a00344e:	685a      	ldr	r2, [r3, #4]
1a003450:	f042 0203 	orr.w	r2, r2, #3
1a003454:	605a      	str	r2, [r3, #4]
1a003456:	bd10      	pop	{r4, pc}
1a003458:	40043000 	.word	0x40043000
1a00345c:	0c28cb00 	.word	0x0c28cb00
1a003460:	1a006090 	.word	0x1a006090

1a003464 <Board_SystemInit>:
}


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a003464:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a003466:	f7ff ffad 	bl	1a0033c4 <Board_SetupMuxing>
    Board_SetupClocking();
1a00346a:	f7ff ffc5 	bl	1a0033f8 <Board_SetupClocking>
1a00346e:	bd08      	pop	{r3, pc}

1a003470 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a003470:	4b09      	ldr	r3, [pc, #36]	; (1a003498 <Chip_UART_GetIndex+0x28>)
1a003472:	4298      	cmp	r0, r3
1a003474:	d009      	beq.n	1a00348a <Chip_UART_GetIndex+0x1a>
1a003476:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00347a:	4298      	cmp	r0, r3
1a00347c:	d007      	beq.n	1a00348e <Chip_UART_GetIndex+0x1e>
1a00347e:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a003482:	4298      	cmp	r0, r3
1a003484:	d005      	beq.n	1a003492 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a003486:	2000      	movs	r0, #0
1a003488:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a00348a:	2002      	movs	r0, #2
1a00348c:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a00348e:	2003      	movs	r0, #3
1a003490:	4770      	bx	lr
	uint32_t base = (uint32_t) pUART;
	switch(base) {
		case LPC_USART0_BASE:
			return 0;
		case LPC_UART1_BASE:
			return 1;
1a003492:	2001      	movs	r0, #1
		case LPC_USART3_BASE:
			return 3;
		default:
			return 0; /* Should never come here */
	}
}
1a003494:	4770      	bx	lr
1a003496:	bf00      	nop
1a003498:	400c1000 	.word	0x400c1000

1a00349c <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a00349c:	b510      	push	{r4, lr}
1a00349e:	b082      	sub	sp, #8
1a0034a0:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0034a2:	f7ff ffe5 	bl	1a003470 <Chip_UART_GetIndex>
1a0034a6:	4b10      	ldr	r3, [pc, #64]	; (1a0034e8 <Chip_UART_Init+0x4c>)
1a0034a8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0034ac:	2101      	movs	r1, #1
1a0034ae:	460a      	mov	r2, r1
1a0034b0:	460b      	mov	r3, r1
1a0034b2:	f000 fb69 	bl	1a003b88 <Chip_Clock_EnableOpts>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a0034b6:	2307      	movs	r3, #7
1a0034b8:	60a3      	str	r3, [r4, #8]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXDisable(LPC_USART_T *pUART)
{
    pUART->TER2 = 0;
1a0034ba:	2300      	movs	r3, #0
1a0034bc:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0034be:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0034c0:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0034c2:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0034c4:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0034c6:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0034c8:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0034ca:	4b08      	ldr	r3, [pc, #32]	; (1a0034ec <Chip_UART_Init+0x50>)
1a0034cc:	429c      	cmp	r4, r3
1a0034ce:	d103      	bne.n	1a0034d8 <Chip_UART_Init+0x3c>
		/* Set Modem Control to default state */
		pUART->MCR = 0;
1a0034d0:	2300      	movs	r3, #0
1a0034d2:	6123      	str	r3, [r4, #16]
		/*Dummy Reading to Clear Status */
		tmp = pUART->MSR;
1a0034d4:	69a3      	ldr	r3, [r4, #24]
1a0034d6:	9301      	str	r3, [sp, #4]
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a0034d8:	2303      	movs	r3, #3
1a0034da:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0034dc:	2310      	movs	r3, #16
1a0034de:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0034e0:	9b01      	ldr	r3, [sp, #4]
}
1a0034e2:	b002      	add	sp, #8
1a0034e4:	bd10      	pop	{r4, pc}
1a0034e6:	bf00      	nop
1a0034e8:	1a006110 	.word	0x1a006110
1a0034ec:	40082000 	.word	0x40082000

1a0034f0 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a0034f0:	b538      	push	{r3, r4, r5, lr}
1a0034f2:	4605      	mov	r5, r0
1a0034f4:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0034f6:	f7ff ffbb 	bl	1a003470 <Chip_UART_GetIndex>
1a0034fa:	4b0c      	ldr	r3, [pc, #48]	; (1a00352c <Chip_UART_SetBaud+0x3c>)
1a0034fc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a003500:	f000 fb7a 	bl	1a003bf8 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a003504:	0124      	lsls	r4, r4, #4
1a003506:	fbb0 f3f4 	udiv	r3, r0, r4
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a00350a:	68ea      	ldr	r2, [r5, #12]
1a00350c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a003510:	60ea      	str	r2, [r5, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a003512:	b2da      	uxtb	r2, r3
1a003514:	602a      	str	r2, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a003516:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a00351a:	606a      	str	r2, [r5, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00351c:	68ea      	ldr	r2, [r5, #12]
1a00351e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a003522:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a003524:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a003528:	0900      	lsrs	r0, r0, #4
1a00352a:	bd38      	pop	{r3, r4, r5, pc}
1a00352c:	1a006108 	.word	0x1a006108

1a003530 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a003530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003534:	b083      	sub	sp, #12
1a003536:	4683      	mov	fp, r0
1a003538:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00353a:	f7ff ff99 	bl	1a003470 <Chip_UART_GetIndex>
1a00353e:	4b34      	ldr	r3, [pc, #208]	; (1a003610 <Chip_UART_SetBaudFDR+0xe0>)
1a003540:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a003544:	f000 fb58 	bl	1a003bf8 <Chip_Clock_GetRate>
1a003548:	4606      	mov	r6, r0
/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */
1a00354a:	f04f 37ff 	mov.w	r7, #4294967295

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00354e:	2401      	movs	r4, #1
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a003550:	2300      	movs	r3, #0
1a003552:	9301      	str	r3, [sp, #4]
1a003554:	46a2      	mov	sl, r4
1a003556:	4699      	mov	r9, r3

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a003558:	e029      	b.n	1a0035ae <Chip_UART_SetBaudFDR+0x7e>
		for (d = 0; d < m; d++) {
			uint32_t diff, div;
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a00355a:	2300      	movs	r3, #0
1a00355c:	0932      	lsrs	r2, r6, #4
1a00355e:	0730      	lsls	r0, r6, #28
1a003560:	fba0 0104 	umull	r0, r1, r0, r4
1a003564:	fb04 1102 	mla	r1, r4, r2, r1
1a003568:	1962      	adds	r2, r4, r5
1a00356a:	fb08 f202 	mul.w	r2, r8, r2
1a00356e:	f001 fd2d 	bl	1a004fcc <__aeabi_uldivmod>

			/* Lower 32-bit of dval has diff */
			diff = (uint32_t) dval;
1a003572:	4603      	mov	r3, r0
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);
1a003574:	460a      	mov	r2, r1

			/* Closer to next div */
			if ((int)diff < 0) {
1a003576:	2800      	cmp	r0, #0
1a003578:	da01      	bge.n	1a00357e <Chip_UART_SetBaudFDR+0x4e>
				diff = -diff;
1a00357a:	4243      	negs	r3, r0
				div ++;
1a00357c:	1c4a      	adds	r2, r1, #1
			}

			/* Check if new value is worse than old or out of range */
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a00357e:	429f      	cmp	r7, r3
1a003580:	d30a      	bcc.n	1a003598 <Chip_UART_SetBaudFDR+0x68>
1a003582:	b14a      	cbz	r2, 1a003598 <Chip_UART_SetBaudFDR+0x68>
1a003584:	0c11      	lsrs	r1, r2, #16
1a003586:	d107      	bne.n	1a003598 <Chip_UART_SetBaudFDR+0x68>
1a003588:	2a02      	cmp	r2, #2
1a00358a:	d800      	bhi.n	1a00358e <Chip_UART_SetBaudFDR+0x5e>
1a00358c:	b925      	cbnz	r5, 1a003598 <Chip_UART_SetBaudFDR+0x68>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a00358e:	b14b      	cbz	r3, 1a0035a4 <Chip_UART_SetBaudFDR+0x74>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a003590:	461f      	mov	r7, r3
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a003592:	9501      	str	r5, [sp, #4]
			sm = m;
1a003594:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a003596:	4691      	mov	r9, r2
	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
		for (d = 0; d < m; d++) {
1a003598:	3501      	adds	r5, #1
1a00359a:	e000      	b.n	1a00359e <Chip_UART_SetBaudFDR+0x6e>
1a00359c:	2500      	movs	r5, #0
1a00359e:	42a5      	cmp	r5, r4
1a0035a0:	d3db      	bcc.n	1a00355a <Chip_UART_SetBaudFDR+0x2a>
1a0035a2:	e003      	b.n	1a0035ac <Chip_UART_SetBaudFDR+0x7c>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a0035a4:	461f      	mov	r7, r3
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a0035a6:	9501      	str	r5, [sp, #4]
			sm = m;
1a0035a8:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a0035aa:	4691      	mov	r9, r2

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0035ac:	3401      	adds	r4, #1
1a0035ae:	b10f      	cbz	r7, 1a0035b4 <Chip_UART_SetBaudFDR+0x84>
1a0035b0:	2c0f      	cmp	r4, #15
1a0035b2:	d9f3      	bls.n	1a00359c <Chip_UART_SetBaudFDR+0x6c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a0035b4:	f1b9 0f00 	cmp.w	r9, #0
1a0035b8:	d026      	beq.n	1a003608 <Chip_UART_SetBaudFDR+0xd8>
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0035ba:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0035be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0035c2:	f8cb 300c 	str.w	r3, [fp, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a0035c6:	fa5f f389 	uxtb.w	r3, r9
1a0035ca:	f8cb 3000 	str.w	r3, [fp]
	pUART->DLM = (uint32_t) dlm;
1a0035ce:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0035d2:	f8cb 3004 	str.w	r3, [fp, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0035d6:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0035da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0035de:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0035e2:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0035e6:	b2da      	uxtb	r2, r3
1a0035e8:	9901      	ldr	r1, [sp, #4]
1a0035ea:	f001 030f 	and.w	r3, r1, #15
1a0035ee:	4313      	orrs	r3, r2
1a0035f0:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0035f4:	0933      	lsrs	r3, r6, #4
1a0035f6:	fb0a f303 	mul.w	r3, sl, r3
1a0035fa:	eb0a 0001 	add.w	r0, sl, r1
1a0035fe:	fb09 f000 	mul.w	r0, r9, r0
1a003602:	fbb3 f0f0 	udiv	r0, r3, r0
1a003606:	e000      	b.n	1a00360a <Chip_UART_SetBaudFDR+0xda>
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
		return 0;
1a003608:	2000      	movs	r0, #0
	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
}
1a00360a:	b003      	add	sp, #12
1a00360c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003610:	1a006108 	.word	0x1a006108

1a003614 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a003614:	4b03      	ldr	r3, [pc, #12]	; (1a003624 <Chip_ADC_GetClockIndex+0x10>)
1a003616:	4298      	cmp	r0, r3
1a003618:	d101      	bne.n	1a00361e <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
1a00361a:	2004      	movs	r0, #4
1a00361c:	4770      	bx	lr
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a00361e:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a003620:	4770      	bx	lr
1a003622:	bf00      	nop
1a003624:	400e4000 	.word	0x400e4000

1a003628 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a003628:	b570      	push	{r4, r5, r6, lr}
1a00362a:	460d      	mov	r5, r1
1a00362c:	4614      	mov	r4, r2
1a00362e:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a003630:	f7ff fff0 	bl	1a003614 <Chip_ADC_GetClockIndex>
1a003634:	f000 fae0 	bl	1a003bf8 <Chip_Clock_GetRate>
	if (burstMode) {
1a003638:	b115      	cbz	r5, 1a003640 <getClkDiv+0x18>
		fullAdcRate = adcRate * clks;
1a00363a:	fb04 f406 	mul.w	r4, r4, r6
1a00363e:	e003      	b.n	1a003648 <getClkDiv+0x20>
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a003640:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a003644:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a003648:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a00364c:	0064      	lsls	r4, r4, #1
1a00364e:	fbb0 f4f4 	udiv	r4, r0, r4
1a003652:	1e60      	subs	r0, r4, #1
	return div;
}
1a003654:	b2c0      	uxtb	r0, r0
1a003656:	bd70      	pop	{r4, r5, r6, pc}

1a003658 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a003658:	b538      	push	{r3, r4, r5, lr}
1a00365a:	4605      	mov	r5, r0
1a00365c:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a00365e:	f7ff ffd9 	bl	1a003614 <Chip_ADC_GetClockIndex>
1a003662:	2101      	movs	r1, #1
1a003664:	460a      	mov	r2, r1
1a003666:	460b      	mov	r3, r1
1a003668:	f000 fa8e 	bl	1a003b88 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a00366c:	2100      	movs	r1, #0
1a00366e:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a003670:	4a08      	ldr	r2, [pc, #32]	; (1a003694 <Chip_ADC_Init+0x3c>)
1a003672:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a003674:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a003676:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a003678:	4628      	mov	r0, r5
1a00367a:	230b      	movs	r3, #11
1a00367c:	f7ff ffd4 	bl	1a003628 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a003680:	0200      	lsls	r0, r0, #8
1a003682:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a003686:	7920      	ldrb	r0, [r4, #4]
1a003688:	f000 0007 	and.w	r0, r0, #7
1a00368c:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
	pADC->CR = cr;
1a003690:	6028      	str	r0, [r5, #0]
1a003692:	bd38      	pop	{r3, r4, r5, pc}
1a003694:	00061a80 	.word	0x00061a80

1a003698 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a003698:	b570      	push	{r4, r5, r6, lr}
1a00369a:	4606      	mov	r6, r0
1a00369c:	460d      	mov	r5, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a00369e:	6804      	ldr	r4, [r0, #0]
1a0036a0:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a0036a4:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a0036a8:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a0036aa:	790b      	ldrb	r3, [r1, #4]
1a0036ac:	f1c3 030b 	rsb	r3, r3, #11
1a0036b0:	7949      	ldrb	r1, [r1, #5]
1a0036b2:	b2db      	uxtb	r3, r3
1a0036b4:	f7ff ffb8 	bl	1a003628 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0036b8:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0036bc:	792c      	ldrb	r4, [r5, #4]
1a0036be:	f004 0407 	and.w	r4, r4, #7
1a0036c2:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	pADC->CR = cr;
1a0036c6:	6030      	str	r0, [r6, #0]
1a0036c8:	bd70      	pop	{r4, r5, r6, pc}
1a0036ca:	bf00      	nop

1a0036cc <Chip_ADC_SetResolution>:
}

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a0036cc:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a0036ce:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a0036d0:	680a      	ldr	r2, [r1, #0]
1a0036d2:	f7ff ffe1 	bl	1a003698 <Chip_ADC_SetSampleRate>
1a0036d6:	bd08      	pop	{r3, pc}

1a0036d8 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0036d8:	b5f0      	push	{r4, r5, r6, r7, lr}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a0036da:	680b      	ldr	r3, [r1, #0]
1a0036dc:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0036e0:	d002      	beq.n	1a0036e8 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a0036e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0036e6:	600b      	str	r3, [r1, #0]
1a0036e8:	4686      	mov	lr, r0
1a0036ea:	2601      	movs	r6, #1
1a0036ec:	e041      	b.n	1a003772 <pll_calc_divs+0x9a>
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
1a0036ee:	680d      	ldr	r5, [r1, #0]
1a0036f0:	f015 0f40 	tst.w	r5, #64	; 0x40
1a0036f4:	d008      	beq.n	1a003708 <pll_calc_divs+0x30>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0036f6:	1c7b      	adds	r3, r7, #1
1a0036f8:	fa04 f203 	lsl.w	r2, r4, r3
1a0036fc:	694b      	ldr	r3, [r1, #20]
1a0036fe:	fb03 f302 	mul.w	r3, r3, r2
1a003702:	fbb3 f3f6 	udiv	r3, r3, r6
1a003706:	e004      	b.n	1a003712 <pll_calc_divs+0x3a>
				} else {
					fcco = (m * ppll->fin) / n;
1a003708:	694b      	ldr	r3, [r1, #20]
1a00370a:	fb04 f303 	mul.w	r3, r4, r3
1a00370e:	fbb3 f3f6 	udiv	r3, r3, r6
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a003712:	4a19      	ldr	r2, [pc, #100]	; (1a003778 <pll_calc_divs+0xa0>)
1a003714:	4293      	cmp	r3, r2
1a003716:	d920      	bls.n	1a00375a <pll_calc_divs+0x82>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a003718:	4a18      	ldr	r2, [pc, #96]	; (1a00377c <pll_calc_divs+0xa4>)
1a00371a:	4293      	cmp	r3, r2
1a00371c:	d823      	bhi.n	1a003766 <pll_calc_divs+0x8e>
				if (ppll->ctrl & (1 << 7)) {
1a00371e:	f015 0f80 	tst.w	r5, #128	; 0x80
1a003722:	d103      	bne.n	1a00372c <pll_calc_divs+0x54>
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
1a003724:	1c7a      	adds	r2, r7, #1
1a003726:	fa23 f202 	lsr.w	r2, r3, r2
1a00372a:	e000      	b.n	1a00372e <pll_calc_divs+0x56>
					fcco = (m * ppll->fin) / n;
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a00372c:	461a      	mov	r2, r3
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a00372e:	1a85      	subs	r5, r0, r2
1a003730:	d502      	bpl.n	1a003738 <pll_calc_divs+0x60>
		return -val;
1a003732:	f1c5 0c00 	rsb	ip, r5, #0
1a003736:	e000      	b.n	1a00373a <pll_calc_divs+0x62>
	return val;
1a003738:	46ac      	mov	ip, r5
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a00373a:	45e6      	cmp	lr, ip
1a00373c:	d90d      	bls.n	1a00375a <pll_calc_divs+0x82>
					ppll->nsel = n;
1a00373e:	608e      	str	r6, [r1, #8]
					ppll->psel = p + 1;
1a003740:	f107 0e01 	add.w	lr, r7, #1
1a003744:	f8c1 e00c 	str.w	lr, [r1, #12]
					ppll->msel = m;
1a003748:	610c      	str	r4, [r1, #16]
					ppll->fout = fout;
1a00374a:	618a      	str	r2, [r1, #24]
					ppll->fcco = fcco;
1a00374c:	61cb      	str	r3, [r1, #28]
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a00374e:	2d00      	cmp	r5, #0
1a003750:	da02      	bge.n	1a003758 <pll_calc_divs+0x80>
		return -val;
1a003752:	f1c5 0e00 	rsb	lr, r5, #0
1a003756:	e000      	b.n	1a00375a <pll_calc_divs+0x82>
	return val;
1a003758:	46ae      	mov	lr, r5
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
			for (m = 1; m <= 256; m++) {
1a00375a:	3401      	adds	r4, #1
1a00375c:	e000      	b.n	1a003760 <pll_calc_divs+0x88>
1a00375e:	2401      	movs	r4, #1
1a003760:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
1a003764:	ddc3      	ble.n	1a0036ee <pll_calc_divs+0x16>
	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a003766:	3701      	adds	r7, #1
1a003768:	e000      	b.n	1a00376c <pll_calc_divs+0x94>
1a00376a:	2700      	movs	r7, #0
1a00376c:	2f03      	cmp	r7, #3
1a00376e:	ddf6      	ble.n	1a00375e <pll_calc_divs+0x86>

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
1a003770:	3601      	adds	r6, #1
1a003772:	2e04      	cmp	r6, #4
1a003774:	ddf9      	ble.n	1a00376a <pll_calc_divs+0x92>
					prev = ABS(freq - fout);
				}
			}
		}
	}
}
1a003776:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a003778:	094c5eff 	.word	0x094c5eff
1a00377c:	1312d000 	.word	0x1312d000

1a003780 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a003780:	b5f0      	push	{r4, r5, r6, r7, lr}
1a003782:	b099      	sub	sp, #100	; 0x64
1a003784:	4605      	mov	r5, r0
1a003786:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a003788:	4668      	mov	r0, sp
1a00378a:	2100      	movs	r1, #0
1a00378c:	2260      	movs	r2, #96	; 0x60
1a00378e:	f001 ff1c 	bl	1a0055ca <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a003792:	2380      	movs	r3, #128	; 0x80
1a003794:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a003796:	6963      	ldr	r3, [r4, #20]
1a003798:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a00379a:	7923      	ldrb	r3, [r4, #4]
1a00379c:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a0037a0:	4628      	mov	r0, r5
1a0037a2:	4669      	mov	r1, sp
1a0037a4:	f7ff ff98 	bl	1a0036d8 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a0037a8:	9b06      	ldr	r3, [sp, #24]
1a0037aa:	42ab      	cmp	r3, r5
1a0037ac:	d107      	bne.n	1a0037be <pll_get_frac+0x3e>
		*ppll = pll[0];
1a0037ae:	466d      	mov	r5, sp
1a0037b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0037b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0037b4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0037b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a0037bc:	e05e      	b.n	1a00387c <pll_get_frac+0xfc>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a0037be:	1aeb      	subs	r3, r5, r3
1a0037c0:	d500      	bpl.n	1a0037c4 <pll_get_frac+0x44>
		return -val;
1a0037c2:	425b      	negs	r3, r3
	pll_calc_divs(freq, &pll[0]);
	if (pll[0].fout == freq) {
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a0037c4:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a0037c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a0037c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0037cc:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a0037ce:	6963      	ldr	r3, [r4, #20]
1a0037d0:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a0037d2:	7923      	ldrb	r3, [r4, #4]
1a0037d4:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a0037d8:	4628      	mov	r0, r5
1a0037da:	a910      	add	r1, sp, #64	; 0x40
1a0037dc:	f7ff ff7c 	bl	1a0036d8 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a0037e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0037e2:	42ab      	cmp	r3, r5
1a0037e4:	d107      	bne.n	1a0037f6 <pll_get_frac+0x76>
		*ppll = pll[2];
1a0037e6:	ad10      	add	r5, sp, #64	; 0x40
1a0037e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0037ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0037ec:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0037f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a0037f4:	e042      	b.n	1a00387c <pll_get_frac+0xfc>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a0037f6:	1aeb      	subs	r3, r5, r3
1a0037f8:	d500      	bpl.n	1a0037fc <pll_get_frac+0x7c>
		return -val;
1a0037fa:	425b      	negs	r3, r3
	pll_calc_divs(freq, &pll[2]);
	if (pll[2].fout == freq) {
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a0037fc:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a0037fe:	4b20      	ldr	r3, [pc, #128]	; (1a003880 <pll_get_frac+0x100>)
1a003800:	429d      	cmp	r5, r3
1a003802:	d812      	bhi.n	1a00382a <pll_get_frac+0xaa>
		/* Try integer mode */
		pll[1].ctrl = (1 << 6);
1a003804:	2340      	movs	r3, #64	; 0x40
1a003806:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a003808:	6963      	ldr	r3, [r4, #20]
1a00380a:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a00380c:	4628      	mov	r0, r5
1a00380e:	a908      	add	r1, sp, #32
1a003810:	f7ff ff62 	bl	1a0036d8 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a003814:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a003816:	42ab      	cmp	r3, r5
1a003818:	d107      	bne.n	1a00382a <pll_get_frac+0xaa>
			*ppll = pll[1];
1a00381a:	ad08      	add	r5, sp, #32
1a00381c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00381e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003820:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003824:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a003828:	e028      	b.n	1a00387c <pll_get_frac+0xfc>
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a00382a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a00382c:	1aed      	subs	r5, r5, r3
1a00382e:	d500      	bpl.n	1a003832 <pll_get_frac+0xb2>
		return -val;
1a003830:	426d      	negs	r5, r5
		}
	}
	diff[1] = ABS(freq - pll[1].fout);

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a003832:	42ae      	cmp	r6, r5
1a003834:	dc11      	bgt.n	1a00385a <pll_get_frac+0xda>
		if (diff[0] <= diff[2]) {
1a003836:	42be      	cmp	r6, r7
1a003838:	dc07      	bgt.n	1a00384a <pll_get_frac+0xca>
			*ppll = pll[0];
1a00383a:	466d      	mov	r5, sp
1a00383c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00383e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003840:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003844:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a003848:	e018      	b.n	1a00387c <pll_get_frac+0xfc>
		} else {
			*ppll = pll[2];
1a00384a:	ad10      	add	r5, sp, #64	; 0x40
1a00384c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00384e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003850:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003854:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a003858:	e010      	b.n	1a00387c <pll_get_frac+0xfc>
		}
	} else {
		if (diff[1] <= diff[2]) {
1a00385a:	42af      	cmp	r7, r5
1a00385c:	db07      	blt.n	1a00386e <pll_get_frac+0xee>
			*ppll = pll[1];
1a00385e:	ad08      	add	r5, sp, #32
1a003860:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a003862:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003864:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003868:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00386c:	e006      	b.n	1a00387c <pll_get_frac+0xfc>
		} else {
			*ppll = pll[2];
1a00386e:	ad10      	add	r5, sp, #64	; 0x40
1a003870:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a003872:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003874:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003878:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		}
	}
}
1a00387c:	b019      	add	sp, #100	; 0x64
1a00387e:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a003880:	068e7780 	.word	0x068e7780

1a003884 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a003884:	b430      	push	{r4, r5}
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a003886:	2300      	movs	r3, #0
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a003888:	211c      	movs	r1, #28
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00388a:	e010      	b.n	1a0038ae <Chip_Clock_FindBaseClock+0x2a>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a00388c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a003890:	0052      	lsls	r2, r2, #1
1a003892:	4d0d      	ldr	r5, [pc, #52]	; (1a0038c8 <Chip_Clock_FindBaseClock+0x44>)
1a003894:	5aaa      	ldrh	r2, [r5, r2]
1a003896:	4282      	cmp	r2, r0
1a003898:	d806      	bhi.n	1a0038a8 <Chip_Clock_FindBaseClock+0x24>
1a00389a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00389e:	0052      	lsls	r2, r2, #1
1a0038a0:	442a      	add	r2, r5
1a0038a2:	8852      	ldrh	r2, [r2, #2]
1a0038a4:	4282      	cmp	r2, r0
1a0038a6:	d201      	bcs.n	1a0038ac <Chip_Clock_FindBaseClock+0x28>
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a0038a8:	3301      	adds	r3, #1
1a0038aa:	e000      	b.n	1a0038ae <Chip_Clock_FindBaseClock+0x2a>
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
1a0038ac:	4621      	mov	r1, r4
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0038ae:	291c      	cmp	r1, #28
1a0038b0:	d107      	bne.n	1a0038c2 <Chip_Clock_FindBaseClock+0x3e>
1a0038b2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0038b6:	0052      	lsls	r2, r2, #1
1a0038b8:	4c03      	ldr	r4, [pc, #12]	; (1a0038c8 <Chip_Clock_FindBaseClock+0x44>)
1a0038ba:	4422      	add	r2, r4
1a0038bc:	7914      	ldrb	r4, [r2, #4]
1a0038be:	428c      	cmp	r4, r1
1a0038c0:	d1e4      	bne.n	1a00388c <Chip_Clock_FindBaseClock+0x8>
			i++;
		}
	}

	return baseclk;
}
1a0038c2:	4608      	mov	r0, r1
1a0038c4:	bc30      	pop	{r4, r5}
1a0038c6:	4770      	bx	lr
1a0038c8:	1a006124 	.word	0x1a006124

1a0038cc <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a0038cc:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a0038ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0038d2:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a0038d4:	4a0d      	ldr	r2, [pc, #52]	; (1a00390c <Chip_Clock_EnableCrystal+0x40>)
1a0038d6:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a0038d8:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a0038dc:	6992      	ldr	r2, [r2, #24]
1a0038de:	428a      	cmp	r2, r1
1a0038e0:	d001      	beq.n	1a0038e6 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0038e2:	4a0a      	ldr	r2, [pc, #40]	; (1a00390c <Chip_Clock_EnableCrystal+0x40>)
1a0038e4:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a0038e6:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a0038ea:	4a09      	ldr	r2, [pc, #36]	; (1a003910 <Chip_Clock_EnableCrystal+0x44>)
1a0038ec:	6811      	ldr	r1, [r2, #0]
1a0038ee:	4a09      	ldr	r2, [pc, #36]	; (1a003914 <Chip_Clock_EnableCrystal+0x48>)
1a0038f0:	4291      	cmp	r1, r2
1a0038f2:	d901      	bls.n	1a0038f8 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a0038f4:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0038f8:	4a04      	ldr	r2, [pc, #16]	; (1a00390c <Chip_Clock_EnableCrystal+0x40>)
1a0038fa:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a0038fc:	9b01      	ldr	r3, [sp, #4]
1a0038fe:	1e5a      	subs	r2, r3, #1
1a003900:	9201      	str	r2, [sp, #4]
1a003902:	2b00      	cmp	r3, #0
1a003904:	d1fa      	bne.n	1a0038fc <Chip_Clock_EnableCrystal+0x30>
}
1a003906:	b002      	add	sp, #8
1a003908:	4770      	bx	lr
1a00390a:	bf00      	nop
1a00390c:	40050000 	.word	0x40050000
1a003910:	1a006074 	.word	0x1a006074
1a003914:	01312cff 	.word	0x01312cff

1a003918 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a003918:	3012      	adds	r0, #18
1a00391a:	4b05      	ldr	r3, [pc, #20]	; (1a003930 <Chip_Clock_GetDividerSource+0x18>)
1a00391c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a003920:	f010 0f01 	tst.w	r0, #1
1a003924:	d102      	bne.n	1a00392c <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a003926:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00392a:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];

	if (reg & 1) {	/* divider is powered down */
		return CLKINPUT_PD;
1a00392c:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a00392e:	4770      	bx	lr
1a003930:	40050000 	.word	0x40050000

1a003934 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a003934:	f100 0212 	add.w	r2, r0, #18
1a003938:	4b03      	ldr	r3, [pc, #12]	; (1a003948 <Chip_Clock_GetDividerDivisor+0x14>)
1a00393a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a00393e:	4b03      	ldr	r3, [pc, #12]	; (1a00394c <Chip_Clock_GetDividerDivisor+0x18>)
1a003940:	5c18      	ldrb	r0, [r3, r0]
}
1a003942:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a003946:	4770      	bx	lr
1a003948:	40050000 	.word	0x40050000
1a00394c:	1a00611c 	.word	0x1a00611c

1a003950 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a003950:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a003952:	2810      	cmp	r0, #16
1a003954:	d80a      	bhi.n	1a00396c <Chip_Clock_GetClockInputHz+0x1c>
1a003956:	e8df f000 	tbb	[pc, r0]
1a00395a:	0b42      	.short	0x0b42
1a00395c:	091f160d 	.word	0x091f160d
1a003960:	2b282522 	.word	0x2b282522
1a003964:	322e0909 	.word	0x322e0909
1a003968:	3a36      	.short	0x3a36
1a00396a:	3e          	.byte	0x3e
1a00396b:	00          	.byte	0x00
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a00396c:	2000      	movs	r0, #0
1a00396e:	bd08      	pop	{r3, pc}
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a003970:	481e      	ldr	r0, [pc, #120]	; (1a0039ec <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a003972:	bd08      	pop	{r3, pc}

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a003974:	4b1e      	ldr	r3, [pc, #120]	; (1a0039f0 <Chip_Clock_GetClockInputHz+0xa0>)
1a003976:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00397a:	f003 0307 	and.w	r3, r3, #7
1a00397e:	2b04      	cmp	r3, #4
1a003980:	d130      	bne.n	1a0039e4 <Chip_Clock_GetClockInputHz+0x94>
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a003982:	2000      	movs	r0, #0
1a003984:	bd08      	pop	{r3, pc}
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a003986:	4b1a      	ldr	r3, [pc, #104]	; (1a0039f0 <Chip_Clock_GetClockInputHz+0xa0>)
1a003988:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00398c:	f003 0307 	and.w	r3, r3, #7
1a003990:	2b04      	cmp	r3, #4
1a003992:	d029      	beq.n	1a0039e8 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a003994:	4817      	ldr	r0, [pc, #92]	; (1a0039f4 <Chip_Clock_GetClockInputHz+0xa4>)
1a003996:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a003998:	4b17      	ldr	r3, [pc, #92]	; (1a0039f8 <Chip_Clock_GetClockInputHz+0xa8>)
1a00399a:	6818      	ldr	r0, [r3, #0]
		break;
1a00399c:	bd08      	pop	{r3, pc}

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a00399e:	4b17      	ldr	r3, [pc, #92]	; (1a0039fc <Chip_Clock_GetClockInputHz+0xac>)
1a0039a0:	6818      	ldr	r0, [r3, #0]
		break;
1a0039a2:	bd08      	pop	{r3, pc}

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a0039a4:	4b16      	ldr	r3, [pc, #88]	; (1a003a00 <Chip_Clock_GetClockInputHz+0xb0>)
1a0039a6:	6818      	ldr	r0, [r3, #0]
		break;
1a0039a8:	bd08      	pop	{r3, pc}

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a0039aa:	4b15      	ldr	r3, [pc, #84]	; (1a003a00 <Chip_Clock_GetClockInputHz+0xb0>)
1a0039ac:	6858      	ldr	r0, [r3, #4]
		break;
1a0039ae:	bd08      	pop	{r3, pc}

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a0039b0:	f000 f86a 	bl	1a003a88 <Chip_Clock_GetMainPLLHz>
		break;
1a0039b4:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a0039b6:	2100      	movs	r1, #0
1a0039b8:	f000 f89a 	bl	1a003af0 <Chip_Clock_GetDivRate>
		break;
1a0039bc:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a0039be:	2101      	movs	r1, #1
1a0039c0:	f000 f896 	bl	1a003af0 <Chip_Clock_GetDivRate>
		break;
1a0039c4:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a0039c6:	2102      	movs	r1, #2
1a0039c8:	f000 f892 	bl	1a003af0 <Chip_Clock_GetDivRate>
		break;
1a0039cc:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a0039ce:	2103      	movs	r1, #3
1a0039d0:	f000 f88e 	bl	1a003af0 <Chip_Clock_GetDivRate>
		break;
1a0039d4:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a0039d6:	2104      	movs	r1, #4
1a0039d8:	f000 f88a 	bl	1a003af0 <Chip_Clock_GetDivRate>
		break;
1a0039dc:	bd08      	pop	{r3, pc}
{
	uint32_t rate = 0;

	switch (input) {
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
1a0039de:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a0039e2:	bd08      	pop	{r3, pc}
		break;

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a0039e4:	4803      	ldr	r0, [pc, #12]	; (1a0039f4 <Chip_Clock_GetClockInputHz+0xa4>)
1a0039e6:	bd08      	pop	{r3, pc}

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			rate = 25000000; /* MII uses 25 MHz */
		} else {
			rate = 50000000; /* RMII uses 50 MHz */
1a0039e8:	4806      	ldr	r0, [pc, #24]	; (1a003a04 <Chip_Clock_GetClockInputHz+0xb4>)
	default:
		break;
	}

	return rate;
}
1a0039ea:	bd08      	pop	{r3, pc}
1a0039ec:	00b71b00 	.word	0x00b71b00
1a0039f0:	40043000 	.word	0x40043000
1a0039f4:	017d7840 	.word	0x017d7840
1a0039f8:	1a006078 	.word	0x1a006078
1a0039fc:	1a006074 	.word	0x1a006074
1a003a00:	10004fcc 	.word	0x10004fcc
1a003a04:	02faf080 	.word	0x02faf080

1a003a08 <Chip_Clock_CalcMainPLLValue>:
	while(delay--) {}
}

/* Calculate the Main PLL div values */
int Chip_Clock_CalcMainPLLValue(uint32_t freq, PLL_PARAM_T *ppll)
{
1a003a08:	b538      	push	{r3, r4, r5, lr}
1a003a0a:	4605      	mov	r5, r0
1a003a0c:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a003a0e:	7908      	ldrb	r0, [r1, #4]
1a003a10:	f7ff ff9e 	bl	1a003950 <Chip_Clock_GetClockInputHz>
1a003a14:	6160      	str	r0, [r4, #20]

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a003a16:	4b19      	ldr	r3, [pc, #100]	; (1a003a7c <Chip_Clock_CalcMainPLLValue+0x74>)
1a003a18:	442b      	add	r3, r5
1a003a1a:	4a19      	ldr	r2, [pc, #100]	; (1a003a80 <Chip_Clock_CalcMainPLLValue+0x78>)
1a003a1c:	4293      	cmp	r3, r2
1a003a1e:	d821      	bhi.n	1a003a64 <Chip_Clock_CalcMainPLLValue+0x5c>
1a003a20:	b318      	cbz	r0, 1a003a6a <Chip_Clock_CalcMainPLLValue+0x62>
		return -1;
	}

	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a003a22:	2380      	movs	r3, #128	; 0x80
1a003a24:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a003a26:	2300      	movs	r3, #0
1a003a28:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a003a2a:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a003a2c:	fbb5 f3f0 	udiv	r3, r5, r0
1a003a30:	6123      	str	r3, [r4, #16]

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a003a32:	4a14      	ldr	r2, [pc, #80]	; (1a003a84 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a003a34:	4295      	cmp	r5, r2
1a003a36:	d903      	bls.n	1a003a40 <Chip_Clock_CalcMainPLLValue+0x38>
1a003a38:	fb03 f000 	mul.w	r0, r3, r0
1a003a3c:	42a8      	cmp	r0, r5
1a003a3e:	d007      	beq.n	1a003a50 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a003a40:	4628      	mov	r0, r5
1a003a42:	4621      	mov	r1, r4
1a003a44:	f7ff fe9c 	bl	1a003780 <pll_get_frac>
		if (!ppll->nsel) {
1a003a48:	68a3      	ldr	r3, [r4, #8]
1a003a4a:	b18b      	cbz	r3, 1a003a70 <Chip_Clock_CalcMainPLLValue+0x68>
			return -1;
		}
		ppll->nsel --;
1a003a4c:	3b01      	subs	r3, #1
1a003a4e:	60a3      	str	r3, [r4, #8]
	}

	if (ppll->msel == 0) {
1a003a50:	6923      	ldr	r3, [r4, #16]
1a003a52:	b183      	cbz	r3, 1a003a76 <Chip_Clock_CalcMainPLLValue+0x6e>
		return - 1;
	}

	if (ppll->psel) {
1a003a54:	68e2      	ldr	r2, [r4, #12]
1a003a56:	b10a      	cbz	r2, 1a003a5c <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a003a58:	3a01      	subs	r2, #1
1a003a5a:	60e2      	str	r2, [r4, #12]
	}

	ppll->msel --;
1a003a5c:	3b01      	subs	r3, #1
1a003a5e:	6123      	str	r3, [r4, #16]

	return 0;
1a003a60:	2000      	movs	r0, #0
1a003a62:	bd38      	pop	{r3, r4, r5, pc}
{
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
		return -1;
1a003a64:	f04f 30ff 	mov.w	r0, #4294967295
1a003a68:	bd38      	pop	{r3, r4, r5, pc}
1a003a6a:	f04f 30ff 	mov.w	r0, #4294967295
1a003a6e:	bd38      	pop	{r3, r4, r5, pc}
	ppll->msel = freq / ppll->fin;

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
		pll_get_frac(freq, ppll);
		if (!ppll->nsel) {
			return -1;
1a003a70:	f04f 30ff 	mov.w	r0, #4294967295
1a003a74:	bd38      	pop	{r3, r4, r5, pc}
		}
		ppll->nsel --;
	}

	if (ppll->msel == 0) {
		return - 1;
1a003a76:	f04f 30ff 	mov.w	r0, #4294967295
	}

	ppll->msel --;

	return 0;
}
1a003a7a:	bd38      	pop	{r3, r4, r5, pc}
1a003a7c:	ff6b3a10 	.word	0xff6b3a10
1a003a80:	0b940510 	.word	0x0b940510
1a003a84:	094c5eff 	.word	0x094c5eff

1a003a88 <Chip_Clock_GetMainPLLHz>:
	return freq;
}

/* Returns the frequency of the main PLL */
uint32_t Chip_Clock_GetMainPLLHz(void)
{
1a003a88:	b570      	push	{r4, r5, r6, lr}
1a003a8a:	b082      	sub	sp, #8
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a003a8c:	4d16      	ldr	r5, [pc, #88]	; (1a003ae8 <Chip_Clock_GetMainPLLHz+0x60>)
1a003a8e:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a003a90:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a003a94:	f7ff ff5c 	bl	1a003950 <Chip_Clock_GetClockInputHz>
1a003a98:	4606      	mov	r6, r0
	uint32_t msel, nsel, psel, direct, fbsel;
	uint32_t m, n, p;
	const uint8_t ptab[] = {1, 2, 4, 8};
1a003a9a:	4b14      	ldr	r3, [pc, #80]	; (1a003aec <Chip_Clock_GetMainPLLHz+0x64>)
1a003a9c:	6818      	ldr	r0, [r3, #0]
1a003a9e:	9001      	str	r0, [sp, #4]

	/* No lock? */
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a003aa0:	6c28      	ldr	r0, [r5, #64]	; 0x40
1a003aa2:	f010 0001 	ands.w	r0, r0, #1
1a003aa6:	d01d      	beq.n	1a003ae4 <Chip_Clock_GetMainPLLHz+0x5c>
		return 0;
	}

	msel = (PLLReg >> 16) & 0xFF;
1a003aa8:	f3c4 4007 	ubfx	r0, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a003aac:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a003ab0:	f3c4 2101 	ubfx	r1, r4, #8, #2
	direct = (PLLReg >> 7) & 0x1;
	fbsel = (PLLReg >> 6) & 0x1;
1a003ab4:	f3c4 1580 	ubfx	r5, r4, #6, #1

	m = msel + 1;
1a003ab8:	1c43      	adds	r3, r0, #1
	n = nsel + 1;
1a003aba:	3201      	adds	r2, #1
	p = ptab[psel];
1a003abc:	a802      	add	r0, sp, #8
1a003abe:	4401      	add	r1, r0
1a003ac0:	f811 0c04 	ldrb.w	r0, [r1, #-4]

	if (direct || fbsel) {
1a003ac4:	f014 0f80 	tst.w	r4, #128	; 0x80
1a003ac8:	d100      	bne.n	1a003acc <Chip_Clock_GetMainPLLHz+0x44>
1a003aca:	b125      	cbz	r5, 1a003ad6 <Chip_Clock_GetMainPLLHz+0x4e>
		return m * (freq / n);
1a003acc:	fbb6 f0f2 	udiv	r0, r6, r2
1a003ad0:	fb03 f000 	mul.w	r0, r3, r0
1a003ad4:	e006      	b.n	1a003ae4 <Chip_Clock_GetMainPLLHz+0x5c>
	}

	return (m / (2 * p)) * (freq / n);
1a003ad6:	0040      	lsls	r0, r0, #1
1a003ad8:	fbb3 f3f0 	udiv	r3, r3, r0
1a003adc:	fbb6 f0f2 	udiv	r0, r6, r2
1a003ae0:	fb00 f003 	mul.w	r0, r0, r3
}
1a003ae4:	b002      	add	sp, #8
1a003ae6:	bd70      	pop	{r4, r5, r6, pc}
1a003ae8:	40050000 	.word	0x40050000
1a003aec:	1a006118 	.word	0x1a006118

1a003af0 <Chip_Clock_GetDivRate>:
	return TestHz;
}

/* Returns clock rate out of a divider */
static uint32_t Chip_Clock_GetDivRate(CHIP_CGU_CLKIN_T clock, CHIP_CGU_IDIV_T divider)
{
1a003af0:	b538      	push	{r3, r4, r5, lr}
1a003af2:	460c      	mov	r4, r1
	CHIP_CGU_CLKIN_T input;
	uint32_t div;

	input = Chip_Clock_GetDividerSource(divider);
1a003af4:	4608      	mov	r0, r1
1a003af6:	f7ff ff0f 	bl	1a003918 <Chip_Clock_GetDividerSource>
1a003afa:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a003afc:	4620      	mov	r0, r4
1a003afe:	f7ff ff19 	bl	1a003934 <Chip_Clock_GetDividerDivisor>
1a003b02:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a003b04:	4628      	mov	r0, r5
1a003b06:	f7ff ff23 	bl	1a003950 <Chip_Clock_GetClockInputHz>
1a003b0a:	3401      	adds	r4, #1
}
1a003b0c:	fbb0 f0f4 	udiv	r0, r0, r4
1a003b10:	bd38      	pop	{r3, r4, r5, pc}
1a003b12:	bf00      	nop

1a003b14 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a003b14:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a003b16:	0085      	lsls	r5, r0, #2
1a003b18:	4c0d      	ldr	r4, [pc, #52]	; (1a003b50 <Chip_Clock_SetBaseClock+0x3c>)
1a003b1a:	5965      	ldr	r5, [r4, r5]

	if (BaseClock < CLK_BASE_NONE) {
1a003b1c:	281b      	cmp	r0, #27
1a003b1e:	d80f      	bhi.n	1a003b40 <Chip_Clock_SetBaseClock+0x2c>
		if (Input != CLKINPUT_PD) {
1a003b20:	2911      	cmp	r1, #17
1a003b22:	d012      	beq.n	1a003b4a <Chip_Clock_SetBaseClock+0x36>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a003b24:	4c0b      	ldr	r4, [pc, #44]	; (1a003b54 <Chip_Clock_SetBaseClock+0x40>)
1a003b26:	402c      	ands	r4, r5

			if (autoblocken) {
1a003b28:	b10a      	cbz	r2, 1a003b2e <Chip_Clock_SetBaseClock+0x1a>
				reg |= (1 << 11);
1a003b2a:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
			}
			if (powerdn) {
1a003b2e:	b10b      	cbz	r3, 1a003b34 <Chip_Clock_SetBaseClock+0x20>
				reg |= (1 << 0);
1a003b30:	f044 0401 	orr.w	r4, r4, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a003b34:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a003b38:	0080      	lsls	r0, r0, #2
1a003b3a:	4b05      	ldr	r3, [pc, #20]	; (1a003b50 <Chip_Clock_SetBaseClock+0x3c>)
1a003b3c:	501c      	str	r4, [r3, r0]
1a003b3e:	e004      	b.n	1a003b4a <Chip_Clock_SetBaseClock+0x36>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a003b40:	f045 0501 	orr.w	r5, r5, #1
1a003b44:	0080      	lsls	r0, r0, #2
1a003b46:	4b02      	ldr	r3, [pc, #8]	; (1a003b50 <Chip_Clock_SetBaseClock+0x3c>)
1a003b48:	501d      	str	r5, [r3, r0]
	}
}
1a003b4a:	bc30      	pop	{r4, r5}
1a003b4c:	4770      	bx	lr
1a003b4e:	bf00      	nop
1a003b50:	4005005c 	.word	0x4005005c
1a003b54:	e0fff7fe 	.word	0xe0fff7fe

1a003b58 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a003b58:	281b      	cmp	r0, #27
1a003b5a:	d808      	bhi.n	1a003b6e <Chip_Clock_GetBaseClock+0x16>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a003b5c:	0080      	lsls	r0, r0, #2
1a003b5e:	4b06      	ldr	r3, [pc, #24]	; (1a003b78 <Chip_Clock_GetBaseClock+0x20>)
1a003b60:	5818      	ldr	r0, [r3, r0]

	/* base clock is powered down? */
	if (reg & 1) {
1a003b62:	f010 0f01 	tst.w	r0, #1
1a003b66:	d104      	bne.n	1a003b72 <Chip_Clock_GetBaseClock+0x1a>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a003b68:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a003b6c:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
		return CLKINPUT_PD;
1a003b6e:	2011      	movs	r0, #17
1a003b70:	4770      	bx	lr

	reg = LPC_CGU->BASE_CLK[BaseClock];

	/* base clock is powered down? */
	if (reg & 1) {
		return CLKINPUT_PD;
1a003b72:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a003b74:	4770      	bx	lr
1a003b76:	bf00      	nop
1a003b78:	4005005c 	.word	0x4005005c

1a003b7c <Chip_Clock_GetBaseClocktHz>:
	return rate;
}

/* Returns the frequency of the specified base clock source */
uint32_t Chip_Clock_GetBaseClocktHz(CHIP_CGU_BASE_CLK_T clock)
{
1a003b7c:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a003b7e:	f7ff ffeb 	bl	1a003b58 <Chip_Clock_GetBaseClock>
1a003b82:	f7ff fee5 	bl	1a003950 <Chip_Clock_GetClockInputHz>
}
1a003b86:	bd08      	pop	{r3, pc}

1a003b88 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a003b88:	b909      	cbnz	r1, 1a003b8e <Chip_Clock_EnableOpts+0x6>
}

/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;
1a003b8a:	2101      	movs	r1, #1
1a003b8c:	e000      	b.n	1a003b90 <Chip_Clock_EnableOpts+0x8>

	if (autoen) {
		reg |= (1 << 1);
1a003b8e:	2103      	movs	r1, #3
	}
	if (wakeupen) {
1a003b90:	b10a      	cbz	r2, 1a003b96 <Chip_Clock_EnableOpts+0xe>
		reg |= (1 << 2);
1a003b92:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a003b96:	2b02      	cmp	r3, #2
1a003b98:	d101      	bne.n	1a003b9e <Chip_Clock_EnableOpts+0x16>
		reg |= (1 << 5);
1a003b9a:	f041 0120 	orr.w	r1, r1, #32
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a003b9e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003ba2:	d305      	bcc.n	1a003bb0 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a003ba4:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a003ba8:	4b04      	ldr	r3, [pc, #16]	; (1a003bbc <Chip_Clock_EnableOpts+0x34>)
1a003baa:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a003bae:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a003bb0:	3020      	adds	r0, #32
1a003bb2:	4b03      	ldr	r3, [pc, #12]	; (1a003bc0 <Chip_Clock_EnableOpts+0x38>)
1a003bb4:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a003bb8:	4770      	bx	lr
1a003bba:	bf00      	nop
1a003bbc:	40052000 	.word	0x40052000
1a003bc0:	40051000 	.word	0x40051000

1a003bc4 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a003bc4:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003bc8:	d309      	bcc.n	1a003bde <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a003bca:	4a09      	ldr	r2, [pc, #36]	; (1a003bf0 <Chip_Clock_Enable+0x2c>)
1a003bcc:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a003bd0:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a003bd4:	f043 0301 	orr.w	r3, r3, #1
1a003bd8:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a003bdc:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a003bde:	4a05      	ldr	r2, [pc, #20]	; (1a003bf4 <Chip_Clock_Enable+0x30>)
1a003be0:	3020      	adds	r0, #32
1a003be2:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a003be6:	f043 0301 	orr.w	r3, r3, #1
1a003bea:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a003bee:	4770      	bx	lr
1a003bf0:	40052000 	.word	0x40052000
1a003bf4:	40051000 	.word	0x40051000

1a003bf8 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a003bf8:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a003bfa:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003bfe:	d305      	bcc.n	1a003c0c <Chip_Clock_GetRate+0x14>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a003c00:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a003c04:	4a0d      	ldr	r2, [pc, #52]	; (1a003c3c <Chip_Clock_GetRate+0x44>)
1a003c06:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a003c0a:	e004      	b.n	1a003c16 <Chip_Clock_GetRate+0x1e>
	}
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a003c0c:	f100 0320 	add.w	r3, r0, #32
1a003c10:	4a0b      	ldr	r2, [pc, #44]	; (1a003c40 <Chip_Clock_GetRate+0x48>)
1a003c12:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a003c16:	f014 0f01 	tst.w	r4, #1
1a003c1a:	d00c      	beq.n	1a003c36 <Chip_Clock_GetRate+0x3e>
		/* Get base clock for this peripheral clock */
		baseclk = Chip_Clock_FindBaseClock(clk);
1a003c1c:	f7ff fe32 	bl	1a003884 <Chip_Clock_FindBaseClock>

		/* Get base clock rate */
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a003c20:	f7ff ffac 	bl	1a003b7c <Chip_Clock_GetBaseClocktHz>

		/* Get divider for this clock */
		if (((reg >> 5) & 0x7) == 0) {
1a003c24:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a003c28:	d101      	bne.n	1a003c2e <Chip_Clock_GetRate+0x36>
			div = 1;
1a003c2a:	2301      	movs	r3, #1
1a003c2c:	e000      	b.n	1a003c30 <Chip_Clock_GetRate+0x38>
		}
		else {
			div = 2;/* No other dividers supported */
1a003c2e:	2302      	movs	r3, #2

		}
		rate = rate / div;
1a003c30:	fbb0 f0f3 	udiv	r0, r0, r3
1a003c34:	bd10      	pop	{r4, pc}
	}
	else {
		rate = 0;
1a003c36:	2000      	movs	r0, #0
	}

	return rate;
}
1a003c38:	bd10      	pop	{r4, pc}
1a003c3a:	bf00      	nop
1a003c3c:	40052000 	.word	0x40052000
1a003c40:	40051000 	.word	0x40051000

1a003c44 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a003c44:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a003c46:	2069      	movs	r0, #105	; 0x69
1a003c48:	f7ff ffd6 	bl	1a003bf8 <Chip_Clock_GetRate>
1a003c4c:	4b01      	ldr	r3, [pc, #4]	; (1a003c54 <SystemCoreClockUpdate+0x10>)
1a003c4e:	6018      	str	r0, [r3, #0]
1a003c50:	bd08      	pop	{r3, pc}
1a003c52:	bf00      	nop
1a003c54:	10005398 	.word	0x10005398

1a003c58 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a003c58:	b570      	push	{r4, r5, r6, lr}
1a003c5a:	b08a      	sub	sp, #40	; 0x28
1a003c5c:	4605      	mov	r5, r0
1a003c5e:	460e      	mov	r6, r1
1a003c60:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a003c62:	f242 7310 	movw	r3, #10000	; 0x2710
1a003c66:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a003c68:	2806      	cmp	r0, #6
1a003c6a:	d101      	bne.n	1a003c70 <Chip_SetupCoreClock+0x18>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
1a003c6c:	f7ff fe2e 	bl	1a0038cc <Chip_Clock_EnableCrystal>
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a003c70:	2004      	movs	r0, #4
1a003c72:	4629      	mov	r1, r5
1a003c74:	2201      	movs	r2, #1
1a003c76:	2300      	movs	r3, #0
1a003c78:	f7ff ff4c 	bl	1a003b14 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a003c7c:	4a47      	ldr	r2, [pc, #284]	; (1a003d9c <Chip_SetupCoreClock+0x144>)
1a003c7e:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a003c80:	f043 0301 	orr.w	r3, r3, #1
1a003c84:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a003c86:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a003c8a:	4630      	mov	r0, r6
1a003c8c:	a901      	add	r1, sp, #4
1a003c8e:	f7ff febb 	bl	1a003a08 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a003c92:	4b43      	ldr	r3, [pc, #268]	; (1a003da0 <Chip_SetupCoreClock+0x148>)
1a003c94:	429e      	cmp	r6, r3
1a003c96:	d913      	bls.n	1a003cc0 <Chip_SetupCoreClock+0x68>
		if (ppll.ctrl & (1 << 6)) {
1a003c98:	9b01      	ldr	r3, [sp, #4]
1a003c9a:	f013 0f40 	tst.w	r3, #64	; 0x40
1a003c9e:	d000      	beq.n	1a003ca2 <Chip_SetupCoreClock+0x4a>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a003ca0:	e7fe      	b.n	1a003ca0 <Chip_SetupCoreClock+0x48>
		} else if (ppll.ctrl & (1 << 7)){
1a003ca2:	f013 0f80 	tst.w	r3, #128	; 0x80
1a003ca6:	d005      	beq.n	1a003cb4 <Chip_SetupCoreClock+0x5c>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a003ca8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a003cac:	9301      	str	r3, [sp, #4]
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
	uint32_t direct = 0, pdivide = 0;
1a003cae:	2500      	movs	r5, #0

	if (core_freq > 110000000UL) {
		if (ppll.ctrl & (1 << 6)) {
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
1a003cb0:	2601      	movs	r6, #1
1a003cb2:	e007      	b.n	1a003cc4 <Chip_SetupCoreClock+0x6c>
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
			ppll.psel++;
1a003cb4:	9b04      	ldr	r3, [sp, #16]
1a003cb6:	3301      	adds	r3, #1
1a003cb8:	9304      	str	r3, [sp, #16]
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
1a003cba:	2501      	movs	r5, #1
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
	uint32_t direct = 0, pdivide = 0;
1a003cbc:	2600      	movs	r6, #0
1a003cbe:	e001      	b.n	1a003cc4 <Chip_SetupCoreClock+0x6c>
1a003cc0:	2500      	movs	r5, #0
1a003cc2:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a003cc4:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a003cc8:	9b01      	ldr	r3, [sp, #4]
1a003cca:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a003cce:	9a05      	ldr	r2, [sp, #20]
1a003cd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a003cd4:	9a03      	ldr	r2, [sp, #12]
1a003cd6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a003cda:	9a04      	ldr	r2, [sp, #16]
1a003cdc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a003ce0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a003ce4:	4a2d      	ldr	r2, [pc, #180]	; (1a003d9c <Chip_SetupCoreClock+0x144>)
1a003ce6:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a003ce8:	4b2c      	ldr	r3, [pc, #176]	; (1a003d9c <Chip_SetupCoreClock+0x144>)
1a003cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a003cec:	f013 0f01 	tst.w	r3, #1
1a003cf0:	d0fa      	beq.n	1a003ce8 <Chip_SetupCoreClock+0x90>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a003cf2:	2004      	movs	r0, #4
1a003cf4:	2109      	movs	r1, #9
1a003cf6:	2201      	movs	r2, #1
1a003cf8:	2300      	movs	r3, #0
1a003cfa:	f7ff ff0b 	bl	1a003b14 <Chip_Clock_SetBaseClock>

	if (direct) {
1a003cfe:	b1ee      	cbz	r6, 1a003d3c <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a003d00:	f242 7310 	movw	r3, #10000	; 0x2710
1a003d04:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a003d06:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003d08:	1e5a      	subs	r2, r3, #1
1a003d0a:	9209      	str	r2, [sp, #36]	; 0x24
1a003d0c:	2b00      	cmp	r3, #0
1a003d0e:	d1fa      	bne.n	1a003d06 <Chip_SetupCoreClock+0xae>
		ppll.ctrl |= 1 << 7;
1a003d10:	9b01      	ldr	r3, [sp, #4]
1a003d12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a003d16:	9301      	str	r3, [sp, #4]
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a003d18:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a003d1c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a003d20:	9a05      	ldr	r2, [sp, #20]
1a003d22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a003d26:	9a03      	ldr	r2, [sp, #12]
1a003d28:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a003d2c:	9a04      	ldr	r2, [sp, #16]
1a003d2e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a003d32:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a003d36:	4a19      	ldr	r2, [pc, #100]	; (1a003d9c <Chip_SetupCoreClock+0x144>)
1a003d38:	6453      	str	r3, [r2, #68]	; 0x44
1a003d3a:	e01c      	b.n	1a003d76 <Chip_SetupCoreClock+0x11e>
		Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
	} else if (pdivide) {
1a003d3c:	b1dd      	cbz	r5, 1a003d76 <Chip_SetupCoreClock+0x11e>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a003d3e:	f242 7310 	movw	r3, #10000	; 0x2710
1a003d42:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a003d44:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003d46:	1e5a      	subs	r2, r3, #1
1a003d48:	9209      	str	r2, [sp, #36]	; 0x24
1a003d4a:	2b00      	cmp	r3, #0
1a003d4c:	d1fa      	bne.n	1a003d44 <Chip_SetupCoreClock+0xec>
		ppll.psel--;
1a003d4e:	9b04      	ldr	r3, [sp, #16]
1a003d50:	1e59      	subs	r1, r3, #1
1a003d52:	9104      	str	r1, [sp, #16]
1a003d54:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a003d58:	9b01      	ldr	r3, [sp, #4]
1a003d5a:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
1a003d5e:	9b05      	ldr	r3, [sp, #20]
1a003d60:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
1a003d64:	9b03      	ldr	r3, [sp, #12]
1a003d66:	ea42 3303 	orr.w	r3, r2, r3, lsl #12
1a003d6a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
1a003d6e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a003d72:	4a0a      	ldr	r2, [pc, #40]	; (1a003d9c <Chip_SetupCoreClock+0x144>)
1a003d74:	6453      	str	r3, [r2, #68]	; 0x44
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a003d76:	b964      	cbnz	r4, 1a003d92 <Chip_SetupCoreClock+0x13a>
1a003d78:	e00e      	b.n	1a003d98 <Chip_SetupCoreClock+0x140>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a003d7a:	4a0a      	ldr	r2, [pc, #40]	; (1a003da4 <Chip_SetupCoreClock+0x14c>)
1a003d7c:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a003d80:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a003d84:	7859      	ldrb	r1, [r3, #1]
1a003d86:	789a      	ldrb	r2, [r3, #2]
1a003d88:	78db      	ldrb	r3, [r3, #3]
1a003d8a:	f7ff fec3 	bl	1a003b14 <Chip_Clock_SetBaseClock>

	if (setbase) {
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a003d8e:	3401      	adds	r4, #1
1a003d90:	e000      	b.n	1a003d94 <Chip_SetupCoreClock+0x13c>
1a003d92:	2400      	movs	r4, #0
1a003d94:	2c11      	cmp	r4, #17
1a003d96:	d9f0      	bls.n	1a003d7a <Chip_SetupCoreClock+0x122>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a003d98:	b00a      	add	sp, #40	; 0x28
1a003d9a:	bd70      	pop	{r4, r5, r6, pc}
1a003d9c:	40050000 	.word	0x40050000
1a003da0:	068e7780 	.word	0x068e7780
1a003da4:	1a006190 	.word	0x1a006190

1a003da8 <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a003da8:	4770      	bx	lr
1a003daa:	bf00      	nop

1a003dac <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a003dac:	2901      	cmp	r1, #1
1a003dae:	d109      	bne.n	1a003dc4 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a003db0:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a003db4:	0080      	lsls	r0, r0, #2
1a003db6:	4b04      	ldr	r3, [pc, #16]	; (1a003dc8 <Chip_I2C_EventHandler+0x1c>)
1a003db8:	4418      	add	r0, r3
1a003dba:	6902      	ldr	r2, [r0, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a003dbc:	7d13      	ldrb	r3, [r2, #20]
1a003dbe:	b2db      	uxtb	r3, r3
1a003dc0:	2b04      	cmp	r3, #4
1a003dc2:	d0fb      	beq.n	1a003dbc <Chip_I2C_EventHandler+0x10>
1a003dc4:	4770      	bx	lr
1a003dc6:	bf00      	nop
1a003dc8:	10000018 	.word	0x10000018

1a003dcc <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a003dcc:	b570      	push	{r4, r5, r6, lr}
1a003dce:	4605      	mov	r5, r0
 * Private functions
 ****************************************************************************/

STATIC INLINE void enableClk(I2C_ID_T id)
{
	Chip_Clock_Enable(i2c[id].clk);
1a003dd0:	4e06      	ldr	r6, [pc, #24]	; (1a003dec <Chip_I2C_Init+0x20>)
1a003dd2:	00c4      	lsls	r4, r0, #3
1a003dd4:	1a23      	subs	r3, r4, r0
1a003dd6:	009b      	lsls	r3, r3, #2
1a003dd8:	4433      	add	r3, r6
1a003dda:	8898      	ldrh	r0, [r3, #4]
1a003ddc:	f7ff fef2 	bl	1a003bc4 <Chip_Clock_Enable>
void Chip_I2C_Init(I2C_ID_T id)
{
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a003de0:	1b60      	subs	r0, r4, r5
1a003de2:	0080      	lsls	r0, r0, #2
1a003de4:	5833      	ldr	r3, [r6, r0]
1a003de6:	226c      	movs	r2, #108	; 0x6c
1a003de8:	619a      	str	r2, [r3, #24]
1a003dea:	bd70      	pop	{r4, r5, r6, pc}
1a003dec:	10000018 	.word	0x10000018

1a003df0 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a003df0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003df4:	460c      	mov	r4, r1
}

/* Get the ADC Clock Rate */
STATIC INLINE uint32_t getClkRate(I2C_ID_T id)
{
	return Chip_Clock_GetRate(i2c[id].clk);
1a003df6:	4f09      	ldr	r7, [pc, #36]	; (1a003e1c <Chip_I2C_SetClockRate+0x2c>)
1a003df8:	00c5      	lsls	r5, r0, #3
1a003dfa:	1a2e      	subs	r6, r5, r0
1a003dfc:	00b6      	lsls	r6, r6, #2
1a003dfe:	19bb      	adds	r3, r7, r6
1a003e00:	8898      	ldrh	r0, [r3, #4]
1a003e02:	f7ff fef9 	bl	1a003bf8 <Chip_Clock_GetRate>
/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a003e06:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a003e0a:	59bb      	ldr	r3, [r7, r6]
1a003e0c:	0842      	lsrs	r2, r0, #1
1a003e0e:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a003e10:	59bb      	ldr	r3, [r7, r6]
1a003e12:	691a      	ldr	r2, [r3, #16]
1a003e14:	1a80      	subs	r0, r0, r2
1a003e16:	6158      	str	r0, [r3, #20]
1a003e18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003e1c:	10000018 	.word	0x10000018

1a003e20 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a003e20:	4b03      	ldr	r3, [pc, #12]	; (1a003e30 <Chip_SSP_GetClockIndex+0x10>)
1a003e22:	4298      	cmp	r0, r3
1a003e24:	d101      	bne.n	1a003e2a <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
1a003e26:	20a5      	movs	r0, #165	; 0xa5
1a003e28:	4770      	bx	lr
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a003e2a:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a003e2c:	4770      	bx	lr
1a003e2e:	bf00      	nop
1a003e30:	400c5000 	.word	0x400c5000

1a003e34 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a003e34:	4b04      	ldr	r3, [pc, #16]	; (1a003e48 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a003e36:	4298      	cmp	r0, r3
1a003e38:	d102      	bne.n	1a003e40 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
1a003e3a:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a003e3e:	4770      	bx	lr
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a003e40:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a003e44:	4770      	bx	lr
1a003e46:	bf00      	nop
1a003e48:	400c5000 	.word	0x400c5000

1a003e4c <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a003e4c:	6803      	ldr	r3, [r0, #0]
1a003e4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a003e52:	0209      	lsls	r1, r1, #8
1a003e54:	b289      	uxth	r1, r1
1a003e56:	430b      	orrs	r3, r1
1a003e58:	6003      	str	r3, [r0, #0]
	pSSP->CPSR = prescale;
1a003e5a:	6102      	str	r2, [r0, #16]
1a003e5c:	4770      	bx	lr
1a003e5e:	bf00      	nop

1a003e60 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a003e60:	b570      	push	{r4, r5, r6, lr}
1a003e62:	4606      	mov	r6, r0
1a003e64:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a003e66:	f7ff ffe5 	bl	1a003e34 <Chip_SSP_GetPeriphClockIndex>
1a003e6a:	f7ff fec5 	bl	1a003bf8 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a003e6e:	2202      	movs	r2, #2
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
1a003e70:	f04f 33ff 	mov.w	r3, #4294967295
{
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));

	cr0_div = 0;
1a003e74:	2100      	movs	r1, #0
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;

	while (cmp_clk > bitRate) {
1a003e76:	e00c      	b.n	1a003e92 <Chip_SSP_SetBitRate+0x32>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a003e78:	1c4c      	adds	r4, r1, #1
1a003e7a:	fb02 f304 	mul.w	r3, r2, r4
1a003e7e:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a003e82:	42ab      	cmp	r3, r5
1a003e84:	d905      	bls.n	1a003e92 <Chip_SSP_SetBitRate+0x32>
			cr0_div++;
			if (cr0_div > 0xFF) {
1a003e86:	2cff      	cmp	r4, #255	; 0xff
1a003e88:	d902      	bls.n	1a003e90 <Chip_SSP_SetBitRate+0x30>
				cr0_div = 0;
				prescale += 2;
1a003e8a:	3202      	adds	r2, #2
	while (cmp_clk > bitRate) {
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
			if (cr0_div > 0xFF) {
				cr0_div = 0;
1a003e8c:	2100      	movs	r1, #0
1a003e8e:	e000      	b.n	1a003e92 <Chip_SSP_SetBitRate+0x32>
	prescale = 2;

	while (cmp_clk > bitRate) {
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a003e90:	4621      	mov	r1, r4

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;

	while (cmp_clk > bitRate) {
1a003e92:	42ab      	cmp	r3, r5
1a003e94:	d8f0      	bhi.n	1a003e78 <Chip_SSP_SetBitRate+0x18>
				prescale += 2;
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a003e96:	4630      	mov	r0, r6
1a003e98:	f7ff ffd8 	bl	1a003e4c <Chip_SSP_SetClockRate>
1a003e9c:	bd70      	pop	{r4, r5, r6, pc}
1a003e9e:	bf00      	nop

1a003ea0 <Chip_SSP_Init>:
}

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a003ea0:	b510      	push	{r4, lr}
1a003ea2:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a003ea4:	f7ff ffbc 	bl	1a003e20 <Chip_SSP_GetClockIndex>
1a003ea8:	f7ff fe8c 	bl	1a003bc4 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a003eac:	4620      	mov	r0, r4
1a003eae:	f7ff ffc1 	bl	1a003e34 <Chip_SSP_GetPeriphClockIndex>
1a003eb2:	f7ff fe87 	bl	1a003bc4 <Chip_Clock_Enable>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a003eb6:	6863      	ldr	r3, [r4, #4]
1a003eb8:	f023 0304 	bic.w	r3, r3, #4
1a003ebc:	6063      	str	r3, [r4, #4]
 * @return	 Nothing
 * @note	Note: The clockFormat is only used in SPI mode
 */
STATIC INLINE void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a003ebe:	6823      	ldr	r3, [r4, #0]
1a003ec0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a003ec4:	f043 0307 	orr.w	r3, r3, #7
1a003ec8:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a003eca:	4620      	mov	r0, r4
1a003ecc:	4901      	ldr	r1, [pc, #4]	; (1a003ed4 <Chip_SSP_Init+0x34>)
1a003ece:	f7ff ffc7 	bl	1a003e60 <Chip_SSP_SetBitRate>
1a003ed2:	bd10      	pop	{r4, pc}
1a003ed4:	000186a0 	.word	0x000186a0

1a003ed8 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a003ed8:	b508      	push	{r3, lr}
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a003eda:	4b0d      	ldr	r3, [pc, #52]	; (1a003f10 <SystemInit+0x38>)
1a003edc:	4a0d      	ldr	r2, [pc, #52]	; (1a003f14 <SystemInit+0x3c>)
1a003ede:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a003ee0:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a003ee4:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a003ee6:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a003eea:	2b20      	cmp	r3, #32
1a003eec:	d101      	bne.n	1a003ef2 <SystemInit+0x1a>
  {
    return 1U;           /* Single precision FPU */
1a003eee:	2301      	movs	r3, #1
1a003ef0:	e000      	b.n	1a003ef4 <SystemInit+0x1c>
  }
  else
  {
    return 0U;           /* No FPU */
1a003ef2:	2300      	movs	r3, #0

   if (SCB_GetFPUType() > 0)
1a003ef4:	b133      	cbz	r3, 1a003f04 <SystemInit+0x2c>
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a003ef6:	4a06      	ldr	r2, [pc, #24]	; (1a003f10 <SystemInit+0x38>)
1a003ef8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a003efc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a003f00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

   /* Board specific SystemInit */
   Board_SystemInit();
1a003f04:	f7ff faae 	bl	1a003464 <Board_SystemInit>
   Board_Init();
1a003f08:	f7ff fa42 	bl	1a003390 <Board_Init>
1a003f0c:	bd08      	pop	{r3, pc}
1a003f0e:	bf00      	nop
1a003f10:	e000ed00 	.word	0xe000ed00
1a003f14:	1a000000 	.word	0x1a000000

1a003f18 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a003f18:	4b04      	ldr	r3, [pc, #16]	; (1a003f2c <cyclesCounterInit+0x14>)
1a003f1a:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a003f1c:	4a04      	ldr	r2, [pc, #16]	; (1a003f30 <cyclesCounterInit+0x18>)
1a003f1e:	6813      	ldr	r3, [r2, #0]
1a003f20:	f043 0301 	orr.w	r3, r3, #1
1a003f24:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a003f26:	2001      	movs	r0, #1
1a003f28:	4770      	bx	lr
1a003f2a:	bf00      	nop
1a003f2c:	10000050 	.word	0x10000050
1a003f30:	e0001000 	.word	0xe0001000
1a003f34:	00000000 	.word	0x00000000

1a003f38 <cyclesCounterToUs>:
 * llamado previamente a la funcion cyclesCounterInit (CLOCK_SPEED);
 * @param cycles la cantidad de ciclos.
 * @return el valor convertido a micro segundos.
 */
float cyclesCounterToUs( uint32_t cycles )
{
1a003f38:	b538      	push	{r3, r4, r5, lr}
1a003f3a:	ed2d 8b02 	vpush	{d8}
   float valueInMicroSeconds = 0.0;
   valueInMicroSeconds = (float)cycles/((float)ClockSpeed/1000000.0);
1a003f3e:	ee07 0a90 	vmov	s15, r0
1a003f42:	eeb8 8a67 	vcvt.f32.u32	s16, s15
1a003f46:	4b12      	ldr	r3, [pc, #72]	; (1a003f90 <cyclesCounterToUs+0x58>)
1a003f48:	6818      	ldr	r0, [r3, #0]
1a003f4a:	ee07 0a90 	vmov	s15, r0
1a003f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
1a003f52:	ee17 0a90 	vmov	r0, s15
1a003f56:	f000 fd83 	bl	1a004a60 <__aeabi_f2d>
1a003f5a:	a30b      	add	r3, pc, #44	; (adr r3, 1a003f88 <cyclesCounterToUs+0x50>)
1a003f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003f60:	f000 fefc 	bl	1a004d5c <__aeabi_ddiv>
1a003f64:	4604      	mov	r4, r0
1a003f66:	460d      	mov	r5, r1
1a003f68:	ee18 0a10 	vmov	r0, s16
1a003f6c:	f000 fd78 	bl	1a004a60 <__aeabi_f2d>
1a003f70:	4622      	mov	r2, r4
1a003f72:	462b      	mov	r3, r5
1a003f74:	f000 fef2 	bl	1a004d5c <__aeabi_ddiv>
1a003f78:	f000 ffd8 	bl	1a004f2c <__aeabi_d2f>
   return valueInMicroSeconds;
}
1a003f7c:	ee00 0a10 	vmov	s0, r0
1a003f80:	ecbd 8b02 	vpop	{d8}
1a003f84:	bd38      	pop	{r3, r4, r5, pc}
1a003f86:	bf00      	nop
1a003f88:	00000000 	.word	0x00000000
1a003f8c:	412e8480 	.word	0x412e8480
1a003f90:	10000050 	.word	0x10000050
1a003f94:	f3af 8000 	nop.w

1a003f98 <uartProcessIRQ>:
static void uartProcessIRQ( uartMap_t uart );

/*==================[internal functions definition]==========================*/

static void uartProcessIRQ( uartMap_t uart )
{
1a003f98:	b570      	push	{r4, r5, r6, lr}
1a003f9a:	4604      	mov	r4, r0
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a003f9c:	eb00 0340 	add.w	r3, r0, r0, lsl #1
1a003fa0:	009b      	lsls	r3, r3, #2
1a003fa2:	4a1b      	ldr	r2, [pc, #108]	; (1a004010 <uartProcessIRQ+0x78>)
1a003fa4:	58d6      	ldr	r6, [r2, r3]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a003fa6:	6975      	ldr	r5, [r6, #20]
1a003fa8:	b2ed      	uxtb	r5, r5

   // Rx Interrupt
   if(status & UART_LSR_RDR) { // uartRxReady
1a003faa:	f015 0f01 	tst.w	r5, #1
1a003fae:	d013      	beq.n	1a003fd8 <uartProcessIRQ+0x40>
      // Execute callback
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a003fb0:	b920      	cbnz	r0, 1a003fbc <uartProcessIRQ+0x24>
1a003fb2:	4b18      	ldr	r3, [pc, #96]	; (1a004014 <uartProcessIRQ+0x7c>)
1a003fb4:	681b      	ldr	r3, [r3, #0]
1a003fb6:	b10b      	cbz	r3, 1a003fbc <uartProcessIRQ+0x24>
         (*rxIsrCallbackUART0)(0);
1a003fb8:	2000      	movs	r0, #0
1a003fba:	4798      	blx	r3

      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a003fbc:	2c03      	cmp	r4, #3
1a003fbe:	d104      	bne.n	1a003fca <uartProcessIRQ+0x32>
1a003fc0:	4b15      	ldr	r3, [pc, #84]	; (1a004018 <uartProcessIRQ+0x80>)
1a003fc2:	681b      	ldr	r3, [r3, #0]
1a003fc4:	b10b      	cbz	r3, 1a003fca <uartProcessIRQ+0x32>
         (*rxIsrCallbackUART2)(0);
1a003fc6:	2000      	movs	r0, #0
1a003fc8:	4798      	blx	r3

      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a003fca:	2c05      	cmp	r4, #5
1a003fcc:	d104      	bne.n	1a003fd8 <uartProcessIRQ+0x40>
1a003fce:	4b13      	ldr	r3, [pc, #76]	; (1a00401c <uartProcessIRQ+0x84>)
1a003fd0:	681b      	ldr	r3, [r3, #0]
1a003fd2:	b10b      	cbz	r3, 1a003fd8 <uartProcessIRQ+0x40>
         (*rxIsrCallbackUART3)(0);
1a003fd4:	2000      	movs	r0, #0
1a003fd6:	4798      	blx	r3
   }

   // Tx Interrupt
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a003fd8:	f015 0f20 	tst.w	r5, #32
1a003fdc:	d017      	beq.n	1a00400e <uartProcessIRQ+0x76>
 *			to determine which interrupts are enabled. You can check
 *			for multiple enabled bits if needed.
 */
STATIC INLINE uint32_t Chip_UART_GetIntsEnabled(LPC_USART_T *pUART)
{
	return pUART->IER;
1a003fde:	6873      	ldr	r3, [r6, #4]
1a003fe0:	f013 0f02 	tst.w	r3, #2
1a003fe4:	d013      	beq.n	1a00400e <uartProcessIRQ+0x76>
       ( Chip_UART_GetIntsEnabled( lpcUarts[uart].uartAddr ) & UART_IER_THREINT ) ) {

      // Execute callback
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a003fe6:	b924      	cbnz	r4, 1a003ff2 <uartProcessIRQ+0x5a>
1a003fe8:	4b0d      	ldr	r3, [pc, #52]	; (1a004020 <uartProcessIRQ+0x88>)
1a003fea:	681b      	ldr	r3, [r3, #0]
1a003fec:	b10b      	cbz	r3, 1a003ff2 <uartProcessIRQ+0x5a>
         (*txIsrCallbackUART0)(0);
1a003fee:	2000      	movs	r0, #0
1a003ff0:	4798      	blx	r3

      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a003ff2:	2c03      	cmp	r4, #3
1a003ff4:	d104      	bne.n	1a004000 <uartProcessIRQ+0x68>
1a003ff6:	4b0b      	ldr	r3, [pc, #44]	; (1a004024 <uartProcessIRQ+0x8c>)
1a003ff8:	681b      	ldr	r3, [r3, #0]
1a003ffa:	b10b      	cbz	r3, 1a004000 <uartProcessIRQ+0x68>
         (*txIsrCallbackUART2)(0);
1a003ffc:	2000      	movs	r0, #0
1a003ffe:	4798      	blx	r3

      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a004000:	2c05      	cmp	r4, #5
1a004002:	d104      	bne.n	1a00400e <uartProcessIRQ+0x76>
1a004004:	4b08      	ldr	r3, [pc, #32]	; (1a004028 <uartProcessIRQ+0x90>)
1a004006:	681b      	ldr	r3, [r3, #0]
1a004008:	b10b      	cbz	r3, 1a00400e <uartProcessIRQ+0x76>
         (*txIsrCallbackUART3)(0);
1a00400a:	2000      	movs	r0, #0
1a00400c:	4798      	blx	r3
1a00400e:	bd70      	pop	{r4, r5, r6, pc}
1a004010:	1a0061d8 	.word	0x1a0061d8
1a004014:	10004fdc 	.word	0x10004fdc
1a004018:	10004ffc 	.word	0x10004ffc
1a00401c:	10005000 	.word	0x10005000
1a004020:	10004fe8 	.word	0x10004fe8
1a004024:	10004ff0 	.word	0x10004ff0
1a004028:	10004ff4 	.word	0x10004ff4

1a00402c <uartInterrupt>:
#ifdef SAPI_USE_INTERRUPTS

// UART Global Interrupt Enable/Disable
void uartInterrupt( uartMap_t uart, bool_t enable )
{
   if( enable ) {
1a00402c:	b349      	cbz	r1, 1a004082 <uartInterrupt+0x56>
      // Interrupt Priority for UART channel
      NVIC_SetPriority( lpcUarts[uart].uartIrqAddr, 5 ); // FreeRTOS Requiere prioridad >= 5 (numero mas alto, ma baja prioridad)
1a00402e:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a004032:	0092      	lsls	r2, r2, #2
1a004034:	4b1f      	ldr	r3, [pc, #124]	; (1a0040b4 <uartInterrupt+0x88>)
1a004036:	4413      	add	r3, r2
1a004038:	789b      	ldrb	r3, [r3, #2]
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
1a00403a:	f013 0f80 	tst.w	r3, #128	; 0x80
1a00403e:	d106      	bne.n	1a00404e <uartInterrupt+0x22>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a004040:	4a1d      	ldr	r2, [pc, #116]	; (1a0040b8 <uartInterrupt+0x8c>)
1a004042:	fa42 f383 	sxtab	r3, r2, r3
1a004046:	22a0      	movs	r2, #160	; 0xa0
1a004048:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
1a00404c:	e005      	b.n	1a00405a <uartInterrupt+0x2e>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a00404e:	f003 030f 	and.w	r3, r3, #15
1a004052:	4a1a      	ldr	r2, [pc, #104]	; (1a0040bc <uartInterrupt+0x90>)
1a004054:	441a      	add	r2, r3
1a004056:	23a0      	movs	r3, #160	; 0xa0
1a004058:	7613      	strb	r3, [r2, #24]
      // Enable Interrupt for UART channel
      NVIC_EnableIRQ( lpcUarts[uart].uartIrqAddr );
1a00405a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00405e:	0080      	lsls	r0, r0, #2
1a004060:	4b14      	ldr	r3, [pc, #80]	; (1a0040b4 <uartInterrupt+0x88>)
1a004062:	4418      	add	r0, r3
1a004064:	7883      	ldrb	r3, [r0, #2]
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
1a004066:	f013 0f80 	tst.w	r3, #128	; 0x80
1a00406a:	d122      	bne.n	1a0040b2 <uartInterrupt+0x86>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a00406c:	b25a      	sxtb	r2, r3
1a00406e:	0952      	lsrs	r2, r2, #5
1a004070:	f003 031f 	and.w	r3, r3, #31
1a004074:	2101      	movs	r1, #1
1a004076:	fa01 f303 	lsl.w	r3, r1, r3
1a00407a:	490f      	ldr	r1, [pc, #60]	; (1a0040b8 <uartInterrupt+0x8c>)
1a00407c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
1a004080:	4770      	bx	lr
   } else {
      // Disable Interrupt for UART channel
      NVIC_DisableIRQ( lpcUarts[uart].uartIrqAddr );
1a004082:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a004086:	0080      	lsls	r0, r0, #2
1a004088:	4b0a      	ldr	r3, [pc, #40]	; (1a0040b4 <uartInterrupt+0x88>)
1a00408a:	4418      	add	r0, r3
1a00408c:	7883      	ldrb	r3, [r0, #2]
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
1a00408e:	f013 0f80 	tst.w	r3, #128	; 0x80
1a004092:	d10e      	bne.n	1a0040b2 <uartInterrupt+0x86>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a004094:	b25a      	sxtb	r2, r3
1a004096:	0952      	lsrs	r2, r2, #5
1a004098:	f003 031f 	and.w	r3, r3, #31
1a00409c:	2101      	movs	r1, #1
1a00409e:	4099      	lsls	r1, r3
1a0040a0:	f102 0320 	add.w	r3, r2, #32
1a0040a4:	4a04      	ldr	r2, [pc, #16]	; (1a0040b8 <uartInterrupt+0x8c>)
1a0040a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
1a0040aa:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
1a0040ae:	f3bf 8f6f 	isb	sy
1a0040b2:	4770      	bx	lr
1a0040b4:	1a0061e0 	.word	0x1a0061e0
1a0040b8:	e000e100 	.word	0xe000e100
1a0040bc:	e000ecfc 	.word	0xe000ecfc

1a0040c0 <uartCallbackSet>:
}

// UART Interrupt event Enable and set a callback
void uartCallbackSet( uartMap_t uart, uartEvents_t event, 
                      callBackFuncPtr_t callbackFunc, void* callbackParam )
{   
1a0040c0:	b410      	push	{r4}
   uint32_t intMask;

   switch(event){
1a0040c2:	b111      	cbz	r1, 1a0040ca <uartCallbackSet+0xa>
1a0040c4:	2901      	cmp	r1, #1
1a0040c6:	d018      	beq.n	1a0040fa <uartCallbackSet+0x3a>
1a0040c8:	e039      	b.n	1a00413e <uartCallbackSet+0x7e>
         
         // Enable UART Receiver Buffer Register Interrupt and Enable UART line
         //status interrupt. LPC43xx User manual page 1118
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
         
         if( callbackFunc != 0 ) {
1a0040ca:	2a00      	cmp	r2, #0
1a0040cc:	d037      	beq.n	1a00413e <uartCallbackSet+0x7e>
            // Set callback
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a0040ce:	2801      	cmp	r0, #1
1a0040d0:	d803      	bhi.n	1a0040da <uartCallbackSet+0x1a>
               rxIsrCallbackUART0 = callbackFunc;
1a0040d2:	491c      	ldr	r1, [pc, #112]	; (1a004144 <uartCallbackSet+0x84>)
1a0040d4:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART0Params = callbackParam;
1a0040d6:	491c      	ldr	r1, [pc, #112]	; (1a004148 <uartCallbackSet+0x88>)
1a0040d8:	600b      	str	r3, [r1, #0]
            }
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a0040da:	1ec1      	subs	r1, r0, #3
1a0040dc:	b2c9      	uxtb	r1, r1
1a0040de:	2901      	cmp	r1, #1
1a0040e0:	d803      	bhi.n	1a0040ea <uartCallbackSet+0x2a>
               rxIsrCallbackUART2 = callbackFunc;
1a0040e2:	491a      	ldr	r1, [pc, #104]	; (1a00414c <uartCallbackSet+0x8c>)
1a0040e4:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART2Params = callbackParam;
1a0040e6:	491a      	ldr	r1, [pc, #104]	; (1a004150 <uartCallbackSet+0x90>)
1a0040e8:	600b      	str	r3, [r1, #0]
            }            
            if( uart == UART_232 ){
1a0040ea:	2805      	cmp	r0, #5
1a0040ec:	d11c      	bne.n	1a004128 <uartCallbackSet+0x68>
               rxIsrCallbackUART3 = callbackFunc;
1a0040ee:	4919      	ldr	r1, [pc, #100]	; (1a004154 <uartCallbackSet+0x94>)
1a0040f0:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART3Params = callbackParam;
1a0040f2:	4a19      	ldr	r2, [pc, #100]	; (1a004158 <uartCallbackSet+0x98>)
1a0040f4:	6013      	str	r3, [r2, #0]
         // Enable UART Receiver Buffer Register Interrupt
         //intMask = UART_IER_RBRINT;
         
         // Enable UART Receiver Buffer Register Interrupt and Enable UART line
         //status interrupt. LPC43xx User manual page 1118
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a0040f6:	2105      	movs	r1, #5
1a0040f8:	e019      	b.n	1a00412e <uartCallbackSet+0x6e>

      case UART_TRANSMITER_FREE:
         // Enable THRE irq (TX)
         intMask = UART_IER_THREINT;

         if( callbackFunc != 0 ) {
1a0040fa:	b302      	cbz	r2, 1a00413e <uartCallbackSet+0x7e>
            
            // Set callback
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a0040fc:	2801      	cmp	r0, #1
1a0040fe:	d803      	bhi.n	1a004108 <uartCallbackSet+0x48>
               txIsrCallbackUART0 = callbackFunc;
1a004100:	4916      	ldr	r1, [pc, #88]	; (1a00415c <uartCallbackSet+0x9c>)
1a004102:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART0Params = callbackParam;
1a004104:	4916      	ldr	r1, [pc, #88]	; (1a004160 <uartCallbackSet+0xa0>)
1a004106:	600b      	str	r3, [r1, #0]
            }
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a004108:	1ec1      	subs	r1, r0, #3
1a00410a:	b2c9      	uxtb	r1, r1
1a00410c:	2901      	cmp	r1, #1
1a00410e:	d803      	bhi.n	1a004118 <uartCallbackSet+0x58>
               txIsrCallbackUART2 = callbackFunc;
1a004110:	4914      	ldr	r1, [pc, #80]	; (1a004164 <uartCallbackSet+0xa4>)
1a004112:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART2Params = callbackParam;
1a004114:	4914      	ldr	r1, [pc, #80]	; (1a004168 <uartCallbackSet+0xa8>)
1a004116:	600b      	str	r3, [r1, #0]
            }            
            if( uart == UART_232 ){
1a004118:	2805      	cmp	r0, #5
1a00411a:	d107      	bne.n	1a00412c <uartCallbackSet+0x6c>
               txIsrCallbackUART3 = callbackFunc;
1a00411c:	4913      	ldr	r1, [pc, #76]	; (1a00416c <uartCallbackSet+0xac>)
1a00411e:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART3Params = callbackParam;
1a004120:	4a13      	ldr	r2, [pc, #76]	; (1a004170 <uartCallbackSet+0xb0>)
1a004122:	6013      	str	r3, [r2, #0]
         }
      break;

      case UART_TRANSMITER_FREE:
         // Enable THRE irq (TX)
         intMask = UART_IER_THREINT;
1a004124:	2102      	movs	r1, #2
1a004126:	e002      	b.n	1a00412e <uartCallbackSet+0x6e>
         // Enable UART Receiver Buffer Register Interrupt
         //intMask = UART_IER_RBRINT;
         
         // Enable UART Receiver Buffer Register Interrupt and Enable UART line
         //status interrupt. LPC43xx User manual page 1118
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a004128:	2105      	movs	r1, #5
1a00412a:	e000      	b.n	1a00412e <uartCallbackSet+0x6e>
         }
      break;

      case UART_TRANSMITER_FREE:
         // Enable THRE irq (TX)
         intMask = UART_IER_THREINT;
1a00412c:	2102      	movs	r1, #2
      default:
         return;
   }

   // Enable UART Interrupt
   Chip_UART_IntEnable(lpcUarts[uart].uartAddr, intMask);
1a00412e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a004132:	0080      	lsls	r0, r0, #2
1a004134:	4a0f      	ldr	r2, [pc, #60]	; (1a004174 <uartCallbackSet+0xb4>)
1a004136:	5812      	ldr	r2, [r2, r0]
 *			(DLAB) in LCR must be cleared in order to access the IER register.
 *			This function doesn't alter the DLAB state
 */
STATIC INLINE void Chip_UART_IntEnable(LPC_USART_T *pUART, uint32_t intMask)
{
	pUART->IER |= intMask;
1a004138:	6853      	ldr	r3, [r2, #4]
1a00413a:	430b      	orrs	r3, r1
1a00413c:	6053      	str	r3, [r2, #4]
}
1a00413e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a004142:	4770      	bx	lr
1a004144:	10004fdc 	.word	0x10004fdc
1a004148:	10004ff8 	.word	0x10004ff8
1a00414c:	10004ffc 	.word	0x10004ffc
1a004150:	10004fd4 	.word	0x10004fd4
1a004154:	10005000 	.word	0x10005000
1a004158:	10004fe4 	.word	0x10004fe4
1a00415c:	10004fe8 	.word	0x10004fe8
1a004160:	10004fe0 	.word	0x10004fe0
1a004164:	10004ff0 	.word	0x10004ff0
1a004168:	10004fd8 	.word	0x10004fd8
1a00416c:	10004ff4 	.word	0x10004ff4
1a004170:	10004fec 	.word	0x10004fec
1a004174:	1a0061d8 	.word	0x1a0061d8

1a004178 <uartTxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_RDR;
}
// Return TRUE if have space in TX FIFO
bool_t uartTxReady( uartMap_t uart )
{
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a004178:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00417c:	0080      	lsls	r0, r0, #2
1a00417e:	4b03      	ldr	r3, [pc, #12]	; (1a00418c <uartTxReady+0x14>)
1a004180:	581b      	ldr	r3, [r3, r0]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a004182:	6958      	ldr	r0, [r3, #20]
}
1a004184:	f000 0020 	and.w	r0, r0, #32
1a004188:	4770      	bx	lr
1a00418a:	bf00      	nop
1a00418c:	1a0061d8 	.word	0x1a0061d8

1a004190 <uartRxRead>:
// Read from RX FIFO
uint8_t uartRxRead( uartMap_t uart )
{
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
1a004190:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a004194:	0080      	lsls	r0, r0, #2
1a004196:	4b02      	ldr	r3, [pc, #8]	; (1a0041a0 <uartRxRead+0x10>)
1a004198:	581b      	ldr	r3, [r3, r0]
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a00419a:	6818      	ldr	r0, [r3, #0]
}
1a00419c:	b2c0      	uxtb	r0, r0
1a00419e:	4770      	bx	lr
1a0041a0:	1a0061d8 	.word	0x1a0061d8

1a0041a4 <uartTxWrite>:
// Write in TX FIFO
void uartTxWrite( uartMap_t uart, const uint8_t value )
{
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a0041a4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0041a8:	0080      	lsls	r0, r0, #2
1a0041aa:	4b02      	ldr	r3, [pc, #8]	; (1a0041b4 <uartTxWrite+0x10>)
1a0041ac:	581b      	ldr	r3, [r3, r0]
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
	pUART->THR = (uint32_t) data;
1a0041ae:	6019      	str	r1, [r3, #0]
1a0041b0:	4770      	bx	lr
1a0041b2:	bf00      	nop
1a0041b4:	1a0061d8 	.word	0x1a0061d8

1a0041b8 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a0041b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0041bc:	4607      	mov	r7, r0
1a0041be:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a0041c0:	f8df 806c 	ldr.w	r8, [pc, #108]	; 1a004230 <uartInit+0x78>
1a0041c4:	0044      	lsls	r4, r0, #1
1a0041c6:	1823      	adds	r3, r4, r0
1a0041c8:	009b      	lsls	r3, r3, #2
1a0041ca:	eb08 0503 	add.w	r5, r8, r3
1a0041ce:	f858 6003 	ldr.w	r6, [r8, r3]
1a0041d2:	4630      	mov	r0, r6
1a0041d4:	f7ff f962 	bl	1a00349c <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a0041d8:	4630      	mov	r0, r6
1a0041da:	4649      	mov	r1, r9
1a0041dc:	f7ff f988 	bl	1a0034f0 <Chip_UART_SetBaud>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a0041e0:	2307      	movs	r3, #7
1a0041e2:	60b3      	str	r3, [r6, #8]
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0041e4:	6833      	ldr	r3, [r6, #0]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a0041e6:	2301      	movs	r3, #1
1a0041e8:	65f3      	str	r3, [r6, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a0041ea:	7929      	ldrb	r1, [r5, #4]
1a0041ec:	796b      	ldrb	r3, [r5, #5]
1a0041ee:	79aa      	ldrb	r2, [r5, #6]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a0041f0:	f042 0218 	orr.w	r2, r2, #24
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0041f4:	480c      	ldr	r0, [pc, #48]	; (1a004228 <uartInit+0x70>)
1a0041f6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0041fa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a0041fe:	79ee      	ldrb	r6, [r5, #7]
1a004200:	7a2a      	ldrb	r2, [r5, #8]
1a004202:	7a69      	ldrb	r1, [r5, #9]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a004204:	f041 01d0 	orr.w	r1, r1, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a004208:	eb02 1346 	add.w	r3, r2, r6, lsl #5
1a00420c:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a004210:	2f01      	cmp	r7, #1
1a004212:	d107      	bne.n	1a004224 <uartInit+0x6c>
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a004214:	4a05      	ldr	r2, [pc, #20]	; (1a00422c <uartInit+0x74>)
1a004216:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a004218:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a00421c:	64d3      	str	r3, [r2, #76]	; 0x4c
1a00421e:	221a      	movs	r2, #26
1a004220:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
1a004224:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a004228:	40086000 	.word	0x40086000
1a00422c:	40081000 	.word	0x40081000
1a004230:	1a0061d8 	.word	0x1a0061d8

1a004234 <uartWriteByte>:
   return retVal;
}

// Blocking Write 1 byte to TX FIFO
void uartWriteByte( uartMap_t uart, const uint8_t value )
{
1a004234:	b538      	push	{r3, r4, r5, lr}
1a004236:	4604      	mov	r4, r0
1a004238:	460d      	mov	r5, r1
   // Wait for space in FIFO (blocking)
   while( uartTxReady( uart ) == FALSE );
1a00423a:	4620      	mov	r0, r4
1a00423c:	f7ff ff9c 	bl	1a004178 <uartTxReady>
1a004240:	2800      	cmp	r0, #0
1a004242:	d0fa      	beq.n	1a00423a <uartWriteByte+0x6>
   // Send byte
   uartTxWrite( uart, value );
1a004244:	4620      	mov	r0, r4
1a004246:	4629      	mov	r1, r5
1a004248:	f7ff ffac 	bl	1a0041a4 <uartTxWrite>
1a00424c:	bd38      	pop	{r3, r4, r5, pc}
1a00424e:	bf00      	nop

1a004250 <uartWriteString>:
}

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
1a004250:	b538      	push	{r3, r4, r5, lr}
1a004252:	4605      	mov	r5, r0
1a004254:	460c      	mov	r4, r1
   while( *str != 0 ) {
1a004256:	e003      	b.n	1a004260 <uartWriteString+0x10>
      uartWriteByte( uart, (uint8_t)*str );
1a004258:	4628      	mov	r0, r5
1a00425a:	f7ff ffeb 	bl	1a004234 <uartWriteByte>
      str++;
1a00425e:	3401      	adds	r4, #1
}

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
   while( *str != 0 ) {
1a004260:	7821      	ldrb	r1, [r4, #0]
1a004262:	2900      	cmp	r1, #0
1a004264:	d1f8      	bne.n	1a004258 <uartWriteString+0x8>
      uartWriteByte( uart, (uint8_t)*str );
      str++;
   }
}
1a004266:	bd38      	pop	{r3, r4, r5, pc}

1a004268 <UART2_IRQHandler>:
}

// UART2 (USB-UART) or UART_ENET
// 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26)
void UART2_IRQHandler(void)
{
1a004268:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_USB );
1a00426a:	2003      	movs	r0, #3
1a00426c:	f7ff fe94 	bl	1a003f98 <uartProcessIRQ>
1a004270:	bd08      	pop	{r3, pc}
1a004272:	bf00      	nop

1a004274 <UART3_IRQHandler>:
}

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a004274:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_232 );
1a004276:	2005      	movs	r0, #5
1a004278:	f7ff fe8e 	bl	1a003f98 <uartProcessIRQ>
1a00427c:	bd08      	pop	{r3, pc}
1a00427e:	bf00      	nop

1a004280 <tickerCallback>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a004280:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a004282:	4907      	ldr	r1, [pc, #28]	; (1a0042a0 <tickerCallback+0x20>)
1a004284:	e9d1 2300 	ldrd	r2, r3, [r1]
1a004288:	3201      	adds	r2, #1
1a00428a:	f143 0300 	adc.w	r3, r3, #0
1a00428e:	e9c1 2300 	strd	r2, r3, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a004292:	4b04      	ldr	r3, [pc, #16]	; (1a0042a4 <tickerCallback+0x24>)
1a004294:	681b      	ldr	r3, [r3, #0]
1a004296:	b113      	cbz	r3, 1a00429e <tickerCallback+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a004298:	4a03      	ldr	r2, [pc, #12]	; (1a0042a8 <tickerCallback+0x28>)
1a00429a:	6810      	ldr	r0, [r2, #0]
1a00429c:	4798      	blx	r3
1a00429e:	bd08      	pop	{r3, pc}
1a0042a0:	10005038 	.word	0x10005038
1a0042a4:	10005004 	.word	0x10005004
1a0042a8:	10005040 	.word	0x10005040

1a0042ac <tickInit>:

void tickerCallback( void );

// Tick Initialization and rate configuration from 1 to 50 ms
bool_t tickInit( tick_t tickRateMSvalue )
{
1a0042ac:	b510      	push	{r4, lr}
1a0042ae:	b082      	sub	sp, #8
1a0042b0:	4601      	mov	r1, r0
      }
      return ret_val;
   #else
      #ifdef USE_FREERTOS
         static StaticTimer_t tickerObject;
         TimerHandle_t h = xTimerCreateStatic( "tikcerTimer",
1a0042b2:	4b0e      	ldr	r3, [pc, #56]	; (1a0042ec <tickInit+0x40>)
1a0042b4:	9300      	str	r3, [sp, #0]
1a0042b6:	4b0e      	ldr	r3, [pc, #56]	; (1a0042f0 <tickInit+0x44>)
1a0042b8:	9301      	str	r3, [sp, #4]
1a0042ba:	480e      	ldr	r0, [pc, #56]	; (1a0042f4 <tickInit+0x48>)
1a0042bc:	2201      	movs	r2, #1
1a0042be:	2300      	movs	r3, #0
1a0042c0:	f7fe fc4e 	bl	1a002b60 <xTimerCreateStatic>
                                               pdTRUE,
                                               (void * const) (0),
                                               (TimerCallbackFunction_t)(tickerCallback),
                                               &tickerObject 
                                             );
         if (h == NULL)
1a0042c4:	b170      	cbz	r0, 1a0042e4 <tickInit+0x38>
1a0042c6:	4604      	mov	r4, r0
            return 0;
         return xTimerStart(h, 0) == pdPASS;
1a0042c8:	f7fd ffec 	bl	1a0022a4 <xTaskGetTickCount>
1a0042cc:	4602      	mov	r2, r0
1a0042ce:	2300      	movs	r3, #0
1a0042d0:	9300      	str	r3, [sp, #0]
1a0042d2:	4620      	mov	r0, r4
1a0042d4:	2101      	movs	r1, #1
1a0042d6:	f7fe fc6b 	bl	1a002bb0 <xTimerGenericCommand>
1a0042da:	2801      	cmp	r0, #1
1a0042dc:	bf14      	ite	ne
1a0042de:	2000      	movne	r0, #0
1a0042e0:	2001      	moveq	r0, #1
1a0042e2:	e000      	b.n	1a0042e6 <tickInit+0x3a>
                                               (void * const) (0),
                                               (TimerCallbackFunction_t)(tickerCallback),
                                               &tickerObject 
                                             );
         if (h == NULL)
            return 0;
1a0042e4:	2000      	movs	r0, #0
      #else
         #warning "Unknown RTOS. Ticker disabled"
            return 0;
      #endif
   #endif
}
1a0042e6:	b002      	add	sp, #8
1a0042e8:	bd10      	pop	{r4, pc}
1a0042ea:	bf00      	nop
1a0042ec:	1a004281 	.word	0x1a004281
1a0042f0:	10005008 	.word	0x10005008
1a0042f4:	1a006220 	.word	0x1a006220

1a0042f8 <errorOcurred>:
/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
   while(1);
1a0042f8:	e7fe      	b.n	1a0042f8 <errorOcurred>
1a0042fa:	bf00      	nop

1a0042fc <doNothing>:
}

static void doNothing( void* ptr )
{
1a0042fc:	4770      	bx	lr
1a0042fe:	bf00      	nop

1a004300 <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a004300:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a004302:	2400      	movs	r4, #0
1a004304:	e013      	b.n	1a00432e <TIMER0_IRQHandler+0x2e>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a004306:	4b0b      	ldr	r3, [pc, #44]	; (1a004334 <TIMER0_IRQHandler+0x34>)
1a004308:	681a      	ldr	r2, [r3, #0]
1a00430a:	f004 010f 	and.w	r1, r4, #15
1a00430e:	2301      	movs	r3, #1
1a004310:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a004312:	421a      	tst	r2, r3
1a004314:	d009      	beq.n	1a00432a <TIMER0_IRQHandler+0x2a>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a004316:	4b08      	ldr	r3, [pc, #32]	; (1a004338 <TIMER0_IRQHandler+0x38>)
1a004318:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a00431c:	2000      	movs	r0, #0
1a00431e:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a004320:	b262      	sxtb	r2, r4
1a004322:	2301      	movs	r3, #1
1a004324:	4093      	lsls	r3, r2
1a004326:	4a03      	ldr	r2, [pc, #12]	; (1a004334 <TIMER0_IRQHandler+0x34>)
1a004328:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a00432a:	3401      	adds	r4, #1
1a00432c:	b2e4      	uxtb	r4, r4
void TIMER0_IRQHandler(void)
{

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00432e:	2c03      	cmp	r4, #3
1a004330:	d9e9      	bls.n	1a004306 <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a004332:	bd10      	pop	{r4, pc}
1a004334:	40084000 	.word	0x40084000
1a004338:	10000054 	.word	0x10000054

1a00433c <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a00433c:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00433e:	2400      	movs	r4, #0
1a004340:	e014      	b.n	1a00436c <TIMER1_IRQHandler+0x30>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a004342:	4b0c      	ldr	r3, [pc, #48]	; (1a004374 <TIMER1_IRQHandler+0x38>)
1a004344:	681a      	ldr	r2, [r3, #0]
1a004346:	f004 010f 	and.w	r1, r4, #15
1a00434a:	2301      	movs	r3, #1
1a00434c:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a00434e:	421a      	tst	r2, r3
1a004350:	d00a      	beq.n	1a004368 <TIMER1_IRQHandler+0x2c>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a004352:	1d23      	adds	r3, r4, #4
1a004354:	4a08      	ldr	r2, [pc, #32]	; (1a004378 <TIMER1_IRQHandler+0x3c>)
1a004356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a00435a:	2000      	movs	r0, #0
1a00435c:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a00435e:	b262      	sxtb	r2, r4
1a004360:	2301      	movs	r3, #1
1a004362:	4093      	lsls	r3, r2
1a004364:	4a03      	ldr	r2, [pc, #12]	; (1a004374 <TIMER1_IRQHandler+0x38>)
1a004366:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a004368:	3401      	adds	r4, #1
1a00436a:	b2e4      	uxtb	r4, r4
void TIMER1_IRQHandler( void )
{

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00436c:	2c03      	cmp	r4, #3
1a00436e:	d9e8      	bls.n	1a004342 <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a004370:	bd10      	pop	{r4, pc}
1a004372:	bf00      	nop
1a004374:	40085000 	.word	0x40085000
1a004378:	10000054 	.word	0x10000054

1a00437c <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a00437c:	b510      	push	{r4, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00437e:	2400      	movs	r4, #0
1a004380:	e015      	b.n	1a0043ae <TIMER2_IRQHandler+0x32>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a004382:	4b0c      	ldr	r3, [pc, #48]	; (1a0043b4 <TIMER2_IRQHandler+0x38>)
1a004384:	681a      	ldr	r2, [r3, #0]
1a004386:	f004 010f 	and.w	r1, r4, #15
1a00438a:	2301      	movs	r3, #1
1a00438c:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a00438e:	421a      	tst	r2, r3
1a004390:	d00b      	beq.n	1a0043aa <TIMER2_IRQHandler+0x2e>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a004392:	f104 0308 	add.w	r3, r4, #8
1a004396:	4a08      	ldr	r2, [pc, #32]	; (1a0043b8 <TIMER2_IRQHandler+0x3c>)
1a004398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a00439c:	2000      	movs	r0, #0
1a00439e:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0043a0:	b262      	sxtb	r2, r4
1a0043a2:	2301      	movs	r3, #1
1a0043a4:	4093      	lsls	r3, r2
1a0043a6:	4a03      	ldr	r2, [pc, #12]	; (1a0043b4 <TIMER2_IRQHandler+0x38>)
1a0043a8:	6013      	str	r3, [r2, #0]
{
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0043aa:	3401      	adds	r4, #1
1a0043ac:	b2e4      	uxtb	r4, r4

void TIMER2_IRQHandler( void )
{
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0043ae:	2c03      	cmp	r4, #3
1a0043b0:	d9e7      	bls.n	1a004382 <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a0043b2:	bd10      	pop	{r4, pc}
1a0043b4:	400c3000 	.word	0x400c3000
1a0043b8:	10000054 	.word	0x10000054

1a0043bc <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a0043bc:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0043be:	2400      	movs	r4, #0
1a0043c0:	e015      	b.n	1a0043ee <TIMER3_IRQHandler+0x32>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0043c2:	4b0c      	ldr	r3, [pc, #48]	; (1a0043f4 <TIMER3_IRQHandler+0x38>)
1a0043c4:	681a      	ldr	r2, [r3, #0]
1a0043c6:	f004 010f 	and.w	r1, r4, #15
1a0043ca:	2301      	movs	r3, #1
1a0043cc:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a0043ce:	421a      	tst	r2, r3
1a0043d0:	d00b      	beq.n	1a0043ea <TIMER3_IRQHandler+0x2e>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0043d2:	f104 030c 	add.w	r3, r4, #12
1a0043d6:	4a08      	ldr	r2, [pc, #32]	; (1a0043f8 <TIMER3_IRQHandler+0x3c>)
1a0043d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0043dc:	2000      	movs	r0, #0
1a0043de:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0043e0:	b262      	sxtb	r2, r4
1a0043e2:	2301      	movs	r3, #1
1a0043e4:	4093      	lsls	r3, r2
1a0043e6:	4a03      	ldr	r2, [pc, #12]	; (1a0043f4 <TIMER3_IRQHandler+0x38>)
1a0043e8:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0043ea:	3401      	adds	r4, #1
1a0043ec:	b2e4      	uxtb	r4, r4
void TIMER3_IRQHandler( void )
{

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0043ee:	2c03      	cmp	r4, #3
1a0043f0:	d9e7      	bls.n	1a0043c2 <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a0043f2:	bd10      	pop	{r4, pc}
1a0043f4:	400c4000 	.word	0x400c4000
1a0043f8:	10000054 	.word	0x10000054

1a0043fc <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0043fc:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0043fe:	4d09      	ldr	r5, [pc, #36]	; (1a004424 <gpioObtainPinInit+0x28>)
1a004400:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a004404:	182c      	adds	r4, r5, r0
1a004406:	5c28      	ldrb	r0, [r5, r0]
1a004408:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a00440a:	7861      	ldrb	r1, [r4, #1]
1a00440c:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a00440e:	78a2      	ldrb	r2, [r4, #2]
1a004410:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a004412:	78e2      	ldrb	r2, [r4, #3]
1a004414:	9b02      	ldr	r3, [sp, #8]
1a004416:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a004418:	7922      	ldrb	r2, [r4, #4]
1a00441a:	9b03      	ldr	r3, [sp, #12]
1a00441c:	701a      	strb	r2, [r3, #0]
}
1a00441e:	bc30      	pop	{r4, r5}
1a004420:	4770      	bx	lr
1a004422:	bf00      	nop
1a004424:	1a00622c 	.word	0x1a00622c

1a004428 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a004428:	b570      	push	{r4, r5, r6, lr}
1a00442a:	b084      	sub	sp, #16
1a00442c:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00442e:	2300      	movs	r3, #0
1a004430:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a004434:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a004438:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00443c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a004440:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a004444:	ab03      	add	r3, sp, #12
1a004446:	9300      	str	r3, [sp, #0]
1a004448:	f10d 030b 	add.w	r3, sp, #11
1a00444c:	9301      	str	r3, [sp, #4]
1a00444e:	f10d 010f 	add.w	r1, sp, #15
1a004452:	f10d 020e 	add.w	r2, sp, #14
1a004456:	f10d 030d 	add.w	r3, sp, #13
1a00445a:	f7ff ffcf 	bl	1a0043fc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a00445e:	2c05      	cmp	r4, #5
1a004460:	f200 80a8 	bhi.w	1a0045b4 <gpioInit+0x18c>
1a004464:	e8df f004 	tbb	[pc, r4]
1a004468:	46278408 	.word	0x46278408
1a00446c:	0365      	.short	0x0365

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a00446e:	4853      	ldr	r0, [pc, #332]	; (1a0045bc <gpioInit+0x194>)
1a004470:	f7ff fc9a 	bl	1a003da8 <Chip_GPIO_Init>
/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{

   bool_t ret_val     = 1;
1a004474:	2001      	movs	r0, #1
   switch(config) {

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
      break;
1a004476:	e09e      	b.n	1a0045b6 <gpioInit+0x18e>

   case GPIO_INPUT:
      Chip_SCU_PinMux(
1a004478:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00447c:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a004480:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a004484:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a004488:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00448c:	494c      	ldr	r1, [pc, #304]	; (1a0045c0 <gpioInit+0x198>)
1a00448e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a004492:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a004496:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00449a:	2001      	movs	r0, #1
1a00449c:	fa00 f402 	lsl.w	r4, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a0044a0:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a0044a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0044a8:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a0044ac:	ea22 0204 	bic.w	r2, r2, r4
1a0044b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0044b4:	e07f      	b.n	1a0045b6 <gpioInit+0x18e>
      break;

   case GPIO_INPUT_PULLUP:
      Chip_SCU_PinMux(
1a0044b6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0044ba:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0044be:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a0044c2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0044c6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0044ca:	493d      	ldr	r1, [pc, #244]	; (1a0045c0 <gpioInit+0x198>)
1a0044cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLUP | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0044d0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0044d4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0044d8:	2001      	movs	r0, #1
1a0044da:	fa00 f402 	lsl.w	r4, r0, r2
1a0044de:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a0044e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0044e6:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a0044ea:	ea22 0204 	bic.w	r2, r2, r4
1a0044ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0044f2:	e060      	b.n	1a0045b6 <gpioInit+0x18e>
      break;

   case GPIO_INPUT_PULLDOWN:
      Chip_SCU_PinMux(
1a0044f4:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0044f8:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0044fc:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a004500:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a004504:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a004508:	492d      	ldr	r1, [pc, #180]	; (1a0045c0 <gpioInit+0x198>)
1a00450a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLDOWN | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00450e:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a004512:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a004516:	2001      	movs	r0, #1
1a004518:	fa00 f402 	lsl.w	r4, r0, r2
1a00451c:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a004520:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a004524:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a004528:	ea22 0204 	bic.w	r2, r2, r4
1a00452c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a004530:	e041      	b.n	1a0045b6 <gpioInit+0x18e>
      break;
   case GPIO_INPUT_PULLUP_PULLDOWN:
      Chip_SCU_PinMux(
1a004532:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a004536:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00453a:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a00453e:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a004542:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a004546:	491e      	ldr	r1, [pc, #120]	; (1a0045c0 <gpioInit+0x198>)
1a004548:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_REPEATER | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00454c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a004550:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a004554:	2001      	movs	r0, #1
1a004556:	fa00 f402 	lsl.w	r4, r0, r2
1a00455a:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a00455e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a004562:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a004566:	ea22 0204 	bic.w	r2, r2, r4
1a00456a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a00456e:	e022      	b.n	1a0045b6 <gpioInit+0x18e>
      break;

   case GPIO_OUTPUT:
      Chip_SCU_PinMux(
1a004570:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a004574:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a004578:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a00457c:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a004580:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a004584:	490e      	ldr	r1, [pc, #56]	; (1a0045c0 <gpioInit+0x198>)
1a004586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_INBUFF_EN,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a00458a:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a00458e:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a004592:	b25a      	sxtb	r2, r3
1a004594:	2001      	movs	r0, #1
1a004596:	fa00 f602 	lsl.w	r6, r0, r2
 * Chip_GPIO_SetPortDIR() function instead.
 */
STATIC INLINE void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
1a00459a:	4a08      	ldr	r2, [pc, #32]	; (1a0045bc <gpioInit+0x194>)
1a00459c:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0045a0:	f852 1025 	ldr.w	r1, [r2, r5, lsl #2]
1a0045a4:	4331      	orrs	r1, r6
1a0045a6:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a0045aa:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a0045ae:	2100      	movs	r1, #0
1a0045b0:	54d1      	strb	r1, [r2, r3]
1a0045b2:	e000      	b.n	1a0045b6 <gpioInit+0x18e>
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
      break;

   default:
      ret_val = 0;
1a0045b4:	2000      	movs	r0, #0
      break;
   }

   return ret_val;

}
1a0045b6:	b004      	add	sp, #16
1a0045b8:	bd70      	pop	{r4, r5, r6, pc}
1a0045ba:	bf00      	nop
1a0045bc:	400f4000 	.word	0x400f4000
1a0045c0:	40086000 	.word	0x40086000

1a0045c4 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a0045c4:	b510      	push	{r4, lr}
1a0045c6:	b084      	sub	sp, #16
1a0045c8:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0045ca:	2300      	movs	r3, #0
1a0045cc:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0045d0:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0045d4:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0045d8:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0045dc:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0045e0:	ab03      	add	r3, sp, #12
1a0045e2:	9300      	str	r3, [sp, #0]
1a0045e4:	f10d 030b 	add.w	r3, sp, #11
1a0045e8:	9301      	str	r3, [sp, #4]
1a0045ea:	f10d 010f 	add.w	r1, sp, #15
1a0045ee:	f10d 020e 	add.w	r2, sp, #14
1a0045f2:	f10d 030d 	add.w	r3, sp, #13
1a0045f6:	f7ff ff01 	bl	1a0043fc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a0045fa:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a0045fe:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a004602:	3400      	adds	r4, #0
1a004604:	bf18      	it	ne
1a004606:	2401      	movne	r4, #1
1a004608:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a00460c:	4a02      	ldr	r2, [pc, #8]	; (1a004618 <gpioWrite+0x54>)
1a00460e:	54d4      	strb	r4, [r2, r3]

   return ret_val;
}
1a004610:	2001      	movs	r0, #1
1a004612:	b004      	add	sp, #16
1a004614:	bd10      	pop	{r4, pc}
1a004616:	bf00      	nop
1a004618:	400f4000 	.word	0x400f4000

1a00461c <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a00461c:	b500      	push	{lr}
1a00461e:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a004620:	2300      	movs	r3, #0
1a004622:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a004626:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a00462a:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00462e:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a004632:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a004636:	ab03      	add	r3, sp, #12
1a004638:	9300      	str	r3, [sp, #0]
1a00463a:	f10d 030b 	add.w	r3, sp, #11
1a00463e:	9301      	str	r3, [sp, #4]
1a004640:	f10d 010f 	add.w	r1, sp, #15
1a004644:	f10d 020e 	add.w	r2, sp, #14
1a004648:	f10d 030d 	add.w	r3, sp, #13
1a00464c:	f7ff fed6 	bl	1a0043fc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a004650:	f99d 200c 	ldrsb.w	r2, [sp, #12]
1a004654:	f89d 300b 	ldrb.w	r3, [sp, #11]
 * @return	true of the GPIO is high, false if low
 * @note	It is recommended to use the Chip_GPIO_GetPinState() function instead.
 */
STATIC INLINE bool Chip_GPIO_ReadPortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin)
{
	return (bool) pGPIO->B[port][pin];
1a004658:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a00465c:	4a04      	ldr	r2, [pc, #16]	; (1a004670 <gpioRead+0x54>)
1a00465e:	5cd3      	ldrb	r3, [r2, r3]
1a004660:	f013 0fff 	tst.w	r3, #255	; 0xff

   return ret_val;
}
1a004664:	bf14      	ite	ne
1a004666:	2001      	movne	r0, #1
1a004668:	2000      	moveq	r0, #0
1a00466a:	b005      	add	sp, #20
1a00466c:	f85d fb04 	ldr.w	pc, [sp], #4
1a004670:	400f4000 	.word	0x400f4000

1a004674 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a004674:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a004676:	4b04      	ldr	r3, [pc, #16]	; (1a004688 <USB0_IRQHandler+0x14>)
1a004678:	681b      	ldr	r3, [r3, #0]
1a00467a:	681b      	ldr	r3, [r3, #0]
1a00467c:	68db      	ldr	r3, [r3, #12]
1a00467e:	4a03      	ldr	r2, [pc, #12]	; (1a00468c <USB0_IRQHandler+0x18>)
1a004680:	6810      	ldr	r0, [r2, #0]
1a004682:	4798      	blx	r3
1a004684:	bd08      	pop	{r3, pc}
1a004686:	bf00      	nop
1a004688:	1000539c 	.word	0x1000539c
1a00468c:	10005044 	.word	0x10005044

1a004690 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a004690:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a004692:	f7ff fad7 	bl	1a003c44 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a004696:	4b1a      	ldr	r3, [pc, #104]	; (1a004700 <boardInit+0x70>)
1a004698:	6818      	ldr	r0, [r3, #0]
1a00469a:	f7ff fc3d 	bl	1a003f18 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a00469e:	2001      	movs	r0, #1
1a0046a0:	2100      	movs	r1, #0
1a0046a2:	f7ff fe03 	bl	1a0042ac <tickInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a0046a6:	2000      	movs	r0, #0
1a0046a8:	2105      	movs	r1, #5
1a0046aa:	f7ff febd 	bl	1a004428 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a0046ae:	2024      	movs	r0, #36	; 0x24
1a0046b0:	2100      	movs	r1, #0
1a0046b2:	f7ff feb9 	bl	1a004428 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a0046b6:	2025      	movs	r0, #37	; 0x25
1a0046b8:	2100      	movs	r1, #0
1a0046ba:	f7ff feb5 	bl	1a004428 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a0046be:	2026      	movs	r0, #38	; 0x26
1a0046c0:	2100      	movs	r1, #0
1a0046c2:	f7ff feb1 	bl	1a004428 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a0046c6:	2027      	movs	r0, #39	; 0x27
1a0046c8:	2100      	movs	r1, #0
1a0046ca:	f7ff fead 	bl	1a004428 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a0046ce:	2028      	movs	r0, #40	; 0x28
1a0046d0:	2101      	movs	r1, #1
1a0046d2:	f7ff fea9 	bl	1a004428 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a0046d6:	2029      	movs	r0, #41	; 0x29
1a0046d8:	2101      	movs	r1, #1
1a0046da:	f7ff fea5 	bl	1a004428 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a0046de:	202a      	movs	r0, #42	; 0x2a
1a0046e0:	2101      	movs	r1, #1
1a0046e2:	f7ff fea1 	bl	1a004428 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a0046e6:	202b      	movs	r0, #43	; 0x2b
1a0046e8:	2101      	movs	r1, #1
1a0046ea:	f7ff fe9d 	bl	1a004428 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a0046ee:	202c      	movs	r0, #44	; 0x2c
1a0046f0:	2101      	movs	r1, #1
1a0046f2:	f7ff fe99 	bl	1a004428 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a0046f6:	202d      	movs	r0, #45	; 0x2d
1a0046f8:	2101      	movs	r1, #1
1a0046fa:	f7ff fe95 	bl	1a004428 <gpioInit>
1a0046fe:	bd08      	pop	{r3, pc}
1a004700:	10005398 	.word	0x10005398

1a004704 <clearInterrupt>:
}

static void clearInterrupt(uint8_t irqChannel)
{
   /* Clear interrupt flag for irqChannel */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
1a004704:	2301      	movs	r3, #1
1a004706:	4083      	lsls	r3, r0
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a004708:	4a01      	ldr	r2, [pc, #4]	; (1a004710 <clearInterrupt+0xc>)
1a00470a:	6253      	str	r3, [r2, #36]	; 0x24
1a00470c:	4770      	bx	lr
1a00470e:	bf00      	nop
1a004710:	40087000 	.word	0x40087000

1a004714 <serveInterrupt>:
}

static void serveInterrupt(uint8_t irqChannel)
{
1a004714:	b570      	push	{r4, r5, r6, lr}
   ultrasonicSensorMap_t aSensor = ultrasonicSensorsIrqMap[irqChannel];
1a004716:	4b13      	ldr	r3, [pc, #76]	; (1a004764 <serveInterrupt+0x50>)
1a004718:	5c1b      	ldrb	r3, [r3, r0]
 * @param	pPININT	: The base address of Pin interrupt block
 * @return	PININT states (bit n = high) with a latched rise state detected
 */
STATIC INLINE uint32_t Chip_PININT_GetRiseStates(LPC_PIN_INT_T *pPININT)
{
	return pPININT->RISE;
1a00471a:	4a13      	ldr	r2, [pc, #76]	; (1a004768 <serveInterrupt+0x54>)
1a00471c:	69d2      	ldr	r2, [r2, #28]
   /* If interrupt was because a rising edge */
   if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(irqChannel) ) {
1a00471e:	2401      	movs	r4, #1
1a004720:	4084      	lsls	r4, r0
1a004722:	4214      	tst	r4, r2
1a004724:	d00a      	beq.n	1a00473c <serveInterrupt+0x28>
 * @return	Current timer terminal count value
 * @note	Returns the current timer terminal count.
 */
STATIC INLINE uint32_t Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)
{
	return pTMR->TC;
1a004726:	4a11      	ldr	r2, [pc, #68]	; (1a00476c <serveInterrupt+0x58>)
1a004728:	6892      	ldr	r2, [r2, #8]
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly

      /* Save actual timer count in echoRiseTime */
      ultrasonicSensors[aSensor].echoRiseTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a00472a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
1a00472e:	00db      	lsls	r3, r3, #3
1a004730:	490f      	ldr	r1, [pc, #60]	; (1a004770 <serveInterrupt+0x5c>)
1a004732:	440b      	add	r3, r1
1a004734:	605a      	str	r2, [r3, #4]
 * @param	pins	: Pins with latched states to clear
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearRiseStates(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->RISE = pins;
1a004736:	4b0c      	ldr	r3, [pc, #48]	; (1a004768 <serveInterrupt+0x54>)
1a004738:	61dc      	str	r4, [r3, #28]
1a00473a:	e00f      	b.n	1a00475c <serveInterrupt+0x48>
1a00473c:	4a0b      	ldr	r2, [pc, #44]	; (1a00476c <serveInterrupt+0x58>)
1a00473e:	6891      	ldr	r1, [r2, #8]
   else {
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly
      //TODO echoFallTime may not be necesary

      /* Save actual timer count in echoFallTime */
      ultrasonicSensors[aSensor].echoFallTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a004740:	4d0b      	ldr	r5, [pc, #44]	; (1a004770 <serveInterrupt+0x5c>)
1a004742:	005e      	lsls	r6, r3, #1
1a004744:	18f2      	adds	r2, r6, r3
1a004746:	00d2      	lsls	r2, r2, #3
1a004748:	442a      	add	r2, r5
1a00474a:	6091      	str	r1, [r2, #8]
      /* Compute echo pulse width in timer ticks and save in lastEchoWidth */
      ultrasonicSensors[aSensor].lastEchoWidth = ultrasonicSensors[aSensor].echoFallTime - ultrasonicSensors[aSensor].echoRiseTime;
1a00474c:	6852      	ldr	r2, [r2, #4]
1a00474e:	1a89      	subs	r1, r1, r2
1a004750:	4433      	add	r3, r6
1a004752:	00db      	lsls	r3, r3, #3
1a004754:	442b      	add	r3, r5
1a004756:	60d9      	str	r1, [r3, #12]
 * @param	pins	: Pins with latched states to clear
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearFallStates(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->FALL = pins;
1a004758:	4b03      	ldr	r3, [pc, #12]	; (1a004768 <serveInterrupt+0x54>)
1a00475a:	621c      	str	r4, [r3, #32]
      /* Clear falling edge irq */
      Chip_PININT_ClearFallStates(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
   }

   /* Clear IRQ status */
   clearInterrupt(irqChannel);
1a00475c:	f7ff ffd2 	bl	1a004704 <clearInterrupt>
1a004760:	bd70      	pop	{r4, r5, r6, pc}
1a004762:	bf00      	nop
1a004764:	1a006314 	.word	0x1a006314
1a004768:	40087000 	.word	0x40087000
1a00476c:	40084000 	.word	0x40084000
1a004770:	10000094 	.word	0x10000094

1a004774 <GPIO0_IRQHandler>:
 * @Brief:   GPIO Echo interrupt handler for each sensor
 */
#ifdef SAPI_USE_INTERRUPTS
#ifndef OVERRIDE_SAPI_HCSR04_GPIO_IRQ
void GPIO0_IRQHandler(void)
{
1a004774:	b508      	push	{r3, lr}
   serveInterrupt(0);
1a004776:	2000      	movs	r0, #0
1a004778:	f7ff ffcc 	bl	1a004714 <serveInterrupt>
1a00477c:	bd08      	pop	{r3, pc}
1a00477e:	bf00      	nop

1a004780 <GPIO1_IRQHandler>:
}

void GPIO1_IRQHandler(void)
{
1a004780:	b508      	push	{r3, lr}
   serveInterrupt(1);
1a004782:	2001      	movs	r0, #1
1a004784:	f7ff ffc6 	bl	1a004714 <serveInterrupt>
1a004788:	bd08      	pop	{r3, pc}
1a00478a:	bf00      	nop

1a00478c <GPIO2_IRQHandler>:
}

void GPIO2_IRQHandler(void)
{
1a00478c:	b508      	push	{r3, lr}
   serveInterrupt(2);
1a00478e:	2002      	movs	r0, #2
1a004790:	f7ff ffc0 	bl	1a004714 <serveInterrupt>
1a004794:	bd08      	pop	{r3, pc}
1a004796:	bf00      	nop

1a004798 <__aeabi_drsub>:
1a004798:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
1a00479c:	e002      	b.n	1a0047a4 <__adddf3>
1a00479e:	bf00      	nop

1a0047a0 <__aeabi_dsub>:
1a0047a0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

1a0047a4 <__adddf3>:
1a0047a4:	b530      	push	{r4, r5, lr}
1a0047a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
1a0047aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
1a0047ae:	ea94 0f05 	teq	r4, r5
1a0047b2:	bf08      	it	eq
1a0047b4:	ea90 0f02 	teqeq	r0, r2
1a0047b8:	bf1f      	itttt	ne
1a0047ba:	ea54 0c00 	orrsne.w	ip, r4, r0
1a0047be:	ea55 0c02 	orrsne.w	ip, r5, r2
1a0047c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
1a0047c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a0047ca:	f000 80e2 	beq.w	1a004992 <__adddf3+0x1ee>
1a0047ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
1a0047d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
1a0047d6:	bfb8      	it	lt
1a0047d8:	426d      	neglt	r5, r5
1a0047da:	dd0c      	ble.n	1a0047f6 <__adddf3+0x52>
1a0047dc:	442c      	add	r4, r5
1a0047de:	ea80 0202 	eor.w	r2, r0, r2
1a0047e2:	ea81 0303 	eor.w	r3, r1, r3
1a0047e6:	ea82 0000 	eor.w	r0, r2, r0
1a0047ea:	ea83 0101 	eor.w	r1, r3, r1
1a0047ee:	ea80 0202 	eor.w	r2, r0, r2
1a0047f2:	ea81 0303 	eor.w	r3, r1, r3
1a0047f6:	2d36      	cmp	r5, #54	; 0x36
1a0047f8:	bf88      	it	hi
1a0047fa:	bd30      	pophi	{r4, r5, pc}
1a0047fc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a004800:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a004804:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
1a004808:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
1a00480c:	d002      	beq.n	1a004814 <__adddf3+0x70>
1a00480e:	4240      	negs	r0, r0
1a004810:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a004814:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
1a004818:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a00481c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
1a004820:	d002      	beq.n	1a004828 <__adddf3+0x84>
1a004822:	4252      	negs	r2, r2
1a004824:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a004828:	ea94 0f05 	teq	r4, r5
1a00482c:	f000 80a7 	beq.w	1a00497e <__adddf3+0x1da>
1a004830:	f1a4 0401 	sub.w	r4, r4, #1
1a004834:	f1d5 0e20 	rsbs	lr, r5, #32
1a004838:	db0d      	blt.n	1a004856 <__adddf3+0xb2>
1a00483a:	fa02 fc0e 	lsl.w	ip, r2, lr
1a00483e:	fa22 f205 	lsr.w	r2, r2, r5
1a004842:	1880      	adds	r0, r0, r2
1a004844:	f141 0100 	adc.w	r1, r1, #0
1a004848:	fa03 f20e 	lsl.w	r2, r3, lr
1a00484c:	1880      	adds	r0, r0, r2
1a00484e:	fa43 f305 	asr.w	r3, r3, r5
1a004852:	4159      	adcs	r1, r3
1a004854:	e00e      	b.n	1a004874 <__adddf3+0xd0>
1a004856:	f1a5 0520 	sub.w	r5, r5, #32
1a00485a:	f10e 0e20 	add.w	lr, lr, #32
1a00485e:	2a01      	cmp	r2, #1
1a004860:	fa03 fc0e 	lsl.w	ip, r3, lr
1a004864:	bf28      	it	cs
1a004866:	f04c 0c02 	orrcs.w	ip, ip, #2
1a00486a:	fa43 f305 	asr.w	r3, r3, r5
1a00486e:	18c0      	adds	r0, r0, r3
1a004870:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
1a004874:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a004878:	d507      	bpl.n	1a00488a <__adddf3+0xe6>
1a00487a:	f04f 0e00 	mov.w	lr, #0
1a00487e:	f1dc 0c00 	rsbs	ip, ip, #0
1a004882:	eb7e 0000 	sbcs.w	r0, lr, r0
1a004886:	eb6e 0101 	sbc.w	r1, lr, r1
1a00488a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
1a00488e:	d31b      	bcc.n	1a0048c8 <__adddf3+0x124>
1a004890:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
1a004894:	d30c      	bcc.n	1a0048b0 <__adddf3+0x10c>
1a004896:	0849      	lsrs	r1, r1, #1
1a004898:	ea5f 0030 	movs.w	r0, r0, rrx
1a00489c:	ea4f 0c3c 	mov.w	ip, ip, rrx
1a0048a0:	f104 0401 	add.w	r4, r4, #1
1a0048a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
1a0048a8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
1a0048ac:	f080 809a 	bcs.w	1a0049e4 <__adddf3+0x240>
1a0048b0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
1a0048b4:	bf08      	it	eq
1a0048b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a0048ba:	f150 0000 	adcs.w	r0, r0, #0
1a0048be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a0048c2:	ea41 0105 	orr.w	r1, r1, r5
1a0048c6:	bd30      	pop	{r4, r5, pc}
1a0048c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
1a0048cc:	4140      	adcs	r0, r0
1a0048ce:	eb41 0101 	adc.w	r1, r1, r1
1a0048d2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a0048d6:	f1a4 0401 	sub.w	r4, r4, #1
1a0048da:	d1e9      	bne.n	1a0048b0 <__adddf3+0x10c>
1a0048dc:	f091 0f00 	teq	r1, #0
1a0048e0:	bf04      	itt	eq
1a0048e2:	4601      	moveq	r1, r0
1a0048e4:	2000      	moveq	r0, #0
1a0048e6:	fab1 f381 	clz	r3, r1
1a0048ea:	bf08      	it	eq
1a0048ec:	3320      	addeq	r3, #32
1a0048ee:	f1a3 030b 	sub.w	r3, r3, #11
1a0048f2:	f1b3 0220 	subs.w	r2, r3, #32
1a0048f6:	da0c      	bge.n	1a004912 <__adddf3+0x16e>
1a0048f8:	320c      	adds	r2, #12
1a0048fa:	dd08      	ble.n	1a00490e <__adddf3+0x16a>
1a0048fc:	f102 0c14 	add.w	ip, r2, #20
1a004900:	f1c2 020c 	rsb	r2, r2, #12
1a004904:	fa01 f00c 	lsl.w	r0, r1, ip
1a004908:	fa21 f102 	lsr.w	r1, r1, r2
1a00490c:	e00c      	b.n	1a004928 <__adddf3+0x184>
1a00490e:	f102 0214 	add.w	r2, r2, #20
1a004912:	bfd8      	it	le
1a004914:	f1c2 0c20 	rsble	ip, r2, #32
1a004918:	fa01 f102 	lsl.w	r1, r1, r2
1a00491c:	fa20 fc0c 	lsr.w	ip, r0, ip
1a004920:	bfdc      	itt	le
1a004922:	ea41 010c 	orrle.w	r1, r1, ip
1a004926:	4090      	lslle	r0, r2
1a004928:	1ae4      	subs	r4, r4, r3
1a00492a:	bfa2      	ittt	ge
1a00492c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
1a004930:	4329      	orrge	r1, r5
1a004932:	bd30      	popge	{r4, r5, pc}
1a004934:	ea6f 0404 	mvn.w	r4, r4
1a004938:	3c1f      	subs	r4, #31
1a00493a:	da1c      	bge.n	1a004976 <__adddf3+0x1d2>
1a00493c:	340c      	adds	r4, #12
1a00493e:	dc0e      	bgt.n	1a00495e <__adddf3+0x1ba>
1a004940:	f104 0414 	add.w	r4, r4, #20
1a004944:	f1c4 0220 	rsb	r2, r4, #32
1a004948:	fa20 f004 	lsr.w	r0, r0, r4
1a00494c:	fa01 f302 	lsl.w	r3, r1, r2
1a004950:	ea40 0003 	orr.w	r0, r0, r3
1a004954:	fa21 f304 	lsr.w	r3, r1, r4
1a004958:	ea45 0103 	orr.w	r1, r5, r3
1a00495c:	bd30      	pop	{r4, r5, pc}
1a00495e:	f1c4 040c 	rsb	r4, r4, #12
1a004962:	f1c4 0220 	rsb	r2, r4, #32
1a004966:	fa20 f002 	lsr.w	r0, r0, r2
1a00496a:	fa01 f304 	lsl.w	r3, r1, r4
1a00496e:	ea40 0003 	orr.w	r0, r0, r3
1a004972:	4629      	mov	r1, r5
1a004974:	bd30      	pop	{r4, r5, pc}
1a004976:	fa21 f004 	lsr.w	r0, r1, r4
1a00497a:	4629      	mov	r1, r5
1a00497c:	bd30      	pop	{r4, r5, pc}
1a00497e:	f094 0f00 	teq	r4, #0
1a004982:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
1a004986:	bf06      	itte	eq
1a004988:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
1a00498c:	3401      	addeq	r4, #1
1a00498e:	3d01      	subne	r5, #1
1a004990:	e74e      	b.n	1a004830 <__adddf3+0x8c>
1a004992:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a004996:	bf18      	it	ne
1a004998:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a00499c:	d029      	beq.n	1a0049f2 <__adddf3+0x24e>
1a00499e:	ea94 0f05 	teq	r4, r5
1a0049a2:	bf08      	it	eq
1a0049a4:	ea90 0f02 	teqeq	r0, r2
1a0049a8:	d005      	beq.n	1a0049b6 <__adddf3+0x212>
1a0049aa:	ea54 0c00 	orrs.w	ip, r4, r0
1a0049ae:	bf04      	itt	eq
1a0049b0:	4619      	moveq	r1, r3
1a0049b2:	4610      	moveq	r0, r2
1a0049b4:	bd30      	pop	{r4, r5, pc}
1a0049b6:	ea91 0f03 	teq	r1, r3
1a0049ba:	bf1e      	ittt	ne
1a0049bc:	2100      	movne	r1, #0
1a0049be:	2000      	movne	r0, #0
1a0049c0:	bd30      	popne	{r4, r5, pc}
1a0049c2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
1a0049c6:	d105      	bne.n	1a0049d4 <__adddf3+0x230>
1a0049c8:	0040      	lsls	r0, r0, #1
1a0049ca:	4149      	adcs	r1, r1
1a0049cc:	bf28      	it	cs
1a0049ce:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
1a0049d2:	bd30      	pop	{r4, r5, pc}
1a0049d4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
1a0049d8:	bf3c      	itt	cc
1a0049da:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
1a0049de:	bd30      	popcc	{r4, r5, pc}
1a0049e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a0049e4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
1a0049e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a0049ec:	f04f 0000 	mov.w	r0, #0
1a0049f0:	bd30      	pop	{r4, r5, pc}
1a0049f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a0049f6:	bf1a      	itte	ne
1a0049f8:	4619      	movne	r1, r3
1a0049fa:	4610      	movne	r0, r2
1a0049fc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
1a004a00:	bf1c      	itt	ne
1a004a02:	460b      	movne	r3, r1
1a004a04:	4602      	movne	r2, r0
1a004a06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a004a0a:	bf06      	itte	eq
1a004a0c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
1a004a10:	ea91 0f03 	teqeq	r1, r3
1a004a14:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
1a004a18:	bd30      	pop	{r4, r5, pc}
1a004a1a:	bf00      	nop

1a004a1c <__aeabi_ui2d>:
1a004a1c:	f090 0f00 	teq	r0, #0
1a004a20:	bf04      	itt	eq
1a004a22:	2100      	moveq	r1, #0
1a004a24:	4770      	bxeq	lr
1a004a26:	b530      	push	{r4, r5, lr}
1a004a28:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a004a2c:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a004a30:	f04f 0500 	mov.w	r5, #0
1a004a34:	f04f 0100 	mov.w	r1, #0
1a004a38:	e750      	b.n	1a0048dc <__adddf3+0x138>
1a004a3a:	bf00      	nop

1a004a3c <__aeabi_i2d>:
1a004a3c:	f090 0f00 	teq	r0, #0
1a004a40:	bf04      	itt	eq
1a004a42:	2100      	moveq	r1, #0
1a004a44:	4770      	bxeq	lr
1a004a46:	b530      	push	{r4, r5, lr}
1a004a48:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a004a4c:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a004a50:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
1a004a54:	bf48      	it	mi
1a004a56:	4240      	negmi	r0, r0
1a004a58:	f04f 0100 	mov.w	r1, #0
1a004a5c:	e73e      	b.n	1a0048dc <__adddf3+0x138>
1a004a5e:	bf00      	nop

1a004a60 <__aeabi_f2d>:
1a004a60:	0042      	lsls	r2, r0, #1
1a004a62:	ea4f 01e2 	mov.w	r1, r2, asr #3
1a004a66:	ea4f 0131 	mov.w	r1, r1, rrx
1a004a6a:	ea4f 7002 	mov.w	r0, r2, lsl #28
1a004a6e:	bf1f      	itttt	ne
1a004a70:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
1a004a74:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
1a004a78:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
1a004a7c:	4770      	bxne	lr
1a004a7e:	f092 0f00 	teq	r2, #0
1a004a82:	bf14      	ite	ne
1a004a84:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
1a004a88:	4770      	bxeq	lr
1a004a8a:	b530      	push	{r4, r5, lr}
1a004a8c:	f44f 7460 	mov.w	r4, #896	; 0x380
1a004a90:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a004a94:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a004a98:	e720      	b.n	1a0048dc <__adddf3+0x138>
1a004a9a:	bf00      	nop

1a004a9c <__aeabi_ul2d>:
1a004a9c:	ea50 0201 	orrs.w	r2, r0, r1
1a004aa0:	bf08      	it	eq
1a004aa2:	4770      	bxeq	lr
1a004aa4:	b530      	push	{r4, r5, lr}
1a004aa6:	f04f 0500 	mov.w	r5, #0
1a004aaa:	e00a      	b.n	1a004ac2 <__aeabi_l2d+0x16>

1a004aac <__aeabi_l2d>:
1a004aac:	ea50 0201 	orrs.w	r2, r0, r1
1a004ab0:	bf08      	it	eq
1a004ab2:	4770      	bxeq	lr
1a004ab4:	b530      	push	{r4, r5, lr}
1a004ab6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
1a004aba:	d502      	bpl.n	1a004ac2 <__aeabi_l2d+0x16>
1a004abc:	4240      	negs	r0, r0
1a004abe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a004ac2:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a004ac6:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a004aca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
1a004ace:	f43f aedc 	beq.w	1a00488a <__adddf3+0xe6>
1a004ad2:	f04f 0203 	mov.w	r2, #3
1a004ad6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a004ada:	bf18      	it	ne
1a004adc:	3203      	addne	r2, #3
1a004ade:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a004ae2:	bf18      	it	ne
1a004ae4:	3203      	addne	r2, #3
1a004ae6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
1a004aea:	f1c2 0320 	rsb	r3, r2, #32
1a004aee:	fa00 fc03 	lsl.w	ip, r0, r3
1a004af2:	fa20 f002 	lsr.w	r0, r0, r2
1a004af6:	fa01 fe03 	lsl.w	lr, r1, r3
1a004afa:	ea40 000e 	orr.w	r0, r0, lr
1a004afe:	fa21 f102 	lsr.w	r1, r1, r2
1a004b02:	4414      	add	r4, r2
1a004b04:	e6c1      	b.n	1a00488a <__adddf3+0xe6>
1a004b06:	bf00      	nop

1a004b08 <__aeabi_dmul>:
1a004b08:	b570      	push	{r4, r5, r6, lr}
1a004b0a:	f04f 0cff 	mov.w	ip, #255	; 0xff
1a004b0e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
1a004b12:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
1a004b16:	bf1d      	ittte	ne
1a004b18:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1a004b1c:	ea94 0f0c 	teqne	r4, ip
1a004b20:	ea95 0f0c 	teqne	r5, ip
1a004b24:	f000 f8de 	bleq	1a004ce4 <__aeabi_dmul+0x1dc>
1a004b28:	442c      	add	r4, r5
1a004b2a:	ea81 0603 	eor.w	r6, r1, r3
1a004b2e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
1a004b32:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
1a004b36:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
1a004b3a:	bf18      	it	ne
1a004b3c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
1a004b40:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a004b44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
1a004b48:	d038      	beq.n	1a004bbc <__aeabi_dmul+0xb4>
1a004b4a:	fba0 ce02 	umull	ip, lr, r0, r2
1a004b4e:	f04f 0500 	mov.w	r5, #0
1a004b52:	fbe1 e502 	umlal	lr, r5, r1, r2
1a004b56:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
1a004b5a:	fbe0 e503 	umlal	lr, r5, r0, r3
1a004b5e:	f04f 0600 	mov.w	r6, #0
1a004b62:	fbe1 5603 	umlal	r5, r6, r1, r3
1a004b66:	f09c 0f00 	teq	ip, #0
1a004b6a:	bf18      	it	ne
1a004b6c:	f04e 0e01 	orrne.w	lr, lr, #1
1a004b70:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
1a004b74:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
1a004b78:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
1a004b7c:	d204      	bcs.n	1a004b88 <__aeabi_dmul+0x80>
1a004b7e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
1a004b82:	416d      	adcs	r5, r5
1a004b84:	eb46 0606 	adc.w	r6, r6, r6
1a004b88:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
1a004b8c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
1a004b90:	ea4f 20c5 	mov.w	r0, r5, lsl #11
1a004b94:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
1a004b98:	ea4f 2ece 	mov.w	lr, lr, lsl #11
1a004b9c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
1a004ba0:	bf88      	it	hi
1a004ba2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
1a004ba6:	d81e      	bhi.n	1a004be6 <__aeabi_dmul+0xde>
1a004ba8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
1a004bac:	bf08      	it	eq
1a004bae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
1a004bb2:	f150 0000 	adcs.w	r0, r0, #0
1a004bb6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a004bba:	bd70      	pop	{r4, r5, r6, pc}
1a004bbc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
1a004bc0:	ea46 0101 	orr.w	r1, r6, r1
1a004bc4:	ea40 0002 	orr.w	r0, r0, r2
1a004bc8:	ea81 0103 	eor.w	r1, r1, r3
1a004bcc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
1a004bd0:	bfc2      	ittt	gt
1a004bd2:	ebd4 050c 	rsbsgt	r5, r4, ip
1a004bd6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1a004bda:	bd70      	popgt	{r4, r5, r6, pc}
1a004bdc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a004be0:	f04f 0e00 	mov.w	lr, #0
1a004be4:	3c01      	subs	r4, #1
1a004be6:	f300 80ab 	bgt.w	1a004d40 <__aeabi_dmul+0x238>
1a004bea:	f114 0f36 	cmn.w	r4, #54	; 0x36
1a004bee:	bfde      	ittt	le
1a004bf0:	2000      	movle	r0, #0
1a004bf2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
1a004bf6:	bd70      	pople	{r4, r5, r6, pc}
1a004bf8:	f1c4 0400 	rsb	r4, r4, #0
1a004bfc:	3c20      	subs	r4, #32
1a004bfe:	da35      	bge.n	1a004c6c <__aeabi_dmul+0x164>
1a004c00:	340c      	adds	r4, #12
1a004c02:	dc1b      	bgt.n	1a004c3c <__aeabi_dmul+0x134>
1a004c04:	f104 0414 	add.w	r4, r4, #20
1a004c08:	f1c4 0520 	rsb	r5, r4, #32
1a004c0c:	fa00 f305 	lsl.w	r3, r0, r5
1a004c10:	fa20 f004 	lsr.w	r0, r0, r4
1a004c14:	fa01 f205 	lsl.w	r2, r1, r5
1a004c18:	ea40 0002 	orr.w	r0, r0, r2
1a004c1c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
1a004c20:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a004c24:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
1a004c28:	fa21 f604 	lsr.w	r6, r1, r4
1a004c2c:	eb42 0106 	adc.w	r1, r2, r6
1a004c30:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a004c34:	bf08      	it	eq
1a004c36:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a004c3a:	bd70      	pop	{r4, r5, r6, pc}
1a004c3c:	f1c4 040c 	rsb	r4, r4, #12
1a004c40:	f1c4 0520 	rsb	r5, r4, #32
1a004c44:	fa00 f304 	lsl.w	r3, r0, r4
1a004c48:	fa20 f005 	lsr.w	r0, r0, r5
1a004c4c:	fa01 f204 	lsl.w	r2, r1, r4
1a004c50:	ea40 0002 	orr.w	r0, r0, r2
1a004c54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a004c58:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
1a004c5c:	f141 0100 	adc.w	r1, r1, #0
1a004c60:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a004c64:	bf08      	it	eq
1a004c66:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a004c6a:	bd70      	pop	{r4, r5, r6, pc}
1a004c6c:	f1c4 0520 	rsb	r5, r4, #32
1a004c70:	fa00 f205 	lsl.w	r2, r0, r5
1a004c74:	ea4e 0e02 	orr.w	lr, lr, r2
1a004c78:	fa20 f304 	lsr.w	r3, r0, r4
1a004c7c:	fa01 f205 	lsl.w	r2, r1, r5
1a004c80:	ea43 0302 	orr.w	r3, r3, r2
1a004c84:	fa21 f004 	lsr.w	r0, r1, r4
1a004c88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a004c8c:	fa21 f204 	lsr.w	r2, r1, r4
1a004c90:	ea20 0002 	bic.w	r0, r0, r2
1a004c94:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
1a004c98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a004c9c:	bf08      	it	eq
1a004c9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a004ca2:	bd70      	pop	{r4, r5, r6, pc}
1a004ca4:	f094 0f00 	teq	r4, #0
1a004ca8:	d10f      	bne.n	1a004cca <__aeabi_dmul+0x1c2>
1a004caa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
1a004cae:	0040      	lsls	r0, r0, #1
1a004cb0:	eb41 0101 	adc.w	r1, r1, r1
1a004cb4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a004cb8:	bf08      	it	eq
1a004cba:	3c01      	subeq	r4, #1
1a004cbc:	d0f7      	beq.n	1a004cae <__aeabi_dmul+0x1a6>
1a004cbe:	ea41 0106 	orr.w	r1, r1, r6
1a004cc2:	f095 0f00 	teq	r5, #0
1a004cc6:	bf18      	it	ne
1a004cc8:	4770      	bxne	lr
1a004cca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
1a004cce:	0052      	lsls	r2, r2, #1
1a004cd0:	eb43 0303 	adc.w	r3, r3, r3
1a004cd4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
1a004cd8:	bf08      	it	eq
1a004cda:	3d01      	subeq	r5, #1
1a004cdc:	d0f7      	beq.n	1a004cce <__aeabi_dmul+0x1c6>
1a004cde:	ea43 0306 	orr.w	r3, r3, r6
1a004ce2:	4770      	bx	lr
1a004ce4:	ea94 0f0c 	teq	r4, ip
1a004ce8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1a004cec:	bf18      	it	ne
1a004cee:	ea95 0f0c 	teqne	r5, ip
1a004cf2:	d00c      	beq.n	1a004d0e <__aeabi_dmul+0x206>
1a004cf4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a004cf8:	bf18      	it	ne
1a004cfa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a004cfe:	d1d1      	bne.n	1a004ca4 <__aeabi_dmul+0x19c>
1a004d00:	ea81 0103 	eor.w	r1, r1, r3
1a004d04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a004d08:	f04f 0000 	mov.w	r0, #0
1a004d0c:	bd70      	pop	{r4, r5, r6, pc}
1a004d0e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a004d12:	bf06      	itte	eq
1a004d14:	4610      	moveq	r0, r2
1a004d16:	4619      	moveq	r1, r3
1a004d18:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a004d1c:	d019      	beq.n	1a004d52 <__aeabi_dmul+0x24a>
1a004d1e:	ea94 0f0c 	teq	r4, ip
1a004d22:	d102      	bne.n	1a004d2a <__aeabi_dmul+0x222>
1a004d24:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
1a004d28:	d113      	bne.n	1a004d52 <__aeabi_dmul+0x24a>
1a004d2a:	ea95 0f0c 	teq	r5, ip
1a004d2e:	d105      	bne.n	1a004d3c <__aeabi_dmul+0x234>
1a004d30:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
1a004d34:	bf1c      	itt	ne
1a004d36:	4610      	movne	r0, r2
1a004d38:	4619      	movne	r1, r3
1a004d3a:	d10a      	bne.n	1a004d52 <__aeabi_dmul+0x24a>
1a004d3c:	ea81 0103 	eor.w	r1, r1, r3
1a004d40:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a004d44:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
1a004d48:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a004d4c:	f04f 0000 	mov.w	r0, #0
1a004d50:	bd70      	pop	{r4, r5, r6, pc}
1a004d52:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
1a004d56:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
1a004d5a:	bd70      	pop	{r4, r5, r6, pc}

1a004d5c <__aeabi_ddiv>:
1a004d5c:	b570      	push	{r4, r5, r6, lr}
1a004d5e:	f04f 0cff 	mov.w	ip, #255	; 0xff
1a004d62:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
1a004d66:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
1a004d6a:	bf1d      	ittte	ne
1a004d6c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1a004d70:	ea94 0f0c 	teqne	r4, ip
1a004d74:	ea95 0f0c 	teqne	r5, ip
1a004d78:	f000 f8a7 	bleq	1a004eca <__aeabi_ddiv+0x16e>
1a004d7c:	eba4 0405 	sub.w	r4, r4, r5
1a004d80:	ea81 0e03 	eor.w	lr, r1, r3
1a004d84:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
1a004d88:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a004d8c:	f000 8088 	beq.w	1a004ea0 <__aeabi_ddiv+0x144>
1a004d90:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a004d94:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
1a004d98:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
1a004d9c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
1a004da0:	ea4f 2202 	mov.w	r2, r2, lsl #8
1a004da4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
1a004da8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
1a004dac:	ea4f 2600 	mov.w	r6, r0, lsl #8
1a004db0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
1a004db4:	429d      	cmp	r5, r3
1a004db6:	bf08      	it	eq
1a004db8:	4296      	cmpeq	r6, r2
1a004dba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
1a004dbe:	f504 7440 	add.w	r4, r4, #768	; 0x300
1a004dc2:	d202      	bcs.n	1a004dca <__aeabi_ddiv+0x6e>
1a004dc4:	085b      	lsrs	r3, r3, #1
1a004dc6:	ea4f 0232 	mov.w	r2, r2, rrx
1a004dca:	1ab6      	subs	r6, r6, r2
1a004dcc:	eb65 0503 	sbc.w	r5, r5, r3
1a004dd0:	085b      	lsrs	r3, r3, #1
1a004dd2:	ea4f 0232 	mov.w	r2, r2, rrx
1a004dd6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
1a004dda:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
1a004dde:	ebb6 0e02 	subs.w	lr, r6, r2
1a004de2:	eb75 0e03 	sbcs.w	lr, r5, r3
1a004de6:	bf22      	ittt	cs
1a004de8:	1ab6      	subcs	r6, r6, r2
1a004dea:	4675      	movcs	r5, lr
1a004dec:	ea40 000c 	orrcs.w	r0, r0, ip
1a004df0:	085b      	lsrs	r3, r3, #1
1a004df2:	ea4f 0232 	mov.w	r2, r2, rrx
1a004df6:	ebb6 0e02 	subs.w	lr, r6, r2
1a004dfa:	eb75 0e03 	sbcs.w	lr, r5, r3
1a004dfe:	bf22      	ittt	cs
1a004e00:	1ab6      	subcs	r6, r6, r2
1a004e02:	4675      	movcs	r5, lr
1a004e04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
1a004e08:	085b      	lsrs	r3, r3, #1
1a004e0a:	ea4f 0232 	mov.w	r2, r2, rrx
1a004e0e:	ebb6 0e02 	subs.w	lr, r6, r2
1a004e12:	eb75 0e03 	sbcs.w	lr, r5, r3
1a004e16:	bf22      	ittt	cs
1a004e18:	1ab6      	subcs	r6, r6, r2
1a004e1a:	4675      	movcs	r5, lr
1a004e1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
1a004e20:	085b      	lsrs	r3, r3, #1
1a004e22:	ea4f 0232 	mov.w	r2, r2, rrx
1a004e26:	ebb6 0e02 	subs.w	lr, r6, r2
1a004e2a:	eb75 0e03 	sbcs.w	lr, r5, r3
1a004e2e:	bf22      	ittt	cs
1a004e30:	1ab6      	subcs	r6, r6, r2
1a004e32:	4675      	movcs	r5, lr
1a004e34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
1a004e38:	ea55 0e06 	orrs.w	lr, r5, r6
1a004e3c:	d018      	beq.n	1a004e70 <__aeabi_ddiv+0x114>
1a004e3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
1a004e42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
1a004e46:	ea4f 1606 	mov.w	r6, r6, lsl #4
1a004e4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
1a004e4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
1a004e52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
1a004e56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
1a004e5a:	d1c0      	bne.n	1a004dde <__aeabi_ddiv+0x82>
1a004e5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a004e60:	d10b      	bne.n	1a004e7a <__aeabi_ddiv+0x11e>
1a004e62:	ea41 0100 	orr.w	r1, r1, r0
1a004e66:	f04f 0000 	mov.w	r0, #0
1a004e6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
1a004e6e:	e7b6      	b.n	1a004dde <__aeabi_ddiv+0x82>
1a004e70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a004e74:	bf04      	itt	eq
1a004e76:	4301      	orreq	r1, r0
1a004e78:	2000      	moveq	r0, #0
1a004e7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
1a004e7e:	bf88      	it	hi
1a004e80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
1a004e84:	f63f aeaf 	bhi.w	1a004be6 <__aeabi_dmul+0xde>
1a004e88:	ebb5 0c03 	subs.w	ip, r5, r3
1a004e8c:	bf04      	itt	eq
1a004e8e:	ebb6 0c02 	subseq.w	ip, r6, r2
1a004e92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a004e96:	f150 0000 	adcs.w	r0, r0, #0
1a004e9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a004e9e:	bd70      	pop	{r4, r5, r6, pc}
1a004ea0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
1a004ea4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
1a004ea8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
1a004eac:	bfc2      	ittt	gt
1a004eae:	ebd4 050c 	rsbsgt	r5, r4, ip
1a004eb2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1a004eb6:	bd70      	popgt	{r4, r5, r6, pc}
1a004eb8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a004ebc:	f04f 0e00 	mov.w	lr, #0
1a004ec0:	3c01      	subs	r4, #1
1a004ec2:	e690      	b.n	1a004be6 <__aeabi_dmul+0xde>
1a004ec4:	ea45 0e06 	orr.w	lr, r5, r6
1a004ec8:	e68d      	b.n	1a004be6 <__aeabi_dmul+0xde>
1a004eca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1a004ece:	ea94 0f0c 	teq	r4, ip
1a004ed2:	bf08      	it	eq
1a004ed4:	ea95 0f0c 	teqeq	r5, ip
1a004ed8:	f43f af3b 	beq.w	1a004d52 <__aeabi_dmul+0x24a>
1a004edc:	ea94 0f0c 	teq	r4, ip
1a004ee0:	d10a      	bne.n	1a004ef8 <__aeabi_ddiv+0x19c>
1a004ee2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a004ee6:	f47f af34 	bne.w	1a004d52 <__aeabi_dmul+0x24a>
1a004eea:	ea95 0f0c 	teq	r5, ip
1a004eee:	f47f af25 	bne.w	1a004d3c <__aeabi_dmul+0x234>
1a004ef2:	4610      	mov	r0, r2
1a004ef4:	4619      	mov	r1, r3
1a004ef6:	e72c      	b.n	1a004d52 <__aeabi_dmul+0x24a>
1a004ef8:	ea95 0f0c 	teq	r5, ip
1a004efc:	d106      	bne.n	1a004f0c <__aeabi_ddiv+0x1b0>
1a004efe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
1a004f02:	f43f aefd 	beq.w	1a004d00 <__aeabi_dmul+0x1f8>
1a004f06:	4610      	mov	r0, r2
1a004f08:	4619      	mov	r1, r3
1a004f0a:	e722      	b.n	1a004d52 <__aeabi_dmul+0x24a>
1a004f0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a004f10:	bf18      	it	ne
1a004f12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a004f16:	f47f aec5 	bne.w	1a004ca4 <__aeabi_dmul+0x19c>
1a004f1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
1a004f1e:	f47f af0d 	bne.w	1a004d3c <__aeabi_dmul+0x234>
1a004f22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
1a004f26:	f47f aeeb 	bne.w	1a004d00 <__aeabi_dmul+0x1f8>
1a004f2a:	e712      	b.n	1a004d52 <__aeabi_dmul+0x24a>

1a004f2c <__aeabi_d2f>:
1a004f2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
1a004f30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
1a004f34:	bf24      	itt	cs
1a004f36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
1a004f3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
1a004f3e:	d90d      	bls.n	1a004f5c <__aeabi_d2f+0x30>
1a004f40:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
1a004f44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
1a004f48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
1a004f4c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
1a004f50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
1a004f54:	bf08      	it	eq
1a004f56:	f020 0001 	biceq.w	r0, r0, #1
1a004f5a:	4770      	bx	lr
1a004f5c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
1a004f60:	d121      	bne.n	1a004fa6 <__aeabi_d2f+0x7a>
1a004f62:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
1a004f66:	bfbc      	itt	lt
1a004f68:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
1a004f6c:	4770      	bxlt	lr
1a004f6e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a004f72:	ea4f 5252 	mov.w	r2, r2, lsr #21
1a004f76:	f1c2 0218 	rsb	r2, r2, #24
1a004f7a:	f1c2 0c20 	rsb	ip, r2, #32
1a004f7e:	fa10 f30c 	lsls.w	r3, r0, ip
1a004f82:	fa20 f002 	lsr.w	r0, r0, r2
1a004f86:	bf18      	it	ne
1a004f88:	f040 0001 	orrne.w	r0, r0, #1
1a004f8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
1a004f90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
1a004f94:	fa03 fc0c 	lsl.w	ip, r3, ip
1a004f98:	ea40 000c 	orr.w	r0, r0, ip
1a004f9c:	fa23 f302 	lsr.w	r3, r3, r2
1a004fa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
1a004fa4:	e7cc      	b.n	1a004f40 <__aeabi_d2f+0x14>
1a004fa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
1a004faa:	d107      	bne.n	1a004fbc <__aeabi_d2f+0x90>
1a004fac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
1a004fb0:	bf1e      	ittt	ne
1a004fb2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
1a004fb6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
1a004fba:	4770      	bxne	lr
1a004fbc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
1a004fc0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
1a004fc4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
1a004fc8:	4770      	bx	lr
1a004fca:	bf00      	nop

1a004fcc <__aeabi_uldivmod>:
1a004fcc:	b953      	cbnz	r3, 1a004fe4 <__aeabi_uldivmod+0x18>
1a004fce:	b94a      	cbnz	r2, 1a004fe4 <__aeabi_uldivmod+0x18>
1a004fd0:	2900      	cmp	r1, #0
1a004fd2:	bf08      	it	eq
1a004fd4:	2800      	cmpeq	r0, #0
1a004fd6:	bf1c      	itt	ne
1a004fd8:	f04f 31ff 	movne.w	r1, #4294967295
1a004fdc:	f04f 30ff 	movne.w	r0, #4294967295
1a004fe0:	f000 b83c 	b.w	1a00505c <__aeabi_idiv0>
1a004fe4:	b082      	sub	sp, #8
1a004fe6:	46ec      	mov	ip, sp
1a004fe8:	e92d 5000 	stmdb	sp!, {ip, lr}
1a004fec:	f000 f81e 	bl	1a00502c <__gnu_uldivmod_helper>
1a004ff0:	f8dd e004 	ldr.w	lr, [sp, #4]
1a004ff4:	b002      	add	sp, #8
1a004ff6:	bc0c      	pop	{r2, r3}
1a004ff8:	4770      	bx	lr
1a004ffa:	bf00      	nop

1a004ffc <__gnu_ldivmod_helper>:
1a004ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a005000:	9c06      	ldr	r4, [sp, #24]
1a005002:	4615      	mov	r5, r2
1a005004:	4606      	mov	r6, r0
1a005006:	460f      	mov	r7, r1
1a005008:	4698      	mov	r8, r3
1a00500a:	f000 f829 	bl	1a005060 <__divdi3>
1a00500e:	fb05 f301 	mul.w	r3, r5, r1
1a005012:	fb00 3808 	mla	r8, r0, r8, r3
1a005016:	fba5 2300 	umull	r2, r3, r5, r0
1a00501a:	1ab2      	subs	r2, r6, r2
1a00501c:	4443      	add	r3, r8
1a00501e:	eb67 0303 	sbc.w	r3, r7, r3
1a005022:	e9c4 2300 	strd	r2, r3, [r4]
1a005026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00502a:	bf00      	nop

1a00502c <__gnu_uldivmod_helper>:
1a00502c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a005030:	9c06      	ldr	r4, [sp, #24]
1a005032:	4690      	mov	r8, r2
1a005034:	4606      	mov	r6, r0
1a005036:	460f      	mov	r7, r1
1a005038:	461d      	mov	r5, r3
1a00503a:	f000 f95f 	bl	1a0052fc <__udivdi3>
1a00503e:	fb00 f505 	mul.w	r5, r0, r5
1a005042:	fba0 2308 	umull	r2, r3, r0, r8
1a005046:	fb08 5501 	mla	r5, r8, r1, r5
1a00504a:	1ab2      	subs	r2, r6, r2
1a00504c:	442b      	add	r3, r5
1a00504e:	eb67 0303 	sbc.w	r3, r7, r3
1a005052:	e9c4 2300 	strd	r2, r3, [r4]
1a005056:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00505a:	bf00      	nop

1a00505c <__aeabi_idiv0>:
1a00505c:	4770      	bx	lr
1a00505e:	bf00      	nop

1a005060 <__divdi3>:
1a005060:	2900      	cmp	r1, #0
1a005062:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a005066:	f2c0 80a6 	blt.w	1a0051b6 <__divdi3+0x156>
1a00506a:	2600      	movs	r6, #0
1a00506c:	2b00      	cmp	r3, #0
1a00506e:	f2c0 809c 	blt.w	1a0051aa <__divdi3+0x14a>
1a005072:	4688      	mov	r8, r1
1a005074:	4694      	mov	ip, r2
1a005076:	469e      	mov	lr, r3
1a005078:	4615      	mov	r5, r2
1a00507a:	4604      	mov	r4, r0
1a00507c:	460f      	mov	r7, r1
1a00507e:	2b00      	cmp	r3, #0
1a005080:	d13d      	bne.n	1a0050fe <__divdi3+0x9e>
1a005082:	428a      	cmp	r2, r1
1a005084:	d959      	bls.n	1a00513a <__divdi3+0xda>
1a005086:	fab2 f382 	clz	r3, r2
1a00508a:	b13b      	cbz	r3, 1a00509c <__divdi3+0x3c>
1a00508c:	f1c3 0220 	rsb	r2, r3, #32
1a005090:	409f      	lsls	r7, r3
1a005092:	fa20 f202 	lsr.w	r2, r0, r2
1a005096:	409d      	lsls	r5, r3
1a005098:	4317      	orrs	r7, r2
1a00509a:	409c      	lsls	r4, r3
1a00509c:	0c29      	lsrs	r1, r5, #16
1a00509e:	0c22      	lsrs	r2, r4, #16
1a0050a0:	fbb7 fef1 	udiv	lr, r7, r1
1a0050a4:	b2a8      	uxth	r0, r5
1a0050a6:	fb01 771e 	mls	r7, r1, lr, r7
1a0050aa:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
1a0050ae:	fb00 f30e 	mul.w	r3, r0, lr
1a0050b2:	42bb      	cmp	r3, r7
1a0050b4:	d90a      	bls.n	1a0050cc <__divdi3+0x6c>
1a0050b6:	197f      	adds	r7, r7, r5
1a0050b8:	f10e 32ff 	add.w	r2, lr, #4294967295
1a0050bc:	f080 8105 	bcs.w	1a0052ca <__divdi3+0x26a>
1a0050c0:	42bb      	cmp	r3, r7
1a0050c2:	f240 8102 	bls.w	1a0052ca <__divdi3+0x26a>
1a0050c6:	f1ae 0e02 	sub.w	lr, lr, #2
1a0050ca:	442f      	add	r7, r5
1a0050cc:	1aff      	subs	r7, r7, r3
1a0050ce:	b2a4      	uxth	r4, r4
1a0050d0:	fbb7 f3f1 	udiv	r3, r7, r1
1a0050d4:	fb01 7713 	mls	r7, r1, r3, r7
1a0050d8:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a0050dc:	fb00 f003 	mul.w	r0, r0, r3
1a0050e0:	42b8      	cmp	r0, r7
1a0050e2:	d908      	bls.n	1a0050f6 <__divdi3+0x96>
1a0050e4:	197f      	adds	r7, r7, r5
1a0050e6:	f103 32ff 	add.w	r2, r3, #4294967295
1a0050ea:	f080 80f0 	bcs.w	1a0052ce <__divdi3+0x26e>
1a0050ee:	42b8      	cmp	r0, r7
1a0050f0:	f240 80ed 	bls.w	1a0052ce <__divdi3+0x26e>
1a0050f4:	3b02      	subs	r3, #2
1a0050f6:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
1a0050fa:	2200      	movs	r2, #0
1a0050fc:	e003      	b.n	1a005106 <__divdi3+0xa6>
1a0050fe:	428b      	cmp	r3, r1
1a005100:	d90f      	bls.n	1a005122 <__divdi3+0xc2>
1a005102:	2200      	movs	r2, #0
1a005104:	4613      	mov	r3, r2
1a005106:	1c34      	adds	r4, r6, #0
1a005108:	bf18      	it	ne
1a00510a:	2401      	movne	r4, #1
1a00510c:	4260      	negs	r0, r4
1a00510e:	f04f 0500 	mov.w	r5, #0
1a005112:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
1a005116:	4058      	eors	r0, r3
1a005118:	4051      	eors	r1, r2
1a00511a:	1900      	adds	r0, r0, r4
1a00511c:	4169      	adcs	r1, r5
1a00511e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a005122:	fab3 f283 	clz	r2, r3
1a005126:	2a00      	cmp	r2, #0
1a005128:	f040 8086 	bne.w	1a005238 <__divdi3+0x1d8>
1a00512c:	428b      	cmp	r3, r1
1a00512e:	d302      	bcc.n	1a005136 <__divdi3+0xd6>
1a005130:	4584      	cmp	ip, r0
1a005132:	f200 80db 	bhi.w	1a0052ec <__divdi3+0x28c>
1a005136:	2301      	movs	r3, #1
1a005138:	e7e5      	b.n	1a005106 <__divdi3+0xa6>
1a00513a:	b912      	cbnz	r2, 1a005142 <__divdi3+0xe2>
1a00513c:	2301      	movs	r3, #1
1a00513e:	fbb3 f5f2 	udiv	r5, r3, r2
1a005142:	fab5 f085 	clz	r0, r5
1a005146:	2800      	cmp	r0, #0
1a005148:	d13b      	bne.n	1a0051c2 <__divdi3+0x162>
1a00514a:	1b78      	subs	r0, r7, r5
1a00514c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a005150:	fa1f fc85 	uxth.w	ip, r5
1a005154:	2201      	movs	r2, #1
1a005156:	fbb0 f8fe 	udiv	r8, r0, lr
1a00515a:	0c21      	lsrs	r1, r4, #16
1a00515c:	fb0e 0718 	mls	r7, lr, r8, r0
1a005160:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
1a005164:	fb0c f308 	mul.w	r3, ip, r8
1a005168:	42bb      	cmp	r3, r7
1a00516a:	d907      	bls.n	1a00517c <__divdi3+0x11c>
1a00516c:	197f      	adds	r7, r7, r5
1a00516e:	f108 31ff 	add.w	r1, r8, #4294967295
1a005172:	d202      	bcs.n	1a00517a <__divdi3+0x11a>
1a005174:	42bb      	cmp	r3, r7
1a005176:	f200 80bd 	bhi.w	1a0052f4 <__divdi3+0x294>
1a00517a:	4688      	mov	r8, r1
1a00517c:	1aff      	subs	r7, r7, r3
1a00517e:	b2a4      	uxth	r4, r4
1a005180:	fbb7 f3fe 	udiv	r3, r7, lr
1a005184:	fb0e 7713 	mls	r7, lr, r3, r7
1a005188:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a00518c:	fb0c fc03 	mul.w	ip, ip, r3
1a005190:	45bc      	cmp	ip, r7
1a005192:	d907      	bls.n	1a0051a4 <__divdi3+0x144>
1a005194:	197f      	adds	r7, r7, r5
1a005196:	f103 31ff 	add.w	r1, r3, #4294967295
1a00519a:	d202      	bcs.n	1a0051a2 <__divdi3+0x142>
1a00519c:	45bc      	cmp	ip, r7
1a00519e:	f200 80a7 	bhi.w	1a0052f0 <__divdi3+0x290>
1a0051a2:	460b      	mov	r3, r1
1a0051a4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0051a8:	e7ad      	b.n	1a005106 <__divdi3+0xa6>
1a0051aa:	4252      	negs	r2, r2
1a0051ac:	ea6f 0606 	mvn.w	r6, r6
1a0051b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a0051b4:	e75d      	b.n	1a005072 <__divdi3+0x12>
1a0051b6:	4240      	negs	r0, r0
1a0051b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a0051bc:	f04f 36ff 	mov.w	r6, #4294967295
1a0051c0:	e754      	b.n	1a00506c <__divdi3+0xc>
1a0051c2:	f1c0 0220 	rsb	r2, r0, #32
1a0051c6:	fa24 f102 	lsr.w	r1, r4, r2
1a0051ca:	fa07 f300 	lsl.w	r3, r7, r0
1a0051ce:	4085      	lsls	r5, r0
1a0051d0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0051d4:	40d7      	lsrs	r7, r2
1a0051d6:	4319      	orrs	r1, r3
1a0051d8:	fbb7 f2fe 	udiv	r2, r7, lr
1a0051dc:	0c0b      	lsrs	r3, r1, #16
1a0051de:	fb0e 7712 	mls	r7, lr, r2, r7
1a0051e2:	fa1f fc85 	uxth.w	ip, r5
1a0051e6:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
1a0051ea:	fb0c f702 	mul.w	r7, ip, r2
1a0051ee:	429f      	cmp	r7, r3
1a0051f0:	fa04 f400 	lsl.w	r4, r4, r0
1a0051f4:	d907      	bls.n	1a005206 <__divdi3+0x1a6>
1a0051f6:	195b      	adds	r3, r3, r5
1a0051f8:	f102 30ff 	add.w	r0, r2, #4294967295
1a0051fc:	d274      	bcs.n	1a0052e8 <__divdi3+0x288>
1a0051fe:	429f      	cmp	r7, r3
1a005200:	d972      	bls.n	1a0052e8 <__divdi3+0x288>
1a005202:	3a02      	subs	r2, #2
1a005204:	442b      	add	r3, r5
1a005206:	1bdf      	subs	r7, r3, r7
1a005208:	b289      	uxth	r1, r1
1a00520a:	fbb7 f8fe 	udiv	r8, r7, lr
1a00520e:	fb0e 7318 	mls	r3, lr, r8, r7
1a005212:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a005216:	fb0c f708 	mul.w	r7, ip, r8
1a00521a:	429f      	cmp	r7, r3
1a00521c:	d908      	bls.n	1a005230 <__divdi3+0x1d0>
1a00521e:	195b      	adds	r3, r3, r5
1a005220:	f108 31ff 	add.w	r1, r8, #4294967295
1a005224:	d25c      	bcs.n	1a0052e0 <__divdi3+0x280>
1a005226:	429f      	cmp	r7, r3
1a005228:	d95a      	bls.n	1a0052e0 <__divdi3+0x280>
1a00522a:	f1a8 0802 	sub.w	r8, r8, #2
1a00522e:	442b      	add	r3, r5
1a005230:	1bd8      	subs	r0, r3, r7
1a005232:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
1a005236:	e78e      	b.n	1a005156 <__divdi3+0xf6>
1a005238:	f1c2 0320 	rsb	r3, r2, #32
1a00523c:	fa2c f103 	lsr.w	r1, ip, r3
1a005240:	fa0e fe02 	lsl.w	lr, lr, r2
1a005244:	fa20 f703 	lsr.w	r7, r0, r3
1a005248:	ea41 0e0e 	orr.w	lr, r1, lr
1a00524c:	fa08 f002 	lsl.w	r0, r8, r2
1a005250:	fa28 f103 	lsr.w	r1, r8, r3
1a005254:	ea4f 451e 	mov.w	r5, lr, lsr #16
1a005258:	4338      	orrs	r0, r7
1a00525a:	fbb1 f8f5 	udiv	r8, r1, r5
1a00525e:	0c03      	lsrs	r3, r0, #16
1a005260:	fb05 1118 	mls	r1, r5, r8, r1
1a005264:	fa1f f78e 	uxth.w	r7, lr
1a005268:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a00526c:	fb07 f308 	mul.w	r3, r7, r8
1a005270:	428b      	cmp	r3, r1
1a005272:	fa0c fc02 	lsl.w	ip, ip, r2
1a005276:	d909      	bls.n	1a00528c <__divdi3+0x22c>
1a005278:	eb11 010e 	adds.w	r1, r1, lr
1a00527c:	f108 39ff 	add.w	r9, r8, #4294967295
1a005280:	d230      	bcs.n	1a0052e4 <__divdi3+0x284>
1a005282:	428b      	cmp	r3, r1
1a005284:	d92e      	bls.n	1a0052e4 <__divdi3+0x284>
1a005286:	f1a8 0802 	sub.w	r8, r8, #2
1a00528a:	4471      	add	r1, lr
1a00528c:	1ac9      	subs	r1, r1, r3
1a00528e:	b280      	uxth	r0, r0
1a005290:	fbb1 f3f5 	udiv	r3, r1, r5
1a005294:	fb05 1113 	mls	r1, r5, r3, r1
1a005298:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a00529c:	fb07 f703 	mul.w	r7, r7, r3
1a0052a0:	428f      	cmp	r7, r1
1a0052a2:	d908      	bls.n	1a0052b6 <__divdi3+0x256>
1a0052a4:	eb11 010e 	adds.w	r1, r1, lr
1a0052a8:	f103 30ff 	add.w	r0, r3, #4294967295
1a0052ac:	d216      	bcs.n	1a0052dc <__divdi3+0x27c>
1a0052ae:	428f      	cmp	r7, r1
1a0052b0:	d914      	bls.n	1a0052dc <__divdi3+0x27c>
1a0052b2:	3b02      	subs	r3, #2
1a0052b4:	4471      	add	r1, lr
1a0052b6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0052ba:	1bc9      	subs	r1, r1, r7
1a0052bc:	fba3 890c 	umull	r8, r9, r3, ip
1a0052c0:	4549      	cmp	r1, r9
1a0052c2:	d309      	bcc.n	1a0052d8 <__divdi3+0x278>
1a0052c4:	d005      	beq.n	1a0052d2 <__divdi3+0x272>
1a0052c6:	2200      	movs	r2, #0
1a0052c8:	e71d      	b.n	1a005106 <__divdi3+0xa6>
1a0052ca:	4696      	mov	lr, r2
1a0052cc:	e6fe      	b.n	1a0050cc <__divdi3+0x6c>
1a0052ce:	4613      	mov	r3, r2
1a0052d0:	e711      	b.n	1a0050f6 <__divdi3+0x96>
1a0052d2:	4094      	lsls	r4, r2
1a0052d4:	4544      	cmp	r4, r8
1a0052d6:	d2f6      	bcs.n	1a0052c6 <__divdi3+0x266>
1a0052d8:	3b01      	subs	r3, #1
1a0052da:	e7f4      	b.n	1a0052c6 <__divdi3+0x266>
1a0052dc:	4603      	mov	r3, r0
1a0052de:	e7ea      	b.n	1a0052b6 <__divdi3+0x256>
1a0052e0:	4688      	mov	r8, r1
1a0052e2:	e7a5      	b.n	1a005230 <__divdi3+0x1d0>
1a0052e4:	46c8      	mov	r8, r9
1a0052e6:	e7d1      	b.n	1a00528c <__divdi3+0x22c>
1a0052e8:	4602      	mov	r2, r0
1a0052ea:	e78c      	b.n	1a005206 <__divdi3+0x1a6>
1a0052ec:	4613      	mov	r3, r2
1a0052ee:	e70a      	b.n	1a005106 <__divdi3+0xa6>
1a0052f0:	3b02      	subs	r3, #2
1a0052f2:	e757      	b.n	1a0051a4 <__divdi3+0x144>
1a0052f4:	f1a8 0802 	sub.w	r8, r8, #2
1a0052f8:	442f      	add	r7, r5
1a0052fa:	e73f      	b.n	1a00517c <__divdi3+0x11c>

1a0052fc <__udivdi3>:
1a0052fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a005300:	2b00      	cmp	r3, #0
1a005302:	d144      	bne.n	1a00538e <__udivdi3+0x92>
1a005304:	428a      	cmp	r2, r1
1a005306:	4615      	mov	r5, r2
1a005308:	4604      	mov	r4, r0
1a00530a:	d94f      	bls.n	1a0053ac <__udivdi3+0xb0>
1a00530c:	fab2 f782 	clz	r7, r2
1a005310:	460e      	mov	r6, r1
1a005312:	b14f      	cbz	r7, 1a005328 <__udivdi3+0x2c>
1a005314:	f1c7 0320 	rsb	r3, r7, #32
1a005318:	40b9      	lsls	r1, r7
1a00531a:	fa20 f603 	lsr.w	r6, r0, r3
1a00531e:	fa02 f507 	lsl.w	r5, r2, r7
1a005322:	430e      	orrs	r6, r1
1a005324:	fa00 f407 	lsl.w	r4, r0, r7
1a005328:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a00532c:	0c23      	lsrs	r3, r4, #16
1a00532e:	fbb6 f0fe 	udiv	r0, r6, lr
1a005332:	b2af      	uxth	r7, r5
1a005334:	fb0e 6110 	mls	r1, lr, r0, r6
1a005338:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a00533c:	fb07 f100 	mul.w	r1, r7, r0
1a005340:	4299      	cmp	r1, r3
1a005342:	d909      	bls.n	1a005358 <__udivdi3+0x5c>
1a005344:	195b      	adds	r3, r3, r5
1a005346:	f100 32ff 	add.w	r2, r0, #4294967295
1a00534a:	f080 80ec 	bcs.w	1a005526 <__udivdi3+0x22a>
1a00534e:	4299      	cmp	r1, r3
1a005350:	f240 80e9 	bls.w	1a005526 <__udivdi3+0x22a>
1a005354:	3802      	subs	r0, #2
1a005356:	442b      	add	r3, r5
1a005358:	1a5a      	subs	r2, r3, r1
1a00535a:	b2a4      	uxth	r4, r4
1a00535c:	fbb2 f3fe 	udiv	r3, r2, lr
1a005360:	fb0e 2213 	mls	r2, lr, r3, r2
1a005364:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
1a005368:	fb07 f703 	mul.w	r7, r7, r3
1a00536c:	4297      	cmp	r7, r2
1a00536e:	d908      	bls.n	1a005382 <__udivdi3+0x86>
1a005370:	1952      	adds	r2, r2, r5
1a005372:	f103 31ff 	add.w	r1, r3, #4294967295
1a005376:	f080 80d8 	bcs.w	1a00552a <__udivdi3+0x22e>
1a00537a:	4297      	cmp	r7, r2
1a00537c:	f240 80d5 	bls.w	1a00552a <__udivdi3+0x22e>
1a005380:	3b02      	subs	r3, #2
1a005382:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a005386:	2600      	movs	r6, #0
1a005388:	4631      	mov	r1, r6
1a00538a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00538e:	428b      	cmp	r3, r1
1a005390:	d847      	bhi.n	1a005422 <__udivdi3+0x126>
1a005392:	fab3 f683 	clz	r6, r3
1a005396:	2e00      	cmp	r6, #0
1a005398:	d148      	bne.n	1a00542c <__udivdi3+0x130>
1a00539a:	428b      	cmp	r3, r1
1a00539c:	d302      	bcc.n	1a0053a4 <__udivdi3+0xa8>
1a00539e:	4282      	cmp	r2, r0
1a0053a0:	f200 80cd 	bhi.w	1a00553e <__udivdi3+0x242>
1a0053a4:	2001      	movs	r0, #1
1a0053a6:	4631      	mov	r1, r6
1a0053a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0053ac:	b912      	cbnz	r2, 1a0053b4 <__udivdi3+0xb8>
1a0053ae:	2501      	movs	r5, #1
1a0053b0:	fbb5 f5f2 	udiv	r5, r5, r2
1a0053b4:	fab5 f885 	clz	r8, r5
1a0053b8:	f1b8 0f00 	cmp.w	r8, #0
1a0053bc:	d177      	bne.n	1a0054ae <__udivdi3+0x1b2>
1a0053be:	1b4a      	subs	r2, r1, r5
1a0053c0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0053c4:	b2af      	uxth	r7, r5
1a0053c6:	2601      	movs	r6, #1
1a0053c8:	fbb2 f0fe 	udiv	r0, r2, lr
1a0053cc:	0c23      	lsrs	r3, r4, #16
1a0053ce:	fb0e 2110 	mls	r1, lr, r0, r2
1a0053d2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a0053d6:	fb07 f300 	mul.w	r3, r7, r0
1a0053da:	428b      	cmp	r3, r1
1a0053dc:	d907      	bls.n	1a0053ee <__udivdi3+0xf2>
1a0053de:	1949      	adds	r1, r1, r5
1a0053e0:	f100 32ff 	add.w	r2, r0, #4294967295
1a0053e4:	d202      	bcs.n	1a0053ec <__udivdi3+0xf0>
1a0053e6:	428b      	cmp	r3, r1
1a0053e8:	f200 80ba 	bhi.w	1a005560 <__udivdi3+0x264>
1a0053ec:	4610      	mov	r0, r2
1a0053ee:	1ac9      	subs	r1, r1, r3
1a0053f0:	b2a4      	uxth	r4, r4
1a0053f2:	fbb1 f3fe 	udiv	r3, r1, lr
1a0053f6:	fb0e 1113 	mls	r1, lr, r3, r1
1a0053fa:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
1a0053fe:	fb07 f703 	mul.w	r7, r7, r3
1a005402:	42a7      	cmp	r7, r4
1a005404:	d908      	bls.n	1a005418 <__udivdi3+0x11c>
1a005406:	1964      	adds	r4, r4, r5
1a005408:	f103 32ff 	add.w	r2, r3, #4294967295
1a00540c:	f080 808f 	bcs.w	1a00552e <__udivdi3+0x232>
1a005410:	42a7      	cmp	r7, r4
1a005412:	f240 808c 	bls.w	1a00552e <__udivdi3+0x232>
1a005416:	3b02      	subs	r3, #2
1a005418:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a00541c:	4631      	mov	r1, r6
1a00541e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a005422:	2600      	movs	r6, #0
1a005424:	4630      	mov	r0, r6
1a005426:	4631      	mov	r1, r6
1a005428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00542c:	f1c6 0420 	rsb	r4, r6, #32
1a005430:	fa22 f504 	lsr.w	r5, r2, r4
1a005434:	40b3      	lsls	r3, r6
1a005436:	432b      	orrs	r3, r5
1a005438:	fa20 fc04 	lsr.w	ip, r0, r4
1a00543c:	fa01 f706 	lsl.w	r7, r1, r6
1a005440:	fa21 f504 	lsr.w	r5, r1, r4
1a005444:	ea4f 4e13 	mov.w	lr, r3, lsr #16
1a005448:	ea4c 0707 	orr.w	r7, ip, r7
1a00544c:	fbb5 f8fe 	udiv	r8, r5, lr
1a005450:	0c39      	lsrs	r1, r7, #16
1a005452:	fb0e 5518 	mls	r5, lr, r8, r5
1a005456:	fa1f fc83 	uxth.w	ip, r3
1a00545a:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
1a00545e:	fb0c f108 	mul.w	r1, ip, r8
1a005462:	42a9      	cmp	r1, r5
1a005464:	fa02 f206 	lsl.w	r2, r2, r6
1a005468:	d904      	bls.n	1a005474 <__udivdi3+0x178>
1a00546a:	18ed      	adds	r5, r5, r3
1a00546c:	f108 34ff 	add.w	r4, r8, #4294967295
1a005470:	d367      	bcc.n	1a005542 <__udivdi3+0x246>
1a005472:	46a0      	mov	r8, r4
1a005474:	1a6d      	subs	r5, r5, r1
1a005476:	b2bf      	uxth	r7, r7
1a005478:	fbb5 f4fe 	udiv	r4, r5, lr
1a00547c:	fb0e 5514 	mls	r5, lr, r4, r5
1a005480:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
1a005484:	fb0c fc04 	mul.w	ip, ip, r4
1a005488:	458c      	cmp	ip, r1
1a00548a:	d904      	bls.n	1a005496 <__udivdi3+0x19a>
1a00548c:	18c9      	adds	r1, r1, r3
1a00548e:	f104 35ff 	add.w	r5, r4, #4294967295
1a005492:	d35c      	bcc.n	1a00554e <__udivdi3+0x252>
1a005494:	462c      	mov	r4, r5
1a005496:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
1a00549a:	ebcc 0101 	rsb	r1, ip, r1
1a00549e:	fba4 2302 	umull	r2, r3, r4, r2
1a0054a2:	4299      	cmp	r1, r3
1a0054a4:	d348      	bcc.n	1a005538 <__udivdi3+0x23c>
1a0054a6:	d044      	beq.n	1a005532 <__udivdi3+0x236>
1a0054a8:	4620      	mov	r0, r4
1a0054aa:	2600      	movs	r6, #0
1a0054ac:	e76c      	b.n	1a005388 <__udivdi3+0x8c>
1a0054ae:	f1c8 0420 	rsb	r4, r8, #32
1a0054b2:	fa01 f308 	lsl.w	r3, r1, r8
1a0054b6:	fa05 f508 	lsl.w	r5, r5, r8
1a0054ba:	fa20 f704 	lsr.w	r7, r0, r4
1a0054be:	40e1      	lsrs	r1, r4
1a0054c0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0054c4:	431f      	orrs	r7, r3
1a0054c6:	fbb1 f6fe 	udiv	r6, r1, lr
1a0054ca:	0c3a      	lsrs	r2, r7, #16
1a0054cc:	fb0e 1116 	mls	r1, lr, r6, r1
1a0054d0:	fa1f fc85 	uxth.w	ip, r5
1a0054d4:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
1a0054d8:	fb0c f206 	mul.w	r2, ip, r6
1a0054dc:	429a      	cmp	r2, r3
1a0054de:	fa00 f408 	lsl.w	r4, r0, r8
1a0054e2:	d907      	bls.n	1a0054f4 <__udivdi3+0x1f8>
1a0054e4:	195b      	adds	r3, r3, r5
1a0054e6:	f106 31ff 	add.w	r1, r6, #4294967295
1a0054ea:	d237      	bcs.n	1a00555c <__udivdi3+0x260>
1a0054ec:	429a      	cmp	r2, r3
1a0054ee:	d935      	bls.n	1a00555c <__udivdi3+0x260>
1a0054f0:	3e02      	subs	r6, #2
1a0054f2:	442b      	add	r3, r5
1a0054f4:	1a9b      	subs	r3, r3, r2
1a0054f6:	b2bf      	uxth	r7, r7
1a0054f8:	fbb3 f0fe 	udiv	r0, r3, lr
1a0054fc:	fb0e 3310 	mls	r3, lr, r0, r3
1a005500:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
1a005504:	fb0c f100 	mul.w	r1, ip, r0
1a005508:	4299      	cmp	r1, r3
1a00550a:	d907      	bls.n	1a00551c <__udivdi3+0x220>
1a00550c:	195b      	adds	r3, r3, r5
1a00550e:	f100 32ff 	add.w	r2, r0, #4294967295
1a005512:	d221      	bcs.n	1a005558 <__udivdi3+0x25c>
1a005514:	4299      	cmp	r1, r3
1a005516:	d91f      	bls.n	1a005558 <__udivdi3+0x25c>
1a005518:	3802      	subs	r0, #2
1a00551a:	442b      	add	r3, r5
1a00551c:	1a5a      	subs	r2, r3, r1
1a00551e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
1a005522:	4667      	mov	r7, ip
1a005524:	e750      	b.n	1a0053c8 <__udivdi3+0xcc>
1a005526:	4610      	mov	r0, r2
1a005528:	e716      	b.n	1a005358 <__udivdi3+0x5c>
1a00552a:	460b      	mov	r3, r1
1a00552c:	e729      	b.n	1a005382 <__udivdi3+0x86>
1a00552e:	4613      	mov	r3, r2
1a005530:	e772      	b.n	1a005418 <__udivdi3+0x11c>
1a005532:	40b0      	lsls	r0, r6
1a005534:	4290      	cmp	r0, r2
1a005536:	d2b7      	bcs.n	1a0054a8 <__udivdi3+0x1ac>
1a005538:	1e60      	subs	r0, r4, #1
1a00553a:	2600      	movs	r6, #0
1a00553c:	e724      	b.n	1a005388 <__udivdi3+0x8c>
1a00553e:	4630      	mov	r0, r6
1a005540:	e722      	b.n	1a005388 <__udivdi3+0x8c>
1a005542:	42a9      	cmp	r1, r5
1a005544:	d995      	bls.n	1a005472 <__udivdi3+0x176>
1a005546:	f1a8 0802 	sub.w	r8, r8, #2
1a00554a:	441d      	add	r5, r3
1a00554c:	e792      	b.n	1a005474 <__udivdi3+0x178>
1a00554e:	458c      	cmp	ip, r1
1a005550:	d9a0      	bls.n	1a005494 <__udivdi3+0x198>
1a005552:	3c02      	subs	r4, #2
1a005554:	4419      	add	r1, r3
1a005556:	e79e      	b.n	1a005496 <__udivdi3+0x19a>
1a005558:	4610      	mov	r0, r2
1a00555a:	e7df      	b.n	1a00551c <__udivdi3+0x220>
1a00555c:	460e      	mov	r6, r1
1a00555e:	e7c9      	b.n	1a0054f4 <__udivdi3+0x1f8>
1a005560:	3802      	subs	r0, #2
1a005562:	4429      	add	r1, r5
1a005564:	e743      	b.n	1a0053ee <__udivdi3+0xf2>
1a005566:	bf00      	nop

1a005568 <__libc_init_array>:
1a005568:	b570      	push	{r4, r5, r6, lr}
1a00556a:	4b0e      	ldr	r3, [pc, #56]	; (1a0055a4 <__libc_init_array+0x3c>)
1a00556c:	4c0e      	ldr	r4, [pc, #56]	; (1a0055a8 <__libc_init_array+0x40>)
1a00556e:	1ae4      	subs	r4, r4, r3
1a005570:	10a4      	asrs	r4, r4, #2
1a005572:	2500      	movs	r5, #0
1a005574:	461e      	mov	r6, r3
1a005576:	42a5      	cmp	r5, r4
1a005578:	d004      	beq.n	1a005584 <__libc_init_array+0x1c>
1a00557a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a00557e:	4798      	blx	r3
1a005580:	3501      	adds	r5, #1
1a005582:	e7f8      	b.n	1a005576 <__libc_init_array+0xe>
1a005584:	f7fb fef4 	bl	1a001370 <_init>
1a005588:	4c08      	ldr	r4, [pc, #32]	; (1a0055ac <__libc_init_array+0x44>)
1a00558a:	4b09      	ldr	r3, [pc, #36]	; (1a0055b0 <__libc_init_array+0x48>)
1a00558c:	1ae4      	subs	r4, r4, r3
1a00558e:	10a4      	asrs	r4, r4, #2
1a005590:	2500      	movs	r5, #0
1a005592:	461e      	mov	r6, r3
1a005594:	42a5      	cmp	r5, r4
1a005596:	d004      	beq.n	1a0055a2 <__libc_init_array+0x3a>
1a005598:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a00559c:	4798      	blx	r3
1a00559e:	3501      	adds	r5, #1
1a0055a0:	e7f8      	b.n	1a005594 <__libc_init_array+0x2c>
1a0055a2:	bd70      	pop	{r4, r5, r6, pc}
1a0055a4:	1a0063b0 	.word	0x1a0063b0
1a0055a8:	1a0063b0 	.word	0x1a0063b0
1a0055ac:	1a0063b4 	.word	0x1a0063b4
1a0055b0:	1a0063b0 	.word	0x1a0063b0

1a0055b4 <memcpy>:
1a0055b4:	b510      	push	{r4, lr}
1a0055b6:	1e43      	subs	r3, r0, #1
1a0055b8:	440a      	add	r2, r1
1a0055ba:	4291      	cmp	r1, r2
1a0055bc:	d004      	beq.n	1a0055c8 <memcpy+0x14>
1a0055be:	f811 4b01 	ldrb.w	r4, [r1], #1
1a0055c2:	f803 4f01 	strb.w	r4, [r3, #1]!
1a0055c6:	e7f8      	b.n	1a0055ba <memcpy+0x6>
1a0055c8:	bd10      	pop	{r4, pc}

1a0055ca <memset>:
1a0055ca:	4402      	add	r2, r0
1a0055cc:	4603      	mov	r3, r0
1a0055ce:	4293      	cmp	r3, r2
1a0055d0:	d002      	beq.n	1a0055d8 <memset+0xe>
1a0055d2:	f803 1b01 	strb.w	r1, [r3], #1
1a0055d6:	e7fa      	b.n	1a0055ce <memset+0x4>
1a0055d8:	4770      	bx	lr
	...

1a0055dc <sniprintf>:
1a0055dc:	b40c      	push	{r2, r3}
1a0055de:	b530      	push	{r4, r5, lr}
1a0055e0:	4b16      	ldr	r3, [pc, #88]	; (1a00563c <sniprintf+0x60>)
1a0055e2:	1e0c      	subs	r4, r1, #0
1a0055e4:	b09d      	sub	sp, #116	; 0x74
1a0055e6:	681d      	ldr	r5, [r3, #0]
1a0055e8:	da04      	bge.n	1a0055f4 <sniprintf+0x18>
1a0055ea:	238b      	movs	r3, #139	; 0x8b
1a0055ec:	602b      	str	r3, [r5, #0]
1a0055ee:	f04f 30ff 	mov.w	r0, #4294967295
1a0055f2:	e01e      	b.n	1a005632 <sniprintf+0x56>
1a0055f4:	f44f 7302 	mov.w	r3, #520	; 0x208
1a0055f8:	f8ad 3014 	strh.w	r3, [sp, #20]
1a0055fc:	bf14      	ite	ne
1a0055fe:	f104 33ff 	addne.w	r3, r4, #4294967295
1a005602:	4623      	moveq	r3, r4
1a005604:	9304      	str	r3, [sp, #16]
1a005606:	9307      	str	r3, [sp, #28]
1a005608:	f64f 73ff 	movw	r3, #65535	; 0xffff
1a00560c:	9002      	str	r0, [sp, #8]
1a00560e:	9006      	str	r0, [sp, #24]
1a005610:	f8ad 3016 	strh.w	r3, [sp, #22]
1a005614:	4628      	mov	r0, r5
1a005616:	ab21      	add	r3, sp, #132	; 0x84
1a005618:	a902      	add	r1, sp, #8
1a00561a:	9a20      	ldr	r2, [sp, #128]	; 0x80
1a00561c:	9301      	str	r3, [sp, #4]
1a00561e:	f000 f945 	bl	1a0058ac <_svfiprintf_r>
1a005622:	1c43      	adds	r3, r0, #1
1a005624:	bfbc      	itt	lt
1a005626:	238b      	movlt	r3, #139	; 0x8b
1a005628:	602b      	strlt	r3, [r5, #0]
1a00562a:	b114      	cbz	r4, 1a005632 <sniprintf+0x56>
1a00562c:	9b02      	ldr	r3, [sp, #8]
1a00562e:	2200      	movs	r2, #0
1a005630:	701a      	strb	r2, [r3, #0]
1a005632:	b01d      	add	sp, #116	; 0x74
1a005634:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
1a005638:	b002      	add	sp, #8
1a00563a:	4770      	bx	lr
1a00563c:	1000013c 	.word	0x1000013c

1a005640 <siprintf>:
1a005640:	b40e      	push	{r1, r2, r3}
1a005642:	b500      	push	{lr}
1a005644:	b09c      	sub	sp, #112	; 0x70
1a005646:	f44f 7102 	mov.w	r1, #520	; 0x208
1a00564a:	f8ad 1014 	strh.w	r1, [sp, #20]
1a00564e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
1a005652:	9104      	str	r1, [sp, #16]
1a005654:	9107      	str	r1, [sp, #28]
1a005656:	f64f 71ff 	movw	r1, #65535	; 0xffff
1a00565a:	ab1d      	add	r3, sp, #116	; 0x74
1a00565c:	f8ad 1016 	strh.w	r1, [sp, #22]
1a005660:	4908      	ldr	r1, [pc, #32]	; (1a005684 <siprintf+0x44>)
1a005662:	f853 2b04 	ldr.w	r2, [r3], #4
1a005666:	9002      	str	r0, [sp, #8]
1a005668:	9006      	str	r0, [sp, #24]
1a00566a:	6808      	ldr	r0, [r1, #0]
1a00566c:	9301      	str	r3, [sp, #4]
1a00566e:	a902      	add	r1, sp, #8
1a005670:	f000 f91c 	bl	1a0058ac <_svfiprintf_r>
1a005674:	9b02      	ldr	r3, [sp, #8]
1a005676:	2200      	movs	r2, #0
1a005678:	701a      	strb	r2, [r3, #0]
1a00567a:	b01c      	add	sp, #112	; 0x70
1a00567c:	f85d eb04 	ldr.w	lr, [sp], #4
1a005680:	b003      	add	sp, #12
1a005682:	4770      	bx	lr
1a005684:	1000013c 	.word	0x1000013c

1a005688 <strchr>:
1a005688:	b2c9      	uxtb	r1, r1
1a00568a:	4603      	mov	r3, r0
1a00568c:	f810 2b01 	ldrb.w	r2, [r0], #1
1a005690:	b11a      	cbz	r2, 1a00569a <strchr+0x12>
1a005692:	428a      	cmp	r2, r1
1a005694:	d1f9      	bne.n	1a00568a <strchr+0x2>
1a005696:	4618      	mov	r0, r3
1a005698:	4770      	bx	lr
1a00569a:	2900      	cmp	r1, #0
1a00569c:	bf0c      	ite	eq
1a00569e:	4618      	moveq	r0, r3
1a0056a0:	2000      	movne	r0, #0
1a0056a2:	4770      	bx	lr

1a0056a4 <strcpy>:
1a0056a4:	4603      	mov	r3, r0
1a0056a6:	f811 2b01 	ldrb.w	r2, [r1], #1
1a0056aa:	f803 2b01 	strb.w	r2, [r3], #1
1a0056ae:	2a00      	cmp	r2, #0
1a0056b0:	d1f9      	bne.n	1a0056a6 <strcpy+0x2>
1a0056b2:	4770      	bx	lr

1a0056b4 <strlen>:
1a0056b4:	4603      	mov	r3, r0
1a0056b6:	f813 2b01 	ldrb.w	r2, [r3], #1
1a0056ba:	2a00      	cmp	r2, #0
1a0056bc:	d1fb      	bne.n	1a0056b6 <strlen+0x2>
1a0056be:	1a18      	subs	r0, r3, r0
1a0056c0:	3801      	subs	r0, #1
1a0056c2:	4770      	bx	lr

1a0056c4 <_free_r>:
1a0056c4:	b530      	push	{r4, r5, lr}
1a0056c6:	2900      	cmp	r1, #0
1a0056c8:	d03d      	beq.n	1a005746 <_free_r+0x82>
1a0056ca:	f851 2c04 	ldr.w	r2, [r1, #-4]
1a0056ce:	1f0b      	subs	r3, r1, #4
1a0056d0:	491d      	ldr	r1, [pc, #116]	; (1a005748 <_free_r+0x84>)
1a0056d2:	2a00      	cmp	r2, #0
1a0056d4:	bfb8      	it	lt
1a0056d6:	189b      	addlt	r3, r3, r2
1a0056d8:	680a      	ldr	r2, [r1, #0]
1a0056da:	460c      	mov	r4, r1
1a0056dc:	b912      	cbnz	r2, 1a0056e4 <_free_r+0x20>
1a0056de:	605a      	str	r2, [r3, #4]
1a0056e0:	600b      	str	r3, [r1, #0]
1a0056e2:	bd30      	pop	{r4, r5, pc}
1a0056e4:	4293      	cmp	r3, r2
1a0056e6:	d20d      	bcs.n	1a005704 <_free_r+0x40>
1a0056e8:	6819      	ldr	r1, [r3, #0]
1a0056ea:	1858      	adds	r0, r3, r1
1a0056ec:	4290      	cmp	r0, r2
1a0056ee:	bf01      	itttt	eq
1a0056f0:	585a      	ldreq	r2, [r3, r1]
1a0056f2:	1852      	addeq	r2, r2, r1
1a0056f4:	601a      	streq	r2, [r3, #0]
1a0056f6:	6842      	ldreq	r2, [r0, #4]
1a0056f8:	605a      	str	r2, [r3, #4]
1a0056fa:	6023      	str	r3, [r4, #0]
1a0056fc:	bd30      	pop	{r4, r5, pc}
1a0056fe:	4299      	cmp	r1, r3
1a005700:	d803      	bhi.n	1a00570a <_free_r+0x46>
1a005702:	460a      	mov	r2, r1
1a005704:	6851      	ldr	r1, [r2, #4]
1a005706:	2900      	cmp	r1, #0
1a005708:	d1f9      	bne.n	1a0056fe <_free_r+0x3a>
1a00570a:	6814      	ldr	r4, [r2, #0]
1a00570c:	1915      	adds	r5, r2, r4
1a00570e:	429d      	cmp	r5, r3
1a005710:	d10a      	bne.n	1a005728 <_free_r+0x64>
1a005712:	681b      	ldr	r3, [r3, #0]
1a005714:	4423      	add	r3, r4
1a005716:	18d0      	adds	r0, r2, r3
1a005718:	4288      	cmp	r0, r1
1a00571a:	6013      	str	r3, [r2, #0]
1a00571c:	d113      	bne.n	1a005746 <_free_r+0x82>
1a00571e:	6808      	ldr	r0, [r1, #0]
1a005720:	4403      	add	r3, r0
1a005722:	6013      	str	r3, [r2, #0]
1a005724:	684b      	ldr	r3, [r1, #4]
1a005726:	e00d      	b.n	1a005744 <_free_r+0x80>
1a005728:	d902      	bls.n	1a005730 <_free_r+0x6c>
1a00572a:	230c      	movs	r3, #12
1a00572c:	6003      	str	r3, [r0, #0]
1a00572e:	bd30      	pop	{r4, r5, pc}
1a005730:	681c      	ldr	r4, [r3, #0]
1a005732:	1918      	adds	r0, r3, r4
1a005734:	4288      	cmp	r0, r1
1a005736:	bf04      	itt	eq
1a005738:	6808      	ldreq	r0, [r1, #0]
1a00573a:	6849      	ldreq	r1, [r1, #4]
1a00573c:	6059      	str	r1, [r3, #4]
1a00573e:	bf04      	itt	eq
1a005740:	1900      	addeq	r0, r0, r4
1a005742:	6018      	streq	r0, [r3, #0]
1a005744:	6053      	str	r3, [r2, #4]
1a005746:	bd30      	pop	{r4, r5, pc}
1a005748:	1000504c 	.word	0x1000504c

1a00574c <_malloc_r>:
1a00574c:	b570      	push	{r4, r5, r6, lr}
1a00574e:	1ccc      	adds	r4, r1, #3
1a005750:	f024 0403 	bic.w	r4, r4, #3
1a005754:	3408      	adds	r4, #8
1a005756:	2c0c      	cmp	r4, #12
1a005758:	bf38      	it	cc
1a00575a:	240c      	movcc	r4, #12
1a00575c:	2c00      	cmp	r4, #0
1a00575e:	4606      	mov	r6, r0
1a005760:	da03      	bge.n	1a00576a <_malloc_r+0x1e>
1a005762:	230c      	movs	r3, #12
1a005764:	6033      	str	r3, [r6, #0]
1a005766:	2000      	movs	r0, #0
1a005768:	bd70      	pop	{r4, r5, r6, pc}
1a00576a:	428c      	cmp	r4, r1
1a00576c:	d3f9      	bcc.n	1a005762 <_malloc_r+0x16>
1a00576e:	4a20      	ldr	r2, [pc, #128]	; (1a0057f0 <_malloc_r+0xa4>)
1a005770:	6813      	ldr	r3, [r2, #0]
1a005772:	4610      	mov	r0, r2
1a005774:	4619      	mov	r1, r3
1a005776:	b1a1      	cbz	r1, 1a0057a2 <_malloc_r+0x56>
1a005778:	680a      	ldr	r2, [r1, #0]
1a00577a:	1b12      	subs	r2, r2, r4
1a00577c:	d40e      	bmi.n	1a00579c <_malloc_r+0x50>
1a00577e:	2a0b      	cmp	r2, #11
1a005780:	d903      	bls.n	1a00578a <_malloc_r+0x3e>
1a005782:	600a      	str	r2, [r1, #0]
1a005784:	188b      	adds	r3, r1, r2
1a005786:	508c      	str	r4, [r1, r2]
1a005788:	e01f      	b.n	1a0057ca <_malloc_r+0x7e>
1a00578a:	428b      	cmp	r3, r1
1a00578c:	bf0d      	iteet	eq
1a00578e:	685a      	ldreq	r2, [r3, #4]
1a005790:	684a      	ldrne	r2, [r1, #4]
1a005792:	605a      	strne	r2, [r3, #4]
1a005794:	6002      	streq	r2, [r0, #0]
1a005796:	bf18      	it	ne
1a005798:	460b      	movne	r3, r1
1a00579a:	e016      	b.n	1a0057ca <_malloc_r+0x7e>
1a00579c:	460b      	mov	r3, r1
1a00579e:	6849      	ldr	r1, [r1, #4]
1a0057a0:	e7e9      	b.n	1a005776 <_malloc_r+0x2a>
1a0057a2:	4d14      	ldr	r5, [pc, #80]	; (1a0057f4 <_malloc_r+0xa8>)
1a0057a4:	682b      	ldr	r3, [r5, #0]
1a0057a6:	b91b      	cbnz	r3, 1a0057b0 <_malloc_r+0x64>
1a0057a8:	4630      	mov	r0, r6
1a0057aa:	f7fb fde3 	bl	1a001374 <_sbrk_r>
1a0057ae:	6028      	str	r0, [r5, #0]
1a0057b0:	4630      	mov	r0, r6
1a0057b2:	4621      	mov	r1, r4
1a0057b4:	f7fb fdde 	bl	1a001374 <_sbrk_r>
1a0057b8:	1c42      	adds	r2, r0, #1
1a0057ba:	4603      	mov	r3, r0
1a0057bc:	d0d1      	beq.n	1a005762 <_malloc_r+0x16>
1a0057be:	1cc5      	adds	r5, r0, #3
1a0057c0:	f025 0503 	bic.w	r5, r5, #3
1a0057c4:	4285      	cmp	r5, r0
1a0057c6:	d10a      	bne.n	1a0057de <_malloc_r+0x92>
1a0057c8:	601c      	str	r4, [r3, #0]
1a0057ca:	f103 000b 	add.w	r0, r3, #11
1a0057ce:	1d1a      	adds	r2, r3, #4
1a0057d0:	f020 0007 	bic.w	r0, r0, #7
1a0057d4:	1a82      	subs	r2, r0, r2
1a0057d6:	d00a      	beq.n	1a0057ee <_malloc_r+0xa2>
1a0057d8:	4251      	negs	r1, r2
1a0057da:	5099      	str	r1, [r3, r2]
1a0057dc:	bd70      	pop	{r4, r5, r6, pc}
1a0057de:	4630      	mov	r0, r6
1a0057e0:	1ae9      	subs	r1, r5, r3
1a0057e2:	f7fb fdc7 	bl	1a001374 <_sbrk_r>
1a0057e6:	3001      	adds	r0, #1
1a0057e8:	d0bb      	beq.n	1a005762 <_malloc_r+0x16>
1a0057ea:	462b      	mov	r3, r5
1a0057ec:	e7ec      	b.n	1a0057c8 <_malloc_r+0x7c>
1a0057ee:	bd70      	pop	{r4, r5, r6, pc}
1a0057f0:	1000504c 	.word	0x1000504c
1a0057f4:	10005048 	.word	0x10005048

1a0057f8 <__ssputs_r>:
1a0057f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0057fc:	688e      	ldr	r6, [r1, #8]
1a0057fe:	42b3      	cmp	r3, r6
1a005800:	4682      	mov	sl, r0
1a005802:	460c      	mov	r4, r1
1a005804:	4690      	mov	r8, r2
1a005806:	4699      	mov	r9, r3
1a005808:	d340      	bcc.n	1a00588c <__ssputs_r+0x94>
1a00580a:	898a      	ldrh	r2, [r1, #12]
1a00580c:	f412 6f90 	tst.w	r2, #1152	; 0x480
1a005810:	d03a      	beq.n	1a005888 <__ssputs_r+0x90>
1a005812:	6825      	ldr	r5, [r4, #0]
1a005814:	6909      	ldr	r1, [r1, #16]
1a005816:	1a6f      	subs	r7, r5, r1
1a005818:	6965      	ldr	r5, [r4, #20]
1a00581a:	2302      	movs	r3, #2
1a00581c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
1a005820:	fb95 f5f3 	sdiv	r5, r5, r3
1a005824:	1c7b      	adds	r3, r7, #1
1a005826:	444b      	add	r3, r9
1a005828:	429d      	cmp	r5, r3
1a00582a:	bf38      	it	cc
1a00582c:	461d      	movcc	r5, r3
1a00582e:	0553      	lsls	r3, r2, #21
1a005830:	d50f      	bpl.n	1a005852 <__ssputs_r+0x5a>
1a005832:	4629      	mov	r1, r5
1a005834:	f7ff ff8a 	bl	1a00574c <_malloc_r>
1a005838:	4606      	mov	r6, r0
1a00583a:	b198      	cbz	r0, 1a005864 <__ssputs_r+0x6c>
1a00583c:	6921      	ldr	r1, [r4, #16]
1a00583e:	463a      	mov	r2, r7
1a005840:	f7ff feb8 	bl	1a0055b4 <memcpy>
1a005844:	89a3      	ldrh	r3, [r4, #12]
1a005846:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
1a00584a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00584e:	81a3      	strh	r3, [r4, #12]
1a005850:	e013      	b.n	1a00587a <__ssputs_r+0x82>
1a005852:	462a      	mov	r2, r5
1a005854:	f000 fadc 	bl	1a005e10 <_realloc_r>
1a005858:	4606      	mov	r6, r0
1a00585a:	b970      	cbnz	r0, 1a00587a <__ssputs_r+0x82>
1a00585c:	4650      	mov	r0, sl
1a00585e:	6921      	ldr	r1, [r4, #16]
1a005860:	f7ff ff30 	bl	1a0056c4 <_free_r>
1a005864:	230c      	movs	r3, #12
1a005866:	f8ca 3000 	str.w	r3, [sl]
1a00586a:	89a3      	ldrh	r3, [r4, #12]
1a00586c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a005870:	81a3      	strh	r3, [r4, #12]
1a005872:	f04f 30ff 	mov.w	r0, #4294967295
1a005876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00587a:	6126      	str	r6, [r4, #16]
1a00587c:	6165      	str	r5, [r4, #20]
1a00587e:	443e      	add	r6, r7
1a005880:	1bed      	subs	r5, r5, r7
1a005882:	6026      	str	r6, [r4, #0]
1a005884:	60a5      	str	r5, [r4, #8]
1a005886:	464e      	mov	r6, r9
1a005888:	45b1      	cmp	r9, r6
1a00588a:	d200      	bcs.n	1a00588e <__ssputs_r+0x96>
1a00588c:	464e      	mov	r6, r9
1a00588e:	4632      	mov	r2, r6
1a005890:	6820      	ldr	r0, [r4, #0]
1a005892:	4641      	mov	r1, r8
1a005894:	f000 faa1 	bl	1a005dda <memmove>
1a005898:	68a3      	ldr	r3, [r4, #8]
1a00589a:	1b9b      	subs	r3, r3, r6
1a00589c:	60a3      	str	r3, [r4, #8]
1a00589e:	6823      	ldr	r3, [r4, #0]
1a0058a0:	441e      	add	r6, r3
1a0058a2:	6026      	str	r6, [r4, #0]
1a0058a4:	2000      	movs	r0, #0
1a0058a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

1a0058ac <_svfiprintf_r>:
1a0058ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a0058b0:	b09d      	sub	sp, #116	; 0x74
1a0058b2:	4606      	mov	r6, r0
1a0058b4:	9303      	str	r3, [sp, #12]
1a0058b6:	898b      	ldrh	r3, [r1, #12]
1a0058b8:	061c      	lsls	r4, r3, #24
1a0058ba:	460d      	mov	r5, r1
1a0058bc:	4690      	mov	r8, r2
1a0058be:	d50c      	bpl.n	1a0058da <_svfiprintf_r+0x2e>
1a0058c0:	690b      	ldr	r3, [r1, #16]
1a0058c2:	b953      	cbnz	r3, 1a0058da <_svfiprintf_r+0x2e>
1a0058c4:	2140      	movs	r1, #64	; 0x40
1a0058c6:	f7ff ff41 	bl	1a00574c <_malloc_r>
1a0058ca:	6028      	str	r0, [r5, #0]
1a0058cc:	6128      	str	r0, [r5, #16]
1a0058ce:	b910      	cbnz	r0, 1a0058d6 <_svfiprintf_r+0x2a>
1a0058d0:	230c      	movs	r3, #12
1a0058d2:	6033      	str	r3, [r6, #0]
1a0058d4:	e0cc      	b.n	1a005a70 <_svfiprintf_r+0x1c4>
1a0058d6:	2340      	movs	r3, #64	; 0x40
1a0058d8:	616b      	str	r3, [r5, #20]
1a0058da:	2300      	movs	r3, #0
1a0058dc:	9309      	str	r3, [sp, #36]	; 0x24
1a0058de:	2320      	movs	r3, #32
1a0058e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a0058e4:	2330      	movs	r3, #48	; 0x30
1a0058e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a0058ea:	4643      	mov	r3, r8
1a0058ec:	461c      	mov	r4, r3
1a0058ee:	f813 2b01 	ldrb.w	r2, [r3], #1
1a0058f2:	b91a      	cbnz	r2, 1a0058fc <_svfiprintf_r+0x50>
1a0058f4:	ebb4 0908 	subs.w	r9, r4, r8
1a0058f8:	d00f      	beq.n	1a00591a <_svfiprintf_r+0x6e>
1a0058fa:	e002      	b.n	1a005902 <_svfiprintf_r+0x56>
1a0058fc:	2a25      	cmp	r2, #37	; 0x25
1a0058fe:	d1f5      	bne.n	1a0058ec <_svfiprintf_r+0x40>
1a005900:	e7f8      	b.n	1a0058f4 <_svfiprintf_r+0x48>
1a005902:	4630      	mov	r0, r6
1a005904:	4629      	mov	r1, r5
1a005906:	4642      	mov	r2, r8
1a005908:	464b      	mov	r3, r9
1a00590a:	f7ff ff75 	bl	1a0057f8 <__ssputs_r>
1a00590e:	3001      	adds	r0, #1
1a005910:	f000 80a9 	beq.w	1a005a66 <_svfiprintf_r+0x1ba>
1a005914:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a005916:	444b      	add	r3, r9
1a005918:	9309      	str	r3, [sp, #36]	; 0x24
1a00591a:	7823      	ldrb	r3, [r4, #0]
1a00591c:	2b00      	cmp	r3, #0
1a00591e:	f000 80a2 	beq.w	1a005a66 <_svfiprintf_r+0x1ba>
1a005922:	2300      	movs	r3, #0
1a005924:	f04f 32ff 	mov.w	r2, #4294967295
1a005928:	9304      	str	r3, [sp, #16]
1a00592a:	9307      	str	r3, [sp, #28]
1a00592c:	9205      	str	r2, [sp, #20]
1a00592e:	9306      	str	r3, [sp, #24]
1a005930:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a005934:	931a      	str	r3, [sp, #104]	; 0x68
1a005936:	f104 0801 	add.w	r8, r4, #1
1a00593a:	4644      	mov	r4, r8
1a00593c:	f8df 9148 	ldr.w	r9, [pc, #328]	; 1a005a88 <_svfiprintf_r+0x1dc>
1a005940:	7821      	ldrb	r1, [r4, #0]
1a005942:	4648      	mov	r0, r9
1a005944:	2205      	movs	r2, #5
1a005946:	f000 fa39 	bl	1a005dbc <memchr>
1a00594a:	f108 0801 	add.w	r8, r8, #1
1a00594e:	9b04      	ldr	r3, [sp, #16]
1a005950:	b130      	cbz	r0, 1a005960 <_svfiprintf_r+0xb4>
1a005952:	ebc9 0000 	rsb	r0, r9, r0
1a005956:	2201      	movs	r2, #1
1a005958:	4082      	lsls	r2, r0
1a00595a:	4313      	orrs	r3, r2
1a00595c:	9304      	str	r3, [sp, #16]
1a00595e:	e7ec      	b.n	1a00593a <_svfiprintf_r+0x8e>
1a005960:	06d8      	lsls	r0, r3, #27
1a005962:	bf44      	itt	mi
1a005964:	2220      	movmi	r2, #32
1a005966:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a00596a:	0719      	lsls	r1, r3, #28
1a00596c:	bf44      	itt	mi
1a00596e:	222b      	movmi	r2, #43	; 0x2b
1a005970:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a005974:	7822      	ldrb	r2, [r4, #0]
1a005976:	2a2a      	cmp	r2, #42	; 0x2a
1a005978:	d002      	beq.n	1a005980 <_svfiprintf_r+0xd4>
1a00597a:	9907      	ldr	r1, [sp, #28]
1a00597c:	4623      	mov	r3, r4
1a00597e:	e00e      	b.n	1a00599e <_svfiprintf_r+0xf2>
1a005980:	9a03      	ldr	r2, [sp, #12]
1a005982:	1d11      	adds	r1, r2, #4
1a005984:	6812      	ldr	r2, [r2, #0]
1a005986:	9103      	str	r1, [sp, #12]
1a005988:	2a00      	cmp	r2, #0
1a00598a:	bfbb      	ittet	lt
1a00598c:	4252      	neglt	r2, r2
1a00598e:	f043 0302 	orrlt.w	r3, r3, #2
1a005992:	9207      	strge	r2, [sp, #28]
1a005994:	9207      	strlt	r2, [sp, #28]
1a005996:	bfb8      	it	lt
1a005998:	9304      	strlt	r3, [sp, #16]
1a00599a:	3401      	adds	r4, #1
1a00599c:	e00a      	b.n	1a0059b4 <_svfiprintf_r+0x108>
1a00599e:	461c      	mov	r4, r3
1a0059a0:	3301      	adds	r3, #1
1a0059a2:	7822      	ldrb	r2, [r4, #0]
1a0059a4:	3a30      	subs	r2, #48	; 0x30
1a0059a6:	2a09      	cmp	r2, #9
1a0059a8:	d803      	bhi.n	1a0059b2 <_svfiprintf_r+0x106>
1a0059aa:	200a      	movs	r0, #10
1a0059ac:	fb00 2101 	mla	r1, r0, r1, r2
1a0059b0:	e7f5      	b.n	1a00599e <_svfiprintf_r+0xf2>
1a0059b2:	9107      	str	r1, [sp, #28]
1a0059b4:	7823      	ldrb	r3, [r4, #0]
1a0059b6:	2b2e      	cmp	r3, #46	; 0x2e
1a0059b8:	d11a      	bne.n	1a0059f0 <_svfiprintf_r+0x144>
1a0059ba:	7863      	ldrb	r3, [r4, #1]
1a0059bc:	2b2a      	cmp	r3, #42	; 0x2a
1a0059be:	d10a      	bne.n	1a0059d6 <_svfiprintf_r+0x12a>
1a0059c0:	9b03      	ldr	r3, [sp, #12]
1a0059c2:	1d1a      	adds	r2, r3, #4
1a0059c4:	681b      	ldr	r3, [r3, #0]
1a0059c6:	9203      	str	r2, [sp, #12]
1a0059c8:	2b00      	cmp	r3, #0
1a0059ca:	bfb8      	it	lt
1a0059cc:	f04f 33ff 	movlt.w	r3, #4294967295
1a0059d0:	3402      	adds	r4, #2
1a0059d2:	9305      	str	r3, [sp, #20]
1a0059d4:	e00c      	b.n	1a0059f0 <_svfiprintf_r+0x144>
1a0059d6:	1c61      	adds	r1, r4, #1
1a0059d8:	2200      	movs	r2, #0
1a0059da:	460c      	mov	r4, r1
1a0059dc:	3101      	adds	r1, #1
1a0059de:	7823      	ldrb	r3, [r4, #0]
1a0059e0:	3b30      	subs	r3, #48	; 0x30
1a0059e2:	2b09      	cmp	r3, #9
1a0059e4:	d803      	bhi.n	1a0059ee <_svfiprintf_r+0x142>
1a0059e6:	200a      	movs	r0, #10
1a0059e8:	fb00 3202 	mla	r2, r0, r2, r3
1a0059ec:	e7f5      	b.n	1a0059da <_svfiprintf_r+0x12e>
1a0059ee:	9205      	str	r2, [sp, #20]
1a0059f0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 1a005a8c <_svfiprintf_r+0x1e0>
1a0059f4:	7821      	ldrb	r1, [r4, #0]
1a0059f6:	4640      	mov	r0, r8
1a0059f8:	2203      	movs	r2, #3
1a0059fa:	f000 f9df 	bl	1a005dbc <memchr>
1a0059fe:	b138      	cbz	r0, 1a005a10 <_svfiprintf_r+0x164>
1a005a00:	9a04      	ldr	r2, [sp, #16]
1a005a02:	ebc8 0000 	rsb	r0, r8, r0
1a005a06:	2340      	movs	r3, #64	; 0x40
1a005a08:	4083      	lsls	r3, r0
1a005a0a:	4313      	orrs	r3, r2
1a005a0c:	9304      	str	r3, [sp, #16]
1a005a0e:	3401      	adds	r4, #1
1a005a10:	7821      	ldrb	r1, [r4, #0]
1a005a12:	481a      	ldr	r0, [pc, #104]	; (1a005a7c <_svfiprintf_r+0x1d0>)
1a005a14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a005a18:	2206      	movs	r2, #6
1a005a1a:	f104 0801 	add.w	r8, r4, #1
1a005a1e:	f000 f9cd 	bl	1a005dbc <memchr>
1a005a22:	b188      	cbz	r0, 1a005a48 <_svfiprintf_r+0x19c>
1a005a24:	4b16      	ldr	r3, [pc, #88]	; (1a005a80 <_svfiprintf_r+0x1d4>)
1a005a26:	b933      	cbnz	r3, 1a005a36 <_svfiprintf_r+0x18a>
1a005a28:	9b03      	ldr	r3, [sp, #12]
1a005a2a:	3307      	adds	r3, #7
1a005a2c:	f023 0307 	bic.w	r3, r3, #7
1a005a30:	3308      	adds	r3, #8
1a005a32:	9303      	str	r3, [sp, #12]
1a005a34:	e013      	b.n	1a005a5e <_svfiprintf_r+0x1b2>
1a005a36:	ab03      	add	r3, sp, #12
1a005a38:	9300      	str	r3, [sp, #0]
1a005a3a:	4630      	mov	r0, r6
1a005a3c:	a904      	add	r1, sp, #16
1a005a3e:	462a      	mov	r2, r5
1a005a40:	4b10      	ldr	r3, [pc, #64]	; (1a005a84 <_svfiprintf_r+0x1d8>)
1a005a42:	f3af 8000 	nop.w
1a005a46:	e007      	b.n	1a005a58 <_svfiprintf_r+0x1ac>
1a005a48:	ab03      	add	r3, sp, #12
1a005a4a:	9300      	str	r3, [sp, #0]
1a005a4c:	4630      	mov	r0, r6
1a005a4e:	a904      	add	r1, sp, #16
1a005a50:	462a      	mov	r2, r5
1a005a52:	4b0c      	ldr	r3, [pc, #48]	; (1a005a84 <_svfiprintf_r+0x1d8>)
1a005a54:	f000 f892 	bl	1a005b7c <_printf_i>
1a005a58:	1c42      	adds	r2, r0, #1
1a005a5a:	4607      	mov	r7, r0
1a005a5c:	d003      	beq.n	1a005a66 <_svfiprintf_r+0x1ba>
1a005a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a005a60:	443b      	add	r3, r7
1a005a62:	9309      	str	r3, [sp, #36]	; 0x24
1a005a64:	e741      	b.n	1a0058ea <_svfiprintf_r+0x3e>
1a005a66:	89ab      	ldrh	r3, [r5, #12]
1a005a68:	065b      	lsls	r3, r3, #25
1a005a6a:	d401      	bmi.n	1a005a70 <_svfiprintf_r+0x1c4>
1a005a6c:	9809      	ldr	r0, [sp, #36]	; 0x24
1a005a6e:	e001      	b.n	1a005a74 <_svfiprintf_r+0x1c8>
1a005a70:	f04f 30ff 	mov.w	r0, #4294967295
1a005a74:	b01d      	add	sp, #116	; 0x74
1a005a76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a005a7a:	bf00      	nop
1a005a7c:	1a006384 	.word	0x1a006384
1a005a80:	00000000 	.word	0x00000000
1a005a84:	1a0057f9 	.word	0x1a0057f9
1a005a88:	1a00637a 	.word	0x1a00637a
1a005a8c:	1a006380 	.word	0x1a006380

1a005a90 <_printf_common>:
1a005a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a005a94:	4691      	mov	r9, r2
1a005a96:	461f      	mov	r7, r3
1a005a98:	688a      	ldr	r2, [r1, #8]
1a005a9a:	690b      	ldr	r3, [r1, #16]
1a005a9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a005aa0:	4293      	cmp	r3, r2
1a005aa2:	bfb8      	it	lt
1a005aa4:	4613      	movlt	r3, r2
1a005aa6:	f8c9 3000 	str.w	r3, [r9]
1a005aaa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a005aae:	4606      	mov	r6, r0
1a005ab0:	460c      	mov	r4, r1
1a005ab2:	b112      	cbz	r2, 1a005aba <_printf_common+0x2a>
1a005ab4:	3301      	adds	r3, #1
1a005ab6:	f8c9 3000 	str.w	r3, [r9]
1a005aba:	6823      	ldr	r3, [r4, #0]
1a005abc:	0699      	lsls	r1, r3, #26
1a005abe:	bf42      	ittt	mi
1a005ac0:	f8d9 3000 	ldrmi.w	r3, [r9]
1a005ac4:	3302      	addmi	r3, #2
1a005ac6:	f8c9 3000 	strmi.w	r3, [r9]
1a005aca:	6825      	ldr	r5, [r4, #0]
1a005acc:	f015 0506 	ands.w	r5, r5, #6
1a005ad0:	d01c      	beq.n	1a005b0c <_printf_common+0x7c>
1a005ad2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a005ad6:	6822      	ldr	r2, [r4, #0]
1a005ad8:	3300      	adds	r3, #0
1a005ada:	bf18      	it	ne
1a005adc:	2301      	movne	r3, #1
1a005ade:	0692      	lsls	r2, r2, #26
1a005ae0:	d51f      	bpl.n	1a005b22 <_printf_common+0x92>
1a005ae2:	18e1      	adds	r1, r4, r3
1a005ae4:	1c5a      	adds	r2, r3, #1
1a005ae6:	2030      	movs	r0, #48	; 0x30
1a005ae8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a005aec:	4422      	add	r2, r4
1a005aee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a005af2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a005af6:	3302      	adds	r3, #2
1a005af8:	e013      	b.n	1a005b22 <_printf_common+0x92>
1a005afa:	4630      	mov	r0, r6
1a005afc:	4639      	mov	r1, r7
1a005afe:	f104 0219 	add.w	r2, r4, #25
1a005b02:	2301      	movs	r3, #1
1a005b04:	47c0      	blx	r8
1a005b06:	3001      	adds	r0, #1
1a005b08:	d007      	beq.n	1a005b1a <_printf_common+0x8a>
1a005b0a:	3501      	adds	r5, #1
1a005b0c:	68e3      	ldr	r3, [r4, #12]
1a005b0e:	f8d9 2000 	ldr.w	r2, [r9]
1a005b12:	1a9b      	subs	r3, r3, r2
1a005b14:	429d      	cmp	r5, r3
1a005b16:	dbf0      	blt.n	1a005afa <_printf_common+0x6a>
1a005b18:	e7db      	b.n	1a005ad2 <_printf_common+0x42>
1a005b1a:	f04f 30ff 	mov.w	r0, #4294967295
1a005b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a005b22:	4630      	mov	r0, r6
1a005b24:	4639      	mov	r1, r7
1a005b26:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a005b2a:	47c0      	blx	r8
1a005b2c:	3001      	adds	r0, #1
1a005b2e:	d0f4      	beq.n	1a005b1a <_printf_common+0x8a>
1a005b30:	6822      	ldr	r2, [r4, #0]
1a005b32:	f8d9 5000 	ldr.w	r5, [r9]
1a005b36:	68e3      	ldr	r3, [r4, #12]
1a005b38:	f002 0206 	and.w	r2, r2, #6
1a005b3c:	2a04      	cmp	r2, #4
1a005b3e:	bf08      	it	eq
1a005b40:	1b5d      	subeq	r5, r3, r5
1a005b42:	6922      	ldr	r2, [r4, #16]
1a005b44:	68a3      	ldr	r3, [r4, #8]
1a005b46:	bf0c      	ite	eq
1a005b48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a005b4c:	2500      	movne	r5, #0
1a005b4e:	4293      	cmp	r3, r2
1a005b50:	bfc4      	itt	gt
1a005b52:	1a9b      	subgt	r3, r3, r2
1a005b54:	18ed      	addgt	r5, r5, r3
1a005b56:	f04f 0900 	mov.w	r9, #0
1a005b5a:	45a9      	cmp	r9, r5
1a005b5c:	da0a      	bge.n	1a005b74 <_printf_common+0xe4>
1a005b5e:	4630      	mov	r0, r6
1a005b60:	4639      	mov	r1, r7
1a005b62:	f104 021a 	add.w	r2, r4, #26
1a005b66:	2301      	movs	r3, #1
1a005b68:	47c0      	blx	r8
1a005b6a:	3001      	adds	r0, #1
1a005b6c:	d0d5      	beq.n	1a005b1a <_printf_common+0x8a>
1a005b6e:	f109 0901 	add.w	r9, r9, #1
1a005b72:	e7f2      	b.n	1a005b5a <_printf_common+0xca>
1a005b74:	2000      	movs	r0, #0
1a005b76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

1a005b7c <_printf_i>:
1a005b7c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
1a005b80:	460c      	mov	r4, r1
1a005b82:	4617      	mov	r7, r2
1a005b84:	7e22      	ldrb	r2, [r4, #24]
1a005b86:	2a6e      	cmp	r2, #110	; 0x6e
1a005b88:	4698      	mov	r8, r3
1a005b8a:	4606      	mov	r6, r0
1a005b8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a005b8e:	f101 0143 	add.w	r1, r1, #67	; 0x43
1a005b92:	f000 80af 	beq.w	1a005cf4 <_printf_i+0x178>
1a005b96:	d812      	bhi.n	1a005bbe <_printf_i+0x42>
1a005b98:	2a63      	cmp	r2, #99	; 0x63
1a005b9a:	d023      	beq.n	1a005be4 <_printf_i+0x68>
1a005b9c:	d80a      	bhi.n	1a005bb4 <_printf_i+0x38>
1a005b9e:	2a00      	cmp	r2, #0
1a005ba0:	f000 80bc 	beq.w	1a005d1c <_printf_i+0x1a0>
1a005ba4:	2a58      	cmp	r2, #88	; 0x58
1a005ba6:	f040 80cb 	bne.w	1a005d40 <_printf_i+0x1c4>
1a005baa:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a005bae:	f8df e204 	ldr.w	lr, [pc, #516]	; 1a005db4 <_printf_i+0x238>
1a005bb2:	e057      	b.n	1a005c64 <_printf_i+0xe8>
1a005bb4:	2a64      	cmp	r2, #100	; 0x64
1a005bb6:	d01e      	beq.n	1a005bf6 <_printf_i+0x7a>
1a005bb8:	2a69      	cmp	r2, #105	; 0x69
1a005bba:	d01c      	beq.n	1a005bf6 <_printf_i+0x7a>
1a005bbc:	e0c0      	b.n	1a005d40 <_printf_i+0x1c4>
1a005bbe:	2a73      	cmp	r2, #115	; 0x73
1a005bc0:	f000 80b0 	beq.w	1a005d24 <_printf_i+0x1a8>
1a005bc4:	d809      	bhi.n	1a005bda <_printf_i+0x5e>
1a005bc6:	2a6f      	cmp	r2, #111	; 0x6f
1a005bc8:	d02e      	beq.n	1a005c28 <_printf_i+0xac>
1a005bca:	2a70      	cmp	r2, #112	; 0x70
1a005bcc:	f040 80b8 	bne.w	1a005d40 <_printf_i+0x1c4>
1a005bd0:	6822      	ldr	r2, [r4, #0]
1a005bd2:	f042 0220 	orr.w	r2, r2, #32
1a005bd6:	6022      	str	r2, [r4, #0]
1a005bd8:	e03f      	b.n	1a005c5a <_printf_i+0xde>
1a005bda:	2a75      	cmp	r2, #117	; 0x75
1a005bdc:	d024      	beq.n	1a005c28 <_printf_i+0xac>
1a005bde:	2a78      	cmp	r2, #120	; 0x78
1a005be0:	d03b      	beq.n	1a005c5a <_printf_i+0xde>
1a005be2:	e0ad      	b.n	1a005d40 <_printf_i+0x1c4>
1a005be4:	681a      	ldr	r2, [r3, #0]
1a005be6:	1d11      	adds	r1, r2, #4
1a005be8:	6019      	str	r1, [r3, #0]
1a005bea:	6813      	ldr	r3, [r2, #0]
1a005bec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a005bf0:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a005bf4:	e0a8      	b.n	1a005d48 <_printf_i+0x1cc>
1a005bf6:	6820      	ldr	r0, [r4, #0]
1a005bf8:	681a      	ldr	r2, [r3, #0]
1a005bfa:	f010 0f80 	tst.w	r0, #128	; 0x80
1a005bfe:	d002      	beq.n	1a005c06 <_printf_i+0x8a>
1a005c00:	1d10      	adds	r0, r2, #4
1a005c02:	6018      	str	r0, [r3, #0]
1a005c04:	e008      	b.n	1a005c18 <_printf_i+0x9c>
1a005c06:	f010 0f40 	tst.w	r0, #64	; 0x40
1a005c0a:	f102 0004 	add.w	r0, r2, #4
1a005c0e:	6018      	str	r0, [r3, #0]
1a005c10:	d002      	beq.n	1a005c18 <_printf_i+0x9c>
1a005c12:	f9b2 3000 	ldrsh.w	r3, [r2]
1a005c16:	e000      	b.n	1a005c1a <_printf_i+0x9e>
1a005c18:	6813      	ldr	r3, [r2, #0]
1a005c1a:	2b00      	cmp	r3, #0
1a005c1c:	da3e      	bge.n	1a005c9c <_printf_i+0x120>
1a005c1e:	222d      	movs	r2, #45	; 0x2d
1a005c20:	425b      	negs	r3, r3
1a005c22:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
1a005c26:	e039      	b.n	1a005c9c <_printf_i+0x120>
1a005c28:	6820      	ldr	r0, [r4, #0]
1a005c2a:	681a      	ldr	r2, [r3, #0]
1a005c2c:	f010 0f80 	tst.w	r0, #128	; 0x80
1a005c30:	d002      	beq.n	1a005c38 <_printf_i+0xbc>
1a005c32:	1d10      	adds	r0, r2, #4
1a005c34:	6018      	str	r0, [r3, #0]
1a005c36:	e007      	b.n	1a005c48 <_printf_i+0xcc>
1a005c38:	f010 0f40 	tst.w	r0, #64	; 0x40
1a005c3c:	f102 0004 	add.w	r0, r2, #4
1a005c40:	6018      	str	r0, [r3, #0]
1a005c42:	d001      	beq.n	1a005c48 <_printf_i+0xcc>
1a005c44:	8813      	ldrh	r3, [r2, #0]
1a005c46:	e000      	b.n	1a005c4a <_printf_i+0xce>
1a005c48:	6813      	ldr	r3, [r2, #0]
1a005c4a:	7e22      	ldrb	r2, [r4, #24]
1a005c4c:	f8df e164 	ldr.w	lr, [pc, #356]	; 1a005db4 <_printf_i+0x238>
1a005c50:	2a6f      	cmp	r2, #111	; 0x6f
1a005c52:	bf0c      	ite	eq
1a005c54:	2208      	moveq	r2, #8
1a005c56:	220a      	movne	r2, #10
1a005c58:	e01c      	b.n	1a005c94 <_printf_i+0x118>
1a005c5a:	2278      	movs	r2, #120	; 0x78
1a005c5c:	f8df e158 	ldr.w	lr, [pc, #344]	; 1a005db8 <_printf_i+0x23c>
1a005c60:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a005c64:	6822      	ldr	r2, [r4, #0]
1a005c66:	6818      	ldr	r0, [r3, #0]
1a005c68:	f012 0f80 	tst.w	r2, #128	; 0x80
1a005c6c:	f100 0504 	add.w	r5, r0, #4
1a005c70:	601d      	str	r5, [r3, #0]
1a005c72:	d103      	bne.n	1a005c7c <_printf_i+0x100>
1a005c74:	0655      	lsls	r5, r2, #25
1a005c76:	d501      	bpl.n	1a005c7c <_printf_i+0x100>
1a005c78:	8803      	ldrh	r3, [r0, #0]
1a005c7a:	e000      	b.n	1a005c7e <_printf_i+0x102>
1a005c7c:	6803      	ldr	r3, [r0, #0]
1a005c7e:	07d0      	lsls	r0, r2, #31
1a005c80:	bf44      	itt	mi
1a005c82:	f042 0220 	orrmi.w	r2, r2, #32
1a005c86:	6022      	strmi	r2, [r4, #0]
1a005c88:	b91b      	cbnz	r3, 1a005c92 <_printf_i+0x116>
1a005c8a:	6822      	ldr	r2, [r4, #0]
1a005c8c:	f022 0220 	bic.w	r2, r2, #32
1a005c90:	6022      	str	r2, [r4, #0]
1a005c92:	2210      	movs	r2, #16
1a005c94:	2000      	movs	r0, #0
1a005c96:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
1a005c9a:	e002      	b.n	1a005ca2 <_printf_i+0x126>
1a005c9c:	f8df e114 	ldr.w	lr, [pc, #276]	; 1a005db4 <_printf_i+0x238>
1a005ca0:	220a      	movs	r2, #10
1a005ca2:	6865      	ldr	r5, [r4, #4]
1a005ca4:	60a5      	str	r5, [r4, #8]
1a005ca6:	2d00      	cmp	r5, #0
1a005ca8:	bfa2      	ittt	ge
1a005caa:	6820      	ldrge	r0, [r4, #0]
1a005cac:	f020 0004 	bicge.w	r0, r0, #4
1a005cb0:	6020      	strge	r0, [r4, #0]
1a005cb2:	b903      	cbnz	r3, 1a005cb6 <_printf_i+0x13a>
1a005cb4:	b165      	cbz	r5, 1a005cd0 <_printf_i+0x154>
1a005cb6:	460d      	mov	r5, r1
1a005cb8:	fbb3 f0f2 	udiv	r0, r3, r2
1a005cbc:	fb02 3310 	mls	r3, r2, r0, r3
1a005cc0:	f81e 3003 	ldrb.w	r3, [lr, r3]
1a005cc4:	f805 3d01 	strb.w	r3, [r5, #-1]!
1a005cc8:	4603      	mov	r3, r0
1a005cca:	2800      	cmp	r0, #0
1a005ccc:	d1f4      	bne.n	1a005cb8 <_printf_i+0x13c>
1a005cce:	e000      	b.n	1a005cd2 <_printf_i+0x156>
1a005cd0:	460d      	mov	r5, r1
1a005cd2:	2a08      	cmp	r2, #8
1a005cd4:	d10b      	bne.n	1a005cee <_printf_i+0x172>
1a005cd6:	6823      	ldr	r3, [r4, #0]
1a005cd8:	07da      	lsls	r2, r3, #31
1a005cda:	d508      	bpl.n	1a005cee <_printf_i+0x172>
1a005cdc:	6923      	ldr	r3, [r4, #16]
1a005cde:	6862      	ldr	r2, [r4, #4]
1a005ce0:	429a      	cmp	r2, r3
1a005ce2:	bfde      	ittt	le
1a005ce4:	2330      	movle	r3, #48	; 0x30
1a005ce6:	f805 3c01 	strble.w	r3, [r5, #-1]
1a005cea:	f105 35ff 	addle.w	r5, r5, #4294967295
1a005cee:	1b49      	subs	r1, r1, r5
1a005cf0:	6121      	str	r1, [r4, #16]
1a005cf2:	e02e      	b.n	1a005d52 <_printf_i+0x1d6>
1a005cf4:	6825      	ldr	r5, [r4, #0]
1a005cf6:	681a      	ldr	r2, [r3, #0]
1a005cf8:	6960      	ldr	r0, [r4, #20]
1a005cfa:	f015 0f80 	tst.w	r5, #128	; 0x80
1a005cfe:	d003      	beq.n	1a005d08 <_printf_i+0x18c>
1a005d00:	1d15      	adds	r5, r2, #4
1a005d02:	601d      	str	r5, [r3, #0]
1a005d04:	6813      	ldr	r3, [r2, #0]
1a005d06:	e008      	b.n	1a005d1a <_printf_i+0x19e>
1a005d08:	f015 0f40 	tst.w	r5, #64	; 0x40
1a005d0c:	f102 0504 	add.w	r5, r2, #4
1a005d10:	601d      	str	r5, [r3, #0]
1a005d12:	6813      	ldr	r3, [r2, #0]
1a005d14:	d001      	beq.n	1a005d1a <_printf_i+0x19e>
1a005d16:	8018      	strh	r0, [r3, #0]
1a005d18:	e000      	b.n	1a005d1c <_printf_i+0x1a0>
1a005d1a:	6018      	str	r0, [r3, #0]
1a005d1c:	2300      	movs	r3, #0
1a005d1e:	6123      	str	r3, [r4, #16]
1a005d20:	460d      	mov	r5, r1
1a005d22:	e016      	b.n	1a005d52 <_printf_i+0x1d6>
1a005d24:	681a      	ldr	r2, [r3, #0]
1a005d26:	1d11      	adds	r1, r2, #4
1a005d28:	6019      	str	r1, [r3, #0]
1a005d2a:	6815      	ldr	r5, [r2, #0]
1a005d2c:	6862      	ldr	r2, [r4, #4]
1a005d2e:	4628      	mov	r0, r5
1a005d30:	2100      	movs	r1, #0
1a005d32:	f000 f843 	bl	1a005dbc <memchr>
1a005d36:	b108      	cbz	r0, 1a005d3c <_printf_i+0x1c0>
1a005d38:	1b40      	subs	r0, r0, r5
1a005d3a:	6060      	str	r0, [r4, #4]
1a005d3c:	6863      	ldr	r3, [r4, #4]
1a005d3e:	e004      	b.n	1a005d4a <_printf_i+0x1ce>
1a005d40:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a005d44:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
1a005d48:	2301      	movs	r3, #1
1a005d4a:	6123      	str	r3, [r4, #16]
1a005d4c:	2300      	movs	r3, #0
1a005d4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a005d52:	f8cd 8000 	str.w	r8, [sp]
1a005d56:	4630      	mov	r0, r6
1a005d58:	4621      	mov	r1, r4
1a005d5a:	aa03      	add	r2, sp, #12
1a005d5c:	463b      	mov	r3, r7
1a005d5e:	f7ff fe97 	bl	1a005a90 <_printf_common>
1a005d62:	3001      	adds	r0, #1
1a005d64:	d102      	bne.n	1a005d6c <_printf_i+0x1f0>
1a005d66:	f04f 30ff 	mov.w	r0, #4294967295
1a005d6a:	e01f      	b.n	1a005dac <_printf_i+0x230>
1a005d6c:	4630      	mov	r0, r6
1a005d6e:	4639      	mov	r1, r7
1a005d70:	462a      	mov	r2, r5
1a005d72:	6923      	ldr	r3, [r4, #16]
1a005d74:	47c0      	blx	r8
1a005d76:	3001      	adds	r0, #1
1a005d78:	d0f5      	beq.n	1a005d66 <_printf_i+0x1ea>
1a005d7a:	6823      	ldr	r3, [r4, #0]
1a005d7c:	079b      	lsls	r3, r3, #30
1a005d7e:	d405      	bmi.n	1a005d8c <_printf_i+0x210>
1a005d80:	68e0      	ldr	r0, [r4, #12]
1a005d82:	9b03      	ldr	r3, [sp, #12]
1a005d84:	4298      	cmp	r0, r3
1a005d86:	bfb8      	it	lt
1a005d88:	4618      	movlt	r0, r3
1a005d8a:	e00f      	b.n	1a005dac <_printf_i+0x230>
1a005d8c:	2500      	movs	r5, #0
1a005d8e:	68e3      	ldr	r3, [r4, #12]
1a005d90:	9a03      	ldr	r2, [sp, #12]
1a005d92:	1a9b      	subs	r3, r3, r2
1a005d94:	429d      	cmp	r5, r3
1a005d96:	daf3      	bge.n	1a005d80 <_printf_i+0x204>
1a005d98:	4630      	mov	r0, r6
1a005d9a:	4639      	mov	r1, r7
1a005d9c:	f104 0219 	add.w	r2, r4, #25
1a005da0:	2301      	movs	r3, #1
1a005da2:	47c0      	blx	r8
1a005da4:	3001      	adds	r0, #1
1a005da6:	d0de      	beq.n	1a005d66 <_printf_i+0x1ea>
1a005da8:	3501      	adds	r5, #1
1a005daa:	e7f0      	b.n	1a005d8e <_printf_i+0x212>
1a005dac:	b004      	add	sp, #16
1a005dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a005db2:	bf00      	nop
1a005db4:	1a00638b 	.word	0x1a00638b
1a005db8:	1a00639c 	.word	0x1a00639c

1a005dbc <memchr>:
1a005dbc:	b510      	push	{r4, lr}
1a005dbe:	b2c9      	uxtb	r1, r1
1a005dc0:	4402      	add	r2, r0
1a005dc2:	4290      	cmp	r0, r2
1a005dc4:	4603      	mov	r3, r0
1a005dc6:	d006      	beq.n	1a005dd6 <memchr+0x1a>
1a005dc8:	781c      	ldrb	r4, [r3, #0]
1a005dca:	428c      	cmp	r4, r1
1a005dcc:	f100 0001 	add.w	r0, r0, #1
1a005dd0:	d1f7      	bne.n	1a005dc2 <memchr+0x6>
1a005dd2:	4618      	mov	r0, r3
1a005dd4:	bd10      	pop	{r4, pc}
1a005dd6:	2000      	movs	r0, #0
1a005dd8:	bd10      	pop	{r4, pc}

1a005dda <memmove>:
1a005dda:	4281      	cmp	r1, r0
1a005ddc:	b510      	push	{r4, lr}
1a005dde:	eb01 0302 	add.w	r3, r1, r2
1a005de2:	d301      	bcc.n	1a005de8 <memmove+0xe>
1a005de4:	1e42      	subs	r2, r0, #1
1a005de6:	e00b      	b.n	1a005e00 <memmove+0x26>
1a005de8:	4298      	cmp	r0, r3
1a005dea:	d2fb      	bcs.n	1a005de4 <memmove+0xa>
1a005dec:	1881      	adds	r1, r0, r2
1a005dee:	1ad2      	subs	r2, r2, r3
1a005df0:	42d3      	cmn	r3, r2
1a005df2:	d004      	beq.n	1a005dfe <memmove+0x24>
1a005df4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
1a005df8:	f801 4d01 	strb.w	r4, [r1, #-1]!
1a005dfc:	e7f8      	b.n	1a005df0 <memmove+0x16>
1a005dfe:	bd10      	pop	{r4, pc}
1a005e00:	4299      	cmp	r1, r3
1a005e02:	d004      	beq.n	1a005e0e <memmove+0x34>
1a005e04:	f811 4b01 	ldrb.w	r4, [r1], #1
1a005e08:	f802 4f01 	strb.w	r4, [r2, #1]!
1a005e0c:	e7f8      	b.n	1a005e00 <memmove+0x26>
1a005e0e:	bd10      	pop	{r4, pc}

1a005e10 <_realloc_r>:
1a005e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a005e12:	4607      	mov	r7, r0
1a005e14:	4615      	mov	r5, r2
1a005e16:	460e      	mov	r6, r1
1a005e18:	b921      	cbnz	r1, 1a005e24 <_realloc_r+0x14>
1a005e1a:	4611      	mov	r1, r2
1a005e1c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
1a005e20:	f7ff bc94 	b.w	1a00574c <_malloc_r>
1a005e24:	b91a      	cbnz	r2, 1a005e2e <_realloc_r+0x1e>
1a005e26:	f7ff fc4d 	bl	1a0056c4 <_free_r>
1a005e2a:	4628      	mov	r0, r5
1a005e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a005e2e:	f000 f815 	bl	1a005e5c <_malloc_usable_size_r>
1a005e32:	42a8      	cmp	r0, r5
1a005e34:	d20e      	bcs.n	1a005e54 <_realloc_r+0x44>
1a005e36:	4638      	mov	r0, r7
1a005e38:	4629      	mov	r1, r5
1a005e3a:	f7ff fc87 	bl	1a00574c <_malloc_r>
1a005e3e:	4604      	mov	r4, r0
1a005e40:	b150      	cbz	r0, 1a005e58 <_realloc_r+0x48>
1a005e42:	4631      	mov	r1, r6
1a005e44:	462a      	mov	r2, r5
1a005e46:	f7ff fbb5 	bl	1a0055b4 <memcpy>
1a005e4a:	4638      	mov	r0, r7
1a005e4c:	4631      	mov	r1, r6
1a005e4e:	f7ff fc39 	bl	1a0056c4 <_free_r>
1a005e52:	e001      	b.n	1a005e58 <_realloc_r+0x48>
1a005e54:	4630      	mov	r0, r6
1a005e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a005e58:	4620      	mov	r0, r4
1a005e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

1a005e5c <_malloc_usable_size_r>:
1a005e5c:	f851 0c04 	ldr.w	r0, [r1, #-4]
1a005e60:	2800      	cmp	r0, #0
1a005e62:	bfbe      	ittt	lt
1a005e64:	1809      	addlt	r1, r1, r0
1a005e66:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
1a005e6a:	18c0      	addlt	r0, r0, r3
1a005e6c:	3804      	subs	r0, #4
1a005e6e:	4770      	bx	lr
1a005e70:	0a0d7325 	.word	0x0a0d7325
1a005e74:	00000000 	.word	0x00000000
1a005e78:	65500a0d 	.word	0x65500a0d
1a005e7c:	726f6672 	.word	0x726f6672
1a005e80:	636e616d 	.word	0x636e616d
1a005e84:	0d3a7365 	.word	0x0d3a7365
1a005e88:	2535300a 	.word	0x2535300a
1a005e8c:	44492073 	.word	0x44492073
1a005e90:	0d64253a 	.word	0x0d64253a
1a005e94:	6569540a 	.word	0x6569540a
1a005e98:	736f706d 	.word	0x736f706d
1a005e9c:	206e6520 	.word	0x206e6520
1a005ea0:	0d3a7375 	.word	0x0d3a7375
1a005ea4:	6f73540a 	.word	0x6f73540a
1a005ea8:	6c253a66 	.word	0x6c253a66
1a005eac:	65542075 	.word	0x65542075
1a005eb0:	253a666f 	.word	0x253a666f
1a005eb4:	5420756c 	.word	0x5420756c
1a005eb8:	6e6f6369 	.word	0x6e6f6369
1a005ebc:	6c253a76 	.word	0x6c253a76
1a005ec0:	65542075 	.word	0x65542075
1a005ec4:	766e6f63 	.word	0x766e6f63
1a005ec8:	756c253a 	.word	0x756c253a
1a005ecc:	74735420 	.word	0x74735420
1a005ed0:	6c253a78 	.word	0x6c253a78
1a005ed4:	00000075 	.word	0x00000075
1a005ed8:	74655420 	.word	0x74655420
1a005edc:	6c253a78 	.word	0x6c253a78
1a005ee0:	000a0d75 	.word	0x000a0d75
1a005ee4:	6d69545b 	.word	0x6d69545b
1a005ee8:	6f725065 	.word	0x6f725065
1a005eec:	63615063 	.word	0x63615063
1a005ef0:	3a205d6b 	.word	0x3a205d6b
1a005ef4:	756c2520 	.word	0x756c2520
1a005ef8:	545b0a0d 	.word	0x545b0a0d
1a005efc:	50656d69 	.word	0x50656d69
1a005f00:	4d636f72 	.word	0x4d636f72
1a005f04:	73757961 	.word	0x73757961
1a005f08:	203a205d 	.word	0x203a205d
1a005f0c:	0d756c25 	.word	0x0d756c25
1a005f10:	78545b0a 	.word	0x78545b0a
1a005f14:	656d6954 	.word	0x656d6954
1a005f18:	636f7250 	.word	0x636f7250
1a005f1c:	203a205d 	.word	0x203a205d
1a005f20:	0d756c25 	.word	0x0d756c25
1a005f24:	0000000a 	.word	0x0000000a
1a005f28:	7a69735b 	.word	0x7a69735b
1a005f2c:	63615065 	.word	0x63615065
1a005f30:	3a205d6b 	.word	0x3a205d6b
1a005f34:	0d642520 	.word	0x0d642520
1a005f38:	69735b0a 	.word	0x69735b0a
1a005f3c:	656d657a 	.word	0x656d657a
1a005f40:	3a205d6d 	.word	0x3a205d6d
1a005f44:	20752520 	.word	0x20752520
1a005f48:	00000a0d 	.word	0x00000a0d
1a005f4c:	203a367b 	.word	0x203a367b
1a005f50:	25434554 	.word	0x25434554
1a005f54:	75642064 	.word	0x75642064
1a005f58:	746e6172 	.word	0x746e6172
1a005f5c:	64252065 	.word	0x64252065
1a005f60:	20736d20 	.word	0x20736d20
1a005f64:	0000007d 	.word	0x0000007d
1a005f68:	746e6f43 	.word	0x746e6f43
1a005f6c:	006c6f72 	.word	0x006c6f72
1a005f70:	6b736154 	.word	0x6b736154
1a005f74:	61557854 	.word	0x61557854
1a005f78:	00007472 	.word	0x00007472
1a005f7c:	6b736154 	.word	0x6b736154
1a005f80:	76726553 	.word	0x76726553
1a005f84:	00656369 	.word	0x00656369
1a005f88:	6b736154 	.word	0x6b736154
1a005f8c:	4d6f545f 	.word	0x4d6f545f
1a005f90:	73757961 	.word	0x73757961
1a005f94:	616c7563 	.word	0x616c7563
1a005f98:	504f5f73 	.word	0x504f5f73
1a005f9c:	00000030 	.word	0x00000030
1a005fa0:	6b736154 	.word	0x6b736154
1a005fa4:	4d6f545f 	.word	0x4d6f545f
1a005fa8:	73756e69 	.word	0x73756e69
1a005fac:	616c7563 	.word	0x616c7563
1a005fb0:	504f5f73 	.word	0x504f5f73
1a005fb4:	00000031 	.word	0x00000031
1a005fb8:	6b736154 	.word	0x6b736154
1a005fbc:	4d6f545f 	.word	0x4d6f545f
1a005fc0:	73757961 	.word	0x73757961
1a005fc4:	616c7563 	.word	0x616c7563
1a005fc8:	504f5f73 	.word	0x504f5f73
1a005fcc:	00000032 	.word	0x00000032
1a005fd0:	6b736154 	.word	0x6b736154
1a005fd4:	4d6f545f 	.word	0x4d6f545f
1a005fd8:	73756e69 	.word	0x73756e69
1a005fdc:	616c7563 	.word	0x616c7563
1a005fe0:	504f5f73 	.word	0x504f5f73
1a005fe4:	00000033 	.word	0x00000033
1a005fe8:	6b736154 	.word	0x6b736154
1a005fec:	34504f5f 	.word	0x34504f5f
1a005ff0:	00000000 	.word	0x00000000
1a005ff4:	7778797a 	.word	0x7778797a
1a005ff8:	73747576 	.word	0x73747576
1a005ffc:	6f707172 	.word	0x6f707172
1a006000:	6b6c6d6e 	.word	0x6b6c6d6e
1a006004:	6768696a 	.word	0x6768696a
1a006008:	63646566 	.word	0x63646566
1a00600c:	38396162 	.word	0x38396162
1a006010:	34353637 	.word	0x34353637
1a006014:	30313233 	.word	0x30313233
1a006018:	34333231 	.word	0x34333231
1a00601c:	38373635 	.word	0x38373635
1a006020:	63626139 	.word	0x63626139
1a006024:	67666564 	.word	0x67666564
1a006028:	6b6a6968 	.word	0x6b6a6968
1a00602c:	6f6e6d6c 	.word	0x6f6e6d6c
1a006030:	73727170 	.word	0x73727170
1a006034:	77767574 	.word	0x77767574
1a006038:	007a7978 	.word	0x007a7978
1a00603c:	64323025 	.word	0x64323025
1a006040:	7d257325 	.word	0x7d257325
1a006044:	00000000 	.word	0x00000000
1a006048:	454c4449 	.word	0x454c4449
1a00604c:	00000000 	.word	0x00000000
1a006050:	51726d54 	.word	0x51726d54
1a006054:	00000000 	.word	0x00000000
1a006058:	20726d54 	.word	0x20726d54
1a00605c:	00637653 	.word	0x00637653

1a006060 <GpioPorts>:
1a006060:	03030003 0f050403 05031005 07030603     ................
1a006070:	00000802                                ....

1a006074 <OscRateIn>:
1a006074:	00b71b00                                ....

1a006078 <ExtRateIn>:
1a006078:	00000000                                ....

1a00607c <GpioButtons>:
1a00607c:	08000400 09010900                       ........

1a006084 <GpioLeds>:
1a006084:	01050005 0e000205 0c010b01              ............

1a006090 <InitClkStates>:
1a006090:	01010f01                                ....

1a006094 <pinmuxing>:
1a006094:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a0060a4:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a0060b4:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a0060c4:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a0060d4:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a0060e4:	00d50301 00d50401 00160107 00560207     ..............V.
1a0060f4:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a006104:	00570206                                ..W.

1a006108 <UART_BClock>:
1a006108:	01a201c2 01620182                       ......b.

1a006110 <UART_PClock>:
1a006110:	00820081 00a200a1 08040201 0f0f0f03     ................
1a006120:	000000ff                                ....

1a006124 <periph_to_base>:
1a006124:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a006134:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a006144:	000100e0 01000100 01200003 00060120     .......... . ...
1a006154:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a006164:	01820013 00120182 01a201a2 01c20011     ................
1a006174:	001001c2 01e201e2 0202000f 000e0202     ................
1a006184:	02220222 0223000d 001c0223              "."...#.#...

1a006190 <InitClkStates>:
1a006190:	00010100 00010909 0001090a 01010701     ................
1a0061a0:	00010902 00010906 0101090c 0001090d     ................
1a0061b0:	0001090e 0001090f 00010910 00010911     ................
1a0061c0:	00010912 00010913 00011114 00011119     ................
1a0061d0:	0001111a 0001111b                       ........

1a0061d8 <lpcUarts>:
1a0061d8:	40081000 06020406 00180205 40081000     ...@...........@
1a0061e8:	09070509 00180706 40082000 00000000     ......... .@....
1a0061f8:	00190000 400c1000 07060107 001a0602     .......@........
1a006208:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a006218:	02020302 001b0204 636b6974 69547265     ........tikcerTi
1a006228:	0072656d                                mer.

1a00622c <gpioPinsInit>:
1a00622c:	02000104 00050701 05010d03 04080100     ................
1a00623c:	02020002 02000304 00000403 04070002     ................
1a00624c:	030c0300 09050402 05040103 04030208     ................
1a00625c:	04020305 06040504 0802000c 03000b06     ................
1a00626c:	00090607 07060503 060f0504 03030004     ................
1a00627c:	02000404 00050404 06040502 04060200     ................
1a00628c:	0c050408 05040a04 0003010e 14010a00     ................
1a00629c:	010f0000 0d000012 00001101 0010010c     ................
1a0062ac:	07070300 000f0300 01000001 00000000     ................
1a0062bc:	000a0600 08060603 06100504 04030005     ................
1a0062cc:	03000106 04090400 04010d05 010b0000     ................
1a0062dc:	0200000f 00000001 00010104 02010800     ................
1a0062ec:	01090000 09010006 05040002 04010200     ................
1a0062fc:	02020105 02020504 0e00000a 01000b02     ................
1a00630c:	000c020b 00000c01                       ........

1a006314 <ultrasonicSensorsIrqMap>:
1a006314:	00020100                                ....

1a006318 <__sf_fake_stdin>:
	...

1a006338 <__sf_fake_stdout>:
	...

1a006358 <__sf_fake_stderr>:
	...
1a006378:	2d230043 00202b30 004c6c68 45676665     C.#-0+ .hlL.efgE
1a006388:	30004746 34333231 38373635 43424139     FG.0123456789ABC
1a006398:	00464544 33323130 37363534 62613938     DEF.0123456789ab
1a0063a8:	66656463 ffffff00                       cdef....
