Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 24 09:41:52 2024
| Host         : abdalrahim_ps running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              48 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             152 |           46 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | pwm_unit/gen[0].pwm_helper/tick | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[12]_12 | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[8]_8   | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[5]_5   | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[11]_11 | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[13]_13 | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[2]_2   | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[15]_15 | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[3]_3   | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[14]_14 | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[9]_9   | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[0]_0   | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[10]_10 | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[1]_1   | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[4]_4   | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[7]_7   | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | pwm_unit/resolution_regs[6]_6   | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG |                                 | reset_IBUF       |               23 |             48 |         2.09 |
+----------------+---------------------------------+------------------+------------------+----------------+--------------+


