

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Thu Aug 15 12:42:32 2024

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.152 us|  0.152 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |       36|       36|        13|          1|          1|    25|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|    16|        -|        -|    -|
|Expression           |        -|     -|        0|      180|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      235|      150|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1192|    -|
|Register             |        -|     -|     1201|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    16|     1436|     1586|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |urem_9ns_7ns_6_13_1_U1  |urem_9ns_7ns_6_13_1  |        0|   0|  235|  150|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                   |                     |        0|   0|  235|  150|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_9ns_10ns_19_4_1_U2   |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U3   |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U4   |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5   |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U6   |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U7   |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U8   |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U9   |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U10  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U11  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U12  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U13  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U14  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U15  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U16  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U17  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_1118_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln14_fu_1136_p2                 |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |       and|   0|  0|   2|           1|           1|
    |ap_condition_718                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_1112_p2                |      icmp|   0|  0|   9|           5|           4|
    |or_ln18_fu_1155_p2                  |        or|   0|  0|   9|           9|           1|
    |or_ln19_fu_1164_p2                  |        or|   0|  0|   9|           9|           2|
    |or_ln20_fu_1173_p2                  |        or|   0|  0|   9|           9|           2|
    |or_ln21_fu_1182_p2                  |        or|   0|  0|   9|           9|           3|
    |or_ln22_fu_1191_p2                  |        or|   0|  0|   9|           9|           3|
    |or_ln23_fu_1200_p2                  |        or|   0|  0|   9|           9|           3|
    |or_ln24_fu_1209_p2                  |        or|   0|  0|   9|           9|           3|
    |or_ln25_fu_1218_p2                  |        or|   0|  0|   9|           9|           4|
    |or_ln26_fu_1227_p2                  |        or|   0|  0|   9|           9|           4|
    |or_ln27_fu_1236_p2                  |        or|   0|  0|   9|           9|           4|
    |or_ln28_fu_1245_p2                  |        or|   0|  0|   9|           9|           4|
    |or_ln29_fu_1254_p2                  |        or|   0|  0|   9|           9|           4|
    |or_ln30_fu_1263_p2                  |        or|   0|  0|   9|           9|           4|
    |or_ln31_fu_1272_p2                  |        or|   0|  0|   9|           9|           4|
    |or_ln32_fu_1281_p2                  |        or|   0|  0|   9|           9|           4|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 180|         158|          64|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i0_load        |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load35      |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar41_load  |   9|          2|    5|         10|
    |i0_fu_236                       |   9|          2|    9|         18|
    |indvar41_fu_240                 |   9|          2|    5|         10|
    |kernel_u1_blk_n_R               |   9|          2|    1|          2|
    |u1_0_address0                   |  14|          3|    4|         12|
    |u1_0_d0                         |  14|          3|   64|        192|
    |u1_10_address0                  |  14|          3|    4|         12|
    |u1_10_d0                        |  14|          3|   64|        192|
    |u1_11_address0                  |  14|          3|    4|         12|
    |u1_11_d0                        |  14|          3|   64|        192|
    |u1_12_address0                  |  14|          3|    4|         12|
    |u1_12_d0                        |  14|          3|   64|        192|
    |u1_13_address0                  |  14|          3|    4|         12|
    |u1_13_d0                        |  14|          3|   64|        192|
    |u1_14_address0                  |  14|          3|    4|         12|
    |u1_14_d0                        |  14|          3|   64|        192|
    |u1_15_address0                  |  14|          3|    4|         12|
    |u1_15_d0                        |  14|          3|   64|        192|
    |u1_16_address0                  |  14|          3|    4|         12|
    |u1_16_d0                        |  14|          3|   64|        192|
    |u1_17_address0                  |  14|          3|    4|         12|
    |u1_17_d0                        |  14|          3|   64|        192|
    |u1_18_address0                  |  14|          3|    4|         12|
    |u1_18_d0                        |  14|          3|   64|        192|
    |u1_19_address0                  |  14|          3|    4|         12|
    |u1_19_d0                        |  14|          3|   64|        192|
    |u1_1_address0                   |  14|          3|    4|         12|
    |u1_1_d0                         |  14|          3|   64|        192|
    |u1_20_address0                  |  14|          3|    4|         12|
    |u1_20_d0                        |  14|          3|   64|        192|
    |u1_21_address0                  |  14|          3|    4|         12|
    |u1_21_d0                        |  14|          3|   64|        192|
    |u1_22_address0                  |  14|          3|    4|         12|
    |u1_22_d0                        |  14|          3|   64|        192|
    |u1_23_address0                  |  14|          3|    4|         12|
    |u1_23_d0                        |  14|          3|   64|        192|
    |u1_24_address0                  |  14|          3|    4|         12|
    |u1_24_d0                        |  14|          3|   64|        192|
    |u1_25_address0                  |  14|          3|    4|         12|
    |u1_25_d0                        |  14|          3|   64|        192|
    |u1_26_address0                  |  14|          3|    4|         12|
    |u1_26_d0                        |  14|          3|   64|        192|
    |u1_27_address0                  |  14|          3|    4|         12|
    |u1_27_d0                        |  14|          3|   64|        192|
    |u1_28_address0                  |  14|          3|    4|         12|
    |u1_28_d0                        |  14|          3|   64|        192|
    |u1_29_address0                  |  14|          3|    4|         12|
    |u1_29_d0                        |  14|          3|   64|        192|
    |u1_2_address0                   |  14|          3|    4|         12|
    |u1_2_d0                         |  14|          3|   64|        192|
    |u1_30_address0                  |  14|          3|    4|         12|
    |u1_30_d0                        |  14|          3|   64|        192|
    |u1_31_address0                  |  14|          3|    4|         12|
    |u1_31_d0                        |  14|          3|   64|        192|
    |u1_32_address0                  |  14|          3|    4|         12|
    |u1_32_d0                        |  14|          3|   64|        192|
    |u1_33_address0                  |  14|          3|    4|         12|
    |u1_33_d0                        |  14|          3|   64|        192|
    |u1_34_address0                  |  14|          3|    4|         12|
    |u1_34_d0                        |  14|          3|   64|        192|
    |u1_35_address0                  |  14|          3|    4|         12|
    |u1_35_d0                        |  14|          3|   64|        192|
    |u1_36_address0                  |  14|          3|    4|         12|
    |u1_36_d0                        |  14|          3|   64|        192|
    |u1_37_address0                  |  14|          3|    4|         12|
    |u1_37_d0                        |  14|          3|   64|        192|
    |u1_38_address0                  |  14|          3|    4|         12|
    |u1_38_d0                        |  14|          3|   64|        192|
    |u1_39_address0                  |  14|          3|    4|         12|
    |u1_39_d0                        |  14|          3|   64|        192|
    |u1_3_address0                   |  14|          3|    4|         12|
    |u1_3_d0                         |  14|          3|   64|        192|
    |u1_4_address0                   |  14|          3|    4|         12|
    |u1_4_d0                         |  14|          3|   64|        192|
    |u1_5_address0                   |  14|          3|    4|         12|
    |u1_5_d0                         |  14|          3|   64|        192|
    |u1_6_address0                   |  14|          3|    4|         12|
    |u1_6_d0                         |  14|          3|   64|        192|
    |u1_7_address0                   |  14|          3|    4|         12|
    |u1_7_d0                         |  14|          3|   64|        192|
    |u1_8_address0                   |  14|          3|    4|         12|
    |u1_8_d0                         |  14|          3|   64|        192|
    |u1_9_address0                   |  14|          3|    4|         12|
    |u1_9_d0                         |  14|          3|   64|        192|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |1192|        256| 2760|       8240|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i0_fu_236                          |   9|   0|    9|          0|
    |i0_load35_reg_2006                 |   9|   0|    9|          0|
    |icmp_ln14_reg_2002                 |   1|   0|    1|          0|
    |indvar41_fu_240                    |   5|   0|    5|          0|
    |trunc_ln16_10_reg_2162             |  64|   0|   64|          0|
    |trunc_ln16_11_reg_2167             |  64|   0|   64|          0|
    |trunc_ln16_12_reg_2172             |  64|   0|   64|          0|
    |trunc_ln16_13_reg_2177             |  64|   0|   64|          0|
    |trunc_ln16_14_reg_2182             |  64|   0|   64|          0|
    |trunc_ln16_1_reg_2112              |  64|   0|   64|          0|
    |trunc_ln16_2_reg_2117              |  64|   0|   64|          0|
    |trunc_ln16_3_reg_2122              |  64|   0|   64|          0|
    |trunc_ln16_4_reg_2127              |  64|   0|   64|          0|
    |trunc_ln16_5_reg_2132              |  64|   0|   64|          0|
    |trunc_ln16_6_reg_2137              |  64|   0|   64|          0|
    |trunc_ln16_7_reg_2142              |  64|   0|   64|          0|
    |trunc_ln16_8_reg_2147              |  64|   0|   64|          0|
    |trunc_ln16_9_reg_2152              |  64|   0|   64|          0|
    |trunc_ln16_reg_2107                |  64|   0|   64|          0|
    |trunc_ln16_s_reg_2157              |  64|   0|   64|          0|
    |i0_load35_reg_2006                 |  64|  32|    9|          0|
    |icmp_ln14_reg_2002                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1201|  64| 1083|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+-------------------------------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |            Source Object            |    C Type    |
+--------------------------+-----+------+------------+-------------------------------------+--------------+
|ap_clk                    |   in|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_rst                    |   in|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_start                  |   in|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_done                   |  out|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_idle                   |  out|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_ready                  |  out|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_14_1|  return value|
|m_axi_kernel_u1_AWVALID   |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWREADY   |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWADDR    |  out|    64|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWID      |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWLEN     |  out|    32|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWSIZE    |  out|     3|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWBURST   |  out|     2|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWLOCK    |  out|     2|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWCACHE   |  out|     4|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWPROT    |  out|     3|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWQOS     |  out|     4|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWREGION  |  out|     4|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWUSER    |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WVALID    |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WREADY    |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WDATA     |  out|  1024|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WSTRB     |  out|   128|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WLAST     |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WID       |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WUSER     |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARVALID   |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARREADY   |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARADDR    |  out|    64|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARID      |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARLEN     |  out|    32|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARSIZE    |  out|     3|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARBURST   |  out|     2|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARLOCK    |  out|     2|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARCACHE   |  out|     4|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARPROT    |  out|     3|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARQOS     |  out|     4|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARREGION  |  out|     4|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARUSER    |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RVALID    |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RREADY    |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RDATA     |   in|  1024|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RLAST     |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RID       |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RUSER     |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RRESP     |   in|     2|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_BVALID    |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_BREADY    |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_BRESP     |   in|     2|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_BID       |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_BUSER     |   in|     1|       m_axi|                            kernel_u1|       pointer|
|sext_ln14                 |   in|    57|     ap_none|                            sext_ln14|        scalar|
|u1_0_address0             |  out|     4|   ap_memory|                                 u1_0|         array|
|u1_0_ce0                  |  out|     1|   ap_memory|                                 u1_0|         array|
|u1_0_we0                  |  out|     1|   ap_memory|                                 u1_0|         array|
|u1_0_d0                   |  out|    64|   ap_memory|                                 u1_0|         array|
|u1_8_address0             |  out|     4|   ap_memory|                                 u1_8|         array|
|u1_8_ce0                  |  out|     1|   ap_memory|                                 u1_8|         array|
|u1_8_we0                  |  out|     1|   ap_memory|                                 u1_8|         array|
|u1_8_d0                   |  out|    64|   ap_memory|                                 u1_8|         array|
|u1_16_address0            |  out|     4|   ap_memory|                                u1_16|         array|
|u1_16_ce0                 |  out|     1|   ap_memory|                                u1_16|         array|
|u1_16_we0                 |  out|     1|   ap_memory|                                u1_16|         array|
|u1_16_d0                  |  out|    64|   ap_memory|                                u1_16|         array|
|u1_24_address0            |  out|     4|   ap_memory|                                u1_24|         array|
|u1_24_ce0                 |  out|     1|   ap_memory|                                u1_24|         array|
|u1_24_we0                 |  out|     1|   ap_memory|                                u1_24|         array|
|u1_24_d0                  |  out|    64|   ap_memory|                                u1_24|         array|
|u1_32_address0            |  out|     4|   ap_memory|                                u1_32|         array|
|u1_32_ce0                 |  out|     1|   ap_memory|                                u1_32|         array|
|u1_32_we0                 |  out|     1|   ap_memory|                                u1_32|         array|
|u1_32_d0                  |  out|    64|   ap_memory|                                u1_32|         array|
|u1_1_address0             |  out|     4|   ap_memory|                                 u1_1|         array|
|u1_1_ce0                  |  out|     1|   ap_memory|                                 u1_1|         array|
|u1_1_we0                  |  out|     1|   ap_memory|                                 u1_1|         array|
|u1_1_d0                   |  out|    64|   ap_memory|                                 u1_1|         array|
|u1_9_address0             |  out|     4|   ap_memory|                                 u1_9|         array|
|u1_9_ce0                  |  out|     1|   ap_memory|                                 u1_9|         array|
|u1_9_we0                  |  out|     1|   ap_memory|                                 u1_9|         array|
|u1_9_d0                   |  out|    64|   ap_memory|                                 u1_9|         array|
|u1_17_address0            |  out|     4|   ap_memory|                                u1_17|         array|
|u1_17_ce0                 |  out|     1|   ap_memory|                                u1_17|         array|
|u1_17_we0                 |  out|     1|   ap_memory|                                u1_17|         array|
|u1_17_d0                  |  out|    64|   ap_memory|                                u1_17|         array|
|u1_25_address0            |  out|     4|   ap_memory|                                u1_25|         array|
|u1_25_ce0                 |  out|     1|   ap_memory|                                u1_25|         array|
|u1_25_we0                 |  out|     1|   ap_memory|                                u1_25|         array|
|u1_25_d0                  |  out|    64|   ap_memory|                                u1_25|         array|
|u1_33_address0            |  out|     4|   ap_memory|                                u1_33|         array|
|u1_33_ce0                 |  out|     1|   ap_memory|                                u1_33|         array|
|u1_33_we0                 |  out|     1|   ap_memory|                                u1_33|         array|
|u1_33_d0                  |  out|    64|   ap_memory|                                u1_33|         array|
|u1_2_address0             |  out|     4|   ap_memory|                                 u1_2|         array|
|u1_2_ce0                  |  out|     1|   ap_memory|                                 u1_2|         array|
|u1_2_we0                  |  out|     1|   ap_memory|                                 u1_2|         array|
|u1_2_d0                   |  out|    64|   ap_memory|                                 u1_2|         array|
|u1_10_address0            |  out|     4|   ap_memory|                                u1_10|         array|
|u1_10_ce0                 |  out|     1|   ap_memory|                                u1_10|         array|
|u1_10_we0                 |  out|     1|   ap_memory|                                u1_10|         array|
|u1_10_d0                  |  out|    64|   ap_memory|                                u1_10|         array|
|u1_18_address0            |  out|     4|   ap_memory|                                u1_18|         array|
|u1_18_ce0                 |  out|     1|   ap_memory|                                u1_18|         array|
|u1_18_we0                 |  out|     1|   ap_memory|                                u1_18|         array|
|u1_18_d0                  |  out|    64|   ap_memory|                                u1_18|         array|
|u1_26_address0            |  out|     4|   ap_memory|                                u1_26|         array|
|u1_26_ce0                 |  out|     1|   ap_memory|                                u1_26|         array|
|u1_26_we0                 |  out|     1|   ap_memory|                                u1_26|         array|
|u1_26_d0                  |  out|    64|   ap_memory|                                u1_26|         array|
|u1_34_address0            |  out|     4|   ap_memory|                                u1_34|         array|
|u1_34_ce0                 |  out|     1|   ap_memory|                                u1_34|         array|
|u1_34_we0                 |  out|     1|   ap_memory|                                u1_34|         array|
|u1_34_d0                  |  out|    64|   ap_memory|                                u1_34|         array|
|u1_3_address0             |  out|     4|   ap_memory|                                 u1_3|         array|
|u1_3_ce0                  |  out|     1|   ap_memory|                                 u1_3|         array|
|u1_3_we0                  |  out|     1|   ap_memory|                                 u1_3|         array|
|u1_3_d0                   |  out|    64|   ap_memory|                                 u1_3|         array|
|u1_11_address0            |  out|     4|   ap_memory|                                u1_11|         array|
|u1_11_ce0                 |  out|     1|   ap_memory|                                u1_11|         array|
|u1_11_we0                 |  out|     1|   ap_memory|                                u1_11|         array|
|u1_11_d0                  |  out|    64|   ap_memory|                                u1_11|         array|
|u1_19_address0            |  out|     4|   ap_memory|                                u1_19|         array|
|u1_19_ce0                 |  out|     1|   ap_memory|                                u1_19|         array|
|u1_19_we0                 |  out|     1|   ap_memory|                                u1_19|         array|
|u1_19_d0                  |  out|    64|   ap_memory|                                u1_19|         array|
|u1_27_address0            |  out|     4|   ap_memory|                                u1_27|         array|
|u1_27_ce0                 |  out|     1|   ap_memory|                                u1_27|         array|
|u1_27_we0                 |  out|     1|   ap_memory|                                u1_27|         array|
|u1_27_d0                  |  out|    64|   ap_memory|                                u1_27|         array|
|u1_35_address0            |  out|     4|   ap_memory|                                u1_35|         array|
|u1_35_ce0                 |  out|     1|   ap_memory|                                u1_35|         array|
|u1_35_we0                 |  out|     1|   ap_memory|                                u1_35|         array|
|u1_35_d0                  |  out|    64|   ap_memory|                                u1_35|         array|
|u1_4_address0             |  out|     4|   ap_memory|                                 u1_4|         array|
|u1_4_ce0                  |  out|     1|   ap_memory|                                 u1_4|         array|
|u1_4_we0                  |  out|     1|   ap_memory|                                 u1_4|         array|
|u1_4_d0                   |  out|    64|   ap_memory|                                 u1_4|         array|
|u1_12_address0            |  out|     4|   ap_memory|                                u1_12|         array|
|u1_12_ce0                 |  out|     1|   ap_memory|                                u1_12|         array|
|u1_12_we0                 |  out|     1|   ap_memory|                                u1_12|         array|
|u1_12_d0                  |  out|    64|   ap_memory|                                u1_12|         array|
|u1_20_address0            |  out|     4|   ap_memory|                                u1_20|         array|
|u1_20_ce0                 |  out|     1|   ap_memory|                                u1_20|         array|
|u1_20_we0                 |  out|     1|   ap_memory|                                u1_20|         array|
|u1_20_d0                  |  out|    64|   ap_memory|                                u1_20|         array|
|u1_28_address0            |  out|     4|   ap_memory|                                u1_28|         array|
|u1_28_ce0                 |  out|     1|   ap_memory|                                u1_28|         array|
|u1_28_we0                 |  out|     1|   ap_memory|                                u1_28|         array|
|u1_28_d0                  |  out|    64|   ap_memory|                                u1_28|         array|
|u1_36_address0            |  out|     4|   ap_memory|                                u1_36|         array|
|u1_36_ce0                 |  out|     1|   ap_memory|                                u1_36|         array|
|u1_36_we0                 |  out|     1|   ap_memory|                                u1_36|         array|
|u1_36_d0                  |  out|    64|   ap_memory|                                u1_36|         array|
|u1_5_address0             |  out|     4|   ap_memory|                                 u1_5|         array|
|u1_5_ce0                  |  out|     1|   ap_memory|                                 u1_5|         array|
|u1_5_we0                  |  out|     1|   ap_memory|                                 u1_5|         array|
|u1_5_d0                   |  out|    64|   ap_memory|                                 u1_5|         array|
|u1_13_address0            |  out|     4|   ap_memory|                                u1_13|         array|
|u1_13_ce0                 |  out|     1|   ap_memory|                                u1_13|         array|
|u1_13_we0                 |  out|     1|   ap_memory|                                u1_13|         array|
|u1_13_d0                  |  out|    64|   ap_memory|                                u1_13|         array|
|u1_21_address0            |  out|     4|   ap_memory|                                u1_21|         array|
|u1_21_ce0                 |  out|     1|   ap_memory|                                u1_21|         array|
|u1_21_we0                 |  out|     1|   ap_memory|                                u1_21|         array|
|u1_21_d0                  |  out|    64|   ap_memory|                                u1_21|         array|
|u1_29_address0            |  out|     4|   ap_memory|                                u1_29|         array|
|u1_29_ce0                 |  out|     1|   ap_memory|                                u1_29|         array|
|u1_29_we0                 |  out|     1|   ap_memory|                                u1_29|         array|
|u1_29_d0                  |  out|    64|   ap_memory|                                u1_29|         array|
|u1_37_address0            |  out|     4|   ap_memory|                                u1_37|         array|
|u1_37_ce0                 |  out|     1|   ap_memory|                                u1_37|         array|
|u1_37_we0                 |  out|     1|   ap_memory|                                u1_37|         array|
|u1_37_d0                  |  out|    64|   ap_memory|                                u1_37|         array|
|u1_6_address0             |  out|     4|   ap_memory|                                 u1_6|         array|
|u1_6_ce0                  |  out|     1|   ap_memory|                                 u1_6|         array|
|u1_6_we0                  |  out|     1|   ap_memory|                                 u1_6|         array|
|u1_6_d0                   |  out|    64|   ap_memory|                                 u1_6|         array|
|u1_14_address0            |  out|     4|   ap_memory|                                u1_14|         array|
|u1_14_ce0                 |  out|     1|   ap_memory|                                u1_14|         array|
|u1_14_we0                 |  out|     1|   ap_memory|                                u1_14|         array|
|u1_14_d0                  |  out|    64|   ap_memory|                                u1_14|         array|
|u1_22_address0            |  out|     4|   ap_memory|                                u1_22|         array|
|u1_22_ce0                 |  out|     1|   ap_memory|                                u1_22|         array|
|u1_22_we0                 |  out|     1|   ap_memory|                                u1_22|         array|
|u1_22_d0                  |  out|    64|   ap_memory|                                u1_22|         array|
|u1_30_address0            |  out|     4|   ap_memory|                                u1_30|         array|
|u1_30_ce0                 |  out|     1|   ap_memory|                                u1_30|         array|
|u1_30_we0                 |  out|     1|   ap_memory|                                u1_30|         array|
|u1_30_d0                  |  out|    64|   ap_memory|                                u1_30|         array|
|u1_38_address0            |  out|     4|   ap_memory|                                u1_38|         array|
|u1_38_ce0                 |  out|     1|   ap_memory|                                u1_38|         array|
|u1_38_we0                 |  out|     1|   ap_memory|                                u1_38|         array|
|u1_38_d0                  |  out|    64|   ap_memory|                                u1_38|         array|
|u1_7_address0             |  out|     4|   ap_memory|                                 u1_7|         array|
|u1_7_ce0                  |  out|     1|   ap_memory|                                 u1_7|         array|
|u1_7_we0                  |  out|     1|   ap_memory|                                 u1_7|         array|
|u1_7_d0                   |  out|    64|   ap_memory|                                 u1_7|         array|
|u1_15_address0            |  out|     4|   ap_memory|                                u1_15|         array|
|u1_15_ce0                 |  out|     1|   ap_memory|                                u1_15|         array|
|u1_15_we0                 |  out|     1|   ap_memory|                                u1_15|         array|
|u1_15_d0                  |  out|    64|   ap_memory|                                u1_15|         array|
|u1_23_address0            |  out|     4|   ap_memory|                                u1_23|         array|
|u1_23_ce0                 |  out|     1|   ap_memory|                                u1_23|         array|
|u1_23_we0                 |  out|     1|   ap_memory|                                u1_23|         array|
|u1_23_d0                  |  out|    64|   ap_memory|                                u1_23|         array|
|u1_31_address0            |  out|     4|   ap_memory|                                u1_31|         array|
|u1_31_ce0                 |  out|     1|   ap_memory|                                u1_31|         array|
|u1_31_we0                 |  out|     1|   ap_memory|                                u1_31|         array|
|u1_31_d0                  |  out|    64|   ap_memory|                                u1_31|         array|
|u1_39_address0            |  out|     4|   ap_memory|                                u1_39|         array|
|u1_39_ce0                 |  out|     1|   ap_memory|                                u1_39|         array|
|u1_39_we0                 |  out|     1|   ap_memory|                                u1_39|         array|
|u1_39_d0                  |  out|    64|   ap_memory|                                u1_39|         array|
+--------------------------+-----+------+------------+-------------------------------------+--------------+

