C:\lscc\iCEcube2.2020.12\synpbase\bin64\c_hdl.exe  -osyn  Z:\Documents\GitHub\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_comp.srs  -top  DFT_top  -hdllog  Z:\Documents\GitHub\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synlog\icecube_DFT_compiler.srr  -encrypt  -mp  1  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -primux -fixsmult -infer_seqShift -ice -sdff_counter -nram -divnmod -nostructver  -encrypt  -pro  -dmgen  Z:\Documents\GitHub\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work Z:\Documents\GitHub\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd  -verilog  -prodtype  synplify_pro  -primux -fixsmult -infer_seqShift -ice -sdff_counter -nram -divnmod -nostructver   -I Z:\Documents\GitHub\FPGA-closed-loop\DFT\icecube_DFT\  -I C:\lscc\iCEcube2.2020.12\synpbase\lib   -sysv  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -encrypt  -pro  -dmgen  Z:\Documents\GitHub\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work -fsysv Z:\Documents\GitHub\FPGA-closed-loop\DFT\multiplier.sv -lib work -fsysv Z:\Documents\GitHub\FPGA-closed-loop\DFT\DFT_singleBin.sv -lib work -fsysv Z:\Documents\GitHub\FPGA-closed-loop\DFT\DFT.sv -lib work -fsysv Z:\Documents\GitHub\FPGA-closed-loop\DFT\coeftabl.sv -lib work -fsysv Z:\Documents\GitHub\FPGA-closed-loop\DFT\DFT_singleBin_e.sv -lib work -fsysv Z:\Documents\GitHub\FPGA-closed-loop\DFT\DFT_SPI.sv -lib work -fsysv Z:\Documents\GitHub\FPGA-closed-loop\DFT\top.sv -lib work Z:\Documents\GitHub\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v -lib work -fsysv Z:\Documents\GitHub\FPGA-closed-loop\DFT\top_test.sv -lib work -fsysv Z:\Documents\GitHub\FPGA-closed-loop\DFT\DFT_top.sv 
rc:0 success:1 runtime:1
file:Z:\Documents\GitHub\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_comp.srs|io:o|time:1719014401|size:11758|exec:0
file:Z:\Documents\GitHub\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synlog\icecube_DFT_compiler.srr|io:o|time:1719014401|size:19079|exec:0
file:Z:\Documents\GitHub\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd|io:i|time:1717252881|size:23140|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1717431724|size:224837|exec:0
file:-fsysv|io:i|time:0|size:0|exec:0
file:Z:\Documents\GitHub\FPGA-closed-loop\DFT\multiplier.sv|io:i|time:1718389828|size:207|exec:0
file:-fsysv|io:i|time:0|size:0|exec:0
file:Z:\Documents\GitHub\FPGA-closed-loop\DFT\DFT_singleBin.sv|io:i|time:1718391806|size:1995|exec:0
file:-fsysv|io:i|time:0|size:0|exec:0
file:Z:\Documents\GitHub\FPGA-closed-loop\DFT\DFT.sv|io:i|time:1719014212|size:3019|exec:0
file:-fsysv|io:i|time:0|size:0|exec:0
file:Z:\Documents\GitHub\FPGA-closed-loop\DFT\coeftabl.sv|io:i|time:1718035455|size:2545|exec:0
file:-fsysv|io:i|time:0|size:0|exec:0
file:Z:\Documents\GitHub\FPGA-closed-loop\DFT\DFT_singleBin_e.sv|io:i|time:1718034593|size:1906|exec:0
file:-fsysv|io:i|time:0|size:0|exec:0
file:Z:\Documents\GitHub\FPGA-closed-loop\DFT\DFT_SPI.sv|io:i|time:1718390117|size:3676|exec:0
file:-fsysv|io:i|time:0|size:0|exec:0
file:Z:\Documents\GitHub\FPGA-closed-loop\DFT\top.sv|io:i|time:1718389828|size:2876|exec:0
file:Z:\Documents\GitHub\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v|io:i|time:1718389828|size:4844|exec:0
file:-fsysv|io:i|time:0|size:0|exec:0
file:Z:\Documents\GitHub\FPGA-closed-loop\DFT\top_test.sv|io:i|time:1718389828|size:1386|exec:0
file:-fsysv|io:i|time:0|size:0|exec:0
file:Z:\Documents\GitHub\FPGA-closed-loop\DFT\DFT_top.sv|io:i|time:1719014212|size:867|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\c_hdl.exe|io:i|time:1717431720|size:1338368|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\c_hdl.exe|io:i|time:1717431722|size:1754112|exec:1
