;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/13/2018 1:34:16 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x38D90000  	14553
0x0008	0x38CD0000  	14541
0x000C	0x38CD0000  	14541
0x0010	0x38CD0000  	14541
0x0014	0x38CD0000  	14541
0x0018	0x38CD0000  	14541
0x001C	0x38CD0000  	14541
0x0020	0x38CD0000  	14541
0x0024	0x38CD0000  	14541
0x0028	0x38CD0000  	14541
0x002C	0x38CD0000  	14541
0x0030	0x38CD0000  	14541
0x0034	0x38CD0000  	14541
0x0038	0x38CD0000  	14541
0x003C	0x38CD0000  	14541
0x0040	0x38CD0000  	14541
0x0044	0x38CD0000  	14541
0x0048	0x38CD0000  	14541
0x004C	0x38CD0000  	14541
0x0050	0x38CD0000  	14541
0x0054	0x38CD0000  	14541
0x0058	0x38CD0000  	14541
0x005C	0x38CD0000  	14541
0x0060	0x38CD0000  	14541
0x0064	0x38CD0000  	14541
0x0068	0x38CD0000  	14541
0x006C	0x38CD0000  	14541
0x0070	0x38CD0000  	14541
0x0074	0x38CD0000  	14541
0x0078	0x38CD0000  	14541
0x007C	0x38CD0000  	14541
0x0080	0x38CD0000  	14541
0x0084	0x38CD0000  	14541
0x0088	0x38CD0000  	14541
0x008C	0x38CD0000  	14541
0x0090	0x38CD0000  	14541
0x0094	0x38CD0000  	14541
0x0098	0x38CD0000  	14541
0x009C	0x38CD0000  	14541
0x00A0	0x38CD0000  	14541
0x00A4	0x38CD0000  	14541
0x00A8	0x38CD0000  	14541
0x00AC	0x38CD0000  	14541
0x00B0	0x38CD0000  	14541
0x00B4	0x38CD0000  	14541
0x00B8	0x38CD0000  	14541
0x00BC	0x38CD0000  	14541
0x00C0	0x38CD0000  	14541
0x00C4	0x38CD0000  	14541
0x00C8	0x38CD0000  	14541
0x00CC	0x38CD0000  	14541
0x00D0	0x38CD0000  	14541
0x00D4	0x38CD0000  	14541
0x00D8	0x38CD0000  	14541
0x00DC	0x38CD0000  	14541
0x00E0	0x38CD0000  	14541
0x00E4	0x38CD0000  	14541
0x00E8	0x38CD0000  	14541
0x00EC	0x38CD0000  	14541
0x00F0	0x38CD0000  	14541
0x00F4	0x38CD0000  	14541
0x00F8	0x38CD0000  	14541
0x00FC	0x38CD0000  	14541
0x0100	0x38CD0000  	14541
0x0104	0x38CD0000  	14541
0x0108	0x38CD0000  	14541
0x010C	0x38CD0000  	14541
0x0110	0x38CD0000  	14541
0x0114	0x38CD0000  	14541
0x0118	0x38CD0000  	14541
0x011C	0x38CD0000  	14541
0x0120	0x38CD0000  	14541
0x0124	0x38CD0000  	14541
0x0128	0x38CD0000  	14541
0x012C	0x38CD0000  	14541
; end of ____SysVT
_main:
;MPU6050.c, 259 :: 		void main() {
0x38D8	0xB081    SUB	SP, SP, #4
0x38DA	0xF000FA2B  BL	15668
0x38DE	0xF000FC5B  BL	16792
0x38E2	0xF7FFFFE9  BL	14520
0x38E6	0xF000FC09  BL	16636
;MPU6050.c, 262 :: 		UART1_Init(230400);
0x38EA	0xF44F3061  MOV	R0, #230400
0x38EE	0xF7FFFB5B  BL	_UART1_Init+0
;MPU6050.c, 264 :: 		Delay_ms(100);
0x38F2	0xF644777F  MOVW	R7, #20351
0x38F6	0xF2C00712  MOVT	R7, #18
L_main20:
0x38FA	0x1E7F    SUBS	R7, R7, #1
0x38FC	0xD1FD    BNE	L_main20
0x38FE	0xBF00    NOP
0x3900	0xBF00    NOP
0x3902	0xBF00    NOP
0x3904	0xBF00    NOP
0x3906	0xBF00    NOP
;MPU6050.c, 267 :: 		I2C1_Init_Advanced(400000, &_GPIO_MODULE_I2C1_PB67);
0x3908	0x49A5    LDR	R1, [PC, #660]
0x390A	0x48A6    LDR	R0, [PC, #664]
0x390C	0xF7FFFAF8  BL	_I2C1_Init_Advanced+0
;MPU6050.c, 268 :: 		Delay_ms(1000);
0x3910	0xF64127FF  MOVW	R7, #6911
0x3914	0xF2C007B7  MOVT	R7, #183
L_main22:
0x3918	0x1E7F    SUBS	R7, R7, #1
0x391A	0xD1FD    BNE	L_main22
0x391C	0xBF00    NOP
0x391E	0xBF00    NOP
0x3920	0xBF00    NOP
0x3922	0xBF00    NOP
0x3924	0xBF00    NOP
;MPU6050.c, 271 :: 		UART1_Write_Text("Pre Init Okay");
0x3926	0x48A0    LDR	R0, [PC, #640]
0x3928	0xF7FFFF72  BL	_UART1_Write_Text+0
;MPU6050.c, 272 :: 		UART1_Write(13);
0x392C	0x200D    MOVS	R0, #13
0x392E	0xF7FFFF61  BL	_UART1_Write+0
;MPU6050.c, 275 :: 		MPU6050_Init();
0x3932	0xF7FFFF7B  BL	_MPU6050_Init+0
;MPU6050.c, 277 :: 		info = MPU6050_Test();
0x3936	0xF7FFFF37  BL	_MPU6050_Test+0
0x393A	0x499C    LDR	R1, [PC, #624]
0x393C	0x8008    STRH	R0, [R1, #0]
;MPU6050.c, 279 :: 		if (info == 1)
0x393E	0x2801    CMP	R0, #1
0x3940	0xD109    BNE	L_main24
;MPU6050.c, 281 :: 		UART1_Write_Text("MPU6050 OK");
0x3942	0x489B    LDR	R0, [PC, #620]
0x3944	0xF7FFFF64  BL	_UART1_Write_Text+0
;MPU6050.c, 282 :: 		UART1_Write(0x0A); //Line Feed LF
0x3948	0x200A    MOVS	R0, #10
0x394A	0xF7FFFF53  BL	_UART1_Write+0
;MPU6050.c, 283 :: 		UART1_Write(0x0D); //Return Car CR
0x394E	0x200D    MOVS	R0, #13
0x3950	0xF7FFFF50  BL	_UART1_Write+0
;MPU6050.c, 284 :: 		}
0x3954	0xE008    B	L_main25
L_main24:
;MPU6050.c, 288 :: 		UART1_Write_Text("MPU6050 Failed");
0x3956	0x4897    LDR	R0, [PC, #604]
0x3958	0xF7FFFF5A  BL	_UART1_Write_Text+0
;MPU6050.c, 289 :: 		UART1_Write(0x0A); //Line Feed LF
0x395C	0x200A    MOVS	R0, #10
0x395E	0xF7FFFF49  BL	_UART1_Write+0
;MPU6050.c, 290 :: 		UART1_Write(0x0D); //Return Car CR
0x3962	0x200D    MOVS	R0, #13
0x3964	0xF7FFFF46  BL	_UART1_Write+0
;MPU6050.c, 291 :: 		}
L_main25:
;MPU6050.c, 294 :: 		Delay_ms(1000);
0x3968	0xF64127FF  MOVW	R7, #6911
0x396C	0xF2C007B7  MOVT	R7, #183
L_main26:
0x3970	0x1E7F    SUBS	R7, R7, #1
0x3972	0xD1FD    BNE	L_main26
0x3974	0xBF00    NOP
0x3976	0xBF00    NOP
0x3978	0xBF00    NOP
0x397A	0xBF00    NOP
0x397C	0xBF00    NOP
;MPU6050.c, 297 :: 		for (cal_var = 0; cal_var <= 64; cal_var++)
0x397E	0x2100    MOVS	R1, #0
0x3980	0xB209    SXTH	R1, R1
0x3982	0x488D    LDR	R0, [PC, #564]
0x3984	0x8001    STRH	R1, [R0, #0]
L_main28:
0x3986	0x488C    LDR	R0, [PC, #560]
0x3988	0xF9B00000  LDRSH	R0, [R0, #0]
0x398C	0x2840    CMP	R0, #64
0x398E	0xDC34    BGT	L_main29
;MPU6050.c, 299 :: 		gyro_x_offset += MPU6050_Gyro_Raw('X');
0x3990	0x2058    MOVS	R0, #88
0x3992	0xF7FFFE17  BL	_MPU6050_Gyro_Raw+0
0x3996	0xF7FDFD9B  BL	__SignedIntegralToFloat+0
0x399A	0x4988    LDR	R1, [PC, #544]
0x399C	0x9100    STR	R1, [SP, #0]
0x399E	0x680A    LDR	R2, [R1, #0]
0x39A0	0xF7FDFB88  BL	__Add_FP+0
0x39A4	0x9900    LDR	R1, [SP, #0]
0x39A6	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 300 :: 		gyro_y_offset += MPU6050_Gyro_Raw('Y');
0x39A8	0x2059    MOVS	R0, #89
0x39AA	0xF7FFFE0B  BL	_MPU6050_Gyro_Raw+0
0x39AE	0xF7FDFD8F  BL	__SignedIntegralToFloat+0
0x39B2	0x4983    LDR	R1, [PC, #524]
0x39B4	0x9100    STR	R1, [SP, #0]
0x39B6	0x680A    LDR	R2, [R1, #0]
0x39B8	0xF7FDFB7C  BL	__Add_FP+0
0x39BC	0x9900    LDR	R1, [SP, #0]
0x39BE	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 301 :: 		gyro_z_offset += MPU6050_Gyro_Raw('Z');
0x39C0	0x205A    MOVS	R0, #90
0x39C2	0xF7FFFDFF  BL	_MPU6050_Gyro_Raw+0
0x39C6	0xF7FDFD83  BL	__SignedIntegralToFloat+0
0x39CA	0x497E    LDR	R1, [PC, #504]
0x39CC	0x9100    STR	R1, [SP, #0]
0x39CE	0x680A    LDR	R2, [R1, #0]
0x39D0	0xF7FDFB70  BL	__Add_FP+0
0x39D4	0x9900    LDR	R1, [SP, #0]
0x39D6	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 303 :: 		Delay_ms(1);
0x39D8	0xF64267DF  MOVW	R7, #11999
0x39DC	0xF2C00700  MOVT	R7, #0
L_main31:
0x39E0	0x1E7F    SUBS	R7, R7, #1
0x39E2	0xD1FD    BNE	L_main31
0x39E4	0xBF00    NOP
0x39E6	0xBF00    NOP
0x39E8	0xBF00    NOP
0x39EA	0xBF00    NOP
0x39EC	0xBF00    NOP
;MPU6050.c, 297 :: 		for (cal_var = 0; cal_var <= 64; cal_var++)
0x39EE	0x4972    LDR	R1, [PC, #456]
0x39F0	0xF9B10000  LDRSH	R0, [R1, #0]
0x39F4	0x1C40    ADDS	R0, R0, #1
0x39F6	0x8008    STRH	R0, [R1, #0]
;MPU6050.c, 304 :: 		}
0x39F8	0xE7C5    B	L_main28
L_main29:
;MPU6050.c, 307 :: 		gyro_x_offset /= 64;
0x39FA	0x4870    LDR	R0, [PC, #448]
0x39FC	0x9000    STR	R0, [SP, #0]
0x39FE	0x6800    LDR	R0, [R0, #0]
0x3A00	0xF04F4285  MOV	R2, #1115684864
0x3A04	0xF7FDFD12  BL	__Div_FP+0
0x3A08	0x9900    LDR	R1, [SP, #0]
0x3A0A	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 308 :: 		gyro_y_offset /= 64;
0x3A0C	0x486C    LDR	R0, [PC, #432]
0x3A0E	0x9000    STR	R0, [SP, #0]
0x3A10	0x6800    LDR	R0, [R0, #0]
0x3A12	0xF04F4285  MOV	R2, #1115684864
0x3A16	0xF7FDFD09  BL	__Div_FP+0
0x3A1A	0x9900    LDR	R1, [SP, #0]
0x3A1C	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 309 :: 		gyro_z_offset /= 64;
0x3A1E	0x4869    LDR	R0, [PC, #420]
0x3A20	0x9000    STR	R0, [SP, #0]
0x3A22	0x6800    LDR	R0, [R0, #0]
0x3A24	0xF04F4285  MOV	R2, #1115684864
0x3A28	0xF7FDFD00  BL	__Div_FP+0
0x3A2C	0x9900    LDR	R1, [SP, #0]
0x3A2E	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 311 :: 		while(1)
L_main33:
;MPU6050.c, 314 :: 		gyro_x  =  (MPU6050_Gyro_Raw('X')  - gyro_x_offset)  / 939.650784f;
0x3A30	0x2058    MOVS	R0, #88
0x3A32	0xF7FFFDC7  BL	_MPU6050_Gyro_Raw+0
0x3A36	0xF7FDFD4B  BL	__SignedIntegralToFloat+0
0x3A3A	0x4960    LDR	R1, [PC, #384]
0x3A3C	0x680A    LDR	R2, [R1, #0]
0x3A3E	0xF7FDFA01  BL	__Sub_FP+0
0x3A42	0x4A61    LDR	R2, [PC, #388]
0x3A44	0xF7FDFCF2  BL	__Div_FP+0
0x3A48	0x4960    LDR	R1, [PC, #384]
0x3A4A	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 315 :: 		gyro_y  =  (MPU6050_Gyro_Raw('Y')  - gyro_y_offset)  / 939.650784f;
0x3A4C	0x2059    MOVS	R0, #89
0x3A4E	0xF7FFFDB9  BL	_MPU6050_Gyro_Raw+0
0x3A52	0xF7FDFD3D  BL	__SignedIntegralToFloat+0
0x3A56	0x495A    LDR	R1, [PC, #360]
0x3A58	0x680A    LDR	R2, [R1, #0]
0x3A5A	0xF7FDF9F3  BL	__Sub_FP+0
0x3A5E	0x4A5A    LDR	R2, [PC, #360]
0x3A60	0xF7FDFCE4  BL	__Div_FP+0
0x3A64	0x495A    LDR	R1, [PC, #360]
0x3A66	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 316 :: 		gyro_z  =  (MPU6050_Gyro_Raw('Z')  - gyro_z_offset)  / 939.650784f;
0x3A68	0x205A    MOVS	R0, #90
0x3A6A	0xF7FFFDAB  BL	_MPU6050_Gyro_Raw+0
0x3A6E	0xF7FDFD2F  BL	__SignedIntegralToFloat+0
0x3A72	0x4954    LDR	R1, [PC, #336]
0x3A74	0x680A    LDR	R2, [R1, #0]
0x3A76	0xF7FDF9E5  BL	__Sub_FP+0
0x3A7A	0x4A53    LDR	R2, [PC, #332]
0x3A7C	0xF7FDFCD6  BL	__Div_FP+0
0x3A80	0x4954    LDR	R1, [PC, #336]
0x3A82	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 319 :: 		acc_x = MPU6050_Read_Accel('X') / 2.0f;
0x3A84	0x2058    MOVS	R0, #88
0x3A86	0xF7FFFE0B  BL	_MPU6050_Read_Accel+0
0x3A8A	0xF04F4280  MOV	R2, #1073741824
0x3A8E	0xF7FDFCCD  BL	__Div_FP+0
0x3A92	0x4951    LDR	R1, [PC, #324]
0x3A94	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 320 :: 		acc_y = MPU6050_Read_Accel('Y') / 2.0f;
0x3A96	0x2059    MOVS	R0, #89
0x3A98	0xF7FFFE02  BL	_MPU6050_Read_Accel+0
0x3A9C	0xF04F4280  MOV	R2, #1073741824
0x3AA0	0xF7FDFCC4  BL	__Div_FP+0
0x3AA4	0x494D    LDR	R1, [PC, #308]
0x3AA6	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 321 :: 		acc_z = MPU6050_Read_Accel('Z') / 2.0f;
0x3AA8	0x205A    MOVS	R0, #90
0x3AAA	0xF7FFFDF9  BL	_MPU6050_Read_Accel+0
0x3AAE	0xF04F4280  MOV	R2, #1073741824
0x3AB2	0xF7FDFCBB  BL	__Div_FP+0
0x3AB6	0x494A    LDR	R1, [PC, #296]
0x3AB8	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 326 :: 		UART1_Write_Text("  AccelX: ");
0x3ABA	0x484A    LDR	R0, [PC, #296]
0x3ABC	0xF7FFFEA8  BL	_UART1_Write_Text+0
;MPU6050.c, 327 :: 		sprintf(accel_x_out, "%7.2f", acc_x);
0x3AC0	0x4845    LDR	R0, [PC, #276]
0x3AC2	0x6802    LDR	R2, [R0, #0]
0x3AC4	0x4948    LDR	R1, [PC, #288]
0x3AC6	0x4849    LDR	R0, [PC, #292]
0x3AC8	0xB404    PUSH	(R2)
0x3ACA	0xB402    PUSH	(R1)
0x3ACC	0xB401    PUSH	(R0)
0x3ACE	0xF7FFFD5F  BL	_sprintf+0
0x3AD2	0xB003    ADD	SP, SP, #12
;MPU6050.c, 328 :: 		UART1_Write_Text(accel_x_out);
0x3AD4	0x4845    LDR	R0, [PC, #276]
0x3AD6	0xF7FFFE9B  BL	_UART1_Write_Text+0
;MPU6050.c, 330 :: 		UART1_Write_Text("  AccelY: ");
0x3ADA	0x4845    LDR	R0, [PC, #276]
0x3ADC	0xF7FFFE98  BL	_UART1_Write_Text+0
;MPU6050.c, 331 :: 		sprintf(accel_y_out, "%7.2f", acc_y);
0x3AE0	0x483E    LDR	R0, [PC, #248]
0x3AE2	0x6802    LDR	R2, [R0, #0]
0x3AE4	0x4943    LDR	R1, [PC, #268]
0x3AE6	0x4844    LDR	R0, [PC, #272]
0x3AE8	0xB404    PUSH	(R2)
0x3AEA	0xB402    PUSH	(R1)
0x3AEC	0xB401    PUSH	(R0)
0x3AEE	0xF7FFFD4F  BL	_sprintf+0
0x3AF2	0xB003    ADD	SP, SP, #12
;MPU6050.c, 332 :: 		UART1_Write_Text(accel_y_out);
0x3AF4	0x4840    LDR	R0, [PC, #256]
0x3AF6	0xF7FFFE8B  BL	_UART1_Write_Text+0
;MPU6050.c, 334 :: 		UART1_Write_Text("  AccelZ: ");
0x3AFA	0x4840    LDR	R0, [PC, #256]
0x3AFC	0xF7FFFE88  BL	_UART1_Write_Text+0
;MPU6050.c, 335 :: 		sprintf(accel_z_out, "%7.2f", acc_z);
0x3B00	0x4837    LDR	R0, [PC, #220]
0x3B02	0x6802    LDR	R2, [R0, #0]
0x3B04	0x493E    LDR	R1, [PC, #248]
0x3B06	0x483F    LDR	R0, [PC, #252]
0x3B08	0xB404    PUSH	(R2)
0x3B0A	0xB402    PUSH	(R1)
0x3B0C	0xB401    PUSH	(R0)
0x3B0E	0xF7FFFD3F  BL	_sprintf+0
0x3B12	0xB003    ADD	SP, SP, #12
;MPU6050.c, 336 :: 		UART1_Write_Text(accel_z_out);
0x3B14	0x483B    LDR	R0, [PC, #236]
0x3B16	0xF7FFFE7B  BL	_UART1_Write_Text+0
;MPU6050.c, 338 :: 		UART1_Write(0x0A); //Line Feed LF
0x3B1A	0x200A    MOVS	R0, #10
0x3B1C	0xF7FFFE6A  BL	_UART1_Write+0
;MPU6050.c, 339 :: 		UART1_Write(0x0D); //Return Car CR
0x3B20	0x200D    MOVS	R0, #13
0x3B22	0xF7FFFE67  BL	_UART1_Write+0
;MPU6050.c, 344 :: 		UART1_Write_Text("  GyroX: ");
0x3B26	0x4838    LDR	R0, [PC, #224]
0x3B28	0xF7FFFE72  BL	_UART1_Write_Text+0
;MPU6050.c, 345 :: 		sprintf(gyro_x_out, "%7.2f", gyro_x);
0x3B2C	0x4827    LDR	R0, [PC, #156]
0x3B2E	0x6802    LDR	R2, [R0, #0]
0x3B30	0x4936    LDR	R1, [PC, #216]
0x3B32	0x4837    LDR	R0, [PC, #220]
0x3B34	0xB404    PUSH	(R2)
0x3B36	0xB402    PUSH	(R1)
0x3B38	0xB401    PUSH	(R0)
0x3B3A	0xF7FFFD29  BL	_sprintf+0
0x3B3E	0xB003    ADD	SP, SP, #12
;MPU6050.c, 346 :: 		UART1_Write_Text(gyro_x_out);
0x3B40	0x4833    LDR	R0, [PC, #204]
0x3B42	0xF7FFFE65  BL	_UART1_Write_Text+0
;MPU6050.c, 348 :: 		UART1_Write_Text("  GyroY: ");
0x3B46	0x4833    LDR	R0, [PC, #204]
0x3B48	0xF7FFFE62  BL	_UART1_Write_Text+0
;MPU6050.c, 349 :: 		sprintf(gyro_y_out, "%7.2f", gyro_y);
0x3B4C	0x4820    LDR	R0, [PC, #128]
0x3B4E	0x6802    LDR	R2, [R0, #0]
0x3B50	0x4931    LDR	R1, [PC, #196]
0x3B52	0x4832    LDR	R0, [PC, #200]
0x3B54	0xB404    PUSH	(R2)
0x3B56	0xB402    PUSH	(R1)
0x3B58	0xB401    PUSH	(R0)
0x3B5A	0xF7FFFD19  BL	_sprintf+0
0x3B5E	0xB003    ADD	SP, SP, #12
;MPU6050.c, 350 :: 		UART1_Write_Text(gyro_y_out);
0x3B60	0x482E    LDR	R0, [PC, #184]
0x3B62	0xF7FFFE55  BL	_UART1_Write_Text+0
;MPU6050.c, 352 :: 		UART1_Write_Text("  GyroZ: ");
0x3B66	0x482E    LDR	R0, [PC, #184]
0x3B68	0xF7FFFE52  BL	_UART1_Write_Text+0
;MPU6050.c, 353 :: 		sprintf(gyro_z_out, "%7.2f", gyro_z);
0x3B6C	0x4819    LDR	R0, [PC, #100]
0x3B6E	0x6802    LDR	R2, [R0, #0]
0x3B70	0x492C    LDR	R1, [PC, #176]
0x3B72	0x482D    LDR	R0, [PC, #180]
0x3B74	0xB404    PUSH	(R2)
0x3B76	0xB402    PUSH	(R1)
0x3B78	0xB401    PUSH	(R0)
0x3B7A	0xF7FFFD09  BL	_sprintf+0
0x3B7E	0xB003    ADD	SP, SP, #12
;MPU6050.c, 354 :: 		UART1_Write_Text(gyro_z_out);
0x3B80	0x4829    LDR	R0, [PC, #164]
0x3B82	0xF7FFFE45  BL	_UART1_Write_Text+0
;MPU6050.c, 356 :: 		UART1_Write(0x0A); //Line Feed LF
0x3B86	0x200A    MOVS	R0, #10
0x3B88	0xF7FFFE34  BL	_UART1_Write+0
;MPU6050.c, 357 :: 		UART1_Write(0x0D); //Return Car CR
0x3B8C	0x200D    MOVS	R0, #13
0x3B8E	0xF7FFFE31  BL	_UART1_Write+0
;MPU6050.c, 362 :: 		MadgwickAHRSupdateIMU(gyro_x, gyro_y, gyro_z, acc_x, acc_y, acc_z);
0x3B92	0x4813    LDR	R0, [PC, #76]
0x3B94	0x6805    LDR	R5, [R0, #0]
0x3B96	0x4811    LDR	R0, [PC, #68]
0x3B98	0x6804    LDR	R4, [R0, #0]
0x3B9A	0x480F    LDR	R0, [PC, #60]
0x3B9C	0x6803    LDR	R3, [R0, #0]
0x3B9E	0xE045    B	#138
0x3BA0	0x3F2C0000  	__GPIO_MODULE_I2C1_PB67+0
0x3BA4	0x1A800006  	#400000
0x3BA8	0x00142000  	?lstr1_MPU6050+0
0x3BAC	0x08A42000  	_info+0
0x3BB0	0x00222000  	?lstr2_MPU6050+0
0x3BB4	0x002D2000  	?lstr3_MPU6050+0
0x3BB8	0x003C2000  	_cal_var+0
0x3BBC	0x08A82000  	_gyro_x_offset+0
0x3BC0	0x08AC2000  	_gyro_y_offset+0
0x3BC4	0x08B02000  	_gyro_z_offset+0
0x3BC8	0xE9A6446A  	#1147857318
0x3BCC	0x08B42000  	_gyro_x+0
0x3BD0	0x08B82000  	_gyro_y+0
0x3BD4	0x08BC2000  	_gyro_z+0
0x3BD8	0x08C02000  	_acc_x+0
0x3BDC	0x08C42000  	_acc_y+0
0x3BE0	0x08C82000  	_acc_z+0
0x3BE4	0x003E2000  	?lstr4_MPU6050+0
0x3BE8	0x40C30000  	?lstr_5_MPU6050+0
0x3BEC	0x08CC2000  	_accel_x_out+0
0x3BF0	0x00492000  	?lstr6_MPU6050+0
0x3BF4	0x40C90000  	?lstr_7_MPU6050+0
0x3BF8	0x08D62000  	_accel_y_out+0
0x3BFC	0x00542000  	?lstr8_MPU6050+0
0x3C00	0x40F30000  	?lstr_9_MPU6050+0
0x3C04	0x08E02000  	_accel_z_out+0
0x3C08	0x005F2000  	?lstr10_MPU6050+0
0x3C0C	0x40E10000  	?lstr_11_MPU6050+0
0x3C10	0x08EA2000  	_gyro_x_out+0
0x3C14	0x00692000  	?lstr12_MPU6050+0
0x3C18	0x40BD0000  	?lstr_13_MPU6050+0
0x3C1C	0x08F42000  	_gyro_y_out+0
0x3C20	0x00732000  	?lstr14_MPU6050+0
0x3C24	0x40E70000  	?lstr_15_MPU6050+0
0x3C28	0x08FE2000  	_gyro_z_out+0
0x3C2C	0x482E    LDR	R0, [PC, #184]
0x3C2E	0x6802    LDR	R2, [R0, #0]
0x3C30	0x482E    LDR	R0, [PC, #184]
0x3C32	0x6801    LDR	R1, [R0, #0]
0x3C34	0x482E    LDR	R0, [PC, #184]
0x3C36	0x6800    LDR	R0, [R0, #0]
0x3C38	0xB420    PUSH	(R5)
0x3C3A	0xB410    PUSH	(R4)
0x3C3C	0xF7FFF9CE  BL	_MadgwickAHRSupdateIMU+0
0x3C40	0xB002    ADD	SP, SP, #8
;MPU6050.c, 367 :: 		UART1_Write_Text("  Q0: ");
0x3C42	0x482C    LDR	R0, [PC, #176]
0x3C44	0xF7FFFDE4  BL	_UART1_Write_Text+0
;MPU6050.c, 368 :: 		sprintf(q0_t, "%7.2f", q0);
0x3C48	0x482B    LDR	R0, [PC, #172]
0x3C4A	0x6802    LDR	R2, [R0, #0]
0x3C4C	0x492B    LDR	R1, [PC, #172]
0x3C4E	0x482C    LDR	R0, [PC, #176]
0x3C50	0xB404    PUSH	(R2)
0x3C52	0xB402    PUSH	(R1)
0x3C54	0xB401    PUSH	(R0)
0x3C56	0xF7FFFC9B  BL	_sprintf+0
0x3C5A	0xB003    ADD	SP, SP, #12
;MPU6050.c, 369 :: 		UART1_Write_Text(q0_t);
0x3C5C	0x4828    LDR	R0, [PC, #160]
0x3C5E	0xF7FFFDD7  BL	_UART1_Write_Text+0
;MPU6050.c, 371 :: 		UART1_Write_Text("  Q1: ");
0x3C62	0x4828    LDR	R0, [PC, #160]
0x3C64	0xF7FFFDD4  BL	_UART1_Write_Text+0
;MPU6050.c, 372 :: 		sprintf(q1_t, "%7.2f", q1);
0x3C68	0x4827    LDR	R0, [PC, #156]
0x3C6A	0x6802    LDR	R2, [R0, #0]
0x3C6C	0x4927    LDR	R1, [PC, #156]
0x3C6E	0x4828    LDR	R0, [PC, #160]
0x3C70	0xB404    PUSH	(R2)
0x3C72	0xB402    PUSH	(R1)
0x3C74	0xB401    PUSH	(R0)
0x3C76	0xF7FFFC8B  BL	_sprintf+0
0x3C7A	0xB003    ADD	SP, SP, #12
;MPU6050.c, 373 :: 		UART1_Write_Text(q1_t);
0x3C7C	0x4824    LDR	R0, [PC, #144]
0x3C7E	0xF7FFFDC7  BL	_UART1_Write_Text+0
;MPU6050.c, 375 :: 		UART1_Write_Text("  Q2: ");
0x3C82	0x4824    LDR	R0, [PC, #144]
0x3C84	0xF7FFFDC4  BL	_UART1_Write_Text+0
;MPU6050.c, 376 :: 		sprintf(q2_t, "%7.2f", q2);
0x3C88	0x4823    LDR	R0, [PC, #140]
0x3C8A	0x6802    LDR	R2, [R0, #0]
0x3C8C	0x4923    LDR	R1, [PC, #140]
0x3C8E	0x4824    LDR	R0, [PC, #144]
0x3C90	0xB404    PUSH	(R2)
0x3C92	0xB402    PUSH	(R1)
0x3C94	0xB401    PUSH	(R0)
0x3C96	0xF7FFFC7B  BL	_sprintf+0
0x3C9A	0xB003    ADD	SP, SP, #12
;MPU6050.c, 377 :: 		UART1_Write_Text(q2_t);
0x3C9C	0x4820    LDR	R0, [PC, #128]
0x3C9E	0xF7FFFDB7  BL	_UART1_Write_Text+0
;MPU6050.c, 379 :: 		UART1_Write_Text("  Q3: ");
0x3CA2	0x4820    LDR	R0, [PC, #128]
0x3CA4	0xF7FFFDB4  BL	_UART1_Write_Text+0
;MPU6050.c, 380 :: 		sprintf(q3_t, "%7.2f", q3);
0x3CA8	0x481F    LDR	R0, [PC, #124]
0x3CAA	0x6802    LDR	R2, [R0, #0]
0x3CAC	0x491F    LDR	R1, [PC, #124]
0x3CAE	0x4820    LDR	R0, [PC, #128]
0x3CB0	0xB404    PUSH	(R2)
0x3CB2	0xB402    PUSH	(R1)
0x3CB4	0xB401    PUSH	(R0)
0x3CB6	0xF7FFFC6B  BL	_sprintf+0
0x3CBA	0xB003    ADD	SP, SP, #12
;MPU6050.c, 381 :: 		UART1_Write_Text(q3_t);
0x3CBC	0x481C    LDR	R0, [PC, #112]
0x3CBE	0xF7FFFDA7  BL	_UART1_Write_Text+0
;MPU6050.c, 383 :: 		UART1_Write(0x0A); //Line Feed LF
0x3CC2	0x200A    MOVS	R0, #10
0x3CC4	0xF7FFFD96  BL	_UART1_Write+0
;MPU6050.c, 384 :: 		UART1_Write(0x0D); //Return Car CR
0x3CC8	0x200D    MOVS	R0, #13
0x3CCA	0xF7FFFD93  BL	_UART1_Write+0
;MPU6050.c, 386 :: 		Delay_ms(1);
0x3CCE	0xF64267DF  MOVW	R7, #11999
0x3CD2	0xF2C00700  MOVT	R7, #0
0x3CD6	0xBF00    NOP
0x3CD8	0xBF00    NOP
L_main35:
0x3CDA	0x1E7F    SUBS	R7, R7, #1
0x3CDC	0xD1FD    BNE	L_main35
0x3CDE	0xBF00    NOP
0x3CE0	0xBF00    NOP
0x3CE2	0xBF00    NOP
;MPU6050.c, 387 :: 		}
0x3CE4	0xE6A4    B	L_main33
;MPU6050.c, 389 :: 		}
L_end_main:
L__main_end_loop:
0x3CE6	0xE7FE    B	L__main_end_loop
0x3CE8	0x08BC2000  	_gyro_z+0
0x3CEC	0x08B82000  	_gyro_y+0
0x3CF0	0x08B42000  	_gyro_x+0
0x3CF4	0x007D2000  	?lstr16_MPU6050+0
0x3CF8	0x000C2000  	_q0+0
0x3CFC	0x40ED0000  	?lstr_17_MPU6050+0
0x3D00	0x09082000  	_q0_t+0
0x3D04	0x00842000  	?lstr18_MPU6050+0
0x3D08	0x00002000  	_q1+0
0x3D0C	0x40DB0000  	?lstr_19_MPU6050+0
0x3D10	0x09122000  	_q1_t+0
0x3D14	0x008B2000  	?lstr20_MPU6050+0
0x3D18	0x00042000  	_q2+0
0x3D1C	0x40D50000  	?lstr_21_MPU6050+0
0x3D20	0x091C2000  	_q2_t+0
0x3D24	0x00922000  	?lstr22_MPU6050+0
0x3D28	0x00082000  	_q3+0
0x3D2C	0x40CF0000  	?lstr_23_MPU6050+0
0x3D30	0x09262000  	_q3_t+0
; end of _main
_UART1_Init:
;__Lib_UART_123_45.c, 401 :: 		
; baud_rate start address is: 0 (R0)
0x2FA8	0xB081    SUB	SP, SP, #4
0x2FAA	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45.c, 402 :: 		
0x2FAE	0x4A09    LDR	R2, [PC, #36]
0x2FB0	0xF2400100  MOVW	R1, #0
0x2FB4	0xB404    PUSH	(R2)
0x2FB6	0xB402    PUSH	(R1)
0x2FB8	0xF2400300  MOVW	R3, #0
0x2FBC	0xF2400200  MOVW	R2, #0
0x2FC0	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x2FC2	0x4805    LDR	R0, [PC, #20]
0x2FC4	0xF7FFFD70  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x2FC8	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 403 :: 		
L_end_UART1_Init:
0x2FCA	0xF8DDE000  LDR	LR, [SP, #0]
0x2FCE	0xB001    ADD	SP, SP, #4
0x2FD0	0x4770    BX	LR
0x2FD2	0xBF00    NOP
0x2FD4	0x3EC00000  	__GPIO_MODULE_USART1_PA9_10+0
0x2FD8	0x38004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x2AA8	0xB089    SUB	SP, SP, #36
0x2AAA	0xF8CDE000  STR	LR, [SP, #0]
0x2AAE	0x4683    MOV	R11, R0
0x2AB0	0xB298    UXTH	R0, R3
0x2AB2	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x2AB4	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x2AB8	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x2ABA	0xAC04    ADD	R4, SP, #16
0x2ABC	0xF8AD1004  STRH	R1, [SP, #4]
0x2AC0	0xF8AD0008  STRH	R0, [SP, #8]
0x2AC4	0x4620    MOV	R0, R4
0x2AC6	0xF7FEFA3F  BL	_RCC_GetClocksFrequency+0
0x2ACA	0xF8BD0008  LDRH	R0, [SP, #8]
0x2ACE	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x2AD2	0x4C64    LDR	R4, [PC, #400]
0x2AD4	0x45A3    CMP	R11, R4
0x2AD6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x2AD8	0x2501    MOVS	R5, #1
0x2ADA	0xB26D    SXTB	R5, R5
0x2ADC	0x4C62    LDR	R4, [PC, #392]
0x2ADE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x2AE0	0x4D62    LDR	R5, [PC, #392]
0x2AE2	0x4C63    LDR	R4, [PC, #396]
0x2AE4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x2AE6	0x4D63    LDR	R5, [PC, #396]
0x2AE8	0x4C63    LDR	R4, [PC, #396]
0x2AEA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x2AEC	0x4D63    LDR	R5, [PC, #396]
0x2AEE	0x4C64    LDR	R4, [PC, #400]
0x2AF0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x2AF2	0x4D64    LDR	R5, [PC, #400]
0x2AF4	0x4C64    LDR	R4, [PC, #400]
0x2AF6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x2AF8	0x9C07    LDR	R4, [SP, #28]
0x2AFA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x2AFC	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x2AFE	0x4C63    LDR	R4, [PC, #396]
0x2B00	0x45A3    CMP	R11, R4
0x2B02	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x2B04	0x2501    MOVS	R5, #1
0x2B06	0xB26D    SXTB	R5, R5
0x2B08	0x4C61    LDR	R4, [PC, #388]
0x2B0A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x2B0C	0x4D61    LDR	R5, [PC, #388]
0x2B0E	0x4C58    LDR	R4, [PC, #352]
0x2B10	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x2B12	0x4D61    LDR	R5, [PC, #388]
0x2B14	0x4C58    LDR	R4, [PC, #352]
0x2B16	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x2B18	0x4D60    LDR	R5, [PC, #384]
0x2B1A	0x4C59    LDR	R4, [PC, #356]
0x2B1C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x2B1E	0x4D60    LDR	R5, [PC, #384]
0x2B20	0x4C59    LDR	R4, [PC, #356]
0x2B22	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x2B24	0x9C06    LDR	R4, [SP, #24]
0x2B26	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x2B28	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x2B2A	0x4C5E    LDR	R4, [PC, #376]
0x2B2C	0x45A3    CMP	R11, R4
0x2B2E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x2B30	0x2501    MOVS	R5, #1
0x2B32	0xB26D    SXTB	R5, R5
0x2B34	0x4C5C    LDR	R4, [PC, #368]
0x2B36	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x2B38	0x4D5C    LDR	R5, [PC, #368]
0x2B3A	0x4C4D    LDR	R4, [PC, #308]
0x2B3C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x2B3E	0x4D5C    LDR	R5, [PC, #368]
0x2B40	0x4C4D    LDR	R4, [PC, #308]
0x2B42	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x2B44	0x4D5B    LDR	R5, [PC, #364]
0x2B46	0x4C4E    LDR	R4, [PC, #312]
0x2B48	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x2B4A	0x4D5B    LDR	R5, [PC, #364]
0x2B4C	0x4C4E    LDR	R4, [PC, #312]
0x2B4E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x2B50	0x9C06    LDR	R4, [SP, #24]
0x2B52	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x2B54	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x2B56	0x4C59    LDR	R4, [PC, #356]
0x2B58	0x45A3    CMP	R11, R4
0x2B5A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x2B5C	0x2501    MOVS	R5, #1
0x2B5E	0xB26D    SXTB	R5, R5
0x2B60	0x4C57    LDR	R4, [PC, #348]
0x2B62	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x2B64	0x4D57    LDR	R5, [PC, #348]
0x2B66	0x4C42    LDR	R4, [PC, #264]
0x2B68	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x2B6A	0x4D57    LDR	R5, [PC, #348]
0x2B6C	0x4C42    LDR	R4, [PC, #264]
0x2B6E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x2B70	0x4D56    LDR	R5, [PC, #344]
0x2B72	0x4C43    LDR	R4, [PC, #268]
0x2B74	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x2B76	0x4D56    LDR	R5, [PC, #344]
0x2B78	0x4C43    LDR	R4, [PC, #268]
0x2B7A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x2B7C	0x9C06    LDR	R4, [SP, #24]
0x2B7E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x2B80	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x2B82	0x4C54    LDR	R4, [PC, #336]
0x2B84	0x45A3    CMP	R11, R4
0x2B86	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x2B88	0x2501    MOVS	R5, #1
0x2B8A	0xB26D    SXTB	R5, R5
0x2B8C	0x4C52    LDR	R4, [PC, #328]
0x2B8E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x2B90	0x4D52    LDR	R5, [PC, #328]
0x2B92	0x4C37    LDR	R4, [PC, #220]
0x2B94	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x2B96	0x4D52    LDR	R5, [PC, #328]
0x2B98	0x4C37    LDR	R4, [PC, #220]
0x2B9A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x2B9C	0x4D51    LDR	R5, [PC, #324]
0x2B9E	0x4C38    LDR	R4, [PC, #224]
0x2BA0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x2BA2	0x4D51    LDR	R5, [PC, #324]
0x2BA4	0x4C38    LDR	R4, [PC, #224]
0x2BA6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x2BA8	0x9C06    LDR	R4, [SP, #24]
0x2BAA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x2BAC	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x2BB0	0xF8AD0008  STRH	R0, [SP, #8]
0x2BB4	0x4630    MOV	R0, R6
0x2BB6	0xF7FEF8BD  BL	_GPIO_Alternate_Function_Enable+0
0x2BBA	0xF8BD0008  LDRH	R0, [SP, #8]
0x2BBE	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x2BC2	0xF10B0510  ADD	R5, R11, #16
0x2BC6	0x2400    MOVS	R4, #0
0x2BC8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x2BCA	0xF10B0510  ADD	R5, R11, #16
0x2BCE	0x682C    LDR	R4, [R5, #0]
0x2BD0	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x2BD2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x2BD4	0xF10B050C  ADD	R5, R11, #12
0x2BD8	0x2400    MOVS	R4, #0
0x2BDA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x2BDC	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x2BDE	0xF4406080  ORR	R0, R0, #1024
0x2BE2	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x2BE4	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x2BE6	0xF10B050C  ADD	R5, R11, #12
0x2BEA	0x682C    LDR	R4, [R5, #0]
0x2BEC	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x2BEE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x2BF0	0xF10B060C  ADD	R6, R11, #12
0x2BF4	0x2501    MOVS	R5, #1
0x2BF6	0x6834    LDR	R4, [R6, #0]
0x2BF8	0xF365344D  BFI	R4, R5, #13, #1
0x2BFC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x2BFE	0xF10B060C  ADD	R6, R11, #12
0x2C02	0x2501    MOVS	R5, #1
0x2C04	0x6834    LDR	R4, [R6, #0]
0x2C06	0xF36504C3  BFI	R4, R5, #3, #1
0x2C0A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x2C0C	0xF10B060C  ADD	R6, R11, #12
0x2C10	0x2501    MOVS	R5, #1
0x2C12	0x6834    LDR	R4, [R6, #0]
0x2C14	0xF3650482  BFI	R4, R5, #2, #1
0x2C18	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x2C1A	0xF10B0514  ADD	R5, R11, #20
0x2C1E	0x2400    MOVS	R4, #0
0x2C20	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x2C22	0x9D03    LDR	R5, [SP, #12]
0x2C24	0x2419    MOVS	R4, #25
0x2C26	0x4365    MULS	R5, R4, R5
0x2C28	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x2C2C	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x2C30	0x2464    MOVS	R4, #100
0x2C32	0xFBB7F4F4  UDIV	R4, R7, R4
0x2C36	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x2C38	0x0935    LSRS	R5, R6, #4
0x2C3A	0x2464    MOVS	R4, #100
0x2C3C	0x436C    MULS	R4, R5, R4
0x2C3E	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x2C40	0x0124    LSLS	R4, R4, #4
0x2C42	0xF2040532  ADDW	R5, R4, #50
0x2C46	0x2464    MOVS	R4, #100
0x2C48	0xFBB5F4F4  UDIV	R4, R5, R4
0x2C4C	0xF004040F  AND	R4, R4, #15
0x2C50	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x2C54	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x2C58	0xB2A4    UXTH	R4, R4
0x2C5A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x2C5C	0xF8DDE000  LDR	LR, [SP, #0]
0x2C60	0xB009    ADD	SP, SP, #36
0x2C62	0x4770    BX	LR
0x2C64	0x38004001  	USART1_SR+0
0x2C68	0x03384242  	RCC_APB2ENR+0
0x2C6C	0x37F50000  	_UART1_Write+0
0x2C70	0x094C2000  	_UART_Wr_Ptr+0
0x2C74	0xFFFFFFFF  	_UART1_Read+0
0x2C78	0x09502000  	_UART_Rd_Ptr+0
0x2C7C	0xFFFFFFFF  	_UART1_Data_Ready+0
0x2C80	0x09542000  	_UART_Rdy_Ptr+0
0x2C84	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x2C88	0x09582000  	_UART_Tx_Idle_Ptr+0
0x2C8C	0x44004000  	USART2_SR+0
0x2C90	0x03C44242  	RCC_APB1ENR+0
0x2C94	0xFFFFFFFF  	_UART2_Write+0
0x2C98	0xFFFFFFFF  	_UART2_Read+0
0x2C9C	0xFFFFFFFF  	_UART2_Data_Ready+0
0x2CA0	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x2CA4	0x48004000  	USART3_SR+0
0x2CA8	0x03C84242  	RCC_APB1ENR+0
0x2CAC	0xFFFFFFFF  	_UART3_Write+0
0x2CB0	0xFFFFFFFF  	_UART3_Read+0
0x2CB4	0xFFFFFFFF  	_UART3_Data_Ready+0
0x2CB8	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x2CBC	0x4C004000  	UART4_SR+0
0x2CC0	0x03CC4242  	RCC_APB1ENR+0
0x2CC4	0xFFFFFFFF  	_UART4_Write+0
0x2CC8	0xFFFFFFFF  	_UART4_Read+0
0x2CCC	0xFFFFFFFF  	_UART4_Data_Ready+0
0x2CD0	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x2CD4	0x50004000  	UART5_SR+0
0x2CD8	0x03D04242  	RCC_APB1ENR+0
0x2CDC	0xFFFFFFFF  	_UART5_Write+0
0x2CE0	0xFFFFFFFF  	_UART5_Read+0
0x2CE4	0xFFFFFFFF  	_UART5_Data_Ready+0
0x2CE8	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_101_102_103.c, 431 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0F48	0xB082    SUB	SP, SP, #8
0x0F4A	0xF8CDE000  STR	LR, [SP, #0]
0x0F4E	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_101_102_103.c, 434 :: 		
0x0F50	0x4619    MOV	R1, R3
0x0F52	0x9101    STR	R1, [SP, #4]
0x0F54	0xF7FFFBDE  BL	_Get_Fosc_kHz+0
0x0F58	0xF24031E8  MOVW	R1, #1000
0x0F5C	0xFB00F201  MUL	R2, R0, R1
0x0F60	0x9901    LDR	R1, [SP, #4]
0x0F62	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 437 :: 		
0x0F64	0x491F    LDR	R1, [PC, #124]
0x0F66	0x7809    LDRB	R1, [R1, #0]
0x0F68	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0F6C	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 438 :: 		
0x0F6E	0x491E    LDR	R1, [PC, #120]
0x0F70	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0F72	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0F74	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 440 :: 		
0x0F76	0x1D1A    ADDS	R2, R3, #4
0x0F78	0x6819    LDR	R1, [R3, #0]
0x0F7A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0F7C	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 442 :: 		
0x0F7E	0x4919    LDR	R1, [PC, #100]
0x0F80	0x8809    LDRH	R1, [R1, #0]
0x0F82	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0F86	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 443 :: 		
0x0F88	0x4917    LDR	R1, [PC, #92]
0x0F8A	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0F8C	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0F8E	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 445 :: 		
0x0F90	0xF2030208  ADDW	R2, R3, #8
0x0F94	0x1D19    ADDS	R1, R3, #4
0x0F96	0x6809    LDR	R1, [R1, #0]
0x0F98	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0F9A	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 447 :: 		
0x0F9C	0x4911    LDR	R1, [PC, #68]
0x0F9E	0x8809    LDRH	R1, [R1, #0]
0x0FA0	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0FA4	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 448 :: 		
0x0FA6	0x4910    LDR	R1, [PC, #64]
0x0FA8	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0FAA	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0FAC	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 450 :: 		
0x0FAE	0xF203020C  ADDW	R2, R3, #12
0x0FB2	0x1D19    ADDS	R1, R3, #4
0x0FB4	0x6809    LDR	R1, [R1, #0]
0x0FB6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0FB8	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 452 :: 		
0x0FBA	0x490A    LDR	R1, [PC, #40]
0x0FBC	0x8809    LDRH	R1, [R1, #0]
0x0FBE	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x0FC2	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 453 :: 		
0x0FC4	0x4909    LDR	R1, [PC, #36]
0x0FC6	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0FC8	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0FCA	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 455 :: 		
0x0FCC	0xF2030210  ADDW	R2, R3, #16
0x0FD0	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0FD4	0x6809    LDR	R1, [R1, #0]
0x0FD6	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0FDA	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 456 :: 		
L_end_RCC_GetClocksFrequency:
0x0FDC	0xF8DDE000  LDR	LR, [SP, #0]
0x0FE0	0xB002    ADD	SP, SP, #8
0x0FE2	0x4770    BX	LR
0x0FE4	0x10044002  	RCC_CFGRbits+0
0x0FE8	0x40AD0000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0FEC	0x38D40000  	__Lib_System_101_102_103_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0714	0x4801    LDR	R0, [PC, #4]
0x0716	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0718	0x4770    BX	LR
0x071A	0xBF00    NOP
0x071C	0x09302000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0D34	0xB081    SUB	SP, SP, #4
0x0D36	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0D3A	0x2201    MOVS	R2, #1
0x0D3C	0xB252    SXTB	R2, R2
0x0D3E	0x493E    LDR	R1, [PC, #248]
0x0D40	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0D42	0xF2000168  ADDW	R1, R0, #104
0x0D46	0x680B    LDR	R3, [R1, #0]
0x0D48	0xF06F6100  MVN	R1, #134217728
0x0D4C	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0D50	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0D52	0xF0036100  AND	R1, R3, #134217728
0x0D56	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0D58	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0D5A	0xF0024100  AND	R1, R2, #-2147483648
0x0D5E	0xF1B14F00  CMP	R1, #-2147483648
0x0D62	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0D64	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0D66	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0D68	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0D6A	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0D6C	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0D6E	0xF4042170  AND	R1, R4, #983040
0x0D72	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0D74	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0D76	0xF64F71FF  MOVW	R1, #65535
0x0D7A	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0D7E	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0D80	0xF4041140  AND	R1, R4, #3145728
0x0D84	0xF5B11F40  CMP	R1, #3145728
0x0D88	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0D8A	0xF06F6170  MVN	R1, #251658240
0x0D8E	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x0D92	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0D94	0x492A    LDR	R1, [PC, #168]
0x0D96	0x680A    LDR	R2, [R1, #0]
0x0D98	0xF06F6170  MVN	R1, #251658240
0x0D9C	0x400A    ANDS	R2, R1
0x0D9E	0x4928    LDR	R1, [PC, #160]
0x0DA0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x0DA2	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0DA4	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0DA6	0xF4041180  AND	R1, R4, #1048576
0x0DAA	0xF5B11F80  CMP	R1, #1048576
0x0DAE	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0DB0	0xF04F0103  MOV	R1, #3
0x0DB4	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0DB6	0x43C9    MVN	R1, R1
0x0DB8	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0DBC	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0DC0	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x0DC2	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0DC4	0x0D61    LSRS	R1, R4, #21
0x0DC6	0x0109    LSLS	R1, R1, #4
0x0DC8	0xFA05F101  LSL	R1, R5, R1
0x0DCC	0x43C9    MVN	R1, R1
0x0DCE	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0DD0	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0DD4	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0DD6	0x0D61    LSRS	R1, R4, #21
0x0DD8	0x0109    LSLS	R1, R1, #4
0x0DDA	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0DDE	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0DE0	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0DE2	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0DE6	0xF1B14F00  CMP	R1, #-2147483648
0x0DEA	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0DEC	0x4913    LDR	R1, [PC, #76]
0x0DEE	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0DF0	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0DF2	0x4913    LDR	R1, [PC, #76]
0x0DF4	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0DF6	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0DFA	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0DFC	0xEA4F018A  LSL	R1, R10, #2
0x0E00	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0E04	0x6809    LDR	R1, [R1, #0]
0x0E06	0xF1B13FFF  CMP	R1, #-1
0x0E0A	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0E0C	0xF1090134  ADD	R1, R9, #52
0x0E10	0xEA4F038A  LSL	R3, R10, #2
0x0E14	0x18C9    ADDS	R1, R1, R3
0x0E16	0x6809    LDR	R1, [R1, #0]
0x0E18	0x460A    MOV	R2, R1
0x0E1A	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0E1E	0x6809    LDR	R1, [R1, #0]
0x0E20	0x4608    MOV	R0, R1
0x0E22	0x4611    MOV	R1, R2
0x0E24	0xF7FFFCE2  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0E28	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0E2C	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0E2E	0xF8DDE000  LDR	LR, [SP, #0]
0x0E32	0xB001    ADD	SP, SP, #4
0x0E34	0x4770    BX	LR
0x0E36	0xBF00    NOP
0x0E38	0x03004242  	RCC_APB2ENRbits+0
0x0E3C	0x001C4001  	AFIO_MAPR2+0
0x0E40	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x07EC	0xB083    SUB	SP, SP, #12
0x07EE	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x07F2	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x07F6	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x07F8	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x07FA	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x07FE	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0800	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0802	0x4A19    LDR	R2, [PC, #100]
0x0804	0x9202    STR	R2, [SP, #8]
0x0806	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0808	0x4A18    LDR	R2, [PC, #96]
0x080A	0x9202    STR	R2, [SP, #8]
0x080C	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x080E	0x4A18    LDR	R2, [PC, #96]
0x0810	0x9202    STR	R2, [SP, #8]
0x0812	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0814	0x4A17    LDR	R2, [PC, #92]
0x0816	0x9202    STR	R2, [SP, #8]
0x0818	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x081A	0x4A17    LDR	R2, [PC, #92]
0x081C	0x9202    STR	R2, [SP, #8]
0x081E	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0820	0x4A16    LDR	R2, [PC, #88]
0x0822	0x9202    STR	R2, [SP, #8]
0x0824	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0826	0x4A16    LDR	R2, [PC, #88]
0x0828	0x9202    STR	R2, [SP, #8]
0x082A	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x082C	0x2800    CMP	R0, #0
0x082E	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0830	0x2801    CMP	R0, #1
0x0832	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0834	0x2802    CMP	R0, #2
0x0836	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0838	0x2803    CMP	R0, #3
0x083A	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x083C	0x2804    CMP	R0, #4
0x083E	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0840	0x2805    CMP	R0, #5
0x0842	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0844	0x2806    CMP	R0, #6
0x0846	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0848	0x2201    MOVS	R2, #1
0x084A	0xB212    SXTH	R2, R2
0x084C	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x084E	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0852	0x9802    LDR	R0, [SP, #8]
0x0854	0x460A    MOV	R2, R1
0x0856	0xF8BD1004  LDRH	R1, [SP, #4]
0x085A	0xF7FFFCC9  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x085E	0xF8DDE000  LDR	LR, [SP, #0]
0x0862	0xB003    ADD	SP, SP, #12
0x0864	0x4770    BX	LR
0x0866	0xBF00    NOP
0x0868	0x08004001  	#1073809408
0x086C	0x0C004001  	#1073810432
0x0870	0x10004001  	#1073811456
0x0874	0x14004001  	#1073812480
0x0878	0x18004001  	#1073813504
0x087C	0x1C004001  	#1073814528
0x0880	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01F0	0xB081    SUB	SP, SP, #4
0x01F2	0xF8CDE000  STR	LR, [SP, #0]
0x01F6	0xB28C    UXTH	R4, R1
0x01F8	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01FA	0x4B77    LDR	R3, [PC, #476]
0x01FC	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0200	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0202	0x4618    MOV	R0, R3
0x0204	0xF7FFFF94  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0208	0xF1B40FFF  CMP	R4, #255
0x020C	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x020E	0x4B73    LDR	R3, [PC, #460]
0x0210	0x429D    CMP	R5, R3
0x0212	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0214	0xF04F3333  MOV	R3, #858993459
0x0218	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x021A	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x021C	0x2D42    CMP	R5, #66
0x021E	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0220	0xF04F3344  MOV	R3, #1145324612
0x0224	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0226	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0228	0xF64F73FF  MOVW	R3, #65535
0x022C	0x429C    CMP	R4, R3
0x022E	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0230	0x4B6A    LDR	R3, [PC, #424]
0x0232	0x429D    CMP	R5, R3
0x0234	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0236	0xF04F3333  MOV	R3, #858993459
0x023A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x023C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x023E	0xF04F3333  MOV	R3, #858993459
0x0242	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0244	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0246	0x2D42    CMP	R5, #66
0x0248	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x024A	0xF04F3344  MOV	R3, #1145324612
0x024E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0250	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0252	0xF04F3344  MOV	R3, #1145324612
0x0256	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0258	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x025A	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x025C	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x025E	0xF0050301  AND	R3, R5, #1
0x0262	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0264	0x2100    MOVS	R1, #0
0x0266	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0268	0xF0050302  AND	R3, R5, #2
0x026C	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x026E	0xF40573C0  AND	R3, R5, #384
0x0272	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0274	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0276	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0278	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x027A	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x027C	0xF0050304  AND	R3, R5, #4
0x0280	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0282	0xF0050320  AND	R3, R5, #32
0x0286	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0288	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x028A	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x028C	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x028E	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0290	0xF0050308  AND	R3, R5, #8
0x0294	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0296	0xF0050320  AND	R3, R5, #32
0x029A	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x029C	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x029E	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x02A0	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x02A2	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x02A4	0x4B4E    LDR	R3, [PC, #312]
0x02A6	0xEA050303  AND	R3, R5, R3, LSL #0
0x02AA	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x02AC	0x2003    MOVS	R0, #3
0x02AE	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x02B0	0xF4057300  AND	R3, R5, #512
0x02B4	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x02B6	0x2002    MOVS	R0, #2
0x02B8	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x02BA	0xF4056380  AND	R3, R5, #1024
0x02BE	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x02C0	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x02C2	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02C4	0xF005030C  AND	R3, R5, #12
0x02C8	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02CA	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02CC	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02CE	0xF00403FF  AND	R3, R4, #255
0x02D2	0xB29B    UXTH	R3, R3
0x02D4	0x2B00    CMP	R3, #0
0x02D6	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02D8	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02DA	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02DC	0xFA1FF884  UXTH	R8, R4
0x02E0	0x4632    MOV	R2, R6
0x02E2	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02E4	0x2808    CMP	R0, #8
0x02E6	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02E8	0xF04F0301  MOV	R3, #1
0x02EC	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02F0	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02F4	0x42A3    CMP	R3, R4
0x02F6	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02F8	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02FA	0xF04F030F  MOV	R3, #15
0x02FE	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0300	0x43DB    MVN	R3, R3
0x0302	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0306	0xFA01F305  LSL	R3, R1, R5
0x030A	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x030E	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0310	0xF4067381  AND	R3, R6, #258
0x0314	0xF5B37F81  CMP	R3, #258
0x0318	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x031A	0xF2020414  ADDW	R4, R2, #20
0x031E	0xF04F0301  MOV	R3, #1
0x0322	0x4083    LSLS	R3, R0
0x0324	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0326	0xF0060382  AND	R3, R6, #130
0x032A	0x2B82    CMP	R3, #130
0x032C	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x032E	0xF2020410  ADDW	R4, R2, #16
0x0332	0xF04F0301  MOV	R3, #1
0x0336	0x4083    LSLS	R3, R0
0x0338	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x033A	0x462F    MOV	R7, R5
0x033C	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x033E	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0340	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0342	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0344	0xFA1FF088  UXTH	R0, R8
0x0348	0x460F    MOV	R7, R1
0x034A	0x4631    MOV	R1, R6
0x034C	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x034E	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0350	0x460F    MOV	R7, R1
0x0352	0x4629    MOV	R1, R5
0x0354	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0356	0xF1B00FFF  CMP	R0, #255
0x035A	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x035C	0x1D33    ADDS	R3, R6, #4
0x035E	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0362	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0364	0x2A08    CMP	R2, #8
0x0366	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0368	0xF2020408  ADDW	R4, R2, #8
0x036C	0xF04F0301  MOV	R3, #1
0x0370	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0374	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0378	0x42A3    CMP	R3, R4
0x037A	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x037C	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x037E	0xF04F030F  MOV	R3, #15
0x0382	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0384	0x43DB    MVN	R3, R3
0x0386	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x038A	0xFA07F305  LSL	R3, R7, R5
0x038E	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0392	0xF4017381  AND	R3, R1, #258
0x0396	0xF5B37F81  CMP	R3, #258
0x039A	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x039C	0xF2060514  ADDW	R5, R6, #20
0x03A0	0xF2020408  ADDW	R4, R2, #8
0x03A4	0xF04F0301  MOV	R3, #1
0x03A8	0x40A3    LSLS	R3, R4
0x03AA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x03AC	0xF0010382  AND	R3, R1, #130
0x03B0	0x2B82    CMP	R3, #130
0x03B2	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x03B4	0xF2060510  ADDW	R5, R6, #16
0x03B8	0xF2020408  ADDW	R4, R2, #8
0x03BC	0xF04F0301  MOV	R3, #1
0x03C0	0x40A3    LSLS	R3, R4
0x03C2	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03C4	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03C6	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03C8	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03CA	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03CC	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03D0	0xF8DDE000  LDR	LR, [SP, #0]
0x03D4	0xB001    ADD	SP, SP, #4
0x03D6	0x4770    BX	LR
0x03D8	0xFC00FFFF  	#-1024
0x03DC	0x00140008  	#524308
0x03E0	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 544 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x2F00	0xB081    SUB	SP, SP, #4
0x2F02	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 545 :: 		
0x2F06	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x2F08	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x2F0A	0x4803    LDR	R0, [PC, #12]
0x2F0C	0xF7FFFEEE  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 546 :: 		
L_end_I2C1_Init_Advanced:
0x2F10	0xF8DDE000  LDR	LR, [SP, #0]
0x2F14	0xB001    ADD	SP, SP, #4
0x2F16	0x4770    BX	LR
0x2F18	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 591 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x2CEC	0xB088    SUB	SP, SP, #32
0x2CEE	0xF8CDE000  STR	LR, [SP, #0]
0x2CF2	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 593 :: 		
;__Lib_I2C_12.c, 600 :: 		
0x2CF4	0x4B55    LDR	R3, [PC, #340]
0x2CF6	0x4298    CMP	R0, R3
0x2CF8	0xD10D    BNE	L_I2Cx_Init_Advanced112
;__Lib_I2C_12.c, 601 :: 		
0x2CFA	0x2401    MOVS	R4, #1
0x2CFC	0xB264    SXTB	R4, R4
0x2CFE	0x4B54    LDR	R3, [PC, #336]
0x2D00	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 602 :: 		
0x2D02	0x4C54    LDR	R4, [PC, #336]
0x2D04	0x4B54    LDR	R3, [PC, #336]
0x2D06	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 603 :: 		
0x2D08	0x4C54    LDR	R4, [PC, #336]
0x2D0A	0x4B55    LDR	R3, [PC, #340]
0x2D0C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 604 :: 		
0x2D0E	0x4C55    LDR	R4, [PC, #340]
0x2D10	0x4B55    LDR	R3, [PC, #340]
0x2D12	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 605 :: 		
0x2D14	0xE00F    B	L_I2Cx_Init_Advanced113
L_I2Cx_Init_Advanced112:
;__Lib_I2C_12.c, 606 :: 		
0x2D16	0x4B55    LDR	R3, [PC, #340]
0x2D18	0x4298    CMP	R0, R3
0x2D1A	0xD10C    BNE	L_I2Cx_Init_Advanced114
;__Lib_I2C_12.c, 607 :: 		
0x2D1C	0x2401    MOVS	R4, #1
0x2D1E	0xB264    SXTB	R4, R4
0x2D20	0x4B53    LDR	R3, [PC, #332]
0x2D22	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 608 :: 		
0x2D24	0x4C53    LDR	R4, [PC, #332]
0x2D26	0x4B4C    LDR	R3, [PC, #304]
0x2D28	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 609 :: 		
0x2D2A	0x4C53    LDR	R4, [PC, #332]
0x2D2C	0x4B4C    LDR	R3, [PC, #304]
0x2D2E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 610 :: 		
0x2D30	0x4C52    LDR	R4, [PC, #328]
0x2D32	0x4B4D    LDR	R3, [PC, #308]
0x2D34	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 611 :: 		
L_I2Cx_Init_Advanced114:
L_I2Cx_Init_Advanced113:
;__Lib_I2C_12.c, 612 :: 		
0x2D36	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x2D38	0x9002    STR	R0, [SP, #8]
0x2D3A	0x4610    MOV	R0, R2
0x2D3C	0xF7FDFFFA  BL	_GPIO_Alternate_Function_Enable+0
0x2D40	0x9802    LDR	R0, [SP, #8]
0x2D42	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 617 :: 		
0x2D44	0x1D03    ADDS	R3, R0, #4
0x2D46	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 619 :: 		
0x2D48	0xB29C    UXTH	R4, R3
0x2D4A	0xF06F033F  MVN	R3, #63
0x2D4E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x2D52	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 621 :: 		
0x2D54	0xAB03    ADD	R3, SP, #12
0x2D56	0x9001    STR	R0, [SP, #4]
0x2D58	0x4618    MOV	R0, R3
0x2D5A	0xF7FEF8F5  BL	_RCC_GetClocksFrequency+0
0x2D5E	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 622 :: 		
; pclk1 start address is: 28 (R7)
0x2D60	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 624 :: 		
0x2D62	0x9C05    LDR	R4, [SP, #20]
0x2D64	0x4B46    LDR	R3, [PC, #280]
0x2D66	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x2D6A	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 625 :: 		
0x2D6C	0xB29B    UXTH	R3, R3
0x2D6E	0xEA450403  ORR	R4, R5, R3, LSL #0
0x2D72	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 627 :: 		
0x2D74	0x1D03    ADDS	R3, R0, #4
0x2D76	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 631 :: 		
0x2D78	0x2400    MOVS	R4, #0
0x2D7A	0x6803    LDR	R3, [R0, #0]
0x2D7C	0xF3640300  BFI	R3, R4, #0, #1
0x2D80	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 634 :: 		
; tmpreg start address is: 8 (R2)
0x2D82	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 637 :: 		
0x2D84	0x4B3F    LDR	R3, [PC, #252]
0x2D86	0x429E    CMP	R6, R3
0x2D88	0xD812    BHI	L_I2Cx_Init_Advanced115
;__Lib_I2C_12.c, 640 :: 		
0x2D8A	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x2D8C	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x2D90	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 642 :: 		
0x2D92	0x2C04    CMP	R4, #4
0x2D94	0xD202    BCS	L__I2Cx_Init_Advanced144
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 645 :: 		
; result start address is: 12 (R3)
0x2D96	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x2D98	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 646 :: 		
0x2D9A	0xE7FF    B	L_I2Cx_Init_Advanced116
L__I2Cx_Init_Advanced144:
;__Lib_I2C_12.c, 642 :: 		
;__Lib_I2C_12.c, 646 :: 		
L_I2Cx_Init_Advanced116:
;__Lib_I2C_12.c, 648 :: 		
; result start address is: 16 (R4)
0x2D9C	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x2DA0	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 650 :: 		
0x2DA2	0xF2000420  ADDW	R4, R0, #32
0x2DA6	0x1C4B    ADDS	R3, R1, #1
0x2DA8	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x2DAA	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 651 :: 		
0x2DAC	0xB291    UXTH	R1, R2
0x2DAE	0xE03F    B	L_I2Cx_Init_Advanced117
L_I2Cx_Init_Advanced115:
;__Lib_I2C_12.c, 656 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x2DB0	0x2303    MOVS	R3, #3
0x2DB2	0xFB06F403  MUL	R4, R6, R3
0x2DB6	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x2DBA	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 659 :: 		
0x2DBE	0x2319    MOVS	R3, #25
0x2DC0	0xFB06F503  MUL	R5, R6, R3
0x2DC4	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x2DC8	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 661 :: 		
0x2DCC	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 663 :: 		
0x2DD0	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 665 :: 		
0x2DD4	0x1B3C    SUB	R4, R7, R4
0x2DD6	0x1AFB    SUB	R3, R7, R3
0x2DD8	0x429C    CMP	R4, R3
0x2DDA	0xD205    BCS	L_I2Cx_Init_Advanced118
;__Lib_I2C_12.c, 666 :: 		
0x2DDC	0x2303    MOVS	R3, #3
0x2DDE	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x2DE0	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x2DE4	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 667 :: 		
; result end address is: 16 (R4)
0x2DE6	0xE006    B	L_I2Cx_Init_Advanced119
L_I2Cx_Init_Advanced118:
;__Lib_I2C_12.c, 669 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x2DE8	0x2319    MOVS	R3, #25
0x2DEA	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x2DEC	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x2DF0	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 670 :: 		
0x2DF2	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 671 :: 		
L_I2Cx_Init_Advanced119:
;__Lib_I2C_12.c, 674 :: 		
; result start address is: 16 (R4)
0x2DF6	0xF64073FF  MOVW	R3, #4095
0x2DFA	0xEA040303  AND	R3, R4, R3, LSL #0
0x2DFE	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced145
;__Lib_I2C_12.c, 677 :: 		
0x2E00	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 678 :: 		
0x2E04	0xE7FF    B	L_I2Cx_Init_Advanced120
L__I2Cx_Init_Advanced145:
;__Lib_I2C_12.c, 674 :: 		
;__Lib_I2C_12.c, 678 :: 		
L_I2Cx_Init_Advanced120:
;__Lib_I2C_12.c, 680 :: 		
; result start address is: 16 (R4)
0x2E06	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x2E0A	0xB29B    UXTH	R3, R3
0x2E0C	0x431A    ORRS	R2, R3
0x2E0E	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 682 :: 		
0x2E10	0xF2000520  ADDW	R5, R0, #32
0x2E14	0xF240132C  MOVW	R3, #300
0x2E18	0xFB01F403  MUL	R4, R1, R3
0x2E1C	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x2E1E	0xF24033E8  MOVW	R3, #1000
0x2E22	0xFBB4F3F3  UDIV	R3, R4, R3
0x2E26	0xB29B    UXTH	R3, R3
0x2E28	0x1C5B    ADDS	R3, R3, #1
0x2E2A	0xB29B    UXTH	R3, R3
0x2E2C	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x2E2E	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 683 :: 		
L_I2Cx_Init_Advanced117:
;__Lib_I2C_12.c, 685 :: 		
; tmpreg start address is: 4 (R1)
0x2E30	0xF200031C  ADDW	R3, R0, #28
0x2E34	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 687 :: 		
0x2E36	0x2300    MOVS	R3, #0
0x2E38	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 688 :: 		
0x2E3A	0x2401    MOVS	R4, #1
0x2E3C	0x6803    LDR	R3, [R0, #0]
0x2E3E	0xF3640300  BFI	R3, R4, #0, #1
0x2E42	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 689 :: 		
L_end_I2Cx_Init_Advanced:
0x2E44	0xF8DDE000  LDR	LR, [SP, #0]
0x2E48	0xB008    ADD	SP, SP, #32
0x2E4A	0x4770    BX	LR
0x2E4C	0x54004000  	I2C1_CR1+0
0x2E50	0x03D44242  	RCC_APB1ENR+0
0x2E54	0x08850000  	_I2C1_Start+0
0x2E58	0x09402000  	_I2C_Start_Ptr+0
0x2E5C	0x2A850000  	_I2C1_Read+0
0x2E60	0x09442000  	_I2C_Read_Ptr+0
0x2E64	0x089D0000  	_I2C1_Write+0
0x2E68	0x09482000  	_I2C_Write_Ptr+0
0x2E6C	0x58004000  	I2C2_CR1+0
0x2E70	0x03D84242  	RCC_APB1ENR+0
0x2E74	0xFFFFFFFF  	_I2C2_Start+0
0x2E78	0xFFFFFFFF  	_I2C2_Read+0
0x2E7C	0xFFFFFFFF  	_I2C2_Write+0
0x2E80	0x4240000F  	#1000000
0x2E84	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_UART1_Write_Text:
;__Lib_UART_123_45.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x3810	0xB081    SUB	SP, SP, #4
0x3812	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 76 :: 		
0x3816	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x3818	0x4803    LDR	R0, [PC, #12]
0x381A	0xF7FFFB57  BL	__Lib_UART_123_45_UARTx_Write_Text+0
;__Lib_UART_123_45.c, 77 :: 		
L_end_UART1_Write_Text:
0x381E	0xF8DDE000  LDR	LR, [SP, #0]
0x3822	0xB001    ADD	SP, SP, #4
0x3824	0x4770    BX	LR
0x3826	0xBF00    NOP
0x3828	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_UARTx_Write_Text:
;__Lib_UART_123_45.c, 64 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x2ECC	0xB081    SUB	SP, SP, #4
0x2ECE	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45.c, 65 :: 		
; counter start address is: 24 (R6)
0x2ED2	0x2600    MOVS	R6, #0
;__Lib_UART_123_45.c, 67 :: 		
0x2ED4	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x2ED6	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x2ED8	0x4605    MOV	R5, R0
0x2EDA	0xB2D8    UXTB	R0, R3
0x2EDC	0x460C    MOV	R4, R1
;__Lib_UART_123_45.c, 68 :: 		
L___Lib_UART_123_45_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x2EDE	0xB150    CBZ	R0, L___Lib_UART_123_45_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45.c, 69 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x2EE0	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x2EE2	0x4628    MOV	R0, R5
0x2EE4	0xF7FEFA58  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 70 :: 		
0x2EE8	0x1C72    ADDS	R2, R6, #1
0x2EEA	0xB2D2    UXTB	R2, R2
0x2EEC	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45.c, 71 :: 		
0x2EEE	0x18A2    ADDS	R2, R4, R2
0x2EF0	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x2EF2	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45.c, 72 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x2EF4	0xE7F3    B	L___Lib_UART_123_45_UARTx_Write_Text2
L___Lib_UART_123_45_UARTx_Write_Text3:
;__Lib_UART_123_45.c, 73 :: 		
L_end_UARTx_Write_Text:
0x2EF6	0xF8DDE000  LDR	LR, [SP, #0]
0x2EFA	0xB001    ADD	SP, SP, #4
0x2EFC	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write_Text
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x1398	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x139A	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x139E	0x4601    MOV	R1, R0
0x13A0	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x13A4	0x680B    LDR	R3, [R1, #0]
0x13A6	0xF3C312C0  UBFX	R2, R3, #7, #1
0x13AA	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x13AC	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x13AE	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x13B0	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x13B2	0xB001    ADD	SP, SP, #4
0x13B4	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x37F4	0xB081    SUB	SP, SP, #4
0x37F6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x37FA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x37FC	0x4803    LDR	R0, [PC, #12]
0x37FE	0xF7FDFDCB  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x3802	0xF8DDE000  LDR	LR, [SP, #0]
0x3806	0xB001    ADD	SP, SP, #4
0x3808	0x4770    BX	LR
0x380A	0xBF00    NOP
0x380C	0x38004001  	USART1_SR+0
; end of _UART1_Write
_MPU6050_Init:
;MPU6050.c, 103 :: 		void MPU6050_Init(void)
0x382C	0xB081    SUB	SP, SP, #4
0x382E	0xF8CDE000  STR	LR, [SP, #0]
;MPU6050.c, 106 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_1, 0x00);
0x3832	0x2200    MOVS	R2, #0
0x3834	0xB212    SXTH	R2, R2
0x3836	0x216B    MOVS	R1, #107
0x3838	0xB209    SXTH	R1, R1
0x383A	0x2068    MOVS	R0, #104
0x383C	0xF7FFF906  BL	_MPU6050_Write+0
;MPU6050.c, 109 :: 		MPU6050_Write(MPU6050_ADDRESS,  MPU6050_RA_SMPLRT_DIV, 109);
0x3840	0x226D    MOVS	R2, #109
0x3842	0xB212    SXTH	R2, R2
0x3844	0x2119    MOVS	R1, #25
0x3846	0xB209    SXTH	R1, R1
0x3848	0x2068    MOVS	R0, #104
0x384A	0xF7FFF8FF  BL	_MPU6050_Write+0
;MPU6050.c, 112 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_ACCEL_CONFIG, 0x00);
0x384E	0x2200    MOVS	R2, #0
0x3850	0xB212    SXTH	R2, R2
0x3852	0x211C    MOVS	R1, #28
0x3854	0xB209    SXTH	R1, R1
0x3856	0x2068    MOVS	R0, #104
0x3858	0xF7FFF8F8  BL	_MPU6050_Write+0
;MPU6050.c, 115 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_GYRO_CONFIG, 0x18);
0x385C	0x2218    MOVS	R2, #24
0x385E	0xB212    SXTH	R2, R2
0x3860	0x211B    MOVS	R1, #27
0x3862	0xB209    SXTH	R1, R1
0x3864	0x2068    MOVS	R0, #104
0x3866	0xF7FFF8F1  BL	_MPU6050_Write+0
;MPU6050.c, 118 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_CONFIG, 0x00);
0x386A	0x2200    MOVS	R2, #0
0x386C	0xB212    SXTH	R2, R2
0x386E	0x211A    MOVS	R1, #26
0x3870	0xB209    SXTH	R1, R1
0x3872	0x2068    MOVS	R0, #104
0x3874	0xF7FFF8EA  BL	_MPU6050_Write+0
;MPU6050.c, 121 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_FIFO_EN, 0x00);
0x3878	0x2200    MOVS	R2, #0
0x387A	0xB212    SXTH	R2, R2
0x387C	0x2123    MOVS	R1, #35
0x387E	0xB209    SXTH	R1, R1
0x3880	0x2068    MOVS	R0, #104
0x3882	0xF7FFF8E3  BL	_MPU6050_Write+0
;MPU6050.c, 124 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_I2C_MST_CTRL, 0x00);
0x3886	0x2200    MOVS	R2, #0
0x3888	0xB212    SXTH	R2, R2
0x388A	0x2124    MOVS	R1, #36
0x388C	0xB209    SXTH	R1, R1
0x388E	0x2068    MOVS	R0, #104
0x3890	0xF7FFF8DC  BL	_MPU6050_Write+0
;MPU6050.c, 127 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_INT_PIN_CFG, 0x00);
0x3894	0x2200    MOVS	R2, #0
0x3896	0xB212    SXTH	R2, R2
0x3898	0x2137    MOVS	R1, #55
0x389A	0xB209    SXTH	R1, R1
0x389C	0x2068    MOVS	R0, #104
0x389E	0xF7FFF8D5  BL	_MPU6050_Write+0
;MPU6050.c, 130 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 0x00);
0x38A2	0x2200    MOVS	R2, #0
0x38A4	0xB212    SXTH	R2, R2
0x38A6	0x2138    MOVS	R1, #56
0x38A8	0xB209    SXTH	R1, R1
0x38AA	0x2068    MOVS	R0, #104
0x38AC	0xF7FFF8CE  BL	_MPU6050_Write+0
;MPU6050.c, 131 :: 		}
L_end_MPU6050_Init:
0x38B0	0xF8DDE000  LDR	LR, [SP, #0]
0x38B4	0xB001    ADD	SP, SP, #4
0x38B6	0x4770    BX	LR
; end of _MPU6050_Init
_MPU6050_Write:
;MPU6050.c, 65 :: 		void MPU6050_Write(unsigned char addr, int raddr, int rdata)
; rdata start address is: 8 (R2)
; raddr start address is: 4 (R1)
0x2A4C	0xB082    SUB	SP, SP, #8
0x2A4E	0xF8CDE000  STR	LR, [SP, #0]
0x2A52	0xF88D0004  STRB	R0, [SP, #4]
; rdata end address is: 8 (R2)
; raddr end address is: 4 (R1)
; raddr start address is: 4 (R1)
; rdata start address is: 8 (R2)
;MPU6050.c, 67 :: 		buf[0] = raddr;                          // register address
0x2A56	0x4B09    LDR	R3, [PC, #36]
0x2A58	0x7019    STRB	R1, [R3, #0]
; raddr end address is: 4 (R1)
;MPU6050.c, 68 :: 		buf[1] = rdata;                          // register data
0x2A5A	0x4B09    LDR	R3, [PC, #36]
0x2A5C	0x701A    STRB	R2, [R3, #0]
; rdata end address is: 8 (R2)
;MPU6050.c, 69 :: 		I2C1_Start();                            // issue I2C start signal
0x2A5E	0xF7FDFF11  BL	_I2C1_Start+0
;MPU6050.c, 70 :: 		I2C1_Write(addr,buf,2,END_MODE_STOP);    // write data via I2C bus
0x2A62	0xF2400301  MOVW	R3, #1
0x2A66	0x2202    MOVS	R2, #2
0x2A68	0x4904    LDR	R1, [PC, #16]
0x2A6A	0xF89D0004  LDRB	R0, [SP, #4]
0x2A6E	0xF7FDFF15  BL	_I2C1_Write+0
;MPU6050.c, 71 :: 		}
L_end_MPU6050_Write:
0x2A72	0xF8DDE000  LDR	LR, [SP, #0]
0x2A76	0xB002    ADD	SP, SP, #8
0x2A78	0x4770    BX	LR
0x2A7A	0xBF00    NOP
0x2A7C	0x08842000  	_buf+0
0x2A80	0x08852000  	_buf+1
; end of _MPU6050_Write
_I2C1_Start:
;__Lib_I2C_12.c, 536 :: 		
0x0884	0xB081    SUB	SP, SP, #4
0x0886	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 537 :: 		
0x088A	0x4803    LDR	R0, [PC, #12]
0x088C	0xF7FFFF48  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 538 :: 		
L_end_I2C1_Start:
0x0890	0xF8DDE000  LDR	LR, [SP, #0]
0x0894	0xB001    ADD	SP, SP, #4
0x0896	0x4770    BX	LR
0x0898	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 204 :: 		
; I2C_BASE start address is: 0 (R0)
0x0720	0xB083    SUB	SP, SP, #12
0x0722	0xF8CDE000  STR	LR, [SP, #0]
0x0726	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_12.c, 205 :: 		
; timeout start address is: 0 (R0)
0x0728	0xF04F0000  MOV	R0, #0
;__Lib_I2C_12.c, 208 :: 		
0x072C	0x4926    LDR	R1, [PC, #152]
0x072E	0x428B    CMP	R3, R1
0x0730	0xD106    BNE	L_I2Cx_Start7
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 209 :: 		
0x0732	0x4926    LDR	R1, [PC, #152]
; timeout start address is: 16 (R4)
0x0734	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x0736	0x4926    LDR	R1, [PC, #152]
0x0738	0x680A    LDR	R2, [R1, #0]
0x073A	0x4926    LDR	R1, [PC, #152]
0x073C	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 211 :: 		
; timeout end address is: 16 (R4)
0x073E	0xE00B    B	L_I2Cx_Start8
L_I2Cx_Start7:
;__Lib_I2C_12.c, 212 :: 		
; timeout start address is: 0 (R0)
0x0740	0x4925    LDR	R1, [PC, #148]
0x0742	0x428B    CMP	R3, R1
0x0744	0xD107    BNE	L__I2Cx_Start123
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x0746	0x4925    LDR	R1, [PC, #148]
; timeout start address is: 0 (R0)
0x0748	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_12.c, 214 :: 		
0x074A	0x4925    LDR	R1, [PC, #148]
0x074C	0x680A    LDR	R2, [R1, #0]
0x074E	0x4921    LDR	R1, [PC, #132]
0x0750	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
0x0752	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
0x0754	0xE000    B	L_I2Cx_Start9
L__I2Cx_Start123:
;__Lib_I2C_12.c, 212 :: 		
0x0756	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
L_I2Cx_Start9:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start8:
;__Lib_I2C_12.c, 217 :: 		
; timeout start address is: 16 (R4)
0x0758	0x4922    LDR	R1, [PC, #136]
0x075A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 219 :: 		
0x075C	0x9401    STR	R4, [SP, #4]
0x075E	0x9302    STR	R3, [SP, #8]
0x0760	0x4618    MOV	R0, R3
0x0762	0xF7FFFE51  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
0x0766	0x9B02    LDR	R3, [SP, #8]
0x0768	0x9C01    LDR	R4, [SP, #4]
0x076A	0xB910    CBNZ	R0, L_I2Cx_Start10
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 220 :: 		
0x076C	0xF64F70FF  MOVW	R0, #65535
0x0770	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 221 :: 		
L_I2Cx_Start10:
;__Lib_I2C_12.c, 224 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0772	0x2201    MOVS	R2, #1
0x0774	0x6819    LDR	R1, [R3, #0]
0x0776	0xF3622108  BFI	R1, R2, #8, #1
0x077A	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_12.c, 226 :: 		
0x077C	0xF2030114  ADDW	R1, R3, #20
0x0780	0x680A    LDR	R2, [R1, #0]
0x0782	0xF3C22140  UBFX	R1, R2, #9, #1
0x0786	0xB111    CBZ	R1, L_I2Cx_Start11
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 227 :: 		
0x0788	0xF64F70FF  MOVW	R0, #65535
0x078C	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Start11:
;__Lib_I2C_12.c, 229 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x078E	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0x0790	0x461C    MOV	R4, R3
L_I2Cx_Start12:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x0792	0x4915    LDR	R1, [PC, #84]
0x0794	0x4620    MOV	R0, R4
0x0796	0xF7FFFE25  BL	_ChekXForEvent+0
0x079A	0xB978    CBNZ	R0, L_I2Cx_Start13
;__Lib_I2C_12.c, 230 :: 		
0x079C	0x4911    LDR	R1, [PC, #68]
0x079E	0x6809    LDR	R1, [R1, #0]
0x07A0	0xB159    CBZ	R1, L__I2Cx_Start124
;__Lib_I2C_12.c, 231 :: 		
0x07A2	0xB935    CBNZ	R5, L_I2Cx_Start15
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 232 :: 		
0x07A4	0x2006    MOVS	R0, #6
0x07A6	0x4C0B    LDR	R4, [PC, #44]
0x07A8	0x6824    LDR	R4, [R4, #0]
0x07AA	0x47A0    BLX	R4
;__Lib_I2C_12.c, 233 :: 		
0x07AC	0xF64F70FF  MOVW	R0, #65535
0x07B0	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 234 :: 		
L_I2Cx_Start15:
;__Lib_I2C_12.c, 235 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x07B2	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x07B4	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x07B6	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 236 :: 		
0x07B8	0xE7FF    B	L_I2Cx_Start14
L__I2Cx_Start124:
;__Lib_I2C_12.c, 230 :: 		
;__Lib_I2C_12.c, 236 :: 		
L_I2Cx_Start14:
;__Lib_I2C_12.c, 237 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x07BA	0xE7EA    B	L_I2Cx_Start12
L_I2Cx_Start13:
;__Lib_I2C_12.c, 238 :: 		
0x07BC	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 239 :: 		
L_end_I2Cx_Start:
0x07BE	0xF8DDE000  LDR	LR, [SP, #0]
0x07C2	0xB003    ADD	SP, SP, #12
0x07C4	0x4770    BX	LR
0x07C6	0xBF00    NOP
0x07C8	0x54004000  	I2C1_CR1+0
0x07CC	0x009C2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x07D0	0x09382000  	_I2C1_Timeout_Ptr+0
0x07D4	0x09342000  	_I2Cx_Timeout_Ptr+0
0x07D8	0x58004000  	I2C2_CR1+0
0x07DC	0x00A02000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x07E0	0x093C2000  	_I2C2_Timeout_Ptr+0
0x07E4	0x00A42000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x07E8	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x0408	0xB081    SUB	SP, SP, #4
0x040A	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 173 :: 		
; timeout start address is: 8 (R2)
0x040E	0xF04F0200  MOV	R2, #0
;__Lib_I2C_12.c, 176 :: 		
0x0412	0x4919    LDR	R1, [PC, #100]
0x0414	0x4288    CMP	R0, R1
0x0416	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 177 :: 		
0x0418	0x4918    LDR	R1, [PC, #96]
; timeout start address is: 12 (R3)
0x041A	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 178 :: 		
0x041C	0x4918    LDR	R1, [PC, #96]
0x041E	0x680A    LDR	R2, [R1, #0]
0x0420	0x4918    LDR	R1, [PC, #96]
0x0422	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 179 :: 		
0x0424	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x0426	0xE00B    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle1
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
;__Lib_I2C_12.c, 180 :: 		
; timeout start address is: 8 (R2)
0x0428	0x4917    LDR	R1, [PC, #92]
0x042A	0x4288    CMP	R0, R1
0x042C	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle121
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 181 :: 		
0x042E	0x4917    LDR	R1, [PC, #92]
; timeout start address is: 12 (R3)
0x0430	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 182 :: 		
0x0432	0x4917    LDR	R1, [PC, #92]
0x0434	0x680A    LDR	R2, [R1, #0]
0x0436	0x4913    LDR	R1, [PC, #76]
0x0438	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x043A	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 183 :: 		
0x043C	0xE000    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle2
L___Lib_I2C_12_I2Cx_Wait_For_Idle121:
;__Lib_I2C_12.c, 180 :: 		
0x043E	0x4614    MOV	R4, R2
;__Lib_I2C_12.c, 183 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle2:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 185 :: 		
; timeout start address is: 16 (R4)
0x0440	0x4914    LDR	R1, [PC, #80]
0x0442	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x0444	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 187 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0446	0x4618    MOV	R0, R3
0x0448	0xF7FFFEC6  BL	_I2Cx_Is_Idle+0
0x044C	0xB970    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle4
;__Lib_I2C_12.c, 188 :: 		
0x044E	0x4911    LDR	R1, [PC, #68]
0x0450	0x6809    LDR	R1, [R1, #0]
0x0452	0xB151    CBZ	R1, L___Lib_I2C_12_I2Cx_Wait_For_Idle122
;__Lib_I2C_12.c, 189 :: 		
0x0454	0xB92C    CBNZ	R4, L___Lib_I2C_12_I2Cx_Wait_For_Idle6
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x0456	0x2005    MOVS	R0, #5
0x0458	0x4C0A    LDR	R4, [PC, #40]
0x045A	0x6824    LDR	R4, [R4, #0]
0x045C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 191 :: 		
0x045E	0x2000    MOVS	R0, #0
0x0460	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_12.c, 192 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle6:
;__Lib_I2C_12.c, 193 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0462	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x0464	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x0466	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 194 :: 		
0x0468	0xE7FF    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle5
L___Lib_I2C_12_I2Cx_Wait_For_Idle122:
;__Lib_I2C_12.c, 188 :: 		
;__Lib_I2C_12.c, 194 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle5:
;__Lib_I2C_12.c, 195 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x046A	0xE7EC    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle3
L___Lib_I2C_12_I2Cx_Wait_For_Idle4:
;__Lib_I2C_12.c, 196 :: 		
0x046C	0x2001    MOVS	R0, #1
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Wait_For_Idle:
0x046E	0xF8DDE000  LDR	LR, [SP, #0]
0x0472	0xB001    ADD	SP, SP, #4
0x0474	0x4770    BX	LR
0x0476	0xBF00    NOP
0x0478	0x54004000  	I2C1_CR1+0
0x047C	0x009C2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0480	0x09382000  	_I2C1_Timeout_Ptr+0
0x0484	0x09342000  	_I2Cx_Timeout_Ptr+0
0x0488	0x58004000  	I2C2_CR1+0
0x048C	0x00A02000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0490	0x093C2000  	_I2C2_Timeout_Ptr+0
0x0494	0x00A42000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE start address is: 0 (R0)
0x01D8	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 168 :: 		
0x01DA	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x01DE	0x680A    LDR	R2, [R1, #0]
0x01E0	0xF3C20140  UBFX	R1, R2, #1, #1
0x01E4	0xF0810101  EOR	R1, R1, #1
0x01E8	0xB2C9    UXTB	R1, R1
0x01EA	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Is_Idle:
0x01EC	0xB001    ADD	SP, SP, #4
0x01EE	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 199 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x03E4	0xB081    SUB	SP, SP, #4
0x03E6	0xF8CDE000  STR	LR, [SP, #0]
0x03EA	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 200 :: 		
; I2C_BASE end address is: 0 (R0)
0x03EC	0xF7FFFEE6  BL	_I2Cx_Get_Status+0
0x03F0	0xEA000203  AND	R2, R0, R3, LSL #0
0x03F4	0x429A    CMP	R2, R3
0x03F6	0xF2400200  MOVW	R2, #0
0x03FA	0xD100    BNE	L__ChekXForEvent156
0x03FC	0x2201    MOVS	R2, #1
L__ChekXForEvent156:
; Event end address is: 12 (R3)
0x03FE	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 201 :: 		
L_end_ChekXForEvent:
0x0400	0xF8DDE000  LDR	LR, [SP, #0]
0x0404	0xB001    ADD	SP, SP, #4
0x0406	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 154 :: 		
; I2C_BASE start address is: 0 (R0)
0x01BC	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 157 :: 		
0x01BE	0xF2000114  ADDW	R1, R0, #20
0x01C2	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 158 :: 		
0x01C4	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x01C8	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 160 :: 		
0x01CA	0x0409    LSLS	R1, R1, #16
0x01CC	0xEA420101  ORR	R1, R2, R1, LSL #0
0x01D0	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 161 :: 		
L_end_I2Cx_Get_Status:
0x01D2	0xB001    ADD	SP, SP, #4
0x01D4	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C1_Write:
;__Lib_I2C_12.c, 556 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x089C	0xB081    SUB	SP, SP, #4
0x089E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 557 :: 		
0x08A2	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x08A4	0x4613    MOV	R3, R2
0x08A6	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x08A8	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x08AA	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x08AC	0xF7FFFE66  BL	_I2Cx_Write+0
0x08B0	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 558 :: 		
L_end_I2C1_Write:
0x08B2	0xF8DDE000  LDR	LR, [SP, #0]
0x08B6	0xB001    ADD	SP, SP, #4
0x08B8	0x4770    BX	LR
0x08BA	0xBF00    NOP
0x08BC	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 245 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x057C	0xB082    SUB	SP, SP, #8
0x057E	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0582	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 247 :: 		
; timeout start address is: 20 (R5)
0x0584	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 250 :: 		
0x0588	0x4C56    LDR	R4, [PC, #344]
0x058A	0x42A0    CMP	R0, R4
0x058C	0xD106    BNE	L_I2Cx_Write16
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 251 :: 		
0x058E	0x4C56    LDR	R4, [PC, #344]
; timeout start address is: 28 (R7)
0x0590	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 252 :: 		
0x0592	0x4C56    LDR	R4, [PC, #344]
0x0594	0x6825    LDR	R5, [R4, #0]
0x0596	0x4C56    LDR	R4, [PC, #344]
0x0598	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 253 :: 		
; timeout end address is: 28 (R7)
0x059A	0xE00A    B	L_I2Cx_Write17
L_I2Cx_Write16:
;__Lib_I2C_12.c, 254 :: 		
; timeout start address is: 20 (R5)
0x059C	0x4C55    LDR	R4, [PC, #340]
0x059E	0x42A0    CMP	R0, R4
0x05A0	0xD106    BNE	L__I2Cx_Write125
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 255 :: 		
0x05A2	0x4C55    LDR	R4, [PC, #340]
; timeout start address is: 28 (R7)
0x05A4	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 256 :: 		
0x05A6	0x4C55    LDR	R4, [PC, #340]
0x05A8	0x6825    LDR	R5, [R4, #0]
0x05AA	0x4C51    LDR	R4, [PC, #324]
0x05AC	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 257 :: 		
0x05AE	0xE000    B	L_I2Cx_Write18
L__I2Cx_Write125:
;__Lib_I2C_12.c, 254 :: 		
0x05B0	0x462F    MOV	R7, R5
;__Lib_I2C_12.c, 257 :: 		
L_I2Cx_Write18:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write17:
;__Lib_I2C_12.c, 259 :: 		
; timeout start address is: 28 (R7)
0x05B2	0x4C53    LDR	R4, [PC, #332]
0x05B4	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_12.c, 261 :: 		
0x05B6	0xF2000510  ADDW	R5, R0, #16
0x05BA	0x004C    LSLS	R4, R1, #1
0x05BC	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x05BE	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x05C0	0x46B9    MOV	R9, R7
0x05C2	0x4607    MOV	R7, R0
0x05C4	0x4690    MOV	R8, R2
0x05C6	0x4635    MOV	R5, R6
0x05C8	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 262 :: 		
L_I2Cx_Write19:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x05CA	0x494E    LDR	R1, [PC, #312]
0x05CC	0x4638    MOV	R0, R7
0x05CE	0xF7FFFF09  BL	_ChekXForEvent+0
0x05D2	0xB988    CBNZ	R0, L_I2Cx_Write20
;__Lib_I2C_12.c, 263 :: 		
0x05D4	0x4C4A    LDR	R4, [PC, #296]
0x05D6	0x6824    LDR	R4, [R4, #0]
0x05D8	0xB16C    CBZ	R4, L__I2Cx_Write126
;__Lib_I2C_12.c, 264 :: 		
0x05DA	0xF1B90F00  CMP	R9, #0
0x05DE	0xD106    BNE	L_I2Cx_Write22
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 265 :: 		
0x05E0	0x2004    MOVS	R0, #4
0x05E2	0x4C43    LDR	R4, [PC, #268]
0x05E4	0x6824    LDR	R4, [R4, #0]
0x05E6	0x47A0    BLX	R4
;__Lib_I2C_12.c, 266 :: 		
0x05E8	0xF64F70FF  MOVW	R0, #65535
0x05EC	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 267 :: 		
L_I2Cx_Write22:
;__Lib_I2C_12.c, 268 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x05EE	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x05F2	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 269 :: 		
0x05F4	0xE7FF    B	L_I2Cx_Write21
L__I2Cx_Write126:
;__Lib_I2C_12.c, 263 :: 		
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Write21:
;__Lib_I2C_12.c, 270 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x05F6	0xE7E8    B	L_I2Cx_Write19
L_I2Cx_Write20:
;__Lib_I2C_12.c, 271 :: 		
; i start address is: 0 (R0)
0x05F8	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x05FA	0x9701    STR	R7, [SP, #4]
0x05FC	0x4629    MOV	R1, R5
0x05FE	0x4637    MOV	R7, R6
0x0600	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write23:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x0602	0x1E7C    SUBS	R4, R7, #1
0x0604	0x42A0    CMP	R0, R4
0x0606	0xD226    BCS	L_I2Cx_Write24
;__Lib_I2C_12.c, 272 :: 		
0x0608	0xF2060510  ADDW	R5, R6, #16
0x060C	0xEB080400  ADD	R4, R8, R0, LSL #0
0x0610	0x7824    LDRB	R4, [R4, #0]
0x0612	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 274 :: 		
0x0614	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 36 (R9)
0x0616	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x061A	0x4682    MOV	R10, R0
0x061C	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 275 :: 		
L_I2Cx_Write26:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x061E	0x493A    LDR	R1, [PC, #232]
0x0620	0x4630    MOV	R0, R6
0x0622	0xF7FFFEDF  BL	_ChekXForEvent+0
0x0626	0xB988    CBNZ	R0, L_I2Cx_Write27
;__Lib_I2C_12.c, 276 :: 		
0x0628	0x4C35    LDR	R4, [PC, #212]
0x062A	0x6824    LDR	R4, [R4, #0]
0x062C	0xB16C    CBZ	R4, L__I2Cx_Write127
;__Lib_I2C_12.c, 277 :: 		
0x062E	0xF1B90F00  CMP	R9, #0
0x0632	0xD106    BNE	L_I2Cx_Write29
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 278 :: 		
0x0634	0x2004    MOVS	R0, #4
0x0636	0x4C2E    LDR	R4, [PC, #184]
0x0638	0x6824    LDR	R4, [R4, #0]
0x063A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 279 :: 		
0x063C	0xF64F70FF  MOVW	R0, #65535
0x0640	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 280 :: 		
L_I2Cx_Write29:
;__Lib_I2C_12.c, 281 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x0642	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0646	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 282 :: 		
0x0648	0xE7FF    B	L_I2Cx_Write28
L__I2Cx_Write127:
;__Lib_I2C_12.c, 276 :: 		
;__Lib_I2C_12.c, 282 :: 		
L_I2Cx_Write28:
;__Lib_I2C_12.c, 283 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x064A	0xE7E8    B	L_I2Cx_Write26
L_I2Cx_Write27:
;__Lib_I2C_12.c, 271 :: 		
0x064C	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x0650	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 284 :: 		
0x0652	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x0654	0xE7D5    B	L_I2Cx_Write23
L_I2Cx_Write24:
;__Lib_I2C_12.c, 286 :: 		
; END_mode start address is: 4 (R1)
0x0656	0xF2060510  ADDW	R5, R6, #16
0x065A	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x065E	0x7824    LDRB	R4, [R4, #0]
0x0660	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 288 :: 		
0x0662	0x4C27    LDR	R4, [PC, #156]
; timeout start address is: 28 (R7)
0x0664	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0666	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 289 :: 		
L_I2Cx_Write30:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x0668	0x4928    LDR	R1, [PC, #160]
0x066A	0x4630    MOV	R0, R6
0x066C	0xF7FFFEBA  BL	_ChekXForEvent+0
0x0670	0xB970    CBNZ	R0, L_I2Cx_Write31
;__Lib_I2C_12.c, 290 :: 		
0x0672	0x4C23    LDR	R4, [PC, #140]
0x0674	0x6824    LDR	R4, [R4, #0]
0x0676	0xB154    CBZ	R4, L__I2Cx_Write128
;__Lib_I2C_12.c, 291 :: 		
0x0678	0xB937    CBNZ	R7, L_I2Cx_Write33
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 292 :: 		
0x067A	0x2004    MOVS	R0, #4
0x067C	0x4C1C    LDR	R4, [PC, #112]
0x067E	0x6824    LDR	R4, [R4, #0]
0x0680	0x47A0    BLX	R4
;__Lib_I2C_12.c, 293 :: 		
0x0682	0xF64F70FF  MOVW	R0, #65535
0x0686	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 294 :: 		
L_I2Cx_Write33:
;__Lib_I2C_12.c, 295 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0688	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x068A	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 296 :: 		
0x068C	0xE7FF    B	L_I2Cx_Write32
L__I2Cx_Write128:
;__Lib_I2C_12.c, 290 :: 		
;__Lib_I2C_12.c, 296 :: 		
L_I2Cx_Write32:
;__Lib_I2C_12.c, 297 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x068E	0xE7EB    B	L_I2Cx_Write30
L_I2Cx_Write31:
;__Lib_I2C_12.c, 298 :: 		
0x0690	0x2D01    CMP	R5, #1
0x0692	0xD105    BNE	L_I2Cx_Write34
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 299 :: 		
0x0694	0x2501    MOVS	R5, #1
0x0696	0x6834    LDR	R4, [R6, #0]
0x0698	0xF3652449  BFI	R4, R5, #9, #1
0x069C	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x069E	0xE01C    B	L_I2Cx_Write35
L_I2Cx_Write34:
;__Lib_I2C_12.c, 301 :: 		
; I2C_BASE start address is: 24 (R6)
0x06A0	0x2501    MOVS	R5, #1
0x06A2	0x6834    LDR	R4, [R6, #0]
0x06A4	0xF3652408  BFI	R4, R5, #8, #1
0x06A8	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 303 :: 		
0x06AA	0x4C15    LDR	R4, [PC, #84]
; timeout start address is: 28 (R7)
0x06AC	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x06AE	0x4635    MOV	R5, R6
;__Lib_I2C_12.c, 304 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x06B0	0x4917    LDR	R1, [PC, #92]
0x06B2	0x4628    MOV	R0, R5
0x06B4	0xF7FFFE96  BL	_ChekXForEvent+0
0x06B8	0xB978    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_12.c, 305 :: 		
0x06BA	0x4C11    LDR	R4, [PC, #68]
0x06BC	0x6824    LDR	R4, [R4, #0]
0x06BE	0xB15C    CBZ	R4, L__I2Cx_Write129
;__Lib_I2C_12.c, 306 :: 		
0x06C0	0xB937    CBNZ	R7, L_I2Cx_Write39
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 307 :: 		
0x06C2	0x2004    MOVS	R0, #4
0x06C4	0x4C0A    LDR	R4, [PC, #40]
0x06C6	0x6824    LDR	R4, [R4, #0]
0x06C8	0x47A0    BLX	R4
;__Lib_I2C_12.c, 308 :: 		
0x06CA	0xF64F70FF  MOVW	R0, #65535
0x06CE	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 309 :: 		
L_I2Cx_Write39:
;__Lib_I2C_12.c, 310 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x06D0	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x06D2	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x06D4	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 311 :: 		
0x06D6	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write129:
;__Lib_I2C_12.c, 305 :: 		
;__Lib_I2C_12.c, 311 :: 		
L_I2Cx_Write38:
;__Lib_I2C_12.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x06D8	0xE7EA    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_12.c, 313 :: 		
L_I2Cx_Write35:
;__Lib_I2C_12.c, 314 :: 		
0x06DA	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 315 :: 		
L_end_I2Cx_Write:
0x06DC	0xF8DDE000  LDR	LR, [SP, #0]
0x06E0	0xB002    ADD	SP, SP, #8
0x06E2	0x4770    BX	LR
0x06E4	0x54004000  	I2C1_CR1+0
0x06E8	0x009C2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x06EC	0x09382000  	_I2C1_Timeout_Ptr+0
0x06F0	0x09342000  	_I2Cx_Timeout_Ptr+0
0x06F4	0x58004000  	I2C2_CR1+0
0x06F8	0x00A02000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x06FC	0x093C2000  	_I2C2_Timeout_Ptr+0
0x0700	0x00A42000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0704	0x00820007  	#458882
0x0708	0x00800007  	#458880
0x070C	0x00840007  	#458884
0x0710	0x00010003  	#196609
; end of _I2Cx_Write
_MPU6050_Test:
;MPU6050.c, 74 :: 		int MPU6050_Test(void)
0x37A8	0xB081    SUB	SP, SP, #4
0x37AA	0xF8CDE000  STR	LR, [SP, #0]
;MPU6050.c, 76 :: 		buf[0] =  MPU6050_RA_WHO_AM_I;
0x37AE	0x2175    MOVS	R1, #117
0x37B0	0x480F    LDR	R0, [PC, #60]
0x37B2	0x7001    STRB	R1, [R0, #0]
;MPU6050.c, 77 :: 		I2C1_Start();
0x37B4	0xF7FDF866  BL	_I2C1_Start+0
;MPU6050.c, 78 :: 		I2C1_Write(MPU6050_ADDRESS, buf, 1, END_MODE_RESTART);
0x37B8	0xF2400300  MOVW	R3, #0
0x37BC	0x2201    MOVS	R2, #1
0x37BE	0x490C    LDR	R1, [PC, #48]
0x37C0	0x2068    MOVS	R0, #104
0x37C2	0xF7FDF86B  BL	_I2C1_Write+0
;MPU6050.c, 79 :: 		I2C1_Read(MPU6050_ADDRESS, buf, 1, END_MODE_STOP);
0x37C6	0xF2400301  MOVW	R3, #1
0x37CA	0x2201    MOVS	R2, #1
0x37CC	0x4908    LDR	R1, [PC, #32]
0x37CE	0x2068    MOVS	R0, #104
0x37D0	0xF7FFF958  BL	_I2C1_Read+0
;MPU6050.c, 81 :: 		if(buf[0] == 0x68)
0x37D4	0x4806    LDR	R0, [PC, #24]
0x37D6	0x7800    LDRB	R0, [R0, #0]
0x37D8	0x2868    CMP	R0, #104
0x37DA	0xD102    BNE	L_MPU6050_Test0
;MPU6050.c, 83 :: 		return 1;
0x37DC	0x2001    MOVS	R0, #1
0x37DE	0xB200    SXTH	R0, R0
0x37E0	0xE001    B	L_end_MPU6050_Test
;MPU6050.c, 84 :: 		}
L_MPU6050_Test0:
;MPU6050.c, 87 :: 		return 0;
0x37E2	0x2000    MOVS	R0, #0
0x37E4	0xB200    SXTH	R0, R0
;MPU6050.c, 89 :: 		}
L_end_MPU6050_Test:
0x37E6	0xF8DDE000  LDR	LR, [SP, #0]
0x37EA	0xB001    ADD	SP, SP, #4
0x37EC	0x4770    BX	LR
0x37EE	0xBF00    NOP
0x37F0	0x08842000  	_buf+0
; end of _MPU6050_Test
_I2C1_Read:
;__Lib_I2C_12.c, 552 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x2A84	0xB081    SUB	SP, SP, #4
0x2A86	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 553 :: 		
0x2A8A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x2A8C	0x4613    MOV	R3, R2
0x2A8E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x2A90	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x2A92	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x2A94	0xF7FDFF20  BL	_I2Cx_Read+0
0x2A98	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 554 :: 		
L_end_I2C1_Read:
0x2A9A	0xF8DDE000  LDR	LR, [SP, #0]
0x2A9E	0xB001    ADD	SP, SP, #4
0x2AA0	0x4770    BX	LR
0x2AA2	0xBF00    NOP
0x2AA4	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 319 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x08D8	0xB082    SUB	SP, SP, #8
0x08DA	0xF8CDE000  STR	LR, [SP, #0]
0x08DE	0xB2CF    UXTB	R7, R1
0x08E0	0x4601    MOV	R1, R0
0x08E2	0x4698    MOV	R8, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 28 (R7)
; buf start address is: 8 (R2)
; count start address is: 32 (R8)
; END_mode start address is: 12 (R3)
0x08E4	0x9B02    LDR	R3, [SP, #8]
;__Lib_I2C_12.c, 321 :: 		
; i start address is: 24 (R6)
0x08E6	0xF04F0600  MOV	R6, #0
;__Lib_I2C_12.c, 322 :: 		
; timeout start address is: 20 (R5)
0x08EA	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 325 :: 		
0x08EE	0x4CC4    LDR	R4, [PC, #784]
0x08F0	0x42A1    CMP	R1, R4
0x08F2	0xD107    BNE	L_I2Cx_Read40
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 326 :: 		
0x08F4	0x4CC3    LDR	R4, [PC, #780]
; timeout start address is: 36 (R9)
0x08F6	0xF8D49000  LDR	R9, [R4, #0]
;__Lib_I2C_12.c, 327 :: 		
0x08FA	0x4CC3    LDR	R4, [PC, #780]
0x08FC	0x6825    LDR	R5, [R4, #0]
0x08FE	0x4CC3    LDR	R4, [PC, #780]
0x0900	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 328 :: 		
; timeout end address is: 36 (R9)
0x0902	0xE00B    B	L_I2Cx_Read41
L_I2Cx_Read40:
;__Lib_I2C_12.c, 329 :: 		
; timeout start address is: 20 (R5)
0x0904	0x4CC2    LDR	R4, [PC, #776]
0x0906	0x42A1    CMP	R1, R4
0x0908	0xD107    BNE	L__I2Cx_Read130
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 330 :: 		
0x090A	0x4CC2    LDR	R4, [PC, #776]
; timeout start address is: 0 (R0)
0x090C	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_12.c, 331 :: 		
0x090E	0x4CC2    LDR	R4, [PC, #776]
0x0910	0x6825    LDR	R5, [R4, #0]
0x0912	0x4CBE    LDR	R4, [PC, #760]
0x0914	0x6025    STR	R5, [R4, #0]
; timeout end address is: 0 (R0)
0x0916	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 332 :: 		
0x0918	0xE000    B	L_I2Cx_Read42
L__I2Cx_Read130:
;__Lib_I2C_12.c, 329 :: 		
0x091A	0x46A9    MOV	R9, R5
;__Lib_I2C_12.c, 332 :: 		
L_I2Cx_Read42:
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
L_I2Cx_Read41:
;__Lib_I2C_12.c, 334 :: 		
; timeout start address is: 36 (R9)
0x091C	0x4CBF    LDR	R4, [PC, #764]
0x091E	0xF8C49000  STR	R9, [R4, #0]
;__Lib_I2C_12.c, 336 :: 		
0x0922	0xE1F4    B	L_I2Cx_Read43
; count end address is: 32 (R8)
;__Lib_I2C_12.c, 337 :: 		
L_I2Cx_Read45:
;__Lib_I2C_12.c, 338 :: 		
0x0924	0xF2010510  ADDW	R5, R1, #16
0x0928	0x007C    LSLS	R4, R7, #1
0x092A	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x092C	0xF0440401  ORR	R4, R4, #1
0x0930	0xB2A4    UXTH	R4, R4
0x0932	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0934	0x9601    STR	R6, [SP, #4]
0x0936	0x4616    MOV	R6, R2
0x0938	0x464F    MOV	R7, R9
0x093A	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_12.c, 339 :: 		
L_I2Cx_Read46:
; timeout start address is: 28 (R7)
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x093C	0xF2010414  ADDW	R4, R1, #20
0x0940	0x6825    LDR	R5, [R4, #0]
0x0942	0xF3C50440  UBFX	R4, R5, #1, #1
0x0946	0xB964    CBNZ	R4, L_I2Cx_Read47
;__Lib_I2C_12.c, 340 :: 		
0x0948	0x4CB4    LDR	R4, [PC, #720]
0x094A	0x6824    LDR	R4, [R4, #0]
0x094C	0xB144    CBZ	R4, L__I2Cx_Read131
;__Lib_I2C_12.c, 341 :: 		
0x094E	0xB927    CBNZ	R7, L_I2Cx_Read49
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 342 :: 		
0x0950	0x2003    MOVS	R0, #3
0x0952	0x4CAE    LDR	R4, [PC, #696]
0x0954	0x6824    LDR	R4, [R4, #0]
0x0956	0x47A0    BLX	R4
;__Lib_I2C_12.c, 343 :: 		
0x0958	0xE1E2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 344 :: 		
L_I2Cx_Read49:
;__Lib_I2C_12.c, 345 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; i start address is: 8 (R2)
0x095A	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x095C	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 346 :: 		
0x095E	0xE7FF    B	L_I2Cx_Read48
L__I2Cx_Read131:
;__Lib_I2C_12.c, 340 :: 		
;__Lib_I2C_12.c, 346 :: 		
L_I2Cx_Read48:
;__Lib_I2C_12.c, 347 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0960	0xE7EC    B	L_I2Cx_Read46
L_I2Cx_Read47:
;__Lib_I2C_12.c, 348 :: 		
0x0962	0x2500    MOVS	R5, #0
0x0964	0x680C    LDR	R4, [R1, #0]
0x0966	0xF365248A  BFI	R4, R5, #10, #1
0x096A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 349 :: 		
0x096C	0xF2010414  ADDW	R4, R1, #20
0x0970	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 350 :: 		
0x0972	0xBF00    NOP
;__Lib_I2C_12.c, 351 :: 		
0x0974	0xF2010418  ADDW	R4, R1, #24
0x0978	0x6824    LDR	R4, [R4, #0]
0x097A	0x0424    LSLS	R4, R4, #16
0x097C	0xEA400404  ORR	R4, R0, R4, LSL #0
0x0980	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 352 :: 		
0x0982	0x2B01    CMP	R3, #1
0x0984	0xD105    BNE	L_I2Cx_Read50
;__Lib_I2C_12.c, 353 :: 		
0x0986	0x2501    MOVS	R5, #1
0x0988	0x680C    LDR	R4, [R1, #0]
0x098A	0xF3652449  BFI	R4, R5, #9, #1
0x098E	0x600C    STR	R4, [R1, #0]
0x0990	0xE004    B	L_I2Cx_Read51
L_I2Cx_Read50:
;__Lib_I2C_12.c, 355 :: 		
0x0992	0x2501    MOVS	R5, #1
0x0994	0x680C    LDR	R4, [R1, #0]
0x0996	0xF3652408  BFI	R4, R5, #8, #1
0x099A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 356 :: 		
L_I2Cx_Read51:
;__Lib_I2C_12.c, 358 :: 		
0x099C	0x4C9F    LDR	R4, [PC, #636]
; timeout start address is: 20 (R5)
0x099E	0x6825    LDR	R5, [R4, #0]
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x09A0	0x4691    MOV	R9, R2
0x09A2	0x4698    MOV	R8, R3
0x09A4	0x4637    MOV	R7, R6
0x09A6	0x460E    MOV	R6, R1
;__Lib_I2C_12.c, 359 :: 		
L_I2Cx_Read52:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 28 (R7)
; END_mode start address is: 32 (R8)
; i start address is: 36 (R9)
0x09A8	0x499D    LDR	R1, [PC, #628]
0x09AA	0x4630    MOV	R0, R6
0x09AC	0xF7FFFD1A  BL	_ChekXForEvent+0
0x09B0	0xB968    CBNZ	R0, L_I2Cx_Read53
;__Lib_I2C_12.c, 360 :: 		
0x09B2	0x4C9A    LDR	R4, [PC, #616]
0x09B4	0x6824    LDR	R4, [R4, #0]
0x09B6	0xB14C    CBZ	R4, L__I2Cx_Read132
;__Lib_I2C_12.c, 361 :: 		
0x09B8	0xB925    CBNZ	R5, L_I2Cx_Read55
; I2C_BASE end address is: 24 (R6)
; buf end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 362 :: 		
0x09BA	0x2003    MOVS	R0, #3
0x09BC	0x4C93    LDR	R4, [PC, #588]
0x09BE	0x6824    LDR	R4, [R4, #0]
0x09C0	0x47A0    BLX	R4
;__Lib_I2C_12.c, 363 :: 		
0x09C2	0xE1AD    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 364 :: 		
L_I2Cx_Read55:
;__Lib_I2C_12.c, 365 :: 		
; timeout start address is: 20 (R5)
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
0x09C4	0x1E6C    SUBS	R4, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x09C6	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x09C8	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 366 :: 		
0x09CA	0xE7FF    B	L_I2Cx_Read54
L__I2Cx_Read132:
;__Lib_I2C_12.c, 360 :: 		
;__Lib_I2C_12.c, 366 :: 		
L_I2Cx_Read54:
;__Lib_I2C_12.c, 367 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x09CC	0xE7EC    B	L_I2Cx_Read52
L_I2Cx_Read53:
;__Lib_I2C_12.c, 368 :: 		
0x09CE	0xEB070509  ADD	R5, R7, R9, LSL #0
; buf end address is: 28 (R7)
; i end address is: 36 (R9)
0x09D2	0xF2060410  ADDW	R4, R6, #16
0x09D6	0x6824    LDR	R4, [R4, #0]
0x09D8	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 369 :: 		
0x09DA	0xF1B80F01  CMP	R8, #1
0x09DE	0xD113    BNE	L_I2Cx_Read56
; END_mode end address is: 32 (R8)
;__Lib_I2C_12.c, 370 :: 		
0x09E0	0x4C8E    LDR	R4, [PC, #568]
; timeout start address is: 4 (R1)
0x09E2	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x09E4	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 371 :: 		
L_I2Cx_Read57:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x09E6	0x6805    LDR	R5, [R0, #0]
0x09E8	0xF3C52440  UBFX	R4, R5, #9, #1
0x09EC	0xB95C    CBNZ	R4, L_I2Cx_Read58
;__Lib_I2C_12.c, 372 :: 		
0x09EE	0x4C8B    LDR	R4, [PC, #556]
0x09F0	0x6824    LDR	R4, [R4, #0]
0x09F2	0xB13C    CBZ	R4, L__I2Cx_Read133
;__Lib_I2C_12.c, 373 :: 		
0x09F4	0xB921    CBNZ	R1, L_I2Cx_Read60
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 374 :: 		
0x09F6	0x2003    MOVS	R0, #3
0x09F8	0x4C84    LDR	R4, [PC, #528]
0x09FA	0x6824    LDR	R4, [R4, #0]
0x09FC	0x47A0    BLX	R4
;__Lib_I2C_12.c, 375 :: 		
0x09FE	0xE18F    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 376 :: 		
L_I2Cx_Read60:
;__Lib_I2C_12.c, 377 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0A00	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 378 :: 		
0x0A02	0xE7FF    B	L_I2Cx_Read59
L__I2Cx_Read133:
;__Lib_I2C_12.c, 372 :: 		
;__Lib_I2C_12.c, 378 :: 		
L_I2Cx_Read59:
;__Lib_I2C_12.c, 379 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x0A04	0xE7EF    B	L_I2Cx_Read57
L_I2Cx_Read58:
;__Lib_I2C_12.c, 380 :: 		
0x0A06	0xE012    B	L_I2Cx_Read61
L_I2Cx_Read56:
;__Lib_I2C_12.c, 382 :: 		
; I2C_BASE start address is: 24 (R6)
0x0A08	0x4C84    LDR	R4, [PC, #528]
; timeout start address is: 4 (R1)
0x0A0A	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x0A0C	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 383 :: 		
L_I2Cx_Read62:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0A0E	0x6805    LDR	R5, [R0, #0]
0x0A10	0xF3C52400  UBFX	R4, R5, #8, #1
0x0A14	0xB95C    CBNZ	R4, L_I2Cx_Read63
;__Lib_I2C_12.c, 384 :: 		
0x0A16	0x4C81    LDR	R4, [PC, #516]
0x0A18	0x6824    LDR	R4, [R4, #0]
0x0A1A	0xB13C    CBZ	R4, L__I2Cx_Read134
;__Lib_I2C_12.c, 385 :: 		
0x0A1C	0xB921    CBNZ	R1, L_I2Cx_Read65
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 386 :: 		
0x0A1E	0x2003    MOVS	R0, #3
0x0A20	0x4C7A    LDR	R4, [PC, #488]
0x0A22	0x6824    LDR	R4, [R4, #0]
0x0A24	0x47A0    BLX	R4
;__Lib_I2C_12.c, 387 :: 		
0x0A26	0xE17B    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 388 :: 		
L_I2Cx_Read65:
;__Lib_I2C_12.c, 389 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0A28	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 390 :: 		
0x0A2A	0xE7FF    B	L_I2Cx_Read64
L__I2Cx_Read134:
;__Lib_I2C_12.c, 384 :: 		
;__Lib_I2C_12.c, 390 :: 		
L_I2Cx_Read64:
;__Lib_I2C_12.c, 391 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x0A2C	0xE7EF    B	L_I2Cx_Read62
L_I2Cx_Read63:
;__Lib_I2C_12.c, 392 :: 		
L_I2Cx_Read61:
;__Lib_I2C_12.c, 393 :: 		
0x0A2E	0xE177    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 395 :: 		
L_I2Cx_Read66:
;__Lib_I2C_12.c, 396 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; slave_address start address is: 28 (R7)
0x0A30	0x2501    MOVS	R5, #1
0x0A32	0x680C    LDR	R4, [R1, #0]
0x0A34	0xF365248A  BFI	R4, R5, #10, #1
0x0A38	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 397 :: 		
0x0A3A	0x2501    MOVS	R5, #1
0x0A3C	0x680C    LDR	R4, [R1, #0]
0x0A3E	0xF36524CB  BFI	R4, R5, #11, #1
0x0A42	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 398 :: 		
0x0A44	0xF2010510  ADDW	R5, R1, #16
0x0A48	0x007C    LSLS	R4, R7, #1
0x0A4A	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0A4C	0xF0440401  ORR	R4, R4, #1
0x0A50	0xB2A4    UXTH	R4, R4
0x0A52	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0A54	0x464F    MOV	R7, R9
;__Lib_I2C_12.c, 399 :: 		
L_I2Cx_Read67:
; timeout start address is: 28 (R7)
; i start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0A56	0xF2010414  ADDW	R4, R1, #20
0x0A5A	0x6825    LDR	R5, [R4, #0]
0x0A5C	0xF3C50440  UBFX	R4, R5, #1, #1
0x0A60	0xB964    CBNZ	R4, L_I2Cx_Read68
;__Lib_I2C_12.c, 400 :: 		
0x0A62	0x4C6E    LDR	R4, [PC, #440]
0x0A64	0x6824    LDR	R4, [R4, #0]
0x0A66	0xB144    CBZ	R4, L__I2Cx_Read135
;__Lib_I2C_12.c, 401 :: 		
0x0A68	0xB927    CBNZ	R7, L_I2Cx_Read70
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 402 :: 		
0x0A6A	0x2003    MOVS	R0, #3
0x0A6C	0x4C67    LDR	R4, [PC, #412]
0x0A6E	0x6824    LDR	R4, [R4, #0]
0x0A70	0x47A0    BLX	R4
;__Lib_I2C_12.c, 403 :: 		
0x0A72	0xE155    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 404 :: 		
L_I2Cx_Read70:
;__Lib_I2C_12.c, 405 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0A74	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A76	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 406 :: 		
0x0A78	0xE7FF    B	L_I2Cx_Read69
L__I2Cx_Read135:
;__Lib_I2C_12.c, 400 :: 		
;__Lib_I2C_12.c, 406 :: 		
L_I2Cx_Read69:
;__Lib_I2C_12.c, 407 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0A7A	0xE7EC    B	L_I2Cx_Read67
L_I2Cx_Read68:
;__Lib_I2C_12.c, 408 :: 		
0x0A7C	0xF2010414  ADDW	R4, R1, #20
0x0A80	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 409 :: 		
0x0A82	0xBF00    NOP
;__Lib_I2C_12.c, 410 :: 		
0x0A84	0xF2010418  ADDW	R4, R1, #24
0x0A88	0x6824    LDR	R4, [R4, #0]
0x0A8A	0x0424    LSLS	R4, R4, #16
0x0A8C	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 411 :: 		
0x0A8E	0x2500    MOVS	R5, #0
0x0A90	0x680C    LDR	R4, [R1, #0]
0x0A92	0xF365248A  BFI	R4, R5, #10, #1
0x0A96	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 413 :: 		
0x0A98	0x4C60    LDR	R4, [PC, #384]
; timeout start address is: 28 (R7)
0x0A9A	0x6827    LDR	R7, [R4, #0]
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 414 :: 		
L_I2Cx_Read71:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x0A9C	0xF2010414  ADDW	R4, R1, #20
0x0AA0	0x6825    LDR	R5, [R4, #0]
0x0AA2	0xF3C50480  UBFX	R4, R5, #2, #1
0x0AA6	0xB964    CBNZ	R4, L_I2Cx_Read72
;__Lib_I2C_12.c, 415 :: 		
0x0AA8	0x4C5C    LDR	R4, [PC, #368]
0x0AAA	0x6824    LDR	R4, [R4, #0]
0x0AAC	0xB144    CBZ	R4, L__I2Cx_Read136
;__Lib_I2C_12.c, 416 :: 		
0x0AAE	0xB927    CBNZ	R7, L_I2Cx_Read74
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 417 :: 		
0x0AB0	0x2003    MOVS	R0, #3
0x0AB2	0x4C56    LDR	R4, [PC, #344]
0x0AB4	0x6824    LDR	R4, [R4, #0]
0x0AB6	0x47A0    BLX	R4
;__Lib_I2C_12.c, 418 :: 		
0x0AB8	0xE132    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 419 :: 		
L_I2Cx_Read74:
;__Lib_I2C_12.c, 420 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0ABA	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0ABC	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 421 :: 		
0x0ABE	0xE7FF    B	L_I2Cx_Read73
L__I2Cx_Read136:
;__Lib_I2C_12.c, 415 :: 		
;__Lib_I2C_12.c, 421 :: 		
L_I2Cx_Read73:
;__Lib_I2C_12.c, 422 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0AC0	0xE7EC    B	L_I2Cx_Read71
L_I2Cx_Read72:
;__Lib_I2C_12.c, 423 :: 		
0x0AC2	0x2B01    CMP	R3, #1
0x0AC4	0xD105    BNE	L_I2Cx_Read75
;__Lib_I2C_12.c, 424 :: 		
0x0AC6	0x2501    MOVS	R5, #1
0x0AC8	0x680C    LDR	R4, [R1, #0]
0x0ACA	0xF3652449  BFI	R4, R5, #9, #1
0x0ACE	0x600C    STR	R4, [R1, #0]
0x0AD0	0xE004    B	L_I2Cx_Read76
L_I2Cx_Read75:
;__Lib_I2C_12.c, 426 :: 		
0x0AD2	0x2501    MOVS	R5, #1
0x0AD4	0x680C    LDR	R4, [R1, #0]
0x0AD6	0xF3652408  BFI	R4, R5, #8, #1
0x0ADA	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 427 :: 		
L_I2Cx_Read76:
;__Lib_I2C_12.c, 428 :: 		
0x0ADC	0x1995    ADDS	R5, R2, R6
0x0ADE	0xF2010410  ADDW	R4, R1, #16
0x0AE2	0x6824    LDR	R4, [R4, #0]
0x0AE4	0x702C    STRB	R4, [R5, #0]
0x0AE6	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 429 :: 		
0x0AE8	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0AEA	0xF2010410  ADDW	R4, R1, #16
0x0AEE	0x6824    LDR	R4, [R4, #0]
0x0AF0	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 430 :: 		
0x0AF2	0x2B01    CMP	R3, #1
0x0AF4	0xD114    BNE	L_I2Cx_Read77
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 431 :: 		
0x0AF6	0x4C49    LDR	R4, [PC, #292]
; timeout start address is: 8 (R2)
0x0AF8	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 432 :: 		
L_I2Cx_Read78:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0AFA	0x680D    LDR	R5, [R1, #0]
0x0AFC	0xF3C52440  UBFX	R4, R5, #9, #1
0x0B00	0xB964    CBNZ	R4, L_I2Cx_Read79
;__Lib_I2C_12.c, 433 :: 		
0x0B02	0x4C46    LDR	R4, [PC, #280]
0x0B04	0x6824    LDR	R4, [R4, #0]
0x0B06	0xB144    CBZ	R4, L__I2Cx_Read137
;__Lib_I2C_12.c, 434 :: 		
0x0B08	0xB922    CBNZ	R2, L_I2Cx_Read81
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 435 :: 		
0x0B0A	0x2003    MOVS	R0, #3
0x0B0C	0x4C3F    LDR	R4, [PC, #252]
0x0B0E	0x6824    LDR	R4, [R4, #0]
0x0B10	0x47A0    BLX	R4
;__Lib_I2C_12.c, 436 :: 		
0x0B12	0xE105    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Read81:
;__Lib_I2C_12.c, 438 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0B14	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0B16	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 439 :: 		
0x0B18	0xE7FF    B	L_I2Cx_Read80
L__I2Cx_Read137:
;__Lib_I2C_12.c, 433 :: 		
;__Lib_I2C_12.c, 439 :: 		
L_I2Cx_Read80:
;__Lib_I2C_12.c, 440 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0B1A	0xE7EE    B	L_I2Cx_Read78
L_I2Cx_Read79:
;__Lib_I2C_12.c, 441 :: 		
0x0B1C	0x4608    MOV	R0, R1
0x0B1E	0xE013    B	L_I2Cx_Read82
L_I2Cx_Read77:
;__Lib_I2C_12.c, 443 :: 		
0x0B20	0x4C3E    LDR	R4, [PC, #248]
; timeout start address is: 8 (R2)
0x0B22	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Read83:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0B24	0x680D    LDR	R5, [R1, #0]
0x0B26	0xF3C52400  UBFX	R4, R5, #8, #1
0x0B2A	0xB964    CBNZ	R4, L_I2Cx_Read84
;__Lib_I2C_12.c, 445 :: 		
0x0B2C	0x4C3B    LDR	R4, [PC, #236]
0x0B2E	0x6824    LDR	R4, [R4, #0]
0x0B30	0xB144    CBZ	R4, L__I2Cx_Read138
;__Lib_I2C_12.c, 446 :: 		
0x0B32	0xB922    CBNZ	R2, L_I2Cx_Read86
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 447 :: 		
0x0B34	0x2003    MOVS	R0, #3
0x0B36	0x4C35    LDR	R4, [PC, #212]
0x0B38	0x6824    LDR	R4, [R4, #0]
0x0B3A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 448 :: 		
0x0B3C	0xE0F0    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Read86:
;__Lib_I2C_12.c, 450 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0B3E	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0B40	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 451 :: 		
0x0B42	0xE7FF    B	L_I2Cx_Read85
L__I2Cx_Read138:
;__Lib_I2C_12.c, 445 :: 		
;__Lib_I2C_12.c, 451 :: 		
L_I2Cx_Read85:
;__Lib_I2C_12.c, 452 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0B44	0xE7EE    B	L_I2Cx_Read83
L_I2Cx_Read84:
;__Lib_I2C_12.c, 453 :: 		
0x0B46	0x4608    MOV	R0, R1
L_I2Cx_Read82:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 455 :: 		
; I2C_BASE start address is: 0 (R0)
0x0B48	0x2500    MOVS	R5, #0
0x0B4A	0x6804    LDR	R4, [R0, #0]
0x0B4C	0xF36524CB  BFI	R4, R5, #11, #1
0x0B50	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 457 :: 		
0x0B52	0xE0E5    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 459 :: 		
L_I2Cx_Read87:
;__Lib_I2C_12.c, 460 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0B54	0x2501    MOVS	R5, #1
0x0B56	0x680C    LDR	R4, [R1, #0]
0x0B58	0xF365248A  BFI	R4, R5, #10, #1
0x0B5C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 461 :: 		
0x0B5E	0xF2010510  ADDW	R5, R1, #16
0x0B62	0x007C    LSLS	R4, R7, #1
0x0B64	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0B66	0xF0440401  ORR	R4, R4, #1
0x0B6A	0xB2A4    UXTH	R4, R4
0x0B6C	0x602C    STR	R4, [R5, #0]
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0B6E	0x4646    MOV	R6, R8
0x0B70	0x46C8    MOV	R8, R9
0x0B72	0x4689    MOV	R9, R1
0x0B74	0x4617    MOV	R7, R2
0x0B76	0x461D    MOV	R5, R3
;__Lib_I2C_12.c, 462 :: 		
L_I2Cx_Read88:
; timeout start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 36 (R9)
0x0B78	0x492A    LDR	R1, [PC, #168]
0x0B7A	0x4648    MOV	R0, R9
0x0B7C	0xF7FFFC32  BL	_ChekXForEvent+0
0x0B80	0xB978    CBNZ	R0, L_I2Cx_Read89
;__Lib_I2C_12.c, 463 :: 		
0x0B82	0x4C26    LDR	R4, [PC, #152]
0x0B84	0x6824    LDR	R4, [R4, #0]
0x0B86	0xB15C    CBZ	R4, L__I2Cx_Read139
;__Lib_I2C_12.c, 464 :: 		
0x0B88	0xF1B80F00  CMP	R8, #0
0x0B8C	0xD104    BNE	L_I2Cx_Read91
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; timeout end address is: 32 (R8)
; buf end address is: 28 (R7)
;__Lib_I2C_12.c, 465 :: 		
0x0B8E	0x2003    MOVS	R0, #3
0x0B90	0x4C1E    LDR	R4, [PC, #120]
0x0B92	0x6824    LDR	R4, [R4, #0]
0x0B94	0x47A0    BLX	R4
;__Lib_I2C_12.c, 466 :: 		
0x0B96	0xE0C3    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 467 :: 		
L_I2Cx_Read91:
;__Lib_I2C_12.c, 468 :: 		
; buf start address is: 28 (R7)
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 36 (R9)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0B98	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0B9C	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 469 :: 		
0x0B9E	0xE7FF    B	L_I2Cx_Read90
L__I2Cx_Read139:
;__Lib_I2C_12.c, 463 :: 		
;__Lib_I2C_12.c, 469 :: 		
L_I2Cx_Read90:
;__Lib_I2C_12.c, 470 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0BA0	0xE7EA    B	L_I2Cx_Read88
L_I2Cx_Read89:
;__Lib_I2C_12.c, 471 :: 		
; i start address is: 4 (R1)
0x0BA2	0x2100    MOVS	R1, #0
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; i end address is: 4 (R1)
; buf end address is: 28 (R7)
0x0BA4	0x46A8    MOV	R8, R5
0x0BA6	0x464A    MOV	R2, R9
0x0BA8	0x46B1    MOV	R9, R6
0x0BAA	0x463B    MOV	R3, R7
;__Lib_I2C_12.c, 472 :: 		
L_I2Cx_Read92:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x0BAC	0xF1A90403  SUB	R4, R9, #3
0x0BB0	0x42A1    CMP	R1, R4
0x0BB2	0xD222    BCS	L_I2Cx_Read93
;__Lib_I2C_12.c, 473 :: 		
0x0BB4	0x4C19    LDR	R4, [PC, #100]
; timeout start address is: 20 (R5)
0x0BB6	0x6825    LDR	R5, [R4, #0]
; buf end address is: 12 (R3)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
0x0BB8	0x468A    MOV	R10, R1
0x0BBA	0x4617    MOV	R7, R2
0x0BBC	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 474 :: 		
L_I2Cx_Read94:
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x0BBE	0x4918    LDR	R1, [PC, #96]
0x0BC0	0x4638    MOV	R0, R7
0x0BC2	0xF7FFFC0F  BL	_ChekXForEvent+0
0x0BC6	0xB960    CBNZ	R0, L_I2Cx_Read95
;__Lib_I2C_12.c, 475 :: 		
0x0BC8	0x4C14    LDR	R4, [PC, #80]
0x0BCA	0x6824    LDR	R4, [R4, #0]
0x0BCC	0xB144    CBZ	R4, L__I2Cx_Read140
;__Lib_I2C_12.c, 476 :: 		
0x0BCE	0xB925    CBNZ	R5, L_I2Cx_Read97
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; i end address is: 40 (R10)
; buf end address is: 24 (R6)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 477 :: 		
0x0BD0	0x2003    MOVS	R0, #3
0x0BD2	0x4C0E    LDR	R4, [PC, #56]
0x0BD4	0x6824    LDR	R4, [R4, #0]
0x0BD6	0x47A0    BLX	R4
;__Lib_I2C_12.c, 478 :: 		
0x0BD8	0xE0A2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 479 :: 		
L_I2Cx_Read97:
;__Lib_I2C_12.c, 480 :: 		
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; buf start address is: 24 (R6)
; i start address is: 40 (R10)
; I2C_BASE start address is: 28 (R7)
; count start address is: 36 (R9)
0x0BDA	0x1E68    SUBS	R0, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0BDC	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 481 :: 		
0x0BDE	0xE7FF    B	L_I2Cx_Read96
L__I2Cx_Read140:
;__Lib_I2C_12.c, 475 :: 		
;__Lib_I2C_12.c, 481 :: 		
L_I2Cx_Read96:
;__Lib_I2C_12.c, 482 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x0BE0	0xE7ED    B	L_I2Cx_Read94
L_I2Cx_Read95:
;__Lib_I2C_12.c, 483 :: 		
0x0BE2	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x0BE6	0xF2070410  ADDW	R4, R7, #16
0x0BEA	0x6824    LDR	R4, [R4, #0]
0x0BEC	0x702C    STRB	R4, [R5, #0]
0x0BEE	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x0BF2	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 484 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x0BF4	0x4633    MOV	R3, R6
0x0BF6	0x463A    MOV	R2, R7
0x0BF8	0xE7D8    B	L_I2Cx_Read92
L_I2Cx_Read93:
;__Lib_I2C_12.c, 485 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x0BFA	0x4C08    LDR	R4, [PC, #32]
0x0BFC	0xF000B814  B	#40
0x0C00	0x54004000  	I2C1_CR1+0
0x0C04	0x009C2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0C08	0x09382000  	_I2C1_Timeout_Ptr+0
0x0C0C	0x09342000  	_I2Cx_Timeout_Ptr+0
0x0C10	0x58004000  	I2C2_CR1+0
0x0C14	0x00A02000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0C18	0x093C2000  	_I2C2_Timeout_Ptr+0
0x0C1C	0x00A42000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0C20	0x00400003  	#196672
0x0C24	0x00020003  	#196610
; timeout start address is: 28 (R7)
0x0C28	0x6827    LDR	R7, [R4, #0]
; buf end address is: 12 (R3)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 28 (R7)
; END_mode end address is: 32 (R8)
0x0C2A	0x9301    STR	R3, [SP, #4]
0x0C2C	0x460B    MOV	R3, R1
0x0C2E	0x4616    MOV	R6, R2
0x0C30	0x4642    MOV	R2, R8
0x0C32	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_12.c, 486 :: 		
L_I2Cx_Read98:
; timeout start address is: 28 (R7)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x0C34	0xF2060414  ADDW	R4, R6, #20
0x0C38	0x6825    LDR	R5, [R4, #0]
0x0C3A	0xF3C50480  UBFX	R4, R5, #2, #1
0x0C3E	0xB964    CBNZ	R4, L_I2Cx_Read99
;__Lib_I2C_12.c, 487 :: 		
0x0C40	0x4C39    LDR	R4, [PC, #228]
0x0C42	0x6824    LDR	R4, [R4, #0]
0x0C44	0xB144    CBZ	R4, L__I2Cx_Read141
;__Lib_I2C_12.c, 488 :: 		
0x0C46	0xB927    CBNZ	R7, L_I2Cx_Read101
; END_mode end address is: 8 (R2)
; i end address is: 12 (R3)
; buf end address is: 4 (R1)
; timeout end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 489 :: 		
0x0C48	0x2003    MOVS	R0, #3
0x0C4A	0x4C38    LDR	R4, [PC, #224]
0x0C4C	0x6824    LDR	R4, [R4, #0]
0x0C4E	0x47A0    BLX	R4
;__Lib_I2C_12.c, 490 :: 		
0x0C50	0xE066    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 491 :: 		
L_I2Cx_Read101:
;__Lib_I2C_12.c, 492 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 28 (R7)
; buf start address is: 4 (R1)
; i start address is: 12 (R3)
; END_mode start address is: 8 (R2)
0x0C52	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0C54	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 493 :: 		
0x0C56	0xE7FF    B	L_I2Cx_Read100
L__I2Cx_Read141:
;__Lib_I2C_12.c, 487 :: 		
;__Lib_I2C_12.c, 493 :: 		
L_I2Cx_Read100:
;__Lib_I2C_12.c, 494 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0C58	0xE7EC    B	L_I2Cx_Read98
L_I2Cx_Read99:
;__Lib_I2C_12.c, 495 :: 		
0x0C5A	0x2500    MOVS	R5, #0
0x0C5C	0x6834    LDR	R4, [R6, #0]
0x0C5E	0xF365248A  BFI	R4, R5, #10, #1
0x0C62	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 496 :: 		
0x0C64	0x18CD    ADDS	R5, R1, R3
0x0C66	0xF2060410  ADDW	R4, R6, #16
0x0C6A	0x6824    LDR	R4, [R4, #0]
0x0C6C	0x702C    STRB	R4, [R5, #0]
0x0C6E	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;__Lib_I2C_12.c, 498 :: 		
0x0C70	0x4C2D    LDR	R4, [PC, #180]
; timeout start address is: 12 (R3)
0x0C72	0x6823    LDR	R3, [R4, #0]
; END_mode end address is: 8 (R2)
; timeout end address is: 12 (R3)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0C74	0x4617    MOV	R7, R2
0x0C76	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 499 :: 		
L_I2Cx_Read102:
; timeout start address is: 12 (R3)
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 28 (R7)
0x0C78	0xF2060414  ADDW	R4, R6, #20
0x0C7C	0x6825    LDR	R5, [R4, #0]
0x0C7E	0xF3C50480  UBFX	R4, R5, #2, #1
0x0C82	0xB964    CBNZ	R4, L_I2Cx_Read103
;__Lib_I2C_12.c, 500 :: 		
0x0C84	0x4C28    LDR	R4, [PC, #160]
0x0C86	0x6824    LDR	R4, [R4, #0]
0x0C88	0xB144    CBZ	R4, L__I2Cx_Read142
;__Lib_I2C_12.c, 501 :: 		
0x0C8A	0xB923    CBNZ	R3, L_I2Cx_Read105
; END_mode end address is: 28 (R7)
; timeout end address is: 12 (R3)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 502 :: 		
0x0C8C	0x2003    MOVS	R0, #3
0x0C8E	0x4C27    LDR	R4, [PC, #156]
0x0C90	0x6824    LDR	R4, [R4, #0]
0x0C92	0x47A0    BLX	R4
;__Lib_I2C_12.c, 503 :: 		
0x0C94	0xE044    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 504 :: 		
L_I2Cx_Read105:
;__Lib_I2C_12.c, 505 :: 		
; I2C_BASE start address is: 24 (R6)
; i start address is: 8 (R2)
; buf start address is: 4 (R1)
; timeout start address is: 12 (R3)
; END_mode start address is: 28 (R7)
0x0C96	0x1E58    SUBS	R0, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0C98	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 506 :: 		
0x0C9A	0xE7FF    B	L_I2Cx_Read104
L__I2Cx_Read142:
;__Lib_I2C_12.c, 500 :: 		
;__Lib_I2C_12.c, 506 :: 		
L_I2Cx_Read104:
;__Lib_I2C_12.c, 507 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0C9C	0xE7EC    B	L_I2Cx_Read102
L_I2Cx_Read103:
;__Lib_I2C_12.c, 508 :: 		
0x0C9E	0x2F01    CMP	R7, #1
0x0CA0	0xD107    BNE	L_I2Cx_Read106
; END_mode end address is: 28 (R7)
;__Lib_I2C_12.c, 509 :: 		
0x0CA2	0x2501    MOVS	R5, #1
0x0CA4	0x6834    LDR	R4, [R6, #0]
0x0CA6	0xF3652449  BFI	R4, R5, #9, #1
0x0CAA	0x6034    STR	R4, [R6, #0]
0x0CAC	0x4610    MOV	R0, R2
0x0CAE	0x4632    MOV	R2, R6
0x0CB0	0xE021    B	L_I2Cx_Read107
L_I2Cx_Read106:
;__Lib_I2C_12.c, 511 :: 		
0x0CB2	0x2501    MOVS	R5, #1
0x0CB4	0x6834    LDR	R4, [R6, #0]
0x0CB6	0xF3652408  BFI	R4, R5, #8, #1
0x0CBA	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 513 :: 		
0x0CBC	0x4C1A    LDR	R4, [PC, #104]
; timeout start address is: 32 (R8)
0x0CBE	0xF8D48000  LDR	R8, [R4, #0]
; timeout end address is: 32 (R8)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x0CC2	0x4617    MOV	R7, R2
0x0CC4	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 514 :: 		
L_I2Cx_Read108:
; timeout start address is: 32 (R8)
; buf start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; i start address is: 28 (R7)
0x0CC6	0x491A    LDR	R1, [PC, #104]
0x0CC8	0x4630    MOV	R0, R6
0x0CCA	0xF7FFFB8B  BL	_ChekXForEvent+0
0x0CCE	0xB978    CBNZ	R0, L_I2Cx_Read109
;__Lib_I2C_12.c, 515 :: 		
0x0CD0	0x4C15    LDR	R4, [PC, #84]
0x0CD2	0x6824    LDR	R4, [R4, #0]
0x0CD4	0xB15C    CBZ	R4, L__I2Cx_Read143
;__Lib_I2C_12.c, 516 :: 		
0x0CD6	0xF1B80F00  CMP	R8, #0
0x0CDA	0xD104    BNE	L_I2Cx_Read111
; buf end address is: 20 (R5)
; i end address is: 28 (R7)
; timeout end address is: 32 (R8)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 517 :: 		
0x0CDC	0x2003    MOVS	R0, #3
0x0CDE	0x4C13    LDR	R4, [PC, #76]
0x0CE0	0x6824    LDR	R4, [R4, #0]
0x0CE2	0x47A0    BLX	R4
;__Lib_I2C_12.c, 518 :: 		
0x0CE4	0xE01C    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 519 :: 		
L_I2Cx_Read111:
;__Lib_I2C_12.c, 520 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 32 (R8)
; i start address is: 28 (R7)
; buf start address is: 20 (R5)
0x0CE6	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0CEA	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 521 :: 		
0x0CEC	0xE7FF    B	L_I2Cx_Read110
L__I2Cx_Read143:
;__Lib_I2C_12.c, 515 :: 		
;__Lib_I2C_12.c, 521 :: 		
L_I2Cx_Read110:
;__Lib_I2C_12.c, 522 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0CEE	0xE7EA    B	L_I2Cx_Read108
L_I2Cx_Read109:
;__Lib_I2C_12.c, 523 :: 		
0x0CF0	0x4629    MOV	R1, R5
; i end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
0x0CF2	0x4632    MOV	R2, R6
0x0CF4	0x4638    MOV	R0, R7
L_I2Cx_Read107:
; buf end address is: 20 (R5)
;__Lib_I2C_12.c, 524 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x0CF6	0x180D    ADDS	R5, R1, R0
0x0CF8	0xF2020410  ADDW	R4, R2, #16
0x0CFC	0x6824    LDR	R4, [R4, #0]
0x0CFE	0x702C    STRB	R4, [R5, #0]
0x0D00	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 525 :: 		
0x0D02	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0D04	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x0D08	0x6824    LDR	R4, [R4, #0]
0x0D0A	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 526 :: 		
0x0D0C	0xE008    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 528 :: 		
L_I2Cx_Read43:
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0D0E	0xF1B80F01  CMP	R8, #1
0x0D12	0xF43FAE07  BEQ	L_I2Cx_Read45
0x0D16	0xF1B80F02  CMP	R8, #2
0x0D1A	0xF43FAE89  BEQ	L_I2Cx_Read66
; i end address is: 24 (R6)
0x0D1E	0xE719    B	L_I2Cx_Read87
; slave_address end address is: 28 (R7)
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read44:
;__Lib_I2C_12.c, 529 :: 		
L_end_I2Cx_Read:
0x0D20	0xF8DDE000  LDR	LR, [SP, #0]
0x0D24	0xB002    ADD	SP, SP, #8
0x0D26	0x4770    BX	LR
0x0D28	0x00A42000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0D2C	0x09342000  	_I2Cx_Timeout_Ptr+0
0x0D30	0x00010003  	#196609
; end of _I2Cx_Read
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x0524	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x0526	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x052A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x052E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x0532	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x0534	0xB001    ADD	SP, SP, #4
0x0536	0x4770    BX	LR
; end of ___CC2DW
_MPU6050_Gyro_Raw:
;MPU6050.c, 219 :: 		int MPU6050_Gyro_Raw(char axis)
0x35C4	0xB085    SUB	SP, SP, #20
0x35C6	0xF8CDE000  STR	LR, [SP, #0]
0x35CA	0xF88D0010  STRB	R0, [SP, #16]
;MPU6050.c, 226 :: 		GYRO_XOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_GYRO_XOUT_H);
0x35CE	0x2143    MOVS	R1, #67
0x35D0	0xB209    SXTH	R1, R1
0x35D2	0x2068    MOVS	R0, #104
0x35D4	0xF7FFFC58  BL	_MPU6050_Read+0
0x35D8	0xF8AD0004  STRH	R0, [SP, #4]
;MPU6050.c, 227 :: 		GYRO_XOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_GYRO_XOUT_L);
0x35DC	0x2144    MOVS	R1, #68
0x35DE	0xB209    SXTH	R1, R1
0x35E0	0x2068    MOVS	R0, #104
0x35E2	0xF7FFFC51  BL	_MPU6050_Read+0
0x35E6	0xF8AD0006  STRH	R0, [SP, #6]
;MPU6050.c, 229 :: 		GYRO_YOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_GYRO_YOUT_H);
0x35EA	0x2145    MOVS	R1, #69
0x35EC	0xB209    SXTH	R1, R1
0x35EE	0x2068    MOVS	R0, #104
0x35F0	0xF7FFFC4A  BL	_MPU6050_Read+0
0x35F4	0xF8AD0008  STRH	R0, [SP, #8]
;MPU6050.c, 230 :: 		GYRO_YOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_GYRO_YOUT_L);
0x35F8	0x2146    MOVS	R1, #70
0x35FA	0xB209    SXTH	R1, R1
0x35FC	0x2068    MOVS	R0, #104
0x35FE	0xF7FFFC43  BL	_MPU6050_Read+0
0x3602	0xF8AD000A  STRH	R0, [SP, #10]
;MPU6050.c, 232 :: 		GYRO_ZOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_GYRO_ZOUT_H);
0x3606	0x2147    MOVS	R1, #71
0x3608	0xB209    SXTH	R1, R1
0x360A	0x2068    MOVS	R0, #104
0x360C	0xF7FFFC3C  BL	_MPU6050_Read+0
0x3610	0xF8AD000C  STRH	R0, [SP, #12]
;MPU6050.c, 233 :: 		GYRO_ZOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_GYRO_ZOUT_L);
0x3614	0x2148    MOVS	R1, #72
0x3616	0xB209    SXTH	R1, R1
0x3618	0x2068    MOVS	R0, #104
0x361A	0xF7FFFC35  BL	_MPU6050_Read+0
;MPU6050.c, 236 :: 		GYRO_XOUT = ( GYRO_XOUT_H << 8 | GYRO_XOUT_L );
0x361E	0xF9BD1004  LDRSH	R1, [SP, #4]
0x3622	0x020A    LSLS	R2, R1, #8
0x3624	0xB212    SXTH	R2, R2
0x3626	0xF9BD1006  LDRSH	R1, [SP, #6]
0x362A	0x430A    ORRS	R2, R1
0x362C	0x4919    LDR	R1, [PC, #100]
0x362E	0x800A    STRH	R2, [R1, #0]
;MPU6050.c, 237 :: 		GYRO_YOUT = ( GYRO_YOUT_H << 8 | GYRO_YOUT_L );
0x3630	0xF9BD1008  LDRSH	R1, [SP, #8]
0x3634	0x020A    LSLS	R2, R1, #8
0x3636	0xB212    SXTH	R2, R2
0x3638	0xF9BD100A  LDRSH	R1, [SP, #10]
0x363C	0x430A    ORRS	R2, R1
0x363E	0x4916    LDR	R1, [PC, #88]
0x3640	0x800A    STRH	R2, [R1, #0]
;MPU6050.c, 238 :: 		GYRO_ZOUT = ( GYRO_ZOUT_H << 8 | GYRO_ZOUT_L );
0x3642	0xF9BD100C  LDRSH	R1, [SP, #12]
0x3646	0x0209    LSLS	R1, R1, #8
0x3648	0xB209    SXTH	R1, R1
0x364A	0xEA410200  ORR	R2, R1, R0, LSL #0
0x364E	0x4913    LDR	R1, [PC, #76]
0x3650	0x800A    STRH	R2, [R1, #0]
;MPU6050.c, 241 :: 		switch (axis)
0x3652	0xE00E    B	L_MPU6050_Gyro_Raw14
;MPU6050.c, 243 :: 		case 'X':
L_MPU6050_Gyro_Raw16:
;MPU6050.c, 244 :: 		return GYRO_XOUT;    // Gyro X Axis
0x3654	0x490F    LDR	R1, [PC, #60]
0x3656	0xF9B10000  LDRSH	R0, [R1, #0]
0x365A	0xE017    B	L_end_MPU6050_Gyro_Raw
;MPU6050.c, 246 :: 		case 'Y':
L_MPU6050_Gyro_Raw17:
;MPU6050.c, 247 :: 		return GYRO_YOUT;    //  Gyro Y Axis
0x365C	0x490E    LDR	R1, [PC, #56]
0x365E	0xF9B10000  LDRSH	R0, [R1, #0]
0x3662	0xE013    B	L_end_MPU6050_Gyro_Raw
;MPU6050.c, 249 :: 		case 'Z':
L_MPU6050_Gyro_Raw18:
;MPU6050.c, 250 :: 		return GYRO_ZOUT;    //  Gyro Z Axis
0x3664	0x490D    LDR	R1, [PC, #52]
0x3666	0xF9B10000  LDRSH	R0, [R1, #0]
0x366A	0xE00F    B	L_end_MPU6050_Gyro_Raw
;MPU6050.c, 252 :: 		default:
L_MPU6050_Gyro_Raw19:
;MPU6050.c, 253 :: 		return 0;
0x366C	0x2000    MOVS	R0, #0
0x366E	0xB200    SXTH	R0, R0
0x3670	0xE00C    B	L_end_MPU6050_Gyro_Raw
;MPU6050.c, 254 :: 		}
L_MPU6050_Gyro_Raw14:
0x3672	0xF89D1010  LDRB	R1, [SP, #16]
0x3676	0x2958    CMP	R1, #88
0x3678	0xD0EC    BEQ	L_MPU6050_Gyro_Raw16
0x367A	0xF89D1010  LDRB	R1, [SP, #16]
0x367E	0x2959    CMP	R1, #89
0x3680	0xD0EC    BEQ	L_MPU6050_Gyro_Raw17
0x3682	0xF89D1010  LDRB	R1, [SP, #16]
0x3686	0x295A    CMP	R1, #90
0x3688	0xD0EC    BEQ	L_MPU6050_Gyro_Raw18
0x368A	0xE7EF    B	L_MPU6050_Gyro_Raw19
;MPU6050.c, 255 :: 		}
L_end_MPU6050_Gyro_Raw:
0x368C	0xF8DDE000  LDR	LR, [SP, #0]
0x3690	0xB005    ADD	SP, SP, #20
0x3692	0x4770    BX	LR
0x3694	0x009A2000  	_GYRO_XOUT+0
0x3698	0x08802000  	_GYRO_YOUT+0
0x369C	0x08822000  	_GYRO_ZOUT+0
; end of _MPU6050_Gyro_Raw
_MPU6050_Read:
;MPU6050.c, 92 :: 		int MPU6050_Read(unsigned short addr, int raddr)
; raddr start address is: 4 (R1)
0x2E88	0xB082    SUB	SP, SP, #8
0x2E8A	0xF8CDE000  STR	LR, [SP, #0]
0x2E8E	0xF88D0004  STRB	R0, [SP, #4]
; raddr end address is: 4 (R1)
; raddr start address is: 4 (R1)
;MPU6050.c, 94 :: 		buf[0] = raddr;
0x2E92	0x4A0D    LDR	R2, [PC, #52]
0x2E94	0x7011    STRB	R1, [R2, #0]
; raddr end address is: 4 (R1)
;MPU6050.c, 95 :: 		I2C1_Start();
0x2E96	0xF7FDFCF5  BL	_I2C1_Start+0
;MPU6050.c, 96 :: 		I2C1_Write(addr,  buf, 1, END_MODE_RESTART);
0x2E9A	0xF2400300  MOVW	R3, #0
0x2E9E	0x2201    MOVS	R2, #1
0x2EA0	0x4909    LDR	R1, [PC, #36]
0x2EA2	0xF89D0004  LDRB	R0, [SP, #4]
0x2EA6	0xF7FDFCF9  BL	_I2C1_Write+0
;MPU6050.c, 97 :: 		I2C1_Read (addr,  buf, 1, END_MODE_STOP);
0x2EAA	0xF2400301  MOVW	R3, #1
0x2EAE	0x2201    MOVS	R2, #1
0x2EB0	0x4905    LDR	R1, [PC, #20]
0x2EB2	0xF89D0004  LDRB	R0, [SP, #4]
0x2EB6	0xF7FFFDE5  BL	_I2C1_Read+0
;MPU6050.c, 99 :: 		return buf[0];
0x2EBA	0x4A03    LDR	R2, [PC, #12]
0x2EBC	0x7810    LDRB	R0, [R2, #0]
;MPU6050.c, 100 :: 		}
L_end_MPU6050_Read:
0x2EBE	0xF8DDE000  LDR	LR, [SP, #0]
0x2EC2	0xB002    ADD	SP, SP, #8
0x2EC4	0x4770    BX	LR
0x2EC6	0xBF00    NOP
0x2EC8	0x08842000  	_buf+0
; end of _MPU6050_Read
_MPU6050_Read_Accel:
;MPU6050.c, 173 :: 		double MPU6050_Read_Accel(char axis)
0x36A0	0xB085    SUB	SP, SP, #20
0x36A2	0xF8CDE000  STR	LR, [SP, #0]
0x36A6	0xF88D0010  STRB	R0, [SP, #16]
;MPU6050.c, 184 :: 		ACCEL_XOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_ACCEL_XOUT_H);
0x36AA	0x213B    MOVS	R1, #59
0x36AC	0xB209    SXTH	R1, R1
0x36AE	0x2068    MOVS	R0, #104
0x36B0	0xF7FFFBEA  BL	_MPU6050_Read+0
0x36B4	0xF8AD0004  STRH	R0, [SP, #4]
;MPU6050.c, 185 :: 		ACCEL_XOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_ACCEL_XOUT_L);
0x36B8	0x213C    MOVS	R1, #60
0x36BA	0xB209    SXTH	R1, R1
0x36BC	0x2068    MOVS	R0, #104
0x36BE	0xF7FFFBE3  BL	_MPU6050_Read+0
0x36C2	0xF8AD0006  STRH	R0, [SP, #6]
;MPU6050.c, 186 :: 		ACCEL_YOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_ACCEL_YOUT_H);
0x36C6	0x213D    MOVS	R1, #61
0x36C8	0xB209    SXTH	R1, R1
0x36CA	0x2068    MOVS	R0, #104
0x36CC	0xF7FFFBDC  BL	_MPU6050_Read+0
0x36D0	0xF8AD0008  STRH	R0, [SP, #8]
;MPU6050.c, 187 :: 		ACCEL_YOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_ACCEL_YOUT_L);
0x36D4	0x213E    MOVS	R1, #62
0x36D6	0xB209    SXTH	R1, R1
0x36D8	0x2068    MOVS	R0, #104
0x36DA	0xF7FFFBD5  BL	_MPU6050_Read+0
0x36DE	0xF8AD000A  STRH	R0, [SP, #10]
;MPU6050.c, 188 :: 		ACCEL_ZOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H);
0x36E2	0x213F    MOVS	R1, #63
0x36E4	0xB209    SXTH	R1, R1
0x36E6	0x2068    MOVS	R0, #104
0x36E8	0xF7FFFBCE  BL	_MPU6050_Read+0
0x36EC	0xF8AD000C  STRH	R0, [SP, #12]
;MPU6050.c, 189 :: 		ACCEL_ZOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L);
0x36F0	0x2140    MOVS	R1, #64
0x36F2	0xB209    SXTH	R1, R1
0x36F4	0x2068    MOVS	R0, #104
0x36F6	0xF7FFFBC7  BL	_MPU6050_Read+0
;MPU6050.c, 192 :: 		ACCEL_XOUT = ( ACCEL_XOUT_H<<8 | ACCEL_XOUT_L );
0x36FA	0xF9BD1004  LDRSH	R1, [SP, #4]
0x36FE	0x020A    LSLS	R2, R1, #8
0x3700	0xB212    SXTH	R2, R2
0x3702	0xF9BD1006  LDRSH	R1, [SP, #6]
0x3706	0x430A    ORRS	R2, R1
0x3708	0x4924    LDR	R1, [PC, #144]
0x370A	0x800A    STRH	R2, [R1, #0]
;MPU6050.c, 193 :: 		ACCEL_YOUT = ( ACCEL_YOUT_H<<8 | ACCEL_YOUT_L );
0x370C	0xF9BD1008  LDRSH	R1, [SP, #8]
0x3710	0x020A    LSLS	R2, R1, #8
0x3712	0xB212    SXTH	R2, R2
0x3714	0xF9BD100A  LDRSH	R1, [SP, #10]
0x3718	0x430A    ORRS	R2, R1
0x371A	0x4921    LDR	R1, [PC, #132]
0x371C	0x800A    STRH	R2, [R1, #0]
;MPU6050.c, 194 :: 		ACCEL_ZOUT = ( ACCEL_ZOUT_H<<8 | ACCEL_ZOUT_L );
0x371E	0xF9BD100C  LDRSH	R1, [SP, #12]
0x3722	0x0209    LSLS	R1, R1, #8
0x3724	0xB209    SXTH	R1, R1
0x3726	0xEA410200  ORR	R2, R1, R0, LSL #0
0x372A	0x491E    LDR	R1, [PC, #120]
0x372C	0x800A    STRH	R2, [R1, #0]
;MPU6050.c, 197 :: 		GFORCEX = (ACCEL_XOUT  / G_CALC_VAL);
0x372E	0x491B    LDR	R1, [PC, #108]
0x3730	0xF9B10000  LDRSH	R0, [R1, #0]
0x3734	0xF7FDFECC  BL	__SignedIntegralToFloat+0
0x3738	0xF04F428C  MOV	R2, #1174405120
0x373C	0xF7FDFE76  BL	__Div_FP+0
; GFORCEX start address is: 32 (R8)
0x3740	0x4680    MOV	R8, R0
;MPU6050.c, 198 :: 		GFORCEY = (ACCEL_YOUT  / G_CALC_VAL);
0x3742	0x4917    LDR	R1, [PC, #92]
0x3744	0xF9B10000  LDRSH	R0, [R1, #0]
0x3748	0xF7FDFEC2  BL	__SignedIntegralToFloat+0
0x374C	0xF04F428C  MOV	R2, #1174405120
0x3750	0xF7FDFE6C  BL	__Div_FP+0
; GFORCEY start address is: 36 (R9)
0x3754	0x4681    MOV	R9, R0
;MPU6050.c, 199 :: 		GFORCEZ = (ACCEL_ZOUT  / G_CALC_VAL);
0x3756	0x4913    LDR	R1, [PC, #76]
0x3758	0xF9B10000  LDRSH	R0, [R1, #0]
0x375C	0xF7FDFEB8  BL	__SignedIntegralToFloat+0
0x3760	0xF04F428C  MOV	R2, #1174405120
0x3764	0xF7FDFE62  BL	__Div_FP+0
; GFORCEZ start address is: 0 (R0)
;MPU6050.c, 202 :: 		switch (axis)
0x3768	0xE007    B	L_MPU6050_Read_Accel8
; GFORCEY end address is: 36 (R9)
; GFORCEZ end address is: 0 (R0)
;MPU6050.c, 204 :: 		case 'X':
L_MPU6050_Read_Accel10:
;MPU6050.c, 205 :: 		return GFORCEX;    //  Gforce X Axis
0x376A	0x4640    MOV	R0, R8
; GFORCEX end address is: 32 (R8)
0x376C	0xE012    B	L_end_MPU6050_Read_Accel
;MPU6050.c, 207 :: 		case 'Y':
L_MPU6050_Read_Accel11:
;MPU6050.c, 208 :: 		return GFORCEY;    // Gforce Y Axis
; GFORCEY start address is: 36 (R9)
0x376E	0x4648    MOV	R0, R9
; GFORCEY end address is: 36 (R9)
0x3770	0xE010    B	L_end_MPU6050_Read_Accel
;MPU6050.c, 210 :: 		case 'Z':
L_MPU6050_Read_Accel12:
;MPU6050.c, 211 :: 		return GFORCEZ;    //  Gforce Z Axis
; GFORCEZ start address is: 0 (R0)
; GFORCEZ end address is: 0 (R0)
0x3772	0xE00F    B	L_end_MPU6050_Read_Accel
;MPU6050.c, 213 :: 		default:
L_MPU6050_Read_Accel13:
;MPU6050.c, 214 :: 		return 0;
0x3774	0xF04F0000  MOV	R0, #0
0x3778	0xE00C    B	L_end_MPU6050_Read_Accel
;MPU6050.c, 215 :: 		}
L_MPU6050_Read_Accel8:
; GFORCEZ start address is: 0 (R0)
; GFORCEY start address is: 36 (R9)
; GFORCEX start address is: 32 (R8)
0x377A	0xF89D1010  LDRB	R1, [SP, #16]
0x377E	0x2958    CMP	R1, #88
0x3780	0xD0F3    BEQ	L_MPU6050_Read_Accel10
; GFORCEX end address is: 32 (R8)
0x3782	0xF89D1010  LDRB	R1, [SP, #16]
0x3786	0x2959    CMP	R1, #89
0x3788	0xD0F1    BEQ	L_MPU6050_Read_Accel11
; GFORCEY end address is: 36 (R9)
0x378A	0xF89D1010  LDRB	R1, [SP, #16]
0x378E	0x295A    CMP	R1, #90
0x3790	0xD0EF    BEQ	L_MPU6050_Read_Accel12
; GFORCEZ end address is: 0 (R0)
0x3792	0xE7EF    B	L_MPU6050_Read_Accel13
;MPU6050.c, 216 :: 		}
L_end_MPU6050_Read_Accel:
0x3794	0xF8DDE000  LDR	LR, [SP, #0]
0x3798	0xB005    ADD	SP, SP, #20
0x379A	0x4770    BX	LR
0x379C	0x089E2000  	_ACCEL_XOUT+0
0x37A0	0x08A02000  	_ACCEL_YOUT+0
0x37A4	0x08A22000  	_ACCEL_ZOUT+0
; end of _MPU6050_Read_Accel
__SignedIntegralToFloat:
;__Lib_MathDouble.c, 186 :: 		
0x14D0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 188 :: 		
0x14D2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 189 :: 		
0x14D4	0xBF08    IT	EQ
;__Lib_MathDouble.c, 191 :: 		
0x14D6	0xE019    BEQ	__me_lab_end
;__Lib_MathDouble.c, 193 :: 		
0x14D8	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 195 :: 		
0x14DA	0xBF54    ITE	PL
;__Lib_MathDouble.c, 196 :: 		
0x14DC	0x4601    MOVPL	R1, R0
;__Lib_MathDouble.c, 197 :: 		
0x14DE	0xF1D00100  RSBSMI	R1, R0, #0
;__Lib_MathDouble.c, 199 :: 		
0x14E2	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 201 :: 		
0x14E6	0xD402    BMI	__me_lab1
;__Lib_MathDouble.c, 202 :: 		
__me_loop:
0x14E8	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 203 :: 		
0x14EA	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 204 :: 		
0x14EC	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 206 :: 		
__me_lab1:
0x14EE	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 207 :: 		
0x14F0	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 208 :: 		
0x14F2	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 209 :: 		
0x14F4	0x0049    LSLCC	R1, R1, #1
;__Lib_MathDouble.c, 211 :: 		
0x14F6	0xEA4F2151  LSR	R1, R1, #9
;__Lib_MathDouble.c, 212 :: 		
0x14FA	0xEA4151C2  ORR	R1, R1, R2, LSL #23
;__Lib_MathDouble.c, 213 :: 		
0x14FE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 214 :: 		
0x1500	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 215 :: 		
0x1502	0xF0414000  ORRMI	R0, R1, #-2147483648
;__Lib_MathDouble.c, 216 :: 		
0x1506	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 218 :: 		
0x1508	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 219 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 221 :: 		
L_end__SignedIntegralToFloat:
0x150C	0xB001    ADD	SP, SP, #4
0x150E	0x4770    BX	LR
; end of __SignedIntegralToFloat
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x142C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x142E	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x1430	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x1434	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x1436	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x143A	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x143E	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x1440	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x1442	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x1444	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x1446	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x144A	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x144E	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x1450	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x1452	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x1454	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x1458	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x145C	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x1460	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x1462	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x1466	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x146A	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x146C	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x146E	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x1470	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x1472	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x1474	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x1476	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x1478	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x147A	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x147C	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x147E	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x1482	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x1484	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x1486	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x1488	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x148A	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x148C	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x148E	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x1490	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x1492	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x1494	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x1498	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x149A	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x149C	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x14A0	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x14A2	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x14A4	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x14A6	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x14A8	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x14AA	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x14AC	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x14B0	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x14B2	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x14B4	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x14B6	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x14B8	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x14BC	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x14BE	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x14C0	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x14C2	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x14C4	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x14C8	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x14CC	0xB001    ADD	SP, SP, #4
0x14CE	0x4770    BX	LR
; end of __Div_FP
_sprintf:
;__Lib_Sprintf.c, 727 :: 		
0x3590	0xB082    SUB	SP, SP, #8
0x3592	0xF8CDE000  STR	LR, [SP, #0]
; wh start address is: 40 (R10)
0x3596	0xF8DDA008  LDR	R10, [SP, #8]
0x359A	0x9803    LDR	R0, [SP, #12]
0x359C	0x9003    STR	R0, [SP, #12]
;__Lib_Sprintf.c, 732 :: 		
0x359E	0xA901    ADD	R1, SP, #4
0x35A0	0xA803    ADD	R0, SP, #12
0x35A2	0x1D00    ADDS	R0, R0, #4
0x35A4	0x6008    STR	R0, [R1, #0]
;__Lib_Sprintf.c, 733 :: 		
0x35A6	0x460A    MOV	R2, R1
0x35A8	0x9903    LDR	R1, [SP, #12]
0x35AA	0x4650    MOV	R0, R10
0x35AC	0xF7FDFFB0  BL	__Lib_Sprintf__doprntf+0
; cnt start address is: 8 (R2)
0x35B0	0xB202    SXTH	R2, R0
;__Lib_Sprintf.c, 734 :: 		
0x35B2	0xEB0A0100  ADD	R1, R10, R0, LSL #0
; wh end address is: 40 (R10)
0x35B6	0x2000    MOVS	R0, #0
0x35B8	0x7008    STRB	R0, [R1, #0]
;__Lib_Sprintf.c, 735 :: 		
0x35BA	0xB210    SXTH	R0, R2
; cnt end address is: 8 (R2)
;__Lib_Sprintf.c, 736 :: 		
L_end_sprintf:
0x35BC	0xF8DDE000  LDR	LR, [SP, #0]
0x35C0	0xB002    ADD	SP, SP, #8
0x35C2	0x4770    BX	LR
; end of _sprintf
__Lib_Sprintf__doprntf:
;__Lib_Sprintf.c, 187 :: 		
; pb start address is: 0 (R0)
0x1510	0xB08F    SUB	SP, SP, #60
0x1512	0xF8CDE000  STR	LR, [SP, #0]
0x1516	0x910B    STR	R1, [SP, #44]
0x1518	0x920C    STR	R2, [SP, #48]
; pb end address is: 0 (R0)
; pb start address is: 0 (R0)
;__Lib_Sprintf.c, 193 :: 		
0x151A	0xF2400300  MOVW	R3, #0
0x151E	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1522	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 223 :: 		
L___Lib_Sprintf__doprntf10:
; pb start address is: 8 (R2)
0x1524	0x9C0B    LDR	R4, [SP, #44]
0x1526	0x9B0B    LDR	R3, [SP, #44]
0x1528	0x1C5B    ADDS	R3, R3, #1
0x152A	0x930B    STR	R3, [SP, #44]
0x152C	0x7823    LDRB	R3, [R4, #0]
0x152E	0xF88D3012  STRB	R3, [SP, #18]
0x1532	0x2B00    CMP	R3, #0
0x1534	0xF0018251  BEQ	L___Lib_Sprintf__doprntf11
;__Lib_Sprintf.c, 224 :: 		
0x1538	0xF89D3012  LDRB	R3, [SP, #18]
0x153C	0x2B25    CMP	R3, #37
0x153E	0xD00A    BEQ	L___Lib_Sprintf__doprntf12
;__Lib_Sprintf.c, 225 :: 		
0x1540	0xF89D3012  LDRB	R3, [SP, #18]
0x1544	0x7013    STRB	R3, [R2, #0]
0x1546	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x1548	0xF9BD3028  LDRSH	R3, [SP, #40]
0x154C	0x1C5B    ADDS	R3, R3, #1
0x154E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 226 :: 		
0x1552	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x1554	0xE7E6    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 227 :: 		
L___Lib_Sprintf__doprntf12:
;__Lib_Sprintf.c, 228 :: 		
; pb start address is: 8 (R2)
0x1556	0x2300    MOVS	R3, #0
0x1558	0xB21B    SXTH	R3, R3
0x155A	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 229 :: 		
0x155E	0x2300    MOVS	R3, #0
0x1560	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 230 :: 		
L___Lib_Sprintf__doprntf13:
;__Lib_Sprintf.c, 231 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x1564	0xE031    B	L___Lib_Sprintf__doprntf16
; pb end address is: 8 (R2)
;__Lib_Sprintf.c, 232 :: 		
L___Lib_Sprintf__doprntf18:
;__Lib_Sprintf.c, 233 :: 		
; pb start address is: 8 (R2)
0x1566	0xF8BD3016  LDRH	R3, [SP, #22]
0x156A	0xF0430308  ORR	R3, R3, #8
0x156E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 234 :: 		
0x1572	0x9B0B    LDR	R3, [SP, #44]
0x1574	0x1C5B    ADDS	R3, R3, #1
0x1576	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 235 :: 		
0x1578	0xE03C    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 237 :: 		
L___Lib_Sprintf__doprntf19:
;__Lib_Sprintf.c, 238 :: 		
0x157A	0xF8BD3016  LDRH	R3, [SP, #22]
0x157E	0xF0430301  ORR	R3, R3, #1
0x1582	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 239 :: 		
0x1586	0x9B0B    LDR	R3, [SP, #44]
0x1588	0x1C5B    ADDS	R3, R3, #1
0x158A	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 240 :: 		
0x158C	0xE032    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 242 :: 		
L___Lib_Sprintf__doprntf20:
;__Lib_Sprintf.c, 243 :: 		
0x158E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1592	0xF0430302  ORR	R3, R3, #2
0x1596	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 244 :: 		
0x159A	0x9B0B    LDR	R3, [SP, #44]
0x159C	0x1C5B    ADDS	R3, R3, #1
0x159E	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 245 :: 		
0x15A0	0xE028    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 247 :: 		
L___Lib_Sprintf__doprntf21:
;__Lib_Sprintf.c, 248 :: 		
0x15A2	0xF8BD3016  LDRH	R3, [SP, #22]
0x15A6	0xF4436300  ORR	R3, R3, #2048
0x15AA	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 249 :: 		
0x15AE	0x9B0B    LDR	R3, [SP, #44]
0x15B0	0x1C5B    ADDS	R3, R3, #1
0x15B2	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 250 :: 		
0x15B4	0xE01E    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 252 :: 		
L___Lib_Sprintf__doprntf22:
;__Lib_Sprintf.c, 253 :: 		
0x15B6	0xF8BD3016  LDRH	R3, [SP, #22]
0x15BA	0xF0430304  ORR	R3, R3, #4
0x15BE	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 254 :: 		
0x15C2	0x9B0B    LDR	R3, [SP, #44]
0x15C4	0x1C5B    ADDS	R3, R3, #1
0x15C6	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 255 :: 		
0x15C8	0xE014    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 256 :: 		
L___Lib_Sprintf__doprntf16:
0x15CA	0x9B0B    LDR	R3, [SP, #44]
0x15CC	0x781B    LDRB	R3, [R3, #0]
0x15CE	0x2B2D    CMP	R3, #45
0x15D0	0xD0C9    BEQ	L___Lib_Sprintf__doprntf18
0x15D2	0x9B0B    LDR	R3, [SP, #44]
0x15D4	0x781B    LDRB	R3, [R3, #0]
0x15D6	0x2B20    CMP	R3, #32
0x15D8	0xD0CF    BEQ	L___Lib_Sprintf__doprntf19
0x15DA	0x9B0B    LDR	R3, [SP, #44]
0x15DC	0x781B    LDRB	R3, [R3, #0]
0x15DE	0x2B2B    CMP	R3, #43
0x15E0	0xD0D5    BEQ	L___Lib_Sprintf__doprntf20
0x15E2	0x9B0B    LDR	R3, [SP, #44]
0x15E4	0x781B    LDRB	R3, [R3, #0]
0x15E6	0x2B23    CMP	R3, #35
0x15E8	0xD0DB    BEQ	L___Lib_Sprintf__doprntf21
0x15EA	0x9B0B    LDR	R3, [SP, #44]
0x15EC	0x781B    LDRB	R3, [R3, #0]
0x15EE	0x2B30    CMP	R3, #48
0x15F0	0xD0E1    BEQ	L___Lib_Sprintf__doprntf22
;__Lib_Sprintf.c, 257 :: 		
0x15F2	0xE000    B	L___Lib_Sprintf__doprntf14
;__Lib_Sprintf.c, 258 :: 		
L___Lib_Sprintf__doprntf15:
0x15F4	0xE7B6    B	L___Lib_Sprintf__doprntf13
L___Lib_Sprintf__doprntf14:
;__Lib_Sprintf.c, 259 :: 		
0x15F6	0xF8BD3016  LDRH	R3, [SP, #22]
0x15FA	0xF0030302  AND	R3, R3, #2
0x15FE	0xB29B    UXTH	R3, R3
0x1600	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf23
;__Lib_Sprintf.c, 260 :: 		
0x1602	0xF8BD4016  LDRH	R4, [SP, #22]
0x1606	0xF64F73FE  MOVW	R3, #65534
0x160A	0xEA040303  AND	R3, R4, R3, LSL #0
0x160E	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf23:
;__Lib_Sprintf.c, 261 :: 		
0x1612	0xF8BD3016  LDRH	R3, [SP, #22]
0x1616	0xF0030308  AND	R3, R3, #8
0x161A	0xB29B    UXTH	R3, R3
0x161C	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf24
;__Lib_Sprintf.c, 262 :: 		
0x161E	0xF8BD4016  LDRH	R4, [SP, #22]
0x1622	0xF64F73FB  MOVW	R3, #65531
0x1626	0xEA040303  AND	R3, R4, R3, LSL #0
0x162A	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf24:
;__Lib_Sprintf.c, 263 :: 		
0x162E	0x9B0B    LDR	R3, [SP, #44]
0x1630	0x781B    LDRB	R3, [R3, #0]
0x1632	0xB2D8    UXTB	R0, R3
0x1634	0xF7FFF944  BL	_isdigit+0
0x1638	0xB1E8    CBZ	R0, L___Lib_Sprintf__doprntf25
;__Lib_Sprintf.c, 264 :: 		
0x163A	0x2300    MOVS	R3, #0
0x163C	0xB21B    SXTH	R3, R3
0x163E	0xF8AD3014  STRH	R3, [SP, #20]
; pb end address is: 8 (R2)
0x1642	0x4615    MOV	R5, R2
;__Lib_Sprintf.c, 265 :: 		
0x1644	0xE7FF    B	L___Lib_Sprintf__doprntf26
L___Lib_Sprintf__doprntf354:
;__Lib_Sprintf.c, 267 :: 		
;__Lib_Sprintf.c, 265 :: 		
L___Lib_Sprintf__doprntf26:
;__Lib_Sprintf.c, 266 :: 		
; pb start address is: 20 (R5)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x1646	0xF9BD4014  LDRSH	R4, [SP, #20]
0x164A	0x230A    MOVS	R3, #10
0x164C	0xB21B    SXTH	R3, R3
0x164E	0x435C    MULS	R4, R3, R4
0x1650	0xB224    SXTH	R4, R4
0x1652	0x9B0B    LDR	R3, [SP, #44]
0x1654	0x781B    LDRB	R3, [R3, #0]
0x1656	0x18E3    ADDS	R3, R4, R3
0x1658	0xB21B    SXTH	R3, R3
0x165A	0x3B30    SUBS	R3, #48
0x165C	0xF8AD3014  STRH	R3, [SP, #20]
0x1660	0x9B0B    LDR	R3, [SP, #44]
0x1662	0x1C5B    ADDS	R3, R3, #1
0x1664	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 267 :: 		
0x1666	0x781B    LDRB	R3, [R3, #0]
0x1668	0xB2D8    UXTB	R0, R3
0x166A	0xF7FFF929  BL	_isdigit+0
0x166E	0x2800    CMP	R0, #0
0x1670	0xD1E9    BNE	L___Lib_Sprintf__doprntf354
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 268 :: 		
; pb start address is: 20 (R5)
0x1672	0x462F    MOV	R7, R5
; pb end address is: 20 (R5)
0x1674	0xE010    B	L___Lib_Sprintf__doprntf29
L___Lib_Sprintf__doprntf25:
;__Lib_Sprintf.c, 270 :: 		
; pb start address is: 8 (R2)
0x1676	0x9B0B    LDR	R3, [SP, #44]
0x1678	0x781B    LDRB	R3, [R3, #0]
0x167A	0x2B2A    CMP	R3, #42
0x167C	0xD10B    BNE	L___Lib_Sprintf__doprntf30
;__Lib_Sprintf.c, 271 :: 		
0x167E	0x9B0C    LDR	R3, [SP, #48]
0x1680	0x681D    LDR	R5, [R3, #0]
0x1682	0x1D2C    ADDS	R4, R5, #4
0x1684	0x9B0C    LDR	R3, [SP, #48]
0x1686	0x601C    STR	R4, [R3, #0]
0x1688	0xF9B53000  LDRSH	R3, [R5, #0]
0x168C	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 272 :: 		
0x1690	0x9B0B    LDR	R3, [SP, #44]
0x1692	0x1C5B    ADDS	R3, R3, #1
0x1694	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 273 :: 		
L___Lib_Sprintf__doprntf30:
0x1696	0x4617    MOV	R7, R2
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf29:
;__Lib_Sprintf.c, 274 :: 		
; pb start address is: 28 (R7)
0x1698	0x9B0B    LDR	R3, [SP, #44]
0x169A	0x781B    LDRB	R3, [R3, #0]
0x169C	0x2B2E    CMP	R3, #46
0x169E	0xD131    BNE	L___Lib_Sprintf__doprntf31
;__Lib_Sprintf.c, 275 :: 		
0x16A0	0x9B0B    LDR	R3, [SP, #44]
0x16A2	0x1C5B    ADDS	R3, R3, #1
0x16A4	0x930B    STR	R3, [SP, #44]
0x16A6	0x781B    LDRB	R3, [R3, #0]
0x16A8	0x2B2A    CMP	R3, #42
0x16AA	0xD10D    BNE	L___Lib_Sprintf__doprntf32
;__Lib_Sprintf.c, 276 :: 		
0x16AC	0x9B0C    LDR	R3, [SP, #48]
0x16AE	0x681D    LDR	R5, [R3, #0]
0x16B0	0x1D2C    ADDS	R4, R5, #4
0x16B2	0x9B0C    LDR	R3, [SP, #48]
0x16B4	0x601C    STR	R4, [R3, #0]
0x16B6	0xF9B53000  LDRSH	R3, [R5, #0]
0x16BA	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 277 :: 		
0x16BE	0x9B0B    LDR	R3, [SP, #44]
0x16C0	0x1C5B    ADDS	R3, R3, #1
0x16C2	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 278 :: 		
0x16C4	0x46BC    MOV	R12, R7
0x16C6	0xE01C    B	L___Lib_Sprintf__doprntf33
L___Lib_Sprintf__doprntf32:
;__Lib_Sprintf.c, 279 :: 		
0x16C8	0x2300    MOVS	R3, #0
0x16CA	0xB21B    SXTH	R3, R3
0x16CC	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 28 (R7)
0x16D0	0x463A    MOV	R2, R7
;__Lib_Sprintf.c, 280 :: 		
L___Lib_Sprintf__doprntf34:
; pb start address is: 8 (R2)
0x16D2	0x9B0B    LDR	R3, [SP, #44]
0x16D4	0x781B    LDRB	R3, [R3, #0]
0x16D6	0xB2D8    UXTB	R0, R3
0x16D8	0xF7FFF8F2  BL	_isdigit+0
0x16DC	0xB180    CBZ	R0, L___Lib_Sprintf__doprntf35
;__Lib_Sprintf.c, 281 :: 		
0x16DE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x16E2	0x230A    MOVS	R3, #10
0x16E4	0xB21B    SXTH	R3, R3
0x16E6	0x435C    MULS	R4, R3, R4
0x16E8	0xB224    SXTH	R4, R4
0x16EA	0x9B0B    LDR	R3, [SP, #44]
0x16EC	0x781B    LDRB	R3, [R3, #0]
0x16EE	0x18E3    ADDS	R3, R4, R3
0x16F0	0xB21B    SXTH	R3, R3
0x16F2	0x3B30    SUBS	R3, #48
0x16F4	0xF8AD3010  STRH	R3, [SP, #16]
0x16F8	0x9B0B    LDR	R3, [SP, #44]
0x16FA	0x1C5B    ADDS	R3, R3, #1
0x16FC	0x930B    STR	R3, [SP, #44]
0x16FE	0xE7E8    B	L___Lib_Sprintf__doprntf34
L___Lib_Sprintf__doprntf35:
;__Lib_Sprintf.c, 282 :: 		
0x1700	0x4694    MOV	R12, R2
L___Lib_Sprintf__doprntf33:
; pb end address is: 8 (R2)
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x1702	0xE00A    B	L___Lib_Sprintf__doprntf36
L___Lib_Sprintf__doprntf31:
;__Lib_Sprintf.c, 284 :: 		
; pb start address is: 28 (R7)
0x1704	0x2300    MOVS	R3, #0
0x1706	0xB21B    SXTH	R3, R3
0x1708	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 286 :: 		
0x170C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1710	0xF4435380  ORR	R3, R3, #4096
0x1714	0xF8AD3016  STRH	R3, [SP, #22]
; pb end address is: 28 (R7)
0x1718	0x46BC    MOV	R12, R7
;__Lib_Sprintf.c, 288 :: 		
L___Lib_Sprintf__doprntf36:
;__Lib_Sprintf.c, 290 :: 		
; pb start address is: 48 (R12)
____doprntf_loop:
;__Lib_Sprintf.c, 292 :: 		
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x171A	0x9C0B    LDR	R4, [SP, #44]
0x171C	0x9B0B    LDR	R3, [SP, #44]
0x171E	0x1C5B    ADDS	R3, R3, #1
0x1720	0x930B    STR	R3, [SP, #44]
0x1722	0x7823    LDRB	R3, [R4, #0]
0x1724	0xF88D3012  STRB	R3, [SP, #18]
0x1728	0xE0D9    B	L___Lib_Sprintf__doprntf37
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 293 :: 		
L___Lib_Sprintf__doprntf39:
;__Lib_Sprintf.c, 294 :: 		
0x172A	0xF9BD0028  LDRSH	R0, [SP, #40]
0x172E	0xF001B956  B	L_end__doprntf
;__Lib_Sprintf.c, 295 :: 		
L___Lib_Sprintf__doprntf40:
;__Lib_Sprintf.c, 296 :: 		
; pb start address is: 48 (R12)
L___Lib_Sprintf__doprntf41:
;__Lib_Sprintf.c, 298 :: 		
0x1732	0xF8BD3016  LDRH	R3, [SP, #22]
0x1736	0xF0430310  ORR	R3, R3, #16
0x173A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 299 :: 		
0x173E	0xE7EC    B	____doprntf_loop
;__Lib_Sprintf.c, 313 :: 		
L___Lib_Sprintf__doprntf42:
;__Lib_Sprintf.c, 314 :: 		
0x1740	0xF8BD3016  LDRH	R3, [SP, #22]
0x1744	0xF4436380  ORR	R3, R3, #1024
0x1748	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 315 :: 		
0x174C	0xE116    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 317 :: 		
L___Lib_Sprintf__doprntf43:
;__Lib_Sprintf.c, 318 :: 		
0x174E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1752	0xF0430320  ORR	R3, R3, #32
0x1756	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 319 :: 		
L___Lib_Sprintf__doprntf44:
;__Lib_Sprintf.c, 320 :: 		
0x175A	0xF8BD3016  LDRH	R3, [SP, #22]
0x175E	0xF4437380  ORR	R3, R3, #256
0x1762	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 321 :: 		
0x1766	0xE109    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 322 :: 		
L___Lib_Sprintf__doprntf45:
;__Lib_Sprintf.c, 323 :: 		
0x1768	0xF8BD3016  LDRH	R3, [SP, #22]
0x176C	0xF4437300  ORR	R3, R3, #512
0x1770	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 324 :: 		
0x1774	0xE102    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 326 :: 		
L___Lib_Sprintf__doprntf46:
;__Lib_Sprintf.c, 327 :: 		
0x1776	0xF8BD3016  LDRH	R3, [SP, #22]
0x177A	0xF0430340  ORR	R3, R3, #64
0x177E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 328 :: 		
0x1782	0xE0FB    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 330 :: 		
L___Lib_Sprintf__doprntf47:
;__Lib_Sprintf.c, 331 :: 		
L___Lib_Sprintf__doprntf48:
;__Lib_Sprintf.c, 332 :: 		
0x1784	0xE0FA    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 334 :: 		
L___Lib_Sprintf__doprntf49:
;__Lib_Sprintf.c, 336 :: 		
L___Lib_Sprintf__doprntf50:
;__Lib_Sprintf.c, 337 :: 		
0x1786	0xF8BD3016  LDRH	R3, [SP, #22]
0x178A	0xF0430320  ORR	R3, R3, #32
0x178E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 338 :: 		
L___Lib_Sprintf__doprntf51:
;__Lib_Sprintf.c, 339 :: 		
0x1792	0xF8BD3016  LDRH	R3, [SP, #22]
0x1796	0xF0430380  ORR	R3, R3, #128
0x179A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 340 :: 		
0x179E	0xE0ED    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 342 :: 		
L___Lib_Sprintf__doprntf52:
;__Lib_Sprintf.c, 343 :: 		
0x17A0	0x9B0C    LDR	R3, [SP, #48]
0x17A2	0x681D    LDR	R5, [R3, #0]
0x17A4	0x1D2C    ADDS	R4, R5, #4
0x17A6	0x9B0C    LDR	R3, [SP, #48]
0x17A8	0x601C    STR	R4, [R3, #0]
0x17AA	0x682B    LDR	R3, [R5, #0]
0x17AC	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 347 :: 		
0x17AE	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf53
;__Lib_Sprintf.c, 348 :: 		
0x17B0	0x4BFA    LDR	R3, [PC, #1000]
0x17B2	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf53:
;__Lib_Sprintf.c, 349 :: 		
0x17B4	0x2300    MOVS	R3, #0
0x17B6	0xF8AD3024  STRH	R3, [SP, #36]
; pb end address is: 48 (R12)
0x17BA	0x4665    MOV	R5, R12
;__Lib_Sprintf.c, 350 :: 		
L___Lib_Sprintf__doprntf54:
; pb start address is: 20 (R5)
0x17BC	0xF8BD4024  LDRH	R4, [SP, #36]
0x17C0	0x9B08    LDR	R3, [SP, #32]
0x17C2	0x191B    ADDS	R3, R3, R4
0x17C4	0x781B    LDRB	R3, [R3, #0]
0x17C6	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf55
;__Lib_Sprintf.c, 351 :: 		
0x17C8	0xF8BD3024  LDRH	R3, [SP, #36]
0x17CC	0x1C5B    ADDS	R3, R3, #1
0x17CE	0xF8AD3024  STRH	R3, [SP, #36]
0x17D2	0xE7F3    B	L___Lib_Sprintf__doprntf54
L___Lib_Sprintf__doprntf55:
;__Lib_Sprintf.c, 352 :: 		
0x17D4	0x462F    MOV	R7, R5
____doprntf_dostring:
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 353 :: 		
; pb start address is: 28 (R7)
0x17D6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x17DA	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf318
0x17DC	0xF8BD4024  LDRH	R4, [SP, #36]
0x17E0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x17E4	0x42A3    CMP	R3, R4
0x17E6	0xD203    BCS	L___Lib_Sprintf__doprntf317
L___Lib_Sprintf__doprntf316:
;__Lib_Sprintf.c, 354 :: 		
0x17E8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x17EC	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 353 :: 		
L___Lib_Sprintf__doprntf318:
L___Lib_Sprintf__doprntf317:
;__Lib_Sprintf.c, 355 :: 		
0x17F0	0xF8BD4024  LDRH	R4, [SP, #36]
0x17F4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x17F8	0x42A3    CMP	R3, R4
0x17FA	0xD907    BLS	L___Lib_Sprintf__doprntf59
;__Lib_Sprintf.c, 356 :: 		
0x17FC	0xF8BD4024  LDRH	R4, [SP, #36]
0x1800	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1804	0x1B1B    SUB	R3, R3, R4
0x1806	0xF8AD3014  STRH	R3, [SP, #20]
0x180A	0xE003    B	L___Lib_Sprintf__doprntf60
L___Lib_Sprintf__doprntf59:
;__Lib_Sprintf.c, 358 :: 		
0x180C	0x2300    MOVS	R3, #0
0x180E	0xB21B    SXTH	R3, R3
0x1810	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf60:
;__Lib_Sprintf.c, 359 :: 		
0x1814	0xF8BD3016  LDRH	R3, [SP, #22]
0x1818	0xF0030308  AND	R3, R3, #8
0x181C	0xB29B    UXTH	R3, R3
0x181E	0xB99B    CBNZ	R3, L___Lib_Sprintf__doprntf355
; pb end address is: 28 (R7)
0x1820	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 360 :: 		
L___Lib_Sprintf__doprntf62:
; pb start address is: 24 (R6)
0x1822	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1826	0xF9BD3014  LDRSH	R3, [SP, #20]
0x182A	0x1E5B    SUBS	R3, R3, #1
0x182C	0xF8AD3014  STRH	R3, [SP, #20]
0x1830	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf63
;__Lib_Sprintf.c, 361 :: 		
0x1832	0x2320    MOVS	R3, #32
0x1834	0x7033    STRB	R3, [R6, #0]
0x1836	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x1838	0xF9BD3028  LDRSH	R3, [SP, #40]
0x183C	0x1C5B    ADDS	R3, R3, #1
0x183E	0xF8AD3028  STRH	R3, [SP, #40]
0x1842	0x463E    MOV	R6, R7
; pb end address is: 28 (R7)
0x1844	0xE7ED    B	L___Lib_Sprintf__doprntf62
L___Lib_Sprintf__doprntf63:
; pb start address is: 24 (R6)
0x1846	0xE000    B	L___Lib_Sprintf__doprntf61
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf355:
;__Lib_Sprintf.c, 359 :: 		
0x1848	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 361 :: 		
L___Lib_Sprintf__doprntf61:
;__Lib_Sprintf.c, 362 :: 		
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf64:
; pb start address is: 24 (R6)
0x184A	0xF8BD4024  LDRH	R4, [SP, #36]
0x184E	0xF8BD3024  LDRH	R3, [SP, #36]
0x1852	0x1E5B    SUBS	R3, R3, #1
0x1854	0xF8AD3024  STRH	R3, [SP, #36]
0x1858	0xB16C    CBZ	R4, L___Lib_Sprintf__doprntf65
;__Lib_Sprintf.c, 363 :: 		
0x185A	0x9B08    LDR	R3, [SP, #32]
0x185C	0x781B    LDRB	R3, [R3, #0]
0x185E	0x7033    STRB	R3, [R6, #0]
0x1860	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x1862	0x9B08    LDR	R3, [SP, #32]
0x1864	0x1C5B    ADDS	R3, R3, #1
0x1866	0x9308    STR	R3, [SP, #32]
0x1868	0xF9BD3028  LDRSH	R3, [SP, #40]
0x186C	0x1C5B    ADDS	R3, R3, #1
0x186E	0xF8AD3028  STRH	R3, [SP, #40]
0x1872	0x4606    MOV	R6, R0
; pb end address is: 0 (R0)
0x1874	0xE7E9    B	L___Lib_Sprintf__doprntf64
L___Lib_Sprintf__doprntf65:
;__Lib_Sprintf.c, 365 :: 		
; pb start address is: 24 (R6)
0x1876	0xF8BD3016  LDRH	R3, [SP, #22]
0x187A	0xF0030308  AND	R3, R3, #8
0x187E	0xB29B    UXTH	R3, R3
0x1880	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf356
; pb end address is: 24 (R6)
0x1882	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 366 :: 		
L___Lib_Sprintf__doprntf67:
; pb start address is: 8 (R2)
0x1884	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1888	0xF9BD3014  LDRSH	R3, [SP, #20]
0x188C	0x1E5B    SUBS	R3, R3, #1
0x188E	0xF8AD3014  STRH	R3, [SP, #20]
0x1892	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf68
;__Lib_Sprintf.c, 367 :: 		
0x1894	0x2320    MOVS	R3, #32
0x1896	0x7013    STRB	R3, [R2, #0]
0x1898	0x1C56    ADDS	R6, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x189A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x189E	0x1C5B    ADDS	R3, R3, #1
0x18A0	0xF8AD3028  STRH	R3, [SP, #40]
0x18A4	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x18A6	0xE7ED    B	L___Lib_Sprintf__doprntf67
L___Lib_Sprintf__doprntf68:
; pb start address is: 8 (R2)
0x18A8	0xE000    B	L___Lib_Sprintf__doprntf66
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf356:
;__Lib_Sprintf.c, 365 :: 		
0x18AA	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 367 :: 		
L___Lib_Sprintf__doprntf66:
;__Lib_Sprintf.c, 368 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x18AC	0xE63A    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 369 :: 		
L___Lib_Sprintf__doprntf69:
;__Lib_Sprintf.c, 370 :: 		
; pb start address is: 48 (R12)
0x18AE	0x9B0C    LDR	R3, [SP, #48]
0x18B0	0x681D    LDR	R5, [R3, #0]
0x18B2	0x1D2C    ADDS	R4, R5, #4
0x18B4	0x9B0C    LDR	R3, [SP, #48]
0x18B6	0x601C    STR	R4, [R3, #0]
0x18B8	0xF9B53000  LDRSH	R3, [R5, #0]
0x18BC	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 371 :: 		
L___Lib_Sprintf__doprntf70:
;__Lib_Sprintf.c, 372 :: 		
0x18C0	0xF10D0312  ADD	R3, SP, #18
0x18C4	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 373 :: 		
0x18C6	0x2301    MOVS	R3, #1
0x18C8	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 374 :: 		
0x18CC	0x4667    MOV	R7, R12
0x18CE	0xE782    B	____doprntf_dostring
;__Lib_Sprintf.c, 376 :: 		
L___Lib_Sprintf__doprntf71:
;__Lib_Sprintf.c, 377 :: 		
0x18D0	0xF8BD3016  LDRH	R3, [SP, #22]
0x18D4	0xF04303C0  ORR	R3, R3, #192
0x18D8	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 378 :: 		
0x18DC	0xE04E    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 380 :: 		
L___Lib_Sprintf__doprntf37:
0x18DE	0xF89D3012  LDRB	R3, [SP, #18]
0x18E2	0x2B00    CMP	R3, #0
0x18E4	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf39
0x18E8	0xF89D3012  LDRB	R3, [SP, #18]
0x18EC	0x2B6C    CMP	R3, #108
0x18EE	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf40
0x18F2	0xF89D3012  LDRB	R3, [SP, #18]
0x18F6	0x2B4C    CMP	R3, #76
0x18F8	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf41
0x18FC	0xF89D3012  LDRB	R3, [SP, #18]
0x1900	0x2B66    CMP	R3, #102
0x1902	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf42
0x1906	0xF89D3012  LDRB	R3, [SP, #18]
0x190A	0x2B45    CMP	R3, #69
0x190C	0xF43FAF1F  BEQ	L___Lib_Sprintf__doprntf43
0x1910	0xF89D3012  LDRB	R3, [SP, #18]
0x1914	0x2B65    CMP	R3, #101
0x1916	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf44
0x191A	0xF89D3012  LDRB	R3, [SP, #18]
0x191E	0x2B67    CMP	R3, #103
0x1920	0xF43FAF22  BEQ	L___Lib_Sprintf__doprntf45
0x1924	0xF89D3012  LDRB	R3, [SP, #18]
0x1928	0x2B6F    CMP	R3, #111
0x192A	0xF43FAF24  BEQ	L___Lib_Sprintf__doprntf46
0x192E	0xF89D3012  LDRB	R3, [SP, #18]
0x1932	0x2B64    CMP	R3, #100
0x1934	0xF43FAF26  BEQ	L___Lib_Sprintf__doprntf47
0x1938	0xF89D3012  LDRB	R3, [SP, #18]
0x193C	0x2B69    CMP	R3, #105
0x193E	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf48
0x1942	0xF89D3012  LDRB	R3, [SP, #18]
0x1946	0x2B70    CMP	R3, #112
0x1948	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf49
0x194C	0xF89D3012  LDRB	R3, [SP, #18]
0x1950	0x2B58    CMP	R3, #88
0x1952	0xF43FAF18  BEQ	L___Lib_Sprintf__doprntf50
0x1956	0xF89D3012  LDRB	R3, [SP, #18]
0x195A	0x2B78    CMP	R3, #120
0x195C	0xF43FAF19  BEQ	L___Lib_Sprintf__doprntf51
0x1960	0xF89D3012  LDRB	R3, [SP, #18]
0x1964	0x2B73    CMP	R3, #115
0x1966	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf52
0x196A	0xF89D3012  LDRB	R3, [SP, #18]
0x196E	0x2B63    CMP	R3, #99
0x1970	0xD09D    BEQ	L___Lib_Sprintf__doprntf69
0x1972	0xF89D3012  LDRB	R3, [SP, #18]
0x1976	0x2B75    CMP	R3, #117
0x1978	0xD0AA    BEQ	L___Lib_Sprintf__doprntf71
0x197A	0xE7A1    B	L___Lib_Sprintf__doprntf70
L___Lib_Sprintf__doprntf38:
;__Lib_Sprintf.c, 382 :: 		
0x197C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1980	0xF40363E0  AND	R3, R3, #1792
0x1984	0xB29B    UXTH	R3, R3
0x1986	0x2B00    CMP	R3, #0
0x1988	0xF000857A  BEQ	L___Lib_Sprintf__doprntf72
;__Lib_Sprintf.c, 383 :: 		
0x198C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1990	0xF4035380  AND	R3, R3, #4096
0x1994	0xB29B    UXTH	R3, R3
0x1996	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf73
;__Lib_Sprintf.c, 384 :: 		
0x1998	0x2306    MOVS	R3, #6
0x199A	0xB21B    SXTH	R3, R3
0x199C	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf73:
;__Lib_Sprintf.c, 385 :: 		
0x19A0	0x9B0C    LDR	R3, [SP, #48]
0x19A2	0x681D    LDR	R5, [R3, #0]
0x19A4	0x1D2C    ADDS	R4, R5, #4
0x19A6	0x9B0C    LDR	R3, [SP, #48]
0x19A8	0x601C    STR	R4, [R3, #0]
0x19AA	0x682A    LDR	R2, [R5, #0]
0x19AC	0x9206    STR	R2, [SP, #24]
;__Lib_Sprintf.c, 386 :: 		
0x19AE	0xF04F0000  MOV	R0, #0
0x19B2	0xF7FFFCBD  BL	__Compare_FP+0
0x19B6	0xF2400000  MOVW	R0, #0
0x19BA	0xDD00    BLE	L___Lib_Sprintf__doprntf386
0x19BC	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf386:
0x19BE	0xB148    CBZ	R0, L___Lib_Sprintf__doprntf74
;__Lib_Sprintf.c, 387 :: 		
0x19C0	0x9B06    LDR	R3, [SP, #24]
0x19C2	0xF0834300  EOR	R3, R3, #-2147483648
0x19C6	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 388 :: 		
0x19C8	0xF8BD3016  LDRH	R3, [SP, #22]
0x19CC	0xF0430303  ORR	R3, R3, #3
0x19D0	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 389 :: 		
L___Lib_Sprintf__doprntf74:
;__Lib_Sprintf.c, 390 :: 		
0x19D4	0x2300    MOVS	R3, #0
0x19D6	0xB21B    SXTH	R3, R3
0x19D8	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 391 :: 		
0x19DC	0x9A06    LDR	R2, [SP, #24]
0x19DE	0xF04F0000  MOV	R0, #0
0x19E2	0xF7FFFCA5  BL	__Compare_FP+0
0x19E6	0xF2400000  MOVW	R0, #0
0x19EA	0xD000    BEQ	L___Lib_Sprintf__doprntf387
0x19EC	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf387:
0x19EE	0x2800    CMP	R0, #0
0x19F0	0xD049    BEQ	L___Lib_Sprintf__doprntf75
;__Lib_Sprintf.c, 392 :: 		
0x19F2	0xAC07    ADD	R4, SP, #28
0x19F4	0xAB06    ADD	R3, SP, #24
0x19F6	0x681B    LDR	R3, [R3, #0]
0x19F8	0x0DDB    LSRS	R3, R3, #23
0x19FA	0xF00303FF  AND	R3, R3, #255
0x19FE	0x3B7E    SUBS	R3, #126
0x1A00	0x8023    STRH	R3, [R4, #0]
;__Lib_Sprintf.c, 393 :: 		
0x1A02	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1A06	0x1E5C    SUBS	R4, R3, #1
0x1A08	0xB224    SXTH	R4, R4
0x1A0A	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 394 :: 		
0x1A0E	0x2303    MOVS	R3, #3
0x1A10	0xB21B    SXTH	R3, R3
0x1A12	0x435C    MULS	R4, R3, R4
0x1A14	0xB224    SXTH	R4, R4
0x1A16	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 395 :: 		
0x1A1A	0x230A    MOVS	R3, #10
0x1A1C	0xB21B    SXTH	R3, R3
0x1A1E	0xFB94F3F3  SDIV	R3, R4, R3
0x1A22	0xB21B    SXTH	R3, R3
0x1A24	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 396 :: 		
0x1A28	0x2B00    CMP	R3, #0
0x1A2A	0xDA04    BGE	L___Lib_Sprintf__doprntf76
;__Lib_Sprintf.c, 397 :: 		
0x1A2C	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1A30	0x1E5B    SUBS	R3, R3, #1
0x1A32	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf76:
;__Lib_Sprintf.c, 398 :: 		
0x1A36	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1A3A	0x425B    RSBS	R3, R3, #0
0x1A3C	0xB258    SXTB	R0, R3
0x1A3E	0xF7FFFBB9  BL	__Lib_Sprintf_scale+0
0x1A42	0x9A06    LDR	R2, [SP, #24]
0x1A44	0xF7FEFD28  BL	__Mul_FP+0
0x1A48	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 399 :: 		
0x1A4A	0x9A08    LDR	R2, [SP, #32]
0x1A4C	0xF04F507E  MOV	R0, #1065353216
0x1A50	0xF7FFFC6E  BL	__Compare_FP+0
0x1A54	0xF2400000  MOVW	R0, #0
0x1A58	0xDD00    BLE	L___Lib_Sprintf__doprntf388
0x1A5A	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf388:
0x1A5C	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf77
;__Lib_Sprintf.c, 400 :: 		
0x1A5E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1A62	0x1E5B    SUBS	R3, R3, #1
0x1A64	0xF8AD301C  STRH	R3, [SP, #28]
0x1A68	0xE00D    B	L___Lib_Sprintf__doprntf78
L___Lib_Sprintf__doprntf77:
;__Lib_Sprintf.c, 402 :: 		
0x1A6A	0x9A08    LDR	R2, [SP, #32]
0x1A6C	0x484C    LDR	R0, [PC, #304]
0x1A6E	0xF7FFFC5F  BL	__Compare_FP+0
0x1A72	0xF2400000  MOVW	R0, #0
0x1A76	0xDC00    BGT	L___Lib_Sprintf__doprntf389
0x1A78	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf389:
0x1A7A	0xB120    CBZ	R0, L___Lib_Sprintf__doprntf79
;__Lib_Sprintf.c, 403 :: 		
0x1A7C	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1A80	0x1C5B    ADDS	R3, R3, #1
0x1A82	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf79:
L___Lib_Sprintf__doprntf78:
;__Lib_Sprintf.c, 404 :: 		
L___Lib_Sprintf__doprntf75:
;__Lib_Sprintf.c, 405 :: 		
0x1A86	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1A8A	0x2B00    CMP	R3, #0
0x1A8C	0xDC03    BGT	L___Lib_Sprintf__doprntf80
;__Lib_Sprintf.c, 406 :: 		
0x1A8E	0x2301    MOVS	R3, #1
0x1A90	0xF88D3012  STRB	R3, [SP, #18]
0x1A94	0xE003    B	L___Lib_Sprintf__doprntf81
L___Lib_Sprintf__doprntf80:
;__Lib_Sprintf.c, 408 :: 		
0x1A96	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1A9A	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf81:
;__Lib_Sprintf.c, 409 :: 		
0x1A9E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1AA2	0xF4037380  AND	R3, R3, #256
0x1AA6	0xB29B    UXTH	R3, R3
0x1AA8	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf322
0x1AAA	0xF8BD3016  LDRH	R3, [SP, #22]
0x1AAE	0xF4037300  AND	R3, R3, #512
0x1AB2	0xB29B    UXTH	R3, R3
0x1AB4	0xB16B    CBZ	R3, L___Lib_Sprintf__doprntf321
0x1AB6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1ABA	0xF06F0303  MVN	R3, #3
0x1ABE	0x429C    CMP	R4, R3
0x1AC0	0xDB06    BLT	L___Lib_Sprintf__doprntf320
0x1AC2	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1AC6	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1ACA	0x42A3    CMP	R3, R4
0x1ACC	0xDA00    BGE	L___Lib_Sprintf__doprntf319
0x1ACE	0xE000    B	L___Lib_Sprintf__doprntf314
L___Lib_Sprintf__doprntf320:
L___Lib_Sprintf__doprntf319:
0x1AD0	0xE000    B	L___Lib_Sprintf__doprntf313
L___Lib_Sprintf__doprntf314:
L___Lib_Sprintf__doprntf321:
0x1AD2	0xE27B    B	L___Lib_Sprintf__doprntf88
L___Lib_Sprintf__doprntf313:
L___Lib_Sprintf__doprntf322:
;__Lib_Sprintf.c, 410 :: 		
0x1AD4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1AD8	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf324
0x1ADA	0xF8BD3016  LDRH	R3, [SP, #22]
0x1ADE	0xF4037300  AND	R3, R3, #512
0x1AE2	0xB29B    UXTH	R3, R3
0x1AE4	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf323
L___Lib_Sprintf__doprntf312:
;__Lib_Sprintf.c, 411 :: 		
0x1AE6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1AEA	0x1E5B    SUBS	R3, R3, #1
0x1AEC	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 410 :: 		
L___Lib_Sprintf__doprntf324:
L___Lib_Sprintf__doprntf323:
;__Lib_Sprintf.c, 412 :: 		
0x1AF0	0xF8BD3010  LDRH	R3, [SP, #16]
0x1AF4	0x2B08    CMP	R3, #8
0x1AF6	0xD903    BLS	L___Lib_Sprintf__doprntf92
;__Lib_Sprintf.c, 413 :: 		
0x1AF8	0x2308    MOVS	R3, #8
0x1AFA	0xF88D3012  STRB	R3, [SP, #18]
0x1AFE	0xE003    B	L___Lib_Sprintf__doprntf93
L___Lib_Sprintf__doprntf92:
;__Lib_Sprintf.c, 415 :: 		
0x1B00	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1B04	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf93:
;__Lib_Sprintf.c, 416 :: 		
0x1B08	0x9A06    LDR	R2, [SP, #24]
0x1B0A	0xF04F0000  MOV	R0, #0
0x1B0E	0xF7FFFC0F  BL	__Compare_FP+0
0x1B12	0xF2400000  MOVW	R0, #0
0x1B16	0xD000    BEQ	L___Lib_Sprintf__doprntf390
0x1B18	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf390:
0x1B1A	0x2800    CMP	R0, #0
0x1B1C	0xD064    BEQ	L___Lib_Sprintf__doprntf94
;__Lib_Sprintf.c, 417 :: 		
0x1B1E	0xF9BD001C  LDRSH	R0, [SP, #28]
0x1B22	0xF7FFFB47  BL	__Lib_Sprintf_scale+0
0x1B26	0x900D    STR	R0, [SP, #52]
0x1B28	0x9A0D    LDR	R2, [SP, #52]
0x1B2A	0x9806    LDR	R0, [SP, #24]
0x1B2C	0xF7FFFC7E  BL	__Div_FP+0
0x1B30	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 418 :: 		
0x1B32	0xF89D3012  LDRB	R3, [SP, #18]
0x1B36	0x425B    RSBS	R3, R3, #0
0x1B38	0xB258    SXTB	R0, R3
0x1B3A	0xF7FFFB3B  BL	__Lib_Sprintf_scale+0
0x1B3E	0x900D    STR	R0, [SP, #52]
0x1B40	0x9A0D    LDR	R2, [SP, #52]
0x1B42	0x9806    LDR	R0, [SP, #24]
0x1B44	0xF7FFFC72  BL	__Div_FP+0
0x1B48	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 419 :: 		
0x1B4A	0xF7FFFC4B  BL	__FloatToUnsignedIntegral+0
0x1B4E	0xF7FFFC33  BL	__UnsignedIntegralToFloat+0
0x1B52	0x900D    STR	R0, [SP, #52]
0x1B54	0x9A0D    LDR	R2, [SP, #52]
0x1B56	0x9806    LDR	R0, [SP, #24]
0x1B58	0xF7FFF974  BL	__Sub_FP+0
0x1B5C	0xF04F527C  MOV	R2, #1056964608
0x1B60	0xF7FFFBE6  BL	__Compare_FP+0
0x1B64	0xF2400000  MOVW	R0, #0
0x1B68	0xDB00    BLT	L___Lib_Sprintf__doprntf391
0x1B6A	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf391:
0x1B6C	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf95
;__Lib_Sprintf.c, 420 :: 		
0x1B6E	0x9806    LDR	R0, [SP, #24]
0x1B70	0xF04F527C  MOV	R2, #1056964608
0x1B74	0xF7FFFA9E  BL	__Add_FP+0
0x1B78	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf95:
;__Lib_Sprintf.c, 421 :: 		
0x1B7A	0x9806    LDR	R0, [SP, #24]
0x1B7C	0xF7FFFC32  BL	__FloatToUnsignedIntegral+0
0x1B80	0xF89D3012  LDRB	R3, [SP, #18]
0x1B84	0x1C5B    ADDS	R3, R3, #1
0x1B86	0xB21B    SXTH	R3, R3
0x1B88	0x009C    LSLS	R4, R3, #2
0x1B8A	0x4B06    LDR	R3, [PC, #24]
0x1B8C	0x191B    ADDS	R3, R3, R4
0x1B8E	0x681B    LDR	R3, [R3, #0]
0x1B90	0x4298    CMP	R0, R3
0x1B92	0xD314    BCC	L___Lib_Sprintf__doprntf96
;__Lib_Sprintf.c, 422 :: 		
0x1B94	0x9A06    LDR	R2, [SP, #24]
0x1B96	0x4804    LDR	R0, [PC, #16]
0x1B98	0xF000B808  B	#16
0x1B9C	0x00A82000  	?lstr1___Lib_Sprintf+0
0x1BA0	0x00004120  	#1092616192
0x1BA4	0x40300000  	__Lib_Sprintf_dpowers+0
0x1BA8	0xCCCD3DCC  	#1036831949
0x1BAC	0xF7FEFC74  BL	__Mul_FP+0
0x1BB0	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 423 :: 		
0x1BB2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1BB6	0x1C5B    ADDS	R3, R3, #1
0x1BB8	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 424 :: 		
0x1BBC	0xE014    B	L___Lib_Sprintf__doprntf97
L___Lib_Sprintf__doprntf96:
;__Lib_Sprintf.c, 426 :: 		
0x1BBE	0x9806    LDR	R0, [SP, #24]
0x1BC0	0xF7FFFC10  BL	__FloatToUnsignedIntegral+0
0x1BC4	0xF89D3012  LDRB	R3, [SP, #18]
0x1BC8	0x009C    LSLS	R4, R3, #2
0x1BCA	0x4BFA    LDR	R3, [PC, #1000]
0x1BCC	0x191B    ADDS	R3, R3, R4
0x1BCE	0x681B    LDR	R3, [R3, #0]
0x1BD0	0x4298    CMP	R0, R3
0x1BD2	0xD209    BCS	L___Lib_Sprintf__doprntf98
;__Lib_Sprintf.c, 427 :: 		
0x1BD4	0x9A06    LDR	R2, [SP, #24]
0x1BD6	0x48F8    LDR	R0, [PC, #992]
0x1BD8	0xF7FEFC5E  BL	__Mul_FP+0
0x1BDC	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 428 :: 		
0x1BDE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1BE2	0x1E5B    SUBS	R3, R3, #1
0x1BE4	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 429 :: 		
L___Lib_Sprintf__doprntf98:
L___Lib_Sprintf__doprntf97:
;__Lib_Sprintf.c, 430 :: 		
L___Lib_Sprintf__doprntf94:
;__Lib_Sprintf.c, 431 :: 		
0x1BE8	0xF8BD3016  LDRH	R3, [SP, #22]
0x1BEC	0xF4037300  AND	R3, R3, #512
0x1BF0	0xB29B    UXTH	R3, R3
0x1BF2	0x2B00    CMP	R3, #0
0x1BF4	0xD043    BEQ	L___Lib_Sprintf__doprntf357
0x1BF6	0xF8BD3016  LDRH	R3, [SP, #22]
0x1BFA	0xF4036300  AND	R3, R3, #2048
0x1BFE	0xB29B    UXTH	R3, R3
0x1C00	0x2B00    CMP	R3, #0
0x1C02	0xD13E    BNE	L___Lib_Sprintf__doprntf358
L___Lib_Sprintf__doprntf311:
;__Lib_Sprintf.c, 432 :: 		
0x1C04	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C08	0x2B0A    CMP	R3, #10
0x1C0A	0xDD03    BLE	L___Lib_Sprintf__doprntf102
;__Lib_Sprintf.c, 433 :: 		
0x1C0C	0x230A    MOVS	R3, #10
0x1C0E	0xB21B    SXTH	R3, R3
0x1C10	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf102:
;__Lib_Sprintf.c, 434 :: 		
0x1C14	0x9806    LDR	R0, [SP, #24]
0x1C16	0xF7FFFBE5  BL	__FloatToUnsignedIntegral+0
0x1C1A	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
0x1C1C	0x4661    MOV	R1, R12
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf103:
; pb start address is: 4 (R1)
0x1C1E	0x9B08    LDR	R3, [SP, #32]
0x1C20	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf326
0x1C22	0x9D08    LDR	R5, [SP, #32]
0x1C24	0x240A    MOVS	R4, #10
0x1C26	0xFBB5F3F4  UDIV	R3, R5, R4
0x1C2A	0xFB045313  MLS	R3, R4, R3, R5
0x1C2E	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf325
L___Lib_Sprintf__doprntf310:
;__Lib_Sprintf.c, 436 :: 		
0x1C30	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C34	0x1E5B    SUBS	R3, R3, #1
0x1C36	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 437 :: 		
0x1C3A	0x9C08    LDR	R4, [SP, #32]
0x1C3C	0x230A    MOVS	R3, #10
0x1C3E	0xFBB4F3F3  UDIV	R3, R4, R3
0x1C42	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 438 :: 		
0x1C44	0xE7EB    B	L___Lib_Sprintf__doprntf103
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf326:
L___Lib_Sprintf__doprntf325:
;__Lib_Sprintf.c, 439 :: 		
0x1C46	0xF89D4012  LDRB	R4, [SP, #18]
0x1C4A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C4E	0x42A3    CMP	R3, R4
0x1C50	0xDA13    BGE	L___Lib_Sprintf__doprntf107
;__Lib_Sprintf.c, 440 :: 		
0x1C52	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1C56	0xF89D3012  LDRB	R3, [SP, #18]
0x1C5A	0x1B1B    SUB	R3, R3, R4
0x1C5C	0x9101    STR	R1, [SP, #4]
0x1C5E	0xB258    SXTB	R0, R3
0x1C60	0xF7FFFAA8  BL	__Lib_Sprintf_scale+0
0x1C64	0x900D    STR	R0, [SP, #52]
0x1C66	0x9A0D    LDR	R2, [SP, #52]
0x1C68	0x9806    LDR	R0, [SP, #24]
0x1C6A	0xF7FFFBDF  BL	__Div_FP+0
0x1C6E	0x9901    LDR	R1, [SP, #4]
0x1C70	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 441 :: 		
0x1C72	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C76	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 442 :: 		
L___Lib_Sprintf__doprntf107:
;__Lib_Sprintf.c, 431 :: 		
0x1C7A	0x460E    MOV	R6, R1
0x1C7C	0xE000    B	L___Lib_Sprintf__doprntf328
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf357:
0x1C7E	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf328:
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
0x1C80	0xE000    B	L___Lib_Sprintf__doprntf327
L___Lib_Sprintf__doprntf358:
0x1C82	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf327:
;__Lib_Sprintf.c, 444 :: 		
; pb start address is: 24 (R6)
0x1C84	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C88	0x1D5C    ADDS	R4, R3, #5
0x1C8A	0xB224    SXTH	R4, R4
0x1C8C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1C90	0x1B1B    SUB	R3, R3, R4
0x1C92	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 445 :: 		
0x1C96	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C9A	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf330
0x1C9C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1CA0	0xF4036300  AND	R3, R3, #2048
0x1CA4	0xB29B    UXTH	R3, R3
0x1CA6	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf329
0x1CA8	0xE004    B	L___Lib_Sprintf__doprntf110
L___Lib_Sprintf__doprntf330:
L___Lib_Sprintf__doprntf329:
;__Lib_Sprintf.c, 446 :: 		
0x1CAA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1CAE	0x1E5B    SUBS	R3, R3, #1
0x1CB0	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf110:
;__Lib_Sprintf.c, 447 :: 		
0x1CB4	0xF8BD3016  LDRH	R3, [SP, #22]
0x1CB8	0xF0030303  AND	R3, R3, #3
0x1CBC	0xB29B    UXTH	R3, R3
0x1CBE	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf111
;__Lib_Sprintf.c, 448 :: 		
0x1CC0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1CC4	0x1E5B    SUBS	R3, R3, #1
0x1CC6	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf111:
;__Lib_Sprintf.c, 449 :: 		
0x1CCA	0xF8BD3016  LDRH	R3, [SP, #22]
0x1CCE	0xF0030304  AND	R3, R3, #4
0x1CD2	0xB29B    UXTH	R3, R3
0x1CD4	0x2B00    CMP	R3, #0
0x1CD6	0xD045    BEQ	L___Lib_Sprintf__doprntf112
;__Lib_Sprintf.c, 450 :: 		
0x1CD8	0xF8BD3016  LDRH	R3, [SP, #22]
0x1CDC	0xF0030302  AND	R3, R3, #2
0x1CE0	0xB29B    UXTH	R3, R3
0x1CE2	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf113
;__Lib_Sprintf.c, 451 :: 		
0x1CE4	0xF8BD3016  LDRH	R3, [SP, #22]
0x1CE8	0xF0030301  AND	R3, R3, #1
0x1CEC	0xB29B    UXTH	R3, R3
0x1CEE	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf114
0x1CF0	0x232D    MOVS	R3, #45
0x1CF2	0xF88D3008  STRB	R3, [SP, #8]
0x1CF6	0xE002    B	L___Lib_Sprintf__doprntf115
L___Lib_Sprintf__doprntf114:
0x1CF8	0x232B    MOVS	R3, #43
0x1CFA	0xF88D3008  STRB	R3, [SP, #8]
L___Lib_Sprintf__doprntf115:
0x1CFE	0xF89D3008  LDRB	R3, [SP, #8]
0x1D02	0x7033    STRB	R3, [R6, #0]
0x1D04	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x1D06	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1D0A	0x1C5B    ADDS	R3, R3, #1
0x1D0C	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 28 (R7)
0x1D10	0xE010    B	L___Lib_Sprintf__doprntf116
L___Lib_Sprintf__doprntf113:
;__Lib_Sprintf.c, 453 :: 		
; pb start address is: 24 (R6)
0x1D12	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D16	0xF0030301  AND	R3, R3, #1
0x1D1A	0xB29B    UXTH	R3, R3
0x1D1C	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf359
;__Lib_Sprintf.c, 454 :: 		
0x1D1E	0x2320    MOVS	R3, #32
0x1D20	0x7033    STRB	R3, [R6, #0]
0x1D22	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x1D24	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1D28	0x1C5B    ADDS	R3, R3, #1
0x1D2A	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1D2E	0x4607    MOV	R7, R0
0x1D30	0xE000    B	L___Lib_Sprintf__doprntf117
L___Lib_Sprintf__doprntf359:
;__Lib_Sprintf.c, 453 :: 		
0x1D32	0x4637    MOV	R7, R6
;__Lib_Sprintf.c, 454 :: 		
L___Lib_Sprintf__doprntf117:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf116:
;__Lib_Sprintf.c, 455 :: 		
; pb start address is: 28 (R7)
0x1D34	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf118:
; pb start address is: 44 (R11)
0x1D36	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1D3A	0x2B00    CMP	R3, #0
0x1D3C	0xDD10    BLE	L___Lib_Sprintf__doprntf119
;__Lib_Sprintf.c, 456 :: 		
0x1D3E	0x2330    MOVS	R3, #48
0x1D40	0xF88B3000  STRB	R3, [R11, #0]
0x1D44	0xF10B0701  ADD	R7, R11, #1
; pb end address is: 44 (R11)
; pb start address is: 28 (R7)
0x1D48	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1D4C	0x1C5B    ADDS	R3, R3, #1
0x1D4E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 457 :: 		
0x1D52	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1D56	0x1E5B    SUBS	R3, R3, #1
0x1D58	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 458 :: 		
0x1D5C	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
0x1D5E	0xE7EA    B	L___Lib_Sprintf__doprntf118
L___Lib_Sprintf__doprntf119:
;__Lib_Sprintf.c, 459 :: 		
; pb start address is: 44 (R11)
0x1D60	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
0x1D62	0xE04D    B	L___Lib_Sprintf__doprntf120
L___Lib_Sprintf__doprntf112:
;__Lib_Sprintf.c, 461 :: 		
; pb start address is: 24 (R6)
0x1D64	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D68	0xF0030308  AND	R3, R3, #8
0x1D6C	0xB29B    UXTH	R3, R3
0x1D6E	0xB9B3    CBNZ	R3, L___Lib_Sprintf__doprntf360
; pb end address is: 24 (R6)
0x1D70	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 462 :: 		
L___Lib_Sprintf__doprntf122:
; pb start address is: 8 (R2)
0x1D72	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1D76	0x2B00    CMP	R3, #0
0x1D78	0xDD0F    BLE	L___Lib_Sprintf__doprntf123
;__Lib_Sprintf.c, 463 :: 		
0x1D7A	0x2320    MOVS	R3, #32
0x1D7C	0x7013    STRB	R3, [R2, #0]
0x1D7E	0x1C53    ADDS	R3, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x1D80	0x461E    MOV	R6, R3
0x1D82	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1D86	0x1C5B    ADDS	R3, R3, #1
0x1D88	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 464 :: 		
0x1D8C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1D90	0x1E5B    SUBS	R3, R3, #1
0x1D92	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 465 :: 		
0x1D96	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x1D98	0xE7EB    B	L___Lib_Sprintf__doprntf122
L___Lib_Sprintf__doprntf123:
; pb start address is: 8 (R2)
0x1D9A	0x4611    MOV	R1, R2
0x1D9C	0xE000    B	L___Lib_Sprintf__doprntf121
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf360:
;__Lib_Sprintf.c, 461 :: 		
0x1D9E	0x4631    MOV	R1, R6
;__Lib_Sprintf.c, 465 :: 		
L___Lib_Sprintf__doprntf121:
;__Lib_Sprintf.c, 466 :: 		
; pb start address is: 4 (R1)
0x1DA0	0xF8BD3016  LDRH	R3, [SP, #22]
0x1DA4	0xF0030302  AND	R3, R3, #2
0x1DA8	0xB29B    UXTH	R3, R3
0x1DAA	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf124
;__Lib_Sprintf.c, 467 :: 		
0x1DAC	0xF8BD3016  LDRH	R3, [SP, #22]
0x1DB0	0xF0030301  AND	R3, R3, #1
0x1DB4	0xB29B    UXTH	R3, R3
0x1DB6	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf125
0x1DB8	0x232D    MOVS	R3, #45
0x1DBA	0xF88D3009  STRB	R3, [SP, #9]
0x1DBE	0xE002    B	L___Lib_Sprintf__doprntf126
L___Lib_Sprintf__doprntf125:
0x1DC0	0x232B    MOVS	R3, #43
0x1DC2	0xF88D3009  STRB	R3, [SP, #9]
L___Lib_Sprintf__doprntf126:
0x1DC6	0xF89D3009  LDRB	R3, [SP, #9]
0x1DCA	0x700B    STRB	R3, [R1, #0]
0x1DCC	0xF1010B01  ADD	R11, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 44 (R11)
0x1DD0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1DD4	0x1C5B    ADDS	R3, R3, #1
0x1DD6	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 44 (R11)
0x1DDA	0xE010    B	L___Lib_Sprintf__doprntf127
L___Lib_Sprintf__doprntf124:
;__Lib_Sprintf.c, 469 :: 		
; pb start address is: 4 (R1)
0x1DDC	0xF8BD3016  LDRH	R3, [SP, #22]
0x1DE0	0xF0030301  AND	R3, R3, #1
0x1DE4	0xB29B    UXTH	R3, R3
0x1DE6	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf361
;__Lib_Sprintf.c, 470 :: 		
0x1DE8	0x2320    MOVS	R3, #32
0x1DEA	0x700B    STRB	R3, [R1, #0]
0x1DEC	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x1DEE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1DF2	0x1C5B    ADDS	R3, R3, #1
0x1DF4	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1DF8	0x4683    MOV	R11, R0
0x1DFA	0xE000    B	L___Lib_Sprintf__doprntf128
L___Lib_Sprintf__doprntf361:
;__Lib_Sprintf.c, 469 :: 		
0x1DFC	0x468B    MOV	R11, R1
;__Lib_Sprintf.c, 470 :: 		
L___Lib_Sprintf__doprntf128:
; pb start address is: 44 (R11)
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf127:
;__Lib_Sprintf.c, 471 :: 		
; pb start address is: 44 (R11)
0x1DFE	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf120:
;__Lib_Sprintf.c, 472 :: 		
; pb start address is: 20 (R5)
0x1E00	0x9806    LDR	R0, [SP, #24]
0x1E02	0xF7FFFAEF  BL	__FloatToUnsignedIntegral+0
0x1E06	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 473 :: 		
0x1E08	0xF89D3012  LDRB	R3, [SP, #18]
0x1E0C	0x009C    LSLS	R4, R3, #2
0x1E0E	0x4B69    LDR	R3, [PC, #420]
0x1E10	0x191B    ADDS	R3, R3, R4
0x1E12	0x681C    LDR	R4, [R3, #0]
0x1E14	0x9B08    LDR	R3, [SP, #32]
0x1E16	0xFBB3F3F4  UDIV	R3, R3, R4
0x1E1A	0x3330    ADDS	R3, #48
0x1E1C	0x702B    STRB	R3, [R5, #0]
0x1E1E	0x1C68    ADDS	R0, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 0 (R0)
0x1E20	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1E24	0x1C5B    ADDS	R3, R3, #1
0x1E26	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 474 :: 		
0x1E2A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1E2E	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf332
0x1E30	0xF8BD3016  LDRH	R3, [SP, #22]
0x1E34	0xF4036300  AND	R3, R3, #2048
0x1E38	0xB29B    UXTH	R3, R3
0x1E3A	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf331
0x1E3C	0xE045    B	L___Lib_Sprintf__doprntf131
L___Lib_Sprintf__doprntf332:
L___Lib_Sprintf__doprntf331:
;__Lib_Sprintf.c, 475 :: 		
0x1E3E	0x232E    MOVS	R3, #46
0x1E40	0x7003    STRB	R3, [R0, #0]
0x1E42	0xF1000901  ADD	R9, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 36 (R9)
0x1E46	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1E4A	0x1C5B    ADDS	R3, R3, #1
0x1E4C	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 476 :: 		
0x1E50	0xF89D4012  LDRB	R4, [SP, #18]
0x1E54	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1E58	0x1B1B    SUB	R3, R3, R4
0x1E5A	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 477 :: 		
L___Lib_Sprintf__doprntf132:
; pb start address is: 36 (R9)
0x1E5E	0xF89D3012  LDRB	R3, [SP, #18]
0x1E62	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf133
;__Lib_Sprintf.c, 478 :: 		
0x1E64	0xF89D3012  LDRB	R3, [SP, #18]
0x1E68	0x1E5B    SUBS	R3, R3, #1
0x1E6A	0xB2DB    UXTB	R3, R3
0x1E6C	0xF88D3012  STRB	R3, [SP, #18]
0x1E70	0x009C    LSLS	R4, R3, #2
0x1E72	0x4B50    LDR	R3, [PC, #320]
0x1E74	0x191B    ADDS	R3, R3, R4
0x1E76	0x681C    LDR	R4, [R3, #0]
0x1E78	0x9B08    LDR	R3, [SP, #32]
0x1E7A	0xFBB3F5F4  UDIV	R5, R3, R4
0x1E7E	0x240A    MOVS	R4, #10
0x1E80	0xFBB5F3F4  UDIV	R3, R5, R4
0x1E84	0xFB045313  MLS	R3, R4, R3, R5
0x1E88	0x3330    ADDS	R3, #48
0x1E8A	0xF8893000  STRB	R3, [R9, #0]
0x1E8E	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x1E92	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1E96	0x1C5B    ADDS	R3, R3, #1
0x1E98	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 479 :: 		
0x1E9C	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x1E9E	0xE7DE    B	L___Lib_Sprintf__doprntf132
L___Lib_Sprintf__doprntf133:
;__Lib_Sprintf.c, 480 :: 		
; pb start address is: 36 (R9)
L___Lib_Sprintf__doprntf134:
; pb end address is: 36 (R9)
; pb start address is: 36 (R9)
0x1EA0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1EA4	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf135
;__Lib_Sprintf.c, 481 :: 		
0x1EA6	0x2330    MOVS	R3, #48
0x1EA8	0xF8893000  STRB	R3, [R9, #0]
0x1EAC	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x1EB0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1EB4	0x1C5B    ADDS	R3, R3, #1
0x1EB6	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 482 :: 		
0x1EBA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1EBE	0x1E5B    SUBS	R3, R3, #1
0x1EC0	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 483 :: 		
0x1EC4	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x1EC6	0xE7EB    B	L___Lib_Sprintf__doprntf134
L___Lib_Sprintf__doprntf135:
;__Lib_Sprintf.c, 484 :: 		
; pb start address is: 36 (R9)
0x1EC8	0x4648    MOV	R0, R9
L___Lib_Sprintf__doprntf131:
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 485 :: 		
; pb start address is: 0 (R0)
0x1ECA	0xF8BD3016  LDRH	R3, [SP, #22]
0x1ECE	0xF0030320  AND	R3, R3, #32
0x1ED2	0xB29B    UXTH	R3, R3
0x1ED4	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf136
;__Lib_Sprintf.c, 486 :: 		
0x1ED6	0x2345    MOVS	R3, #69
0x1ED8	0x7003    STRB	R3, [R0, #0]
0x1EDA	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x1EDC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1EE0	0x1C5B    ADDS	R3, R3, #1
0x1EE2	0xF8AD3028  STRH	R3, [SP, #40]
0x1EE6	0x4628    MOV	R0, R5
; pb end address is: 20 (R5)
0x1EE8	0xE008    B	L___Lib_Sprintf__doprntf137
L___Lib_Sprintf__doprntf136:
;__Lib_Sprintf.c, 488 :: 		
; pb start address is: 0 (R0)
0x1EEA	0x2365    MOVS	R3, #101
0x1EEC	0x7003    STRB	R3, [R0, #0]
0x1EEE	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x1EF0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1EF4	0x1C5B    ADDS	R3, R3, #1
0x1EF6	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
0x1EFA	0x4628    MOV	R0, R5
L___Lib_Sprintf__doprntf137:
;__Lib_Sprintf.c, 489 :: 		
; pb start address is: 0 (R0)
0x1EFC	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1F00	0x2B00    CMP	R3, #0
0x1F02	0xDA0F    BGE	L___Lib_Sprintf__doprntf138
;__Lib_Sprintf.c, 490 :: 		
0x1F04	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1F08	0x425B    RSBS	R3, R3, #0
0x1F0A	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 491 :: 		
0x1F0E	0x232D    MOVS	R3, #45
0x1F10	0x7003    STRB	R3, [R0, #0]
0x1F12	0xF1000801  ADD	R8, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x1F16	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F1A	0x1C5B    ADDS	R3, R3, #1
0x1F1C	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 492 :: 		
0x1F20	0x4640    MOV	R0, R8
; pb end address is: 32 (R8)
0x1F22	0xE009    B	L___Lib_Sprintf__doprntf139
L___Lib_Sprintf__doprntf138:
;__Lib_Sprintf.c, 494 :: 		
; pb start address is: 0 (R0)
0x1F24	0x232B    MOVS	R3, #43
0x1F26	0x7003    STRB	R3, [R0, #0]
0x1F28	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x1F2A	0x4698    MOV	R8, R3
0x1F2C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F30	0x1C5B    ADDS	R3, R3, #1
0x1F32	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 32 (R8)
0x1F36	0x4640    MOV	R0, R8
L___Lib_Sprintf__doprntf139:
;__Lib_Sprintf.c, 495 :: 		
; pb start address is: 0 (R0)
0x1F38	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1F3C	0x230A    MOVS	R3, #10
0x1F3E	0xB21B    SXTH	R3, R3
0x1F40	0xFB94F3F3  SDIV	R3, R4, R3
0x1F44	0xB21B    SXTH	R3, R3
0x1F46	0x3330    ADDS	R3, #48
0x1F48	0x7003    STRB	R3, [R0, #0]
0x1F4A	0x1C46    ADDS	R6, R0, #1
0x1F4C	0x4630    MOV	R0, R6
0x1F4E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F52	0x1C5B    ADDS	R3, R3, #1
0x1F54	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 496 :: 		
0x1F58	0xF9BD501C  LDRSH	R5, [SP, #28]
0x1F5C	0x240A    MOVS	R4, #10
0x1F5E	0xB224    SXTH	R4, R4
0x1F60	0xFB95F3F4  SDIV	R3, R5, R4
0x1F64	0xFB045313  MLS	R3, R4, R3, R5
0x1F68	0xB21B    SXTH	R3, R3
0x1F6A	0x3330    ADDS	R3, #48
0x1F6C	0x7033    STRB	R3, [R6, #0]
0x1F6E	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x1F70	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F74	0x1C5B    ADDS	R3, R3, #1
0x1F76	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 497 :: 		
0x1F7A	0xF8BD3016  LDRH	R3, [SP, #22]
0x1F7E	0xF0030308  AND	R3, R3, #8
0x1F82	0xB29B    UXTH	R3, R3
0x1F84	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf363
0x1F86	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1F8A	0x2B00    CMP	R3, #0
0x1F8C	0xDD1B    BLE	L___Lib_Sprintf__doprntf364
L___Lib_Sprintf__doprntf307:
;__Lib_Sprintf.c, 498 :: 		
0x1F8E	0x4620    MOV	R0, R4
0x1F90	0xE7FF    B	L___Lib_Sprintf__doprntf143
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf362:
;__Lib_Sprintf.c, 500 :: 		
;__Lib_Sprintf.c, 498 :: 		
L___Lib_Sprintf__doprntf143:
;__Lib_Sprintf.c, 499 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x1F92	0x2320    MOVS	R3, #32
0x1F94	0x7003    STRB	R3, [R0, #0]
0x1F96	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x1F98	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F9C	0x1C5B    ADDS	R3, R3, #1
0x1F9E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 500 :: 		
0x1FA2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1FA6	0x1E5B    SUBS	R3, R3, #1
0x1FA8	0xB21B    SXTH	R3, R3
0x1FAA	0xF8AD3014  STRH	R3, [SP, #20]
0x1FAE	0x2B00    CMP	R3, #0
0x1FB0	0xF000B804  B	#8
0x1FB4	0x40300000  	__Lib_Sprintf_dpowers+0
0x1FB8	0x00004120  	#1092616192
0x1FBC	0xD1E9    BNE	L___Lib_Sprintf__doprntf362
; pb end address is: 0 (R0)
0x1FBE	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 497 :: 		
0x1FC0	0xE000    B	L___Lib_Sprintf__doprntf334
L___Lib_Sprintf__doprntf363:
0x1FC2	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf334:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x1FC4	0xE000    B	L___Lib_Sprintf__doprntf333
L___Lib_Sprintf__doprntf364:
0x1FC6	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf333:
;__Lib_Sprintf.c, 501 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x1FC8	0xF7FFBAAC  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 502 :: 		
L___Lib_Sprintf__doprntf88:
;__Lib_Sprintf.c, 505 :: 		
; pb start address is: 48 (R12)
0x1FCC	0xF8BD3016  LDRH	R3, [SP, #22]
0x1FD0	0xF4037300  AND	R3, R3, #512
0x1FD4	0xB29B    UXTH	R3, R3
0x1FD6	0x2B00    CMP	R3, #0
0x1FD8	0xD05C    BEQ	L___Lib_Sprintf__doprntf365
;__Lib_Sprintf.c, 506 :: 		
0x1FDA	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1FDE	0x2B00    CMP	R3, #0
0x1FE0	0xDA08    BGE	L___Lib_Sprintf__doprntf147
;__Lib_Sprintf.c, 507 :: 		
0x1FE2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1FE6	0x1E5C    SUBS	R4, R3, #1
0x1FE8	0xB224    SXTH	R4, R4
0x1FEA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1FEE	0x1B1B    SUB	R3, R3, R4
0x1FF0	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf147:
;__Lib_Sprintf.c, 508 :: 		
0x1FF4	0x9806    LDR	R0, [SP, #24]
0x1FF6	0xF7FFF9F5  BL	__FloatToUnsignedIntegral+0
0x1FFA	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 509 :: 		
0x1FFC	0x2301    MOVS	R3, #1
0x1FFE	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf148:
; pb start address is: 48 (R12)
0x2002	0xF89D3012  LDRB	R3, [SP, #18]
0x2006	0x2B0A    CMP	R3, #10
0x2008	0xD00F    BEQ	L___Lib_Sprintf__doprntf149
;__Lib_Sprintf.c, 510 :: 		
0x200A	0xF89D3012  LDRB	R3, [SP, #18]
0x200E	0x009C    LSLS	R4, R3, #2
0x2010	0x4BF8    LDR	R3, [PC, #992]
0x2012	0x191B    ADDS	R3, R3, R4
0x2014	0x681C    LDR	R4, [R3, #0]
0x2016	0x9B08    LDR	R3, [SP, #32]
0x2018	0x42A3    CMP	R3, R4
0x201A	0xD200    BCS	L___Lib_Sprintf__doprntf151
;__Lib_Sprintf.c, 511 :: 		
0x201C	0xE005    B	L___Lib_Sprintf__doprntf149
L___Lib_Sprintf__doprntf151:
;__Lib_Sprintf.c, 509 :: 		
0x201E	0xF89D3012  LDRB	R3, [SP, #18]
0x2022	0x1C5B    ADDS	R3, R3, #1
0x2024	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 511 :: 		
0x2028	0xE7EB    B	L___Lib_Sprintf__doprntf148
L___Lib_Sprintf__doprntf149:
;__Lib_Sprintf.c, 512 :: 		
0x202A	0xF89D4012  LDRB	R4, [SP, #18]
0x202E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2032	0x1B1B    SUB	R3, R3, R4
0x2034	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 513 :: 		
0x2038	0x9808    LDR	R0, [SP, #32]
0x203A	0xF7FFF9BD  BL	__UnsignedIntegralToFloat+0
0x203E	0x900D    STR	R0, [SP, #52]
0x2040	0x9A0D    LDR	R2, [SP, #52]
0x2042	0x9806    LDR	R0, [SP, #24]
0x2044	0xF7FEFEFE  BL	__Sub_FP+0
0x2048	0x900E    STR	R0, [SP, #56]
0x204A	0xF9BD0010  LDRSH	R0, [SP, #16]
0x204E	0xF7FFF8B1  BL	__Lib_Sprintf_scale+0
0x2052	0x9A0E    LDR	R2, [SP, #56]
0x2054	0xF7FEFA20  BL	__Mul_FP+0
0x2058	0xF04F527C  MOV	R2, #1056964608
0x205C	0xF7FFF82A  BL	__Add_FP+0
0x2060	0xF7FFF9C0  BL	__FloatToUnsignedIntegral+0
0x2064	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf152:
; pb start address is: 48 (R12)
0x2066	0xF9BD3010  LDRSH	R3, [SP, #16]
0x206A	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf336
0x206C	0x9D08    LDR	R5, [SP, #32]
0x206E	0x240A    MOVS	R4, #10
0x2070	0xFBB5F3F4  UDIV	R3, R5, R4
0x2074	0xFB045313  MLS	R3, R4, R3, R5
0x2078	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf335
L___Lib_Sprintf__doprntf306:
;__Lib_Sprintf.c, 515 :: 		
0x207A	0x9C08    LDR	R4, [SP, #32]
0x207C	0x230A    MOVS	R3, #10
0x207E	0xFBB4F3F3  UDIV	R3, R4, R3
0x2082	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 516 :: 		
0x2084	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2088	0x1E5B    SUBS	R3, R3, #1
0x208A	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 517 :: 		
0x208E	0xE7EA    B	L___Lib_Sprintf__doprntf152
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf336:
L___Lib_Sprintf__doprntf335:
;__Lib_Sprintf.c, 518 :: 		
0x2090	0x46E1    MOV	R9, R12
0x2092	0xE000    B	L___Lib_Sprintf__doprntf146
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf365:
;__Lib_Sprintf.c, 505 :: 		
0x2094	0x46E1    MOV	R9, R12
;__Lib_Sprintf.c, 518 :: 		
L___Lib_Sprintf__doprntf146:
;__Lib_Sprintf.c, 519 :: 		
; pb start address is: 36 (R9)
0x2096	0xF9BD3010  LDRSH	R3, [SP, #16]
0x209A	0x2B0C    CMP	R3, #12
0x209C	0xDC07    BGT	L___Lib_Sprintf__doprntf156
;__Lib_Sprintf.c, 520 :: 		
0x209E	0xF9BD0010  LDRSH	R0, [SP, #16]
0x20A2	0xF7FEFFA5  BL	__Lib_Sprintf_fround+0
0x20A6	0x9A06    LDR	R2, [SP, #24]
0x20A8	0xF7FFF804  BL	__Add_FP+0
0x20AC	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf156:
;__Lib_Sprintf.c, 523 :: 		
0x20AE	0x9A06    LDR	R2, [SP, #24]
0x20B0	0xF04F0000  MOV	R0, #0
0x20B4	0xF7FFF93C  BL	__Compare_FP+0
0x20B8	0xF2400000  MOVW	R0, #0
0x20BC	0xD000    BEQ	L___Lib_Sprintf__doprntf392
0x20BE	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf392:
0x20C0	0x2800    CMP	R0, #0
0x20C2	0xD033    BEQ	L___Lib_Sprintf__doprntf339
0x20C4	0x9806    LDR	R0, [SP, #24]
0x20C6	0xF7FFF98D  BL	__FloatToUnsignedIntegral+0
0x20CA	0xBB78    CBNZ	R0, L___Lib_Sprintf__doprntf338
0x20CC	0xF9BD301C  LDRSH	R3, [SP, #28]
0x20D0	0x2B01    CMP	R3, #1
0x20D2	0xDD2B    BLE	L___Lib_Sprintf__doprntf337
L___Lib_Sprintf__doprntf305:
;__Lib_Sprintf.c, 526 :: 		
0x20D4	0xF9BD001C  LDRSH	R0, [SP, #28]
0x20D8	0xF7FFF86C  BL	__Lib_Sprintf_scale+0
0x20DC	0x900D    STR	R0, [SP, #52]
0x20DE	0x9A0D    LDR	R2, [SP, #52]
0x20E0	0x9806    LDR	R0, [SP, #24]
0x20E2	0xF7FFF9A3  BL	__Div_FP+0
0x20E6	0x4AC4    LDR	R2, [PC, #784]
0x20E8	0xF7FFF922  BL	__Compare_FP+0
0x20EC	0xF2400000  MOVW	R0, #0
0x20F0	0xDA00    BGE	L___Lib_Sprintf__doprntf393
0x20F2	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf393:
0x20F4	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf160
;__Lib_Sprintf.c, 527 :: 		
0x20F6	0xF9BD301C  LDRSH	R3, [SP, #28]
0x20FA	0x3B09    SUBS	R3, #9
0x20FC	0xF8AD301C  STRH	R3, [SP, #28]
0x2100	0xE004    B	L___Lib_Sprintf__doprntf161
L___Lib_Sprintf__doprntf160:
;__Lib_Sprintf.c, 529 :: 		
0x2102	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2106	0x3B08    SUBS	R3, #8
0x2108	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf161:
;__Lib_Sprintf.c, 530 :: 		
0x210C	0xF9BD001C  LDRSH	R0, [SP, #28]
0x2110	0xF7FFF850  BL	__Lib_Sprintf_scale+0
0x2114	0x900D    STR	R0, [SP, #52]
0x2116	0x9A0D    LDR	R2, [SP, #52]
0x2118	0x9806    LDR	R0, [SP, #24]
0x211A	0xF7FFF987  BL	__Div_FP+0
0x211E	0xF7FFF961  BL	__FloatToUnsignedIntegral+0
0x2122	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 531 :: 		
0x2124	0xF04F0300  MOV	R3, #0
0x2128	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 532 :: 		
0x212A	0xE010    B	L___Lib_Sprintf__doprntf162
;__Lib_Sprintf.c, 523 :: 		
L___Lib_Sprintf__doprntf339:
L___Lib_Sprintf__doprntf338:
L___Lib_Sprintf__doprntf337:
;__Lib_Sprintf.c, 534 :: 		
0x212C	0x9806    LDR	R0, [SP, #24]
0x212E	0xF7FFF959  BL	__FloatToUnsignedIntegral+0
0x2132	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 535 :: 		
0x2134	0x9808    LDR	R0, [SP, #32]
0x2136	0xF7FFF93F  BL	__UnsignedIntegralToFloat+0
0x213A	0x900D    STR	R0, [SP, #52]
0x213C	0x9A0D    LDR	R2, [SP, #52]
0x213E	0x9806    LDR	R0, [SP, #24]
0x2140	0xF7FEFE80  BL	__Sub_FP+0
0x2144	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 536 :: 		
0x2146	0x2300    MOVS	R3, #0
0x2148	0xB21B    SXTH	R3, R3
0x214A	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 537 :: 		
L___Lib_Sprintf__doprntf162:
;__Lib_Sprintf.c, 538 :: 		
0x214E	0x2301    MOVS	R3, #1
0x2150	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 36 (R9)
0x2154	0x464F    MOV	R7, R9
L___Lib_Sprintf__doprntf163:
; pb start address is: 28 (R7)
0x2156	0xF89D3012  LDRB	R3, [SP, #18]
0x215A	0x2B0A    CMP	R3, #10
0x215C	0xD00F    BEQ	L___Lib_Sprintf__doprntf164
;__Lib_Sprintf.c, 539 :: 		
0x215E	0xF89D3012  LDRB	R3, [SP, #18]
0x2162	0x009C    LSLS	R4, R3, #2
0x2164	0x4BA3    LDR	R3, [PC, #652]
0x2166	0x191B    ADDS	R3, R3, R4
0x2168	0x681C    LDR	R4, [R3, #0]
0x216A	0x9B08    LDR	R3, [SP, #32]
0x216C	0x42A3    CMP	R3, R4
0x216E	0xD200    BCS	L___Lib_Sprintf__doprntf166
;__Lib_Sprintf.c, 540 :: 		
0x2170	0xE005    B	L___Lib_Sprintf__doprntf164
L___Lib_Sprintf__doprntf166:
;__Lib_Sprintf.c, 538 :: 		
0x2172	0xF89D3012  LDRB	R3, [SP, #18]
0x2176	0x1C5B    ADDS	R3, R3, #1
0x2178	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 540 :: 		
0x217C	0xE7EB    B	L___Lib_Sprintf__doprntf163
L___Lib_Sprintf__doprntf164:
;__Lib_Sprintf.c, 541 :: 		
0x217E	0xF89D4012  LDRB	R4, [SP, #18]
0x2182	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2186	0x191C    ADDS	R4, R3, R4
0x2188	0xB224    SXTH	R4, R4
0x218A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x218E	0x18E4    ADDS	R4, R4, R3
0x2190	0xB224    SXTH	R4, R4
0x2192	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2196	0x1B1B    SUB	R3, R3, R4
0x2198	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 542 :: 		
0x219C	0xF8BD3016  LDRH	R3, [SP, #22]
0x21A0	0xF4036300  AND	R3, R3, #2048
0x21A4	0xB29B    UXTH	R3, R3
0x21A6	0xB91B    CBNZ	R3, L___Lib_Sprintf__doprntf341
0x21A8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x21AC	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf340
0x21AE	0xE004    B	L___Lib_Sprintf__doprntf169
L___Lib_Sprintf__doprntf341:
L___Lib_Sprintf__doprntf340:
;__Lib_Sprintf.c, 543 :: 		
0x21B0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x21B4	0x1E5B    SUBS	R3, R3, #1
0x21B6	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf169:
;__Lib_Sprintf.c, 544 :: 		
0x21BA	0xF8BD3016  LDRH	R3, [SP, #22]
0x21BE	0xF0030303  AND	R3, R3, #3
0x21C2	0xB29B    UXTH	R3, R3
0x21C4	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf170
;__Lib_Sprintf.c, 545 :: 		
0x21C6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x21CA	0x1E5B    SUBS	R3, R3, #1
0x21CC	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf170:
;__Lib_Sprintf.c, 546 :: 		
0x21D0	0xF8BD3016  LDRH	R3, [SP, #22]
0x21D4	0xF0030304  AND	R3, R3, #4
0x21D8	0xB29B    UXTH	R3, R3
0x21DA	0x2B00    CMP	R3, #0
0x21DC	0xD041    BEQ	L___Lib_Sprintf__doprntf171
;__Lib_Sprintf.c, 547 :: 		
0x21DE	0xF8BD3016  LDRH	R3, [SP, #22]
0x21E2	0xF0030302  AND	R3, R3, #2
0x21E6	0xB29B    UXTH	R3, R3
0x21E8	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf172
;__Lib_Sprintf.c, 548 :: 		
0x21EA	0xF8BD3016  LDRH	R3, [SP, #22]
0x21EE	0xF0030301  AND	R3, R3, #1
0x21F2	0xB29B    UXTH	R3, R3
0x21F4	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf173
0x21F6	0x232D    MOVS	R3, #45
0x21F8	0xF88D300A  STRB	R3, [SP, #10]
0x21FC	0xE002    B	L___Lib_Sprintf__doprntf174
L___Lib_Sprintf__doprntf173:
0x21FE	0x232B    MOVS	R3, #43
0x2200	0xF88D300A  STRB	R3, [SP, #10]
L___Lib_Sprintf__doprntf174:
0x2204	0xF89D300A  LDRB	R3, [SP, #10]
0x2208	0x703B    STRB	R3, [R7, #0]
0x220A	0x1C7F    ADDS	R7, R7, #1
0x220C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2210	0x1C5B    ADDS	R3, R3, #1
0x2212	0xF8AD3028  STRH	R3, [SP, #40]
0x2216	0xE00F    B	L___Lib_Sprintf__doprntf175
L___Lib_Sprintf__doprntf172:
;__Lib_Sprintf.c, 550 :: 		
0x2218	0xF8BD3016  LDRH	R3, [SP, #22]
0x221C	0xF0030301  AND	R3, R3, #1
0x2220	0xB29B    UXTH	R3, R3
0x2222	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf366
;__Lib_Sprintf.c, 551 :: 		
0x2224	0x2320    MOVS	R3, #32
0x2226	0x703B    STRB	R3, [R7, #0]
0x2228	0x1C7E    ADDS	R6, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 24 (R6)
0x222A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x222E	0x1C5B    ADDS	R3, R3, #1
0x2230	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 24 (R6)
0x2234	0x4637    MOV	R7, R6
0x2236	0xE7FF    B	L___Lib_Sprintf__doprntf176
L___Lib_Sprintf__doprntf366:
;__Lib_Sprintf.c, 550 :: 		
;__Lib_Sprintf.c, 551 :: 		
L___Lib_Sprintf__doprntf176:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf175:
;__Lib_Sprintf.c, 552 :: 		
; pb start address is: 28 (R7)
0x2238	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf177:
; pb start address is: 8 (R2)
0x223A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x223E	0x2B00    CMP	R3, #0
0x2240	0xDD0E    BLE	L___Lib_Sprintf__doprntf178
;__Lib_Sprintf.c, 553 :: 		
0x2242	0x2330    MOVS	R3, #48
0x2244	0x7013    STRB	R3, [R2, #0]
0x2246	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x2248	0xF9BD3028  LDRSH	R3, [SP, #40]
0x224C	0x1C5B    ADDS	R3, R3, #1
0x224E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 554 :: 		
0x2252	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2256	0x1E5B    SUBS	R3, R3, #1
0x2258	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 555 :: 		
0x225C	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x225E	0xE7EC    B	L___Lib_Sprintf__doprntf177
L___Lib_Sprintf__doprntf178:
;__Lib_Sprintf.c, 556 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2260	0xE04B    B	L___Lib_Sprintf__doprntf179
L___Lib_Sprintf__doprntf171:
;__Lib_Sprintf.c, 558 :: 		
; pb start address is: 28 (R7)
0x2262	0xF8BD3016  LDRH	R3, [SP, #22]
0x2266	0xF0030308  AND	R3, R3, #8
0x226A	0xB29B    UXTH	R3, R3
0x226C	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf367
; pb end address is: 28 (R7)
0x226E	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 559 :: 		
L___Lib_Sprintf__doprntf181:
; pb start address is: 0 (R0)
0x2270	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2274	0x2B00    CMP	R3, #0
0x2276	0xDD0E    BLE	L___Lib_Sprintf__doprntf182
;__Lib_Sprintf.c, 560 :: 		
0x2278	0x2320    MOVS	R3, #32
0x227A	0x7003    STRB	R3, [R0, #0]
0x227C	0x1C47    ADDS	R7, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 28 (R7)
0x227E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2282	0x1C5B    ADDS	R3, R3, #1
0x2284	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 561 :: 		
0x2288	0xF9BD3014  LDRSH	R3, [SP, #20]
0x228C	0x1E5B    SUBS	R3, R3, #1
0x228E	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 562 :: 		
0x2292	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
0x2294	0xE7EC    B	L___Lib_Sprintf__doprntf181
L___Lib_Sprintf__doprntf182:
; pb start address is: 0 (R0)
0x2296	0xE000    B	L___Lib_Sprintf__doprntf180
; pb end address is: 0 (R0)
L___Lib_Sprintf__doprntf367:
;__Lib_Sprintf.c, 558 :: 		
0x2298	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 562 :: 		
L___Lib_Sprintf__doprntf180:
;__Lib_Sprintf.c, 563 :: 		
; pb start address is: 0 (R0)
0x229A	0xF8BD3016  LDRH	R3, [SP, #22]
0x229E	0xF0030302  AND	R3, R3, #2
0x22A2	0xB29B    UXTH	R3, R3
0x22A4	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf183
;__Lib_Sprintf.c, 564 :: 		
0x22A6	0xF8BD3016  LDRH	R3, [SP, #22]
0x22AA	0xF0030301  AND	R3, R3, #1
0x22AE	0xB29B    UXTH	R3, R3
0x22B0	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf184
0x22B2	0x232D    MOVS	R3, #45
0x22B4	0xF88D300B  STRB	R3, [SP, #11]
0x22B8	0xE002    B	L___Lib_Sprintf__doprntf185
L___Lib_Sprintf__doprntf184:
0x22BA	0x232B    MOVS	R3, #43
0x22BC	0xF88D300B  STRB	R3, [SP, #11]
L___Lib_Sprintf__doprntf185:
0x22C0	0xF89D300B  LDRB	R3, [SP, #11]
0x22C4	0x7003    STRB	R3, [R0, #0]
0x22C6	0x1C46    ADDS	R6, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 24 (R6)
0x22C8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x22CC	0x1C5B    ADDS	R3, R3, #1
0x22CE	0xF8AD3028  STRH	R3, [SP, #40]
0x22D2	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x22D4	0xE011    B	L___Lib_Sprintf__doprntf186
L___Lib_Sprintf__doprntf183:
;__Lib_Sprintf.c, 566 :: 		
; pb start address is: 0 (R0)
0x22D6	0xF8BD3016  LDRH	R3, [SP, #22]
0x22DA	0xF0030301  AND	R3, R3, #1
0x22DE	0xB29B    UXTH	R3, R3
0x22E0	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf368
;__Lib_Sprintf.c, 567 :: 		
0x22E2	0x2320    MOVS	R3, #32
0x22E4	0x7003    STRB	R3, [R0, #0]
0x22E6	0x1C41    ADDS	R1, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 4 (R1)
0x22E8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x22EC	0x1C5B    ADDS	R3, R3, #1
0x22EE	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 4 (R1)
0x22F2	0x460E    MOV	R6, R1
0x22F4	0xE000    B	L___Lib_Sprintf__doprntf187
L___Lib_Sprintf__doprntf368:
;__Lib_Sprintf.c, 566 :: 		
0x22F6	0x4606    MOV	R6, R0
;__Lib_Sprintf.c, 567 :: 		
L___Lib_Sprintf__doprntf187:
; pb start address is: 24 (R6)
0x22F8	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf186:
;__Lib_Sprintf.c, 568 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf179:
;__Lib_Sprintf.c, 569 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf188:
; pb start address is: 8 (R2)
0x22FA	0xF89D4012  LDRB	R4, [SP, #18]
0x22FE	0xF89D3012  LDRB	R3, [SP, #18]
0x2302	0x1E5B    SUBS	R3, R3, #1
0x2304	0xF88D3012  STRB	R3, [SP, #18]
0x2308	0xB1BC    CBZ	R4, L___Lib_Sprintf__doprntf189
;__Lib_Sprintf.c, 570 :: 		
0x230A	0xF89D3012  LDRB	R3, [SP, #18]
0x230E	0x009C    LSLS	R4, R3, #2
0x2310	0x4B38    LDR	R3, [PC, #224]
0x2312	0x191B    ADDS	R3, R3, R4
0x2314	0x681C    LDR	R4, [R3, #0]
0x2316	0x9B08    LDR	R3, [SP, #32]
0x2318	0xFBB3F5F4  UDIV	R5, R3, R4
0x231C	0x240A    MOVS	R4, #10
0x231E	0xFBB5F3F4  UDIV	R3, R5, R4
0x2322	0xFB045313  MLS	R3, R4, R3, R5
0x2326	0x3330    ADDS	R3, #48
0x2328	0x7013    STRB	R3, [R2, #0]
0x232A	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x232C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2330	0x1C5B    ADDS	R3, R3, #1
0x2332	0xF8AD3028  STRH	R3, [SP, #40]
0x2336	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x2338	0xE7DF    B	L___Lib_Sprintf__doprntf188
L___Lib_Sprintf__doprntf189:
;__Lib_Sprintf.c, 571 :: 		
; pb start address is: 8 (R2)
0x233A	0x4610    MOV	R0, R2
L___Lib_Sprintf__doprntf190:
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x233C	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2340	0x2B00    CMP	R3, #0
0x2342	0xDD0E    BLE	L___Lib_Sprintf__doprntf191
;__Lib_Sprintf.c, 572 :: 		
0x2344	0x2330    MOVS	R3, #48
0x2346	0x7003    STRB	R3, [R0, #0]
0x2348	0x1C42    ADDS	R2, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 8 (R2)
0x234A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x234E	0x1C5B    ADDS	R3, R3, #1
0x2350	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 573 :: 		
0x2354	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2358	0x1E5B    SUBS	R3, R3, #1
0x235A	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 574 :: 		
0x235E	0x4610    MOV	R0, R2
; pb end address is: 8 (R2)
0x2360	0xE7EC    B	L___Lib_Sprintf__doprntf190
L___Lib_Sprintf__doprntf191:
;__Lib_Sprintf.c, 575 :: 		
; pb start address is: 0 (R0)
0x2362	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2366	0x2B08    CMP	R3, #8
0x2368	0xDD03    BLE	L___Lib_Sprintf__doprntf192
;__Lib_Sprintf.c, 576 :: 		
0x236A	0x2308    MOVS	R3, #8
0x236C	0xF88D3012  STRB	R3, [SP, #18]
0x2370	0xE003    B	L___Lib_Sprintf__doprntf193
L___Lib_Sprintf__doprntf192:
;__Lib_Sprintf.c, 578 :: 		
0x2372	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2376	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf193:
;__Lib_Sprintf.c, 579 :: 		
0x237A	0xF89D4012  LDRB	R4, [SP, #18]
0x237E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2382	0x1B1B    SUB	R3, R3, R4
0x2384	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 580 :: 		
0x2388	0xF89D3012  LDRB	R3, [SP, #18]
0x238C	0xB93B    CBNZ	R3, L___Lib_Sprintf__doprntf343
0x238E	0xF8BD3016  LDRH	R3, [SP, #22]
0x2392	0xF4036300  AND	R3, R3, #2048
0x2396	0xB29B    UXTH	R3, R3
0x2398	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf342
0x239A	0x4681    MOV	R9, R0
0x239C	0xE008    B	L___Lib_Sprintf__doprntf196
L___Lib_Sprintf__doprntf343:
L___Lib_Sprintf__doprntf342:
;__Lib_Sprintf.c, 581 :: 		
0x239E	0x232E    MOVS	R3, #46
0x23A0	0x7003    STRB	R3, [R0, #0]
0x23A2	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x23A4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x23A8	0x1C5B    ADDS	R3, R3, #1
0x23AA	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 16 (R4)
0x23AE	0x46A1    MOV	R9, R4
L___Lib_Sprintf__doprntf196:
;__Lib_Sprintf.c, 583 :: 		
; pb start address is: 36 (R9)
0x23B0	0xF89D0012  LDRB	R0, [SP, #18]
0x23B4	0xF7FEFEFE  BL	__Lib_Sprintf_scale+0
0x23B8	0x9A06    LDR	R2, [SP, #24]
0x23BA	0xF7FEF86D  BL	__Mul_FP+0
0x23BE	0xF7FEF8BB  BL	__FloatToSignedIntegral+0
0x23C2	0x9008    STR	R0, [SP, #32]
; pb end address is: 36 (R9)
0x23C4	0x464F    MOV	R7, R9
;__Lib_Sprintf.c, 584 :: 		
L___Lib_Sprintf__doprntf197:
; pb start address is: 28 (R7)
0x23C6	0xF89D3012  LDRB	R3, [SP, #18]
0x23CA	0xB313    CBZ	R3, L___Lib_Sprintf__doprntf198
;__Lib_Sprintf.c, 585 :: 		
0x23CC	0xF89D3012  LDRB	R3, [SP, #18]
0x23D0	0x1E5B    SUBS	R3, R3, #1
0x23D2	0xB2DB    UXTB	R3, R3
0x23D4	0xF88D3012  STRB	R3, [SP, #18]
0x23D8	0x009C    LSLS	R4, R3, #2
0x23DA	0x4B06    LDR	R3, [PC, #24]
0x23DC	0x191B    ADDS	R3, R3, R4
0x23DE	0x681C    LDR	R4, [R3, #0]
0x23E0	0x9B08    LDR	R3, [SP, #32]
0x23E2	0xFBB3F5F4  UDIV	R5, R3, R4
0x23E6	0x240A    MOVS	R4, #10
0x23E8	0xFBB5F3F4  UDIV	R3, R5, R4
0x23EC	0xFB045313  MLS	R3, R4, R3, R5
0x23F0	0xF000B804  B	#8
0x23F4	0x40300000  	__Lib_Sprintf_dpowers+0
0x23F8	0x705F4089  	#1082749023
0x23FC	0x3330    ADDS	R3, #48
0x23FE	0x703B    STRB	R3, [R7, #0]
0x2400	0xF1070901  ADD	R9, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 36 (R9)
0x2404	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2408	0x1C5B    ADDS	R3, R3, #1
0x240A	0xF8AD3028  STRH	R3, [SP, #40]
0x240E	0x464F    MOV	R7, R9
; pb end address is: 36 (R9)
0x2410	0xE7D9    B	L___Lib_Sprintf__doprntf197
L___Lib_Sprintf__doprntf198:
;__Lib_Sprintf.c, 587 :: 		
; pb start address is: 28 (R7)
0x2412	0x463A    MOV	R2, R7
L___Lib_Sprintf__doprntf199:
; pb end address is: 28 (R7)
; pb start address is: 8 (R2)
0x2414	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2418	0xB173    CBZ	R3, L___Lib_Sprintf__doprntf200
;__Lib_Sprintf.c, 588 :: 		
0x241A	0x2330    MOVS	R3, #48
0x241C	0x7013    STRB	R3, [R2, #0]
0x241E	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x2420	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2424	0x1C5B    ADDS	R3, R3, #1
0x2426	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 589 :: 		
0x242A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x242E	0x1E5B    SUBS	R3, R3, #1
0x2430	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 590 :: 		
0x2434	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x2436	0xE7ED    B	L___Lib_Sprintf__doprntf199
L___Lib_Sprintf__doprntf200:
;__Lib_Sprintf.c, 591 :: 		
; pb start address is: 8 (R2)
0x2438	0xF8BD3016  LDRH	R3, [SP, #22]
0x243C	0xF0030308  AND	R3, R3, #8
0x2440	0xB29B    UXTH	R3, R3
0x2442	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf370
0x2444	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2448	0x2B00    CMP	R3, #0
0x244A	0xDD17    BLE	L___Lib_Sprintf__doprntf371
L___Lib_Sprintf__doprntf302:
;__Lib_Sprintf.c, 592 :: 		
0x244C	0x4610    MOV	R0, R2
0x244E	0xE000    B	L___Lib_Sprintf__doprntf204
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf369:
;__Lib_Sprintf.c, 594 :: 		
0x2450	0x4628    MOV	R0, R5
;__Lib_Sprintf.c, 592 :: 		
L___Lib_Sprintf__doprntf204:
;__Lib_Sprintf.c, 593 :: 		
; pb start address is: 0 (R0)
; pb start address is: 20 (R5)
0x2452	0x2320    MOVS	R3, #32
0x2454	0x7003    STRB	R3, [R0, #0]
0x2456	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x2458	0xF9BD3028  LDRSH	R3, [SP, #40]
0x245C	0x1C5B    ADDS	R3, R3, #1
0x245E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 594 :: 		
0x2462	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2466	0x1E5B    SUBS	R3, R3, #1
0x2468	0xB21B    SXTH	R3, R3
0x246A	0xF8AD3014  STRH	R3, [SP, #20]
0x246E	0x2B00    CMP	R3, #0
0x2470	0xD1EE    BNE	L___Lib_Sprintf__doprntf369
; pb end address is: 20 (R5)
0x2472	0x462B    MOV	R3, R5
;__Lib_Sprintf.c, 591 :: 		
0x2474	0xE000    B	L___Lib_Sprintf__doprntf345
L___Lib_Sprintf__doprntf370:
0x2476	0x4613    MOV	R3, R2
L___Lib_Sprintf__doprntf345:
; pb start address is: 12 (R3)
0x2478	0x461A    MOV	R2, R3
; pb end address is: 12 (R3)
0x247A	0xE7FF    B	L___Lib_Sprintf__doprntf344
L___Lib_Sprintf__doprntf371:
L___Lib_Sprintf__doprntf344:
;__Lib_Sprintf.c, 595 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x247C	0xF7FFB852  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 596 :: 		
L___Lib_Sprintf__doprntf72:
;__Lib_Sprintf.c, 598 :: 		
; pb start address is: 48 (R12)
0x2480	0xF8BD3016  LDRH	R3, [SP, #22]
0x2484	0xF00303C0  AND	R3, R3, #192
0x2488	0xB29B    UXTH	R3, R3
0x248A	0xBB13    CBNZ	R3, L___Lib_Sprintf__doprntf207
;__Lib_Sprintf.c, 600 :: 		
0x248C	0xF8BD3016  LDRH	R3, [SP, #22]
0x2490	0xF0030310  AND	R3, R3, #16
0x2494	0xB29B    UXTH	R3, R3
0x2496	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf208
;__Lib_Sprintf.c, 601 :: 		
0x2498	0x9B0C    LDR	R3, [SP, #48]
0x249A	0x681D    LDR	R5, [R3, #0]
0x249C	0x1D2C    ADDS	R4, R5, #4
0x249E	0x9B0C    LDR	R3, [SP, #48]
0x24A0	0x601C    STR	R4, [R3, #0]
0x24A2	0x682B    LDR	R3, [R5, #0]
0x24A4	0x9308    STR	R3, [SP, #32]
0x24A6	0xE007    B	L___Lib_Sprintf__doprntf209
L___Lib_Sprintf__doprntf208:
;__Lib_Sprintf.c, 604 :: 		
0x24A8	0x9B0C    LDR	R3, [SP, #48]
0x24AA	0x681D    LDR	R5, [R3, #0]
0x24AC	0x1D2C    ADDS	R4, R5, #4
0x24AE	0x9B0C    LDR	R3, [SP, #48]
0x24B0	0x601C    STR	R4, [R3, #0]
0x24B2	0xF9B53000  LDRSH	R3, [R5, #0]
0x24B6	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf209:
;__Lib_Sprintf.c, 605 :: 		
0x24B8	0x9B08    LDR	R3, [SP, #32]
0x24BA	0x2B00    CMP	R3, #0
0x24BC	0xDA08    BGE	L___Lib_Sprintf__doprntf210
;__Lib_Sprintf.c, 606 :: 		
0x24BE	0xF8BD3016  LDRH	R3, [SP, #22]
0x24C2	0xF0430303  ORR	R3, R3, #3
0x24C6	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 607 :: 		
0x24CA	0x9B08    LDR	R3, [SP, #32]
0x24CC	0x425B    RSBS	R3, R3, #0
0x24CE	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 608 :: 		
L___Lib_Sprintf__doprntf210:
;__Lib_Sprintf.c, 609 :: 		
0x24D0	0xE014    B	L___Lib_Sprintf__doprntf211
L___Lib_Sprintf__doprntf207:
;__Lib_Sprintf.c, 612 :: 		
0x24D2	0xF8BD3016  LDRH	R3, [SP, #22]
0x24D6	0xF0030310  AND	R3, R3, #16
0x24DA	0xB29B    UXTH	R3, R3
0x24DC	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf212
;__Lib_Sprintf.c, 613 :: 		
0x24DE	0x9B0C    LDR	R3, [SP, #48]
0x24E0	0x681D    LDR	R5, [R3, #0]
0x24E2	0x1D2C    ADDS	R4, R5, #4
0x24E4	0x9B0C    LDR	R3, [SP, #48]
0x24E6	0x601C    STR	R4, [R3, #0]
0x24E8	0x682B    LDR	R3, [R5, #0]
0x24EA	0x9308    STR	R3, [SP, #32]
0x24EC	0xE006    B	L___Lib_Sprintf__doprntf213
L___Lib_Sprintf__doprntf212:
;__Lib_Sprintf.c, 616 :: 		
0x24EE	0x9B0C    LDR	R3, [SP, #48]
0x24F0	0x681D    LDR	R5, [R3, #0]
0x24F2	0x1D2C    ADDS	R4, R5, #4
0x24F4	0x9B0C    LDR	R3, [SP, #48]
0x24F6	0x601C    STR	R4, [R3, #0]
0x24F8	0x882B    LDRH	R3, [R5, #0]
0x24FA	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf213:
;__Lib_Sprintf.c, 617 :: 		
L___Lib_Sprintf__doprntf211:
;__Lib_Sprintf.c, 618 :: 		
0x24FC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2500	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf347
0x2502	0x9B08    LDR	R3, [SP, #32]
0x2504	0xB923    CBNZ	R3, L___Lib_Sprintf__doprntf346
L___Lib_Sprintf__doprntf301:
;__Lib_Sprintf.c, 619 :: 		
0x2506	0xF9BD3010  LDRSH	R3, [SP, #16]
0x250A	0x1C5B    ADDS	R3, R3, #1
0x250C	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 618 :: 		
L___Lib_Sprintf__doprntf347:
L___Lib_Sprintf__doprntf346:
;__Lib_Sprintf.c, 620 :: 		
0x2510	0xF8BD3016  LDRH	R3, [SP, #22]
0x2514	0xF00303C0  AND	R3, R3, #192
0x2518	0xB2DD    UXTB	R5, R3
0x251A	0xE04A    B	L___Lib_Sprintf__doprntf217
;__Lib_Sprintf.c, 621 :: 		
L___Lib_Sprintf__doprntf219:
;__Lib_Sprintf.c, 622 :: 		
L___Lib_Sprintf__doprntf220:
;__Lib_Sprintf.c, 623 :: 		
0x251C	0x2301    MOVS	R3, #1
0x251E	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x2522	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf221:
; pb start address is: 28 (R7)
0x2524	0xF89D3012  LDRB	R3, [SP, #18]
0x2528	0x2B0A    CMP	R3, #10
0x252A	0xD00F    BEQ	L___Lib_Sprintf__doprntf222
;__Lib_Sprintf.c, 624 :: 		
0x252C	0xF89D3012  LDRB	R3, [SP, #18]
0x2530	0x009C    LSLS	R4, R3, #2
0x2532	0x4BF8    LDR	R3, [PC, #992]
0x2534	0x191B    ADDS	R3, R3, R4
0x2536	0x681C    LDR	R4, [R3, #0]
0x2538	0x9B08    LDR	R3, [SP, #32]
0x253A	0x42A3    CMP	R3, R4
0x253C	0xD200    BCS	L___Lib_Sprintf__doprntf224
;__Lib_Sprintf.c, 625 :: 		
0x253E	0xE005    B	L___Lib_Sprintf__doprntf222
L___Lib_Sprintf__doprntf224:
;__Lib_Sprintf.c, 623 :: 		
0x2540	0xF89D3012  LDRB	R3, [SP, #18]
0x2544	0x1C5B    ADDS	R3, R3, #1
0x2546	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 625 :: 		
0x254A	0xE7EB    B	L___Lib_Sprintf__doprntf221
L___Lib_Sprintf__doprntf222:
;__Lib_Sprintf.c, 626 :: 		
; pb end address is: 28 (R7)
0x254C	0xE03A    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 628 :: 		
L___Lib_Sprintf__doprntf225:
;__Lib_Sprintf.c, 629 :: 		
; pb start address is: 48 (R12)
0x254E	0x2301    MOVS	R3, #1
0x2550	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x2554	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf226:
; pb start address is: 28 (R7)
0x2556	0xF89D3012  LDRB	R3, [SP, #18]
0x255A	0x2B08    CMP	R3, #8
0x255C	0xD00F    BEQ	L___Lib_Sprintf__doprntf227
;__Lib_Sprintf.c, 630 :: 		
0x255E	0xF89D3012  LDRB	R3, [SP, #18]
0x2562	0x009C    LSLS	R4, R3, #2
0x2564	0x4BEC    LDR	R3, [PC, #944]
0x2566	0x191B    ADDS	R3, R3, R4
0x2568	0x681C    LDR	R4, [R3, #0]
0x256A	0x9B08    LDR	R3, [SP, #32]
0x256C	0x42A3    CMP	R3, R4
0x256E	0xD200    BCS	L___Lib_Sprintf__doprntf229
;__Lib_Sprintf.c, 631 :: 		
0x2570	0xE005    B	L___Lib_Sprintf__doprntf227
L___Lib_Sprintf__doprntf229:
;__Lib_Sprintf.c, 629 :: 		
0x2572	0xF89D3012  LDRB	R3, [SP, #18]
0x2576	0x1C5B    ADDS	R3, R3, #1
0x2578	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 631 :: 		
0x257C	0xE7EB    B	L___Lib_Sprintf__doprntf226
L___Lib_Sprintf__doprntf227:
;__Lib_Sprintf.c, 632 :: 		
; pb end address is: 28 (R7)
0x257E	0xE021    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 634 :: 		
L___Lib_Sprintf__doprntf230:
;__Lib_Sprintf.c, 635 :: 		
; pb start address is: 48 (R12)
0x2580	0x2301    MOVS	R3, #1
0x2582	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x2586	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf231:
; pb start address is: 28 (R7)
0x2588	0xF89D3012  LDRB	R3, [SP, #18]
0x258C	0x2B0C    CMP	R3, #12
0x258E	0xD00F    BEQ	L___Lib_Sprintf__doprntf232
;__Lib_Sprintf.c, 636 :: 		
0x2590	0xF89D3012  LDRB	R3, [SP, #18]
0x2594	0x009C    LSLS	R4, R3, #2
0x2596	0x4BE1    LDR	R3, [PC, #900]
0x2598	0x191B    ADDS	R3, R3, R4
0x259A	0x681C    LDR	R4, [R3, #0]
0x259C	0x9B08    LDR	R3, [SP, #32]
0x259E	0x42A3    CMP	R3, R4
0x25A0	0xD200    BCS	L___Lib_Sprintf__doprntf234
;__Lib_Sprintf.c, 637 :: 		
0x25A2	0xE005    B	L___Lib_Sprintf__doprntf232
L___Lib_Sprintf__doprntf234:
;__Lib_Sprintf.c, 635 :: 		
0x25A4	0xF89D3012  LDRB	R3, [SP, #18]
0x25A8	0x1C5B    ADDS	R3, R3, #1
0x25AA	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 637 :: 		
0x25AE	0xE7EB    B	L___Lib_Sprintf__doprntf231
L___Lib_Sprintf__doprntf232:
;__Lib_Sprintf.c, 638 :: 		
; pb end address is: 28 (R7)
0x25B0	0xE008    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 639 :: 		
L___Lib_Sprintf__doprntf217:
; pb start address is: 48 (R12)
0x25B2	0x2D00    CMP	R5, #0
0x25B4	0xD0B2    BEQ	L___Lib_Sprintf__doprntf219
0x25B6	0x2DC0    CMP	R5, #192
0x25B8	0xD0B0    BEQ	L___Lib_Sprintf__doprntf220
0x25BA	0x2D80    CMP	R5, #128
0x25BC	0xD0C7    BEQ	L___Lib_Sprintf__doprntf225
0x25BE	0x2D40    CMP	R5, #64
0x25C0	0xD0DE    BEQ	L___Lib_Sprintf__doprntf230
; pb end address is: 48 (R12)
0x25C2	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf218:
;__Lib_Sprintf.c, 640 :: 		
; pb start address is: 28 (R7)
0x25C4	0xF9BD4010  LDRSH	R4, [SP, #16]
0x25C8	0xF89D3012  LDRB	R3, [SP, #18]
0x25CC	0x42A3    CMP	R3, R4
0x25CE	0xDA04    BGE	L___Lib_Sprintf__doprntf235
;__Lib_Sprintf.c, 641 :: 		
0x25D0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x25D4	0xF88D3012  STRB	R3, [SP, #18]
0x25D8	0xE009    B	L___Lib_Sprintf__doprntf236
L___Lib_Sprintf__doprntf235:
;__Lib_Sprintf.c, 643 :: 		
0x25DA	0xF89D4012  LDRB	R4, [SP, #18]
0x25DE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x25E2	0x42A3    CMP	R3, R4
0x25E4	0xDA03    BGE	L___Lib_Sprintf__doprntf237
;__Lib_Sprintf.c, 644 :: 		
0x25E6	0xF89D3012  LDRB	R3, [SP, #18]
0x25EA	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf237:
L___Lib_Sprintf__doprntf236:
;__Lib_Sprintf.c, 645 :: 		
0x25EE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x25F2	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf349
0x25F4	0xF8BD3016  LDRH	R3, [SP, #22]
0x25F8	0xF0030303  AND	R3, R3, #3
0x25FC	0xB29B    UXTH	R3, R3
0x25FE	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf348
L___Lib_Sprintf__doprntf300:
;__Lib_Sprintf.c, 646 :: 		
0x2600	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2604	0x1E5B    SUBS	R3, R3, #1
0x2606	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 645 :: 		
L___Lib_Sprintf__doprntf349:
L___Lib_Sprintf__doprntf348:
;__Lib_Sprintf.c, 647 :: 		
0x260A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x260E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2612	0x42A3    CMP	R3, R4
0x2614	0xDD07    BLE	L___Lib_Sprintf__doprntf241
;__Lib_Sprintf.c, 648 :: 		
0x2616	0xF9BD4010  LDRSH	R4, [SP, #16]
0x261A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x261E	0x1B1B    SUB	R3, R3, R4
0x2620	0xF8AD3014  STRH	R3, [SP, #20]
0x2624	0xE003    B	L___Lib_Sprintf__doprntf242
L___Lib_Sprintf__doprntf241:
;__Lib_Sprintf.c, 650 :: 		
0x2626	0x2300    MOVS	R3, #0
0x2628	0xB21B    SXTH	R3, R3
0x262A	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf242:
;__Lib_Sprintf.c, 651 :: 		
0x262E	0xF8BD4016  LDRH	R4, [SP, #22]
0x2632	0xF64003C4  MOVW	R3, #2244
0x2636	0xEA040303  AND	R3, R4, R3, LSL #0
0x263A	0xB29B    UXTH	R3, R3
0x263C	0xF5B36F04  CMP	R3, #2112
0x2640	0xD108    BNE	L___Lib_Sprintf__doprntf243
;__Lib_Sprintf.c, 652 :: 		
0x2642	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2646	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf244
;__Lib_Sprintf.c, 653 :: 		
0x2648	0xF9BD3014  LDRSH	R3, [SP, #20]
0x264C	0x1E5B    SUBS	R3, R3, #1
0x264E	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf244:
;__Lib_Sprintf.c, 654 :: 		
0x2652	0xE015    B	L___Lib_Sprintf__doprntf245
L___Lib_Sprintf__doprntf243:
;__Lib_Sprintf.c, 656 :: 		
0x2654	0xF8BD3016  LDRH	R3, [SP, #22]
0x2658	0xF403630C  AND	R3, R3, #2240
0x265C	0xB29B    UXTH	R3, R3
0x265E	0xF5B36F08  CMP	R3, #2176
0x2662	0xD10D    BNE	L___Lib_Sprintf__doprntf246
;__Lib_Sprintf.c, 657 :: 		
0x2664	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2668	0x2B02    CMP	R3, #2
0x266A	0xDD05    BLE	L___Lib_Sprintf__doprntf247
;__Lib_Sprintf.c, 658 :: 		
0x266C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2670	0x1E9B    SUBS	R3, R3, #2
0x2672	0xF8AD3014  STRH	R3, [SP, #20]
0x2676	0xE003    B	L___Lib_Sprintf__doprntf248
L___Lib_Sprintf__doprntf247:
;__Lib_Sprintf.c, 660 :: 		
0x2678	0x2300    MOVS	R3, #0
0x267A	0xB21B    SXTH	R3, R3
0x267C	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf248:
;__Lib_Sprintf.c, 661 :: 		
L___Lib_Sprintf__doprntf246:
L___Lib_Sprintf__doprntf245:
;__Lib_Sprintf.c, 662 :: 		
0x2680	0xF8BD3016  LDRH	R3, [SP, #22]
0x2684	0xF0030304  AND	R3, R3, #4
0x2688	0xB29B    UXTH	R3, R3
0x268A	0x2B00    CMP	R3, #0
0x268C	0xF0008071  BEQ	L___Lib_Sprintf__doprntf249
;__Lib_Sprintf.c, 663 :: 		
0x2690	0xF8BD3016  LDRH	R3, [SP, #22]
0x2694	0xF0030302  AND	R3, R3, #2
0x2698	0xB29B    UXTH	R3, R3
0x269A	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf250
;__Lib_Sprintf.c, 664 :: 		
0x269C	0xF8BD3016  LDRH	R3, [SP, #22]
0x26A0	0xF0030301  AND	R3, R3, #1
0x26A4	0xB29B    UXTH	R3, R3
0x26A6	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf251
0x26A8	0x232D    MOVS	R3, #45
0x26AA	0xF88D300C  STRB	R3, [SP, #12]
0x26AE	0xE002    B	L___Lib_Sprintf__doprntf252
L___Lib_Sprintf__doprntf251:
0x26B0	0x232B    MOVS	R3, #43
0x26B2	0xF88D300C  STRB	R3, [SP, #12]
L___Lib_Sprintf__doprntf252:
0x26B6	0xF89D300C  LDRB	R3, [SP, #12]
0x26BA	0x703B    STRB	R3, [R7, #0]
0x26BC	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x26BE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x26C2	0x1C5B    ADDS	R3, R3, #1
0x26C4	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x26C8	0xE039    B	L___Lib_Sprintf__doprntf253
L___Lib_Sprintf__doprntf250:
;__Lib_Sprintf.c, 666 :: 		
; pb start address is: 28 (R7)
0x26CA	0xF8BD3016  LDRH	R3, [SP, #22]
0x26CE	0xF0030301  AND	R3, R3, #1
0x26D2	0xB29B    UXTH	R3, R3
0x26D4	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf254
;__Lib_Sprintf.c, 667 :: 		
0x26D6	0x2320    MOVS	R3, #32
0x26D8	0x703B    STRB	R3, [R7, #0]
0x26DA	0x1C7D    ADDS	R5, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 20 (R5)
0x26DC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x26E0	0x1C5B    ADDS	R3, R3, #1
0x26E2	0xF8AD3028  STRH	R3, [SP, #40]
0x26E6	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
0x26E8	0xE028    B	L___Lib_Sprintf__doprntf255
L___Lib_Sprintf__doprntf254:
;__Lib_Sprintf.c, 669 :: 		
; pb start address is: 28 (R7)
0x26EA	0xF8BD3016  LDRH	R3, [SP, #22]
0x26EE	0xF403630C  AND	R3, R3, #2240
0x26F2	0xB29B    UXTH	R3, R3
0x26F4	0xF5B36F08  CMP	R3, #2176
0x26F8	0xD11E    BNE	L___Lib_Sprintf__doprntf372
;__Lib_Sprintf.c, 670 :: 		
0x26FA	0x2330    MOVS	R3, #48
0x26FC	0x703B    STRB	R3, [R7, #0]
0x26FE	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x2700	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2704	0x1C5B    ADDS	R3, R3, #1
0x2706	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 671 :: 		
0x270A	0xF8BD3016  LDRH	R3, [SP, #22]
0x270E	0xF0030320  AND	R3, R3, #32
0x2712	0xB29B    UXTH	R3, R3
0x2714	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf257
0x2716	0x2358    MOVS	R3, #88
0x2718	0xF88D300D  STRB	R3, [SP, #13]
0x271C	0xE002    B	L___Lib_Sprintf__doprntf258
L___Lib_Sprintf__doprntf257:
0x271E	0x2378    MOVS	R3, #120
0x2720	0xF88D300D  STRB	R3, [SP, #13]
L___Lib_Sprintf__doprntf258:
0x2724	0xF89D300D  LDRB	R3, [SP, #13]
0x2728	0x7003    STRB	R3, [R0, #0]
0x272A	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x272C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2730	0x1C5B    ADDS	R3, R3, #1
0x2732	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 672 :: 		
0x2736	0xE000    B	L___Lib_Sprintf__doprntf256
L___Lib_Sprintf__doprntf372:
;__Lib_Sprintf.c, 669 :: 		
0x2738	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
L___Lib_Sprintf__doprntf256:
; pb start address is: 20 (R5)
0x273A	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf255:
; pb start address is: 12 (R3)
0x273C	0x4618    MOV	R0, R3
; pb end address is: 12 (R3)
L___Lib_Sprintf__doprntf253:
;__Lib_Sprintf.c, 673 :: 		
; pb start address is: 0 (R0)
0x273E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2742	0xB1A3    CBZ	R3, L___Lib_Sprintf__doprntf374
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 674 :: 		
0x2744	0xE000    B	L___Lib_Sprintf__doprntf260
L___Lib_Sprintf__doprntf373:
;__Lib_Sprintf.c, 676 :: 		
0x2746	0x4658    MOV	R0, R11
;__Lib_Sprintf.c, 674 :: 		
L___Lib_Sprintf__doprntf260:
;__Lib_Sprintf.c, 675 :: 		
; pb start address is: 44 (R11)
; pb start address is: 0 (R0)
0x2748	0x2330    MOVS	R3, #48
0x274A	0x7003    STRB	R3, [R0, #0]
0x274C	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 44 (R11)
0x274E	0x469B    MOV	R11, R3
; pb end address is: 44 (R11)
0x2750	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2754	0x1C5B    ADDS	R3, R3, #1
0x2756	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 676 :: 		
0x275A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x275E	0x1E5B    SUBS	R3, R3, #1
0x2760	0xB21B    SXTH	R3, R3
0x2762	0xF8AD3014  STRH	R3, [SP, #20]
0x2766	0x2B00    CMP	R3, #0
0x2768	0xD1ED    BNE	L___Lib_Sprintf__doprntf373
; pb end address is: 44 (R11)
0x276A	0x465C    MOV	R4, R11
0x276C	0xE000    B	L___Lib_Sprintf__doprntf259
L___Lib_Sprintf__doprntf374:
;__Lib_Sprintf.c, 673 :: 		
0x276E	0x4604    MOV	R4, R0
;__Lib_Sprintf.c, 676 :: 		
L___Lib_Sprintf__doprntf259:
;__Lib_Sprintf.c, 677 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
0x2770	0xE089    B	L___Lib_Sprintf__doprntf263
L___Lib_Sprintf__doprntf249:
;__Lib_Sprintf.c, 679 :: 		
; pb start address is: 28 (R7)
0x2772	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2776	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf376
0x2778	0xF8BD3016  LDRH	R3, [SP, #22]
0x277C	0xF0030308  AND	R3, R3, #8
0x2780	0xB29B    UXTH	R3, R3
0x2782	0xB9AB    CBNZ	R3, L___Lib_Sprintf__doprntf377
L___Lib_Sprintf__doprntf299:
;__Lib_Sprintf.c, 680 :: 		
0x2784	0x4638    MOV	R0, R7
0x2786	0xE7FF    B	L___Lib_Sprintf__doprntf267
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf375:
;__Lib_Sprintf.c, 682 :: 		
;__Lib_Sprintf.c, 680 :: 		
L___Lib_Sprintf__doprntf267:
;__Lib_Sprintf.c, 681 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x2788	0x2320    MOVS	R3, #32
0x278A	0x7003    STRB	R3, [R0, #0]
0x278C	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x278E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2792	0x1C5B    ADDS	R3, R3, #1
0x2794	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 682 :: 		
0x2798	0xF9BD3014  LDRSH	R3, [SP, #20]
0x279C	0x1E5B    SUBS	R3, R3, #1
0x279E	0xB21B    SXTH	R3, R3
0x27A0	0xF8AD3014  STRH	R3, [SP, #20]
0x27A4	0x2B00    CMP	R3, #0
0x27A6	0xD1EF    BNE	L___Lib_Sprintf__doprntf375
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 679 :: 		
0x27A8	0xE000    B	L___Lib_Sprintf__doprntf351
L___Lib_Sprintf__doprntf376:
0x27AA	0x4638    MOV	R0, R7
L___Lib_Sprintf__doprntf351:
; pb start address is: 0 (R0)
0x27AC	0x4607    MOV	R7, R0
; pb end address is: 0 (R0)
0x27AE	0xE7FF    B	L___Lib_Sprintf__doprntf350
L___Lib_Sprintf__doprntf377:
L___Lib_Sprintf__doprntf350:
;__Lib_Sprintf.c, 683 :: 		
; pb start address is: 28 (R7)
0x27B0	0xF8BD3016  LDRH	R3, [SP, #22]
0x27B4	0xF0030302  AND	R3, R3, #2
0x27B8	0xB29B    UXTH	R3, R3
0x27BA	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf270
;__Lib_Sprintf.c, 684 :: 		
0x27BC	0xF8BD3016  LDRH	R3, [SP, #22]
0x27C0	0xF0030301  AND	R3, R3, #1
0x27C4	0xB29B    UXTH	R3, R3
0x27C6	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf271
0x27C8	0x232D    MOVS	R3, #45
0x27CA	0xF88D300E  STRB	R3, [SP, #14]
0x27CE	0xE002    B	L___Lib_Sprintf__doprntf272
L___Lib_Sprintf__doprntf271:
0x27D0	0x232B    MOVS	R3, #43
0x27D2	0xF88D300E  STRB	R3, [SP, #14]
L___Lib_Sprintf__doprntf272:
0x27D6	0xF89D300E  LDRB	R3, [SP, #14]
0x27DA	0x703B    STRB	R3, [R7, #0]
0x27DC	0x1C7F    ADDS	R7, R7, #1
0x27DE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x27E2	0x1C5B    ADDS	R3, R3, #1
0x27E4	0xF8AD3028  STRH	R3, [SP, #40]
0x27E8	0x4638    MOV	R0, R7
0x27EA	0xE010    B	L___Lib_Sprintf__doprntf273
L___Lib_Sprintf__doprntf270:
;__Lib_Sprintf.c, 686 :: 		
0x27EC	0xF8BD3016  LDRH	R3, [SP, #22]
0x27F0	0xF0030301  AND	R3, R3, #1
0x27F4	0xB29B    UXTH	R3, R3
0x27F6	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf378
;__Lib_Sprintf.c, 687 :: 		
0x27F8	0x2320    MOVS	R3, #32
0x27FA	0x703B    STRB	R3, [R7, #0]
0x27FC	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x27FE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2802	0x1C5B    ADDS	R3, R3, #1
0x2804	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x2808	0x4607    MOV	R7, R0
0x280A	0xE7FF    B	L___Lib_Sprintf__doprntf274
L___Lib_Sprintf__doprntf378:
;__Lib_Sprintf.c, 686 :: 		
;__Lib_Sprintf.c, 687 :: 		
L___Lib_Sprintf__doprntf274:
; pb start address is: 28 (R7)
0x280C	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf273:
;__Lib_Sprintf.c, 688 :: 		
; pb start address is: 0 (R0)
0x280E	0xF8BD3016  LDRH	R3, [SP, #22]
0x2812	0xF403630C  AND	R3, R3, #2240
0x2816	0xB29B    UXTH	R3, R3
0x2818	0xF5B36F04  CMP	R3, #2112
0x281C	0xD109    BNE	L___Lib_Sprintf__doprntf275
;__Lib_Sprintf.c, 689 :: 		
0x281E	0x2330    MOVS	R3, #48
0x2820	0x7003    STRB	R3, [R0, #0]
0x2822	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x2824	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2828	0x1C5B    ADDS	R3, R3, #1
0x282A	0xF8AD3028  STRH	R3, [SP, #40]
0x282E	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
0x2830	0xE029    B	L___Lib_Sprintf__doprntf276
L___Lib_Sprintf__doprntf275:
;__Lib_Sprintf.c, 691 :: 		
; pb start address is: 0 (R0)
0x2832	0xF8BD3016  LDRH	R3, [SP, #22]
0x2836	0xF403630C  AND	R3, R3, #2240
0x283A	0xB29B    UXTH	R3, R3
0x283C	0xF5B36F08  CMP	R3, #2176
0x2840	0xD11F    BNE	L___Lib_Sprintf__doprntf379
;__Lib_Sprintf.c, 692 :: 		
0x2842	0x2330    MOVS	R3, #48
0x2844	0x7003    STRB	R3, [R0, #0]
0x2846	0x1C40    ADDS	R0, R0, #1
0x2848	0xF9BD3028  LDRSH	R3, [SP, #40]
0x284C	0x1C5B    ADDS	R3, R3, #1
0x284E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 693 :: 		
0x2852	0xF8BD3016  LDRH	R3, [SP, #22]
0x2856	0xF0030320  AND	R3, R3, #32
0x285A	0xB29B    UXTH	R3, R3
0x285C	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf278
0x285E	0x2358    MOVS	R3, #88
0x2860	0xF88D300F  STRB	R3, [SP, #15]
0x2864	0xE002    B	L___Lib_Sprintf__doprntf279
L___Lib_Sprintf__doprntf278:
0x2866	0x2378    MOVS	R3, #120
0x2868	0xF88D300F  STRB	R3, [SP, #15]
L___Lib_Sprintf__doprntf279:
0x286C	0xF89D300F  LDRB	R3, [SP, #15]
0x2870	0x7003    STRB	R3, [R0, #0]
0x2872	0x1C40    ADDS	R0, R0, #1
0x2874	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2878	0x1C5B    ADDS	R3, R3, #1
0x287A	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x287E	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
0x2880	0xE000    B	L___Lib_Sprintf__doprntf277
L___Lib_Sprintf__doprntf379:
;__Lib_Sprintf.c, 691 :: 		
0x2882	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
L___Lib_Sprintf__doprntf277:
; pb start address is: 20 (R5)
0x2884	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf276:
;__Lib_Sprintf.c, 695 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf263:
;__Lib_Sprintf.c, 696 :: 		
; pb start address is: 16 (R4)
0x2886	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf280:
; pb start address is: 4 (R1)
0x2888	0xF89D4012  LDRB	R4, [SP, #18]
0x288C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2890	0x42A3    CMP	R3, R4
0x2892	0xDD0A    BLE	L___Lib_Sprintf__doprntf281
;__Lib_Sprintf.c, 697 :: 		
0x2894	0x2330    MOVS	R3, #48
0x2896	0x700B    STRB	R3, [R1, #0]
0x2898	0x1C4B    ADDS	R3, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 16 (R4)
0x289A	0x461C    MOV	R4, R3
0x289C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x28A0	0x1C5B    ADDS	R3, R3, #1
0x28A2	0xF8AD3028  STRH	R3, [SP, #40]
0x28A6	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
0x28A8	0xE7EE    B	L___Lib_Sprintf__doprntf280
L___Lib_Sprintf__doprntf281:
;__Lib_Sprintf.c, 698 :: 		
; pb start address is: 4 (R1)
L___Lib_Sprintf__doprntf282:
; pb end address is: 4 (R1)
; pb start address is: 4 (R1)
0x28AA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x28AE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x28B2	0x1E5B    SUBS	R3, R3, #1
0x28B4	0xF8AD3010  STRH	R3, [SP, #16]
0x28B8	0x2C00    CMP	R4, #0
0x28BA	0xF000806A  BEQ	L___Lib_Sprintf__doprntf283
;__Lib_Sprintf.c, 699 :: 		
0x28BE	0xF8BD3016  LDRH	R3, [SP, #22]
0x28C2	0xF00303C0  AND	R3, R3, #192
0x28C6	0xB2DE    UXTB	R6, R3
0x28C8	0xE050    B	L___Lib_Sprintf__doprntf284
;__Lib_Sprintf.c, 700 :: 		
L___Lib_Sprintf__doprntf286:
;__Lib_Sprintf.c, 701 :: 		
L___Lib_Sprintf__doprntf287:
;__Lib_Sprintf.c, 702 :: 		
0x28CA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x28CE	0x009C    LSLS	R4, R3, #2
0x28D0	0x4B10    LDR	R3, [PC, #64]
0x28D2	0x191B    ADDS	R3, R3, R4
0x28D4	0x681C    LDR	R4, [R3, #0]
0x28D6	0x9B08    LDR	R3, [SP, #32]
0x28D8	0xFBB3F5F4  UDIV	R5, R3, R4
0x28DC	0x240A    MOVS	R4, #10
0x28DE	0xFBB5F3F4  UDIV	R3, R5, R4
0x28E2	0xFB045313  MLS	R3, R4, R3, R5
0x28E6	0x3330    ADDS	R3, #48
0x28E8	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 703 :: 		
0x28EC	0xE046    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 705 :: 		
L___Lib_Sprintf__doprntf288:
;__Lib_Sprintf.c, 706 :: 		
0x28EE	0xF8BD3016  LDRH	R3, [SP, #22]
0x28F2	0xF0030320  AND	R3, R3, #32
0x28F6	0xB29B    UXTH	R3, R3
0x28F8	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf289
;__Lib_Sprintf.c, 707 :: 		
0x28FA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x28FE	0x009C    LSLS	R4, R3, #2
0x2900	0x4B05    LDR	R3, [PC, #20]
0x2902	0x191B    ADDS	R3, R3, R4
0x2904	0x681C    LDR	R4, [R3, #0]
0x2906	0x9B08    LDR	R3, [SP, #32]
0x2908	0xFBB3F3F4  UDIV	R3, R3, R4
0x290C	0xF003040F  AND	R4, R3, #15
0x2910	0xF000B806  B	#12
0x2914	0x40300000  	__Lib_Sprintf_dpowers+0
0x2918	0x40580000  	__Lib_Sprintf_hexpowers+0
0x291C	0x40000000  	__Lib_Sprintf_octpowers+0
0x2920	0x4B31    LDR	R3, [PC, #196]
0x2922	0x191B    ADDS	R3, R3, R4
0x2924	0x781B    LDRB	R3, [R3, #0]
0x2926	0xF88D3012  STRB	R3, [SP, #18]
0x292A	0xE00F    B	L___Lib_Sprintf__doprntf290
L___Lib_Sprintf__doprntf289:
;__Lib_Sprintf.c, 709 :: 		
0x292C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2930	0x009C    LSLS	R4, R3, #2
0x2932	0x4B2E    LDR	R3, [PC, #184]
0x2934	0x191B    ADDS	R3, R3, R4
0x2936	0x681C    LDR	R4, [R3, #0]
0x2938	0x9B08    LDR	R3, [SP, #32]
0x293A	0xFBB3F3F4  UDIV	R3, R3, R4
0x293E	0xF003040F  AND	R4, R3, #15
0x2942	0x4B2B    LDR	R3, [PC, #172]
0x2944	0x191B    ADDS	R3, R3, R4
0x2946	0x781B    LDRB	R3, [R3, #0]
0x2948	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf290:
;__Lib_Sprintf.c, 710 :: 		
0x294C	0xE016    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 712 :: 		
L___Lib_Sprintf__doprntf291:
;__Lib_Sprintf.c, 713 :: 		
0x294E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2952	0x009C    LSLS	R4, R3, #2
0x2954	0x4B27    LDR	R3, [PC, #156]
0x2956	0x191B    ADDS	R3, R3, R4
0x2958	0x681C    LDR	R4, [R3, #0]
0x295A	0x9B08    LDR	R3, [SP, #32]
0x295C	0xFBB3F3F4  UDIV	R3, R3, R4
0x2960	0xF0030307  AND	R3, R3, #7
0x2964	0x3330    ADDS	R3, #48
0x2966	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 714 :: 		
0x296A	0xE007    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 715 :: 		
L___Lib_Sprintf__doprntf284:
0x296C	0x2E00    CMP	R6, #0
0x296E	0xD0AC    BEQ	L___Lib_Sprintf__doprntf286
0x2970	0x2EC0    CMP	R6, #192
0x2972	0xD0AA    BEQ	L___Lib_Sprintf__doprntf287
0x2974	0x2E80    CMP	R6, #128
0x2976	0xD0BA    BEQ	L___Lib_Sprintf__doprntf288
0x2978	0x2E40    CMP	R6, #64
0x297A	0xD0E8    BEQ	L___Lib_Sprintf__doprntf291
L___Lib_Sprintf__doprntf285:
;__Lib_Sprintf.c, 716 :: 		
0x297C	0xF89D3012  LDRB	R3, [SP, #18]
0x2980	0x700B    STRB	R3, [R1, #0]
0x2982	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x2984	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2988	0x1C5B    ADDS	R3, R3, #1
0x298A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 717 :: 		
0x298E	0x4601    MOV	R1, R0
; pb end address is: 0 (R0)
0x2990	0xE78B    B	L___Lib_Sprintf__doprntf282
L___Lib_Sprintf__doprntf283:
;__Lib_Sprintf.c, 718 :: 		
; pb start address is: 4 (R1)
0x2992	0xF8BD3016  LDRH	R3, [SP, #22]
0x2996	0xF0030308  AND	R3, R3, #8
0x299A	0xB29B    UXTH	R3, R3
0x299C	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf381
0x299E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x29A2	0x2B00    CMP	R3, #0
0x29A4	0xDD16    BLE	L___Lib_Sprintf__doprntf382
L___Lib_Sprintf__doprntf298:
;__Lib_Sprintf.c, 719 :: 		
0x29A6	0x4608    MOV	R0, R1
0x29A8	0xE7FF    B	L___Lib_Sprintf__doprntf295
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf380:
;__Lib_Sprintf.c, 721 :: 		
;__Lib_Sprintf.c, 719 :: 		
L___Lib_Sprintf__doprntf295:
;__Lib_Sprintf.c, 720 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x29AA	0x2320    MOVS	R3, #32
0x29AC	0x7003    STRB	R3, [R0, #0]
0x29AE	0x1C43    ADDS	R3, R0, #1
0x29B0	0x4618    MOV	R0, R3
; pb end address is: 0 (R0)
0x29B2	0xF9BD3028  LDRSH	R3, [SP, #40]
0x29B6	0x1C5B    ADDS	R3, R3, #1
0x29B8	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 721 :: 		
0x29BC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x29C0	0x1E5B    SUBS	R3, R3, #1
0x29C2	0xB21B    SXTH	R3, R3
0x29C4	0xF8AD3014  STRH	R3, [SP, #20]
0x29C8	0x2B00    CMP	R3, #0
0x29CA	0xD1EE    BNE	L___Lib_Sprintf__doprntf380
; pb end address is: 0 (R0)
0x29CC	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 718 :: 		
0x29CE	0xE000    B	L___Lib_Sprintf__doprntf353
L___Lib_Sprintf__doprntf381:
0x29D0	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf353:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x29D2	0xE000    B	L___Lib_Sprintf__doprntf352
L___Lib_Sprintf__doprntf382:
0x29D4	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf352:
;__Lib_Sprintf.c, 722 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x29D6	0xF7FEBDA5  B	L___Lib_Sprintf__doprntf10
L___Lib_Sprintf__doprntf11:
;__Lib_Sprintf.c, 723 :: 		
0x29DA	0xF9BD0028  LDRSH	R0, [SP, #40]
;__Lib_Sprintf.c, 725 :: 		
L_end__doprntf:
0x29DE	0xF8DDE000  LDR	LR, [SP, #0]
0x29E2	0xB00F    ADD	SP, SP, #60
0x29E4	0x4770    BX	LR
0x29E6	0xBF00    NOP
0x29E8	0x409C0000  	__Lib_Sprintf_hexb+0
0x29EC	0x40580000  	__Lib_Sprintf_hexpowers+0
0x29F0	0x408B0000  	__Lib_Sprintf_hexs+0
0x29F4	0x40000000  	__Lib_Sprintf_octpowers+0
; end of __Lib_Sprintf__doprntf
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x08C0	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x08C2	0x2839    CMP	R0, #57
0x08C4	0xD803    BHI	L_isdigit9
0x08C6	0x2830    CMP	R0, #48
0x08C8	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x08CA	0x2101    MOVS	R1, #1
0x08CC	0xE000    B	L_isdigit8
L_isdigit9:
0x08CE	0x2100    MOVS	R1, #0
L_isdigit8:
0x08D0	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x08D2	0xB001    ADD	SP, SP, #4
0x08D4	0x4770    BX	LR
; end of _isdigit
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x1330	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x1332	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x1334	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x1336	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x1338	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x133A	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x133E	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x1342	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x1344	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x1346	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x1348	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x134A	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x134C	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x134E	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x1350	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x1352	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x1354	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x1356	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x135A	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x135E	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x1360	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x1362	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x1366	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x136A	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x136C	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x136E	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x1372	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x1376	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x1378	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x137A	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x137C	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x137E	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x1380	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x1382	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x1384	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x1386	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x1388	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x138A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x138C	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x138E	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x1390	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x1394	0xB001    ADD	SP, SP, #4
0x1396	0x4770    BX	LR
; end of __Compare_FP
__Lib_Sprintf_scale:
;__Lib_Sprintf.c, 145 :: 		
; scl start address is: 0 (R0)
0x11B4	0xB081    SUB	SP, SP, #4
0x11B6	0xF8CDE000  STR	LR, [SP, #0]
0x11BA	0xFA4FF880  SXTB	R8, R0
; scl end address is: 0 (R0)
; scl start address is: 32 (R8)
;__Lib_Sprintf.c, 146 :: 		
0x11BE	0xF1B80F00  CMP	R8, #0
0x11C2	0xDA58    BGE	L___Lib_Sprintf_scale3
;__Lib_Sprintf.c, 147 :: 		
0x11C4	0xF1C80100  RSB	R1, R8, #0
0x11C8	0xFA4FF881  SXTB	R8, R1
;__Lib_Sprintf.c, 148 :: 		
0x11CC	0xB249    SXTB	R1, R1
0x11CE	0x296E    CMP	R1, #110
0x11D0	0xDB2D    BLT	L___Lib_Sprintf_scale4
;__Lib_Sprintf.c, 149 :: 		
0x11D2	0x2164    MOVS	R1, #100
0x11D4	0xB249    SXTB	R1, R1
0x11D6	0xFB98F1F1  SDIV	R1, R8, R1
0x11DA	0xB249    SXTB	R1, R1
0x11DC	0x3112    ADDS	R1, #18
0x11DE	0xB209    SXTH	R1, R1
0x11E0	0x008A    LSLS	R2, R1, #2
0x11E2	0x4951    LDR	R1, [PC, #324]
0x11E4	0x1889    ADDS	R1, R1, R2
0x11E6	0x680B    LDR	R3, [R1, #0]
0x11E8	0x2164    MOVS	R1, #100
0x11EA	0xB249    SXTB	R1, R1
0x11EC	0xFB98F2F1  SDIV	R2, R8, R1
0x11F0	0xFB018212  MLS	R2, R1, R2, R8
0x11F4	0xB252    SXTB	R2, R2
0x11F6	0x210A    MOVS	R1, #10
0x11F8	0xB249    SXTB	R1, R1
0x11FA	0xFB92F1F1  SDIV	R1, R2, R1
0x11FE	0xB249    SXTB	R1, R1
0x1200	0x3109    ADDS	R1, #9
0x1202	0xB209    SXTH	R1, R1
0x1204	0x008A    LSLS	R2, R1, #2
0x1206	0x4948    LDR	R1, [PC, #288]
0x1208	0x1889    ADDS	R1, R1, R2
0x120A	0x6808    LDR	R0, [R1, #0]
0x120C	0x461A    MOV	R2, R3
0x120E	0xF7FFF943  BL	__Mul_FP+0
0x1212	0x220A    MOVS	R2, #10
0x1214	0xB252    SXTB	R2, R2
0x1216	0xFB98F1F2  SDIV	R1, R8, R2
0x121A	0xFB028111  MLS	R1, R2, R1, R8
0x121E	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1220	0x008A    LSLS	R2, R1, #2
0x1222	0x4941    LDR	R1, [PC, #260]
0x1224	0x1889    ADDS	R1, R1, R2
0x1226	0x680A    LDR	R2, [R1, #0]
0x1228	0xF7FFF936  BL	__Mul_FP+0
0x122C	0xE077    B	L_end_scale
L___Lib_Sprintf_scale4:
;__Lib_Sprintf.c, 151 :: 		
; scl start address is: 32 (R8)
0x122E	0xF1B80F0A  CMP	R8, #10
0x1232	0xDD19    BLE	L___Lib_Sprintf_scale6
;__Lib_Sprintf.c, 152 :: 		
0x1234	0x210A    MOVS	R1, #10
0x1236	0xB249    SXTB	R1, R1
0x1238	0xFB98F1F1  SDIV	R1, R8, R1
0x123C	0xB249    SXTB	R1, R1
0x123E	0x3109    ADDS	R1, #9
0x1240	0xB209    SXTH	R1, R1
0x1242	0x008A    LSLS	R2, R1, #2
0x1244	0x4938    LDR	R1, [PC, #224]
0x1246	0x1889    ADDS	R1, R1, R2
0x1248	0x680B    LDR	R3, [R1, #0]
0x124A	0x220A    MOVS	R2, #10
0x124C	0xB252    SXTB	R2, R2
0x124E	0xFB98F1F2  SDIV	R1, R8, R2
0x1252	0xFB028111  MLS	R1, R2, R1, R8
0x1256	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1258	0x008A    LSLS	R2, R1, #2
0x125A	0x4933    LDR	R1, [PC, #204]
0x125C	0x1889    ADDS	R1, R1, R2
0x125E	0x6808    LDR	R0, [R1, #0]
0x1260	0x461A    MOV	R2, R3
0x1262	0xF7FFF919  BL	__Mul_FP+0
0x1266	0xE05A    B	L_end_scale
L___Lib_Sprintf_scale6:
;__Lib_Sprintf.c, 153 :: 		
; scl start address is: 32 (R8)
0x1268	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x126C	0x492E    LDR	R1, [PC, #184]
0x126E	0x1889    ADDS	R1, R1, R2
0x1270	0x6809    LDR	R1, [R1, #0]
0x1272	0x4608    MOV	R0, R1
0x1274	0xE053    B	L_end_scale
;__Lib_Sprintf.c, 154 :: 		
L___Lib_Sprintf_scale3:
;__Lib_Sprintf.c, 155 :: 		
; scl start address is: 32 (R8)
0x1276	0xF1B80F6E  CMP	R8, #110
0x127A	0xDB2D    BLT	L___Lib_Sprintf_scale7
;__Lib_Sprintf.c, 156 :: 		
0x127C	0x2164    MOVS	R1, #100
0x127E	0xB249    SXTB	R1, R1
0x1280	0xFB98F1F1  SDIV	R1, R8, R1
0x1284	0xB249    SXTB	R1, R1
0x1286	0x3112    ADDS	R1, #18
0x1288	0xB209    SXTH	R1, R1
0x128A	0x008A    LSLS	R2, R1, #2
0x128C	0x4927    LDR	R1, [PC, #156]
0x128E	0x1889    ADDS	R1, R1, R2
0x1290	0x680B    LDR	R3, [R1, #0]
0x1292	0x2164    MOVS	R1, #100
0x1294	0xB249    SXTB	R1, R1
0x1296	0xFB98F2F1  SDIV	R2, R8, R1
0x129A	0xFB018212  MLS	R2, R1, R2, R8
0x129E	0xB252    SXTB	R2, R2
0x12A0	0x210A    MOVS	R1, #10
0x12A2	0xB249    SXTB	R1, R1
0x12A4	0xFB92F1F1  SDIV	R1, R2, R1
0x12A8	0xB249    SXTB	R1, R1
0x12AA	0x3109    ADDS	R1, #9
0x12AC	0xB209    SXTH	R1, R1
0x12AE	0x008A    LSLS	R2, R1, #2
0x12B0	0x491E    LDR	R1, [PC, #120]
0x12B2	0x1889    ADDS	R1, R1, R2
0x12B4	0x6808    LDR	R0, [R1, #0]
0x12B6	0x461A    MOV	R2, R3
0x12B8	0xF7FFF8EE  BL	__Mul_FP+0
0x12BC	0x220A    MOVS	R2, #10
0x12BE	0xB252    SXTB	R2, R2
0x12C0	0xFB98F1F2  SDIV	R1, R8, R2
0x12C4	0xFB028111  MLS	R1, R2, R1, R8
0x12C8	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x12CA	0x008A    LSLS	R2, R1, #2
0x12CC	0x4917    LDR	R1, [PC, #92]
0x12CE	0x1889    ADDS	R1, R1, R2
0x12D0	0x680A    LDR	R2, [R1, #0]
0x12D2	0xF7FFF8E1  BL	__Mul_FP+0
0x12D6	0xE022    B	L_end_scale
L___Lib_Sprintf_scale7:
;__Lib_Sprintf.c, 158 :: 		
; scl start address is: 32 (R8)
0x12D8	0xF1B80F0A  CMP	R8, #10
0x12DC	0xDD19    BLE	L___Lib_Sprintf_scale9
;__Lib_Sprintf.c, 159 :: 		
0x12DE	0x210A    MOVS	R1, #10
0x12E0	0xB249    SXTB	R1, R1
0x12E2	0xFB98F1F1  SDIV	R1, R8, R1
0x12E6	0xB249    SXTB	R1, R1
0x12E8	0x3109    ADDS	R1, #9
0x12EA	0xB209    SXTH	R1, R1
0x12EC	0x008A    LSLS	R2, R1, #2
0x12EE	0x490F    LDR	R1, [PC, #60]
0x12F0	0x1889    ADDS	R1, R1, R2
0x12F2	0x680B    LDR	R3, [R1, #0]
0x12F4	0x220A    MOVS	R2, #10
0x12F6	0xB252    SXTB	R2, R2
0x12F8	0xFB98F1F2  SDIV	R1, R8, R2
0x12FC	0xFB028111  MLS	R1, R2, R1, R8
0x1300	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1302	0x008A    LSLS	R2, R1, #2
0x1304	0x4909    LDR	R1, [PC, #36]
0x1306	0x1889    ADDS	R1, R1, R2
0x1308	0x6808    LDR	R0, [R1, #0]
0x130A	0x461A    MOV	R2, R3
0x130C	0xF7FFF8C4  BL	__Mul_FP+0
0x1310	0xE005    B	L_end_scale
L___Lib_Sprintf_scale9:
;__Lib_Sprintf.c, 160 :: 		
; scl start address is: 32 (R8)
0x1312	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x1316	0x4905    LDR	R1, [PC, #20]
0x1318	0x1889    ADDS	R1, R1, R2
0x131A	0x6809    LDR	R1, [R1, #0]
0x131C	0x4608    MOV	R0, R1
;__Lib_Sprintf.c, 161 :: 		
L_end_scale:
0x131E	0xF8DDE000  LDR	LR, [SP, #0]
0x1322	0xB001    ADD	SP, SP, #4
0x1324	0x4770    BX	LR
0x1326	0xBF00    NOP
0x1328	0x3F980000  	__Lib_Sprintf__npowers_+0
0x132C	0x3FCC0000  	__Lib_Sprintf__powers_+0
; end of __Lib_Sprintf_scale
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x0498	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x049A	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x049C	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x04A0	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x04A2	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x04A6	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x04AA	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x04AE	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x04B2	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x04B4	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x04B6	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x04BA	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x04BE	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x04C0	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x04C2	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x04C4	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x04C8	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x04CC	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x04CE	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x04D0	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x04D4	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x04D8	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x04DA	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x04DC	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x04DE	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x04E0	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x04E4	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x04E6	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x04E8	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x04EA	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x04EC	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x04EE	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x04F0	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x04F2	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x04F4	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x04F6	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x04F8	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x04FC	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x04FE	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x0500	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x0502	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x0506	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x050A	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x050E	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x0510	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x0512	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x0514	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x0516	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x051A	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x051E	0xB001    ADD	SP, SP, #4
0x0520	0x4770    BX	LR
; end of __Mul_FP
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 45 :: 		
0x13E4	0xB081    SUB	SP, SP, #4
0x13E6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 47 :: 		
0x13EA	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 49 :: 		
0x13EC	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 50 :: 		
0x13EE	0xD502    BPL	__me_label_pos
;__Lib_MathDouble.c, 51 :: 		
0x13F0	0xF7FFF8A2  BL	__FloatToSignedIntegral+0
;__Lib_MathDouble.c, 52 :: 		
0x13F4	0xE013    B	__me_endLab
;__Lib_MathDouble.c, 55 :: 		
__me_label_pos:
0x13F6	0xEA4F0140  LSL	R1, R0, #1
;__Lib_MathDouble.c, 56 :: 		
0x13FA	0xEA4F6111  LSR	R1, R1, #24
;__Lib_MathDouble.c, 58 :: 		
0x13FE	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 59 :: 		
0x1400	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 60 :: 		
0x1402	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 62 :: 		
0x1406	0xE00A    BCC	__me_endLab
;__Lib_MathDouble.c, 64 :: 		
0x1408	0xF1D1011F  RSBS	R1, R1, #31
;__Lib_MathDouble.c, 65 :: 		
0x140C	0xD305    BCC	__me_ovfl
;__Lib_MathDouble.c, 67 :: 		
0x140E	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 68 :: 		
0x1412	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 70 :: 		
0x1416	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 73 :: 		
0x1418	0xE001    B	__me_endLab
;__Lib_MathDouble.c, 75 :: 		
__me_ovfl:
0x141A	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 76 :: 		
0x141C	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 78 :: 		
__me_endLab:
;__Lib_MathDouble.c, 79 :: 		
0x141E	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 82 :: 		
L_end__FloatToUnsignedIntegral:
0x1422	0xF8DDE000  LDR	LR, [SP, #0]
0x1426	0xB001    ADD	SP, SP, #4
0x1428	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x0538	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x053A	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x053C	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x0540	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x0544	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x0546	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x0548	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x054C	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x054E	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x0552	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x0554	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x0558	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x055C	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x055E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x0560	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x0562	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x0564	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x0566	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x0568	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x056A	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x056E	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x0570	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x0572	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x0576	0xB001    ADD	SP, SP, #4
0x0578	0x4770    BX	LR
; end of __FloatToSignedIntegral
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x13B8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x13BA	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x13BC	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x13BE	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x13C0	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x13C2	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x13C6	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x13C8	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x13CA	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x13CC	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x13CE	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x13D0	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x13D2	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x13D4	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x13D6	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x13D8	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x13DC	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x13E0	0xB001    ADD	SP, SP, #4
0x13E2	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Sub_FP:
;__Lib_MathDouble.c, 539 :: 		
0x0E44	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 541 :: 		
0x0E46	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 542 :: 		
0x0E4A	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 544 :: 		
0x0E4E	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 545 :: 		
0x0E52	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 546 :: 		
0x0E56	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 547 :: 		
0x0E58	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 549 :: 		
0x0E5A	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 550 :: 		
0x0E5C	0xBF18    IT	NE
;__Lib_MathDouble.c, 551 :: 		
0x0E5E	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 553 :: 		
0x0E62	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 555 :: 		
__me_lab1:
0x0E64	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 557 :: 		
0x0E68	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 559 :: 		
0x0E6A	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 561 :: 		
0x0E6C	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 562 :: 		
0x0E70	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 563 :: 		
0x0E72	0xBF48    IT	MI
;__Lib_MathDouble.c, 564 :: 		
0x0E74	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 566 :: 		
0x0E76	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 567 :: 		
0x0E7A	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 568 :: 		
0x0E7E	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 569 :: 		
0x0E80	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 571 :: 		
0x0E82	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 572 :: 		
0x0E84	0xBF14    ITE	NE
;__Lib_MathDouble.c, 573 :: 		
0x0E86	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 574 :: 		
0x0E8A	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 576 :: 		
0x0E8C	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 578 :: 		
__me_lab2:
0x0E8E	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 580 :: 		
0x0E92	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 581 :: 		
0x0E94	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 583 :: 		
0x0E96	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 584 :: 		
0x0E9A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 585 :: 		
0x0E9C	0xBF48    IT	MI
;__Lib_MathDouble.c, 586 :: 		
0x0E9E	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 588 :: 		
0x0EA0	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 589 :: 		
0x0EA2	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 590 :: 		
0x0EA4	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 591 :: 		
0x0EA6	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 592 :: 		
0x0EA8	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 593 :: 		
0x0EAA	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 594 :: 		
0x0EAC	0xBF48    IT	MI
;__Lib_MathDouble.c, 595 :: 		
0x0EAE	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 597 :: 		
0x0EB0	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 598 :: 		
0x0EB2	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 599 :: 		
0x0EB4	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 600 :: 		
0x0EB8	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 601 :: 		
0x0EBA	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 602 :: 		
0x0EBE	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 603 :: 		
0x0EC0	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 604 :: 		
0x0EC4	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 606 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 607 :: 		
0x0EC8	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 608 :: 		
0x0ECA	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 609 :: 		
0x0ECC	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 611 :: 		
0x0ED0	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 612 :: 		
0x0ED2	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 613 :: 		
0x0ED4	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 614 :: 		
0x0ED6	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 615 :: 		
0x0EDA	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 617 :: 		
__me_loop:
0x0EDE	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 618 :: 		
0x0EE2	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 619 :: 		
0x0EE4	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 621 :: 		
0x0EE6	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 622 :: 		
0x0EEA	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 623 :: 		
0x0EEC	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 624 :: 		
0x0EF0	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 625 :: 		
0x0EF4	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 626 :: 		
0x0EF6	0xBF28    IT	CS
;__Lib_MathDouble.c, 627 :: 		
0x0EF8	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 628 :: 		
0x0EFA	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 629 :: 		
0x0EFE	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 630 :: 		
0x0F02	0xBF08    IT	EQ
;__Lib_MathDouble.c, 631 :: 		
0x0F04	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 633 :: 		
__me_no_round:
;__Lib_MathDouble.c, 634 :: 		
0x0F08	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 635 :: 		
0x0F0A	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 636 :: 		
0x0F0C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 638 :: 		
0x0F10	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 639 :: 		
0x0F12	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 640 :: 		
0x0F14	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 642 :: 		
0x0F16	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 643 :: 		
0x0F1A	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 645 :: 		
0x0F1E	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 646 :: 		
0x0F22	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 647 :: 		
0x0F26	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 650 :: 		
0x0F2A	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl1:
0x0F2C	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl0:
0x0F2E	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 654 :: 		
__me_ovfl:
0x0F32	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 655 :: 		
0x0F36	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 656 :: 		
0x0F38	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 657 :: 		
0x0F3C	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 658 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 659 :: 		
0x0F3E	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 661 :: 		
L_end__Sub_FP:
0x0F42	0xB001    ADD	SP, SP, #4
0x0F44	0x4770    BX	LR
; end of __Sub_FP
__Add_FP:
;__Lib_MathDouble.c, 413 :: 		
0x10B4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 415 :: 		
0x10B6	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 417 :: 		
0x10BA	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 418 :: 		
0x10BE	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 419 :: 		
0x10C2	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 420 :: 		
0x10C4	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 422 :: 		
0x10C6	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 423 :: 		
0x10C8	0xBF18    IT	NE
;__Lib_MathDouble.c, 424 :: 		
0x10CA	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 426 :: 		
0x10CE	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 428 :: 		
__me_lab1:
0x10D0	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 430 :: 		
0x10D4	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 432 :: 		
0x10D6	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 434 :: 		
0x10D8	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 435 :: 		
0x10DC	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 436 :: 		
0x10DE	0xBF48    IT	MI
;__Lib_MathDouble.c, 437 :: 		
0x10E0	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 439 :: 		
0x10E2	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 440 :: 		
0x10E6	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 441 :: 		
0x10EA	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 442 :: 		
0x10EC	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 444 :: 		
0x10EE	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 445 :: 		
0x10F0	0xBF14    ITE	NE
;__Lib_MathDouble.c, 446 :: 		
0x10F2	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 447 :: 		
0x10F6	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 449 :: 		
0x10F8	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 451 :: 		
__me_lab2:
0x10FA	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 453 :: 		
0x10FE	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 454 :: 		
0x1100	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 456 :: 		
0x1102	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 457 :: 		
0x1106	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 458 :: 		
0x1108	0xBF48    IT	MI
;__Lib_MathDouble.c, 459 :: 		
0x110A	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 461 :: 		
0x110C	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 462 :: 		
0x110E	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 463 :: 		
0x1110	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 464 :: 		
0x1112	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 465 :: 		
0x1114	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 466 :: 		
0x1116	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 467 :: 		
0x1118	0xBF48    IT	MI
;__Lib_MathDouble.c, 468 :: 		
0x111A	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 470 :: 		
0x111C	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 471 :: 		
0x111E	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 472 :: 		
0x1120	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 473 :: 		
0x1124	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 474 :: 		
0x1126	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 475 :: 		
0x112A	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 476 :: 		
0x112C	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 477 :: 		
0x1130	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 479 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 480 :: 		
0x1134	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 481 :: 		
0x1136	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 482 :: 		
0x1138	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 484 :: 		
0x113C	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 485 :: 		
0x113E	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 486 :: 		
0x1140	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 487 :: 		
0x1142	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 488 :: 		
0x1146	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 490 :: 		
__me_loop:
0x114A	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 491 :: 		
0x114E	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 492 :: 		
0x1150	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 494 :: 		
0x1152	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 495 :: 		
0x1156	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 496 :: 		
0x1158	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 497 :: 		
0x115C	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 498 :: 		
0x1160	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 499 :: 		
0x1162	0xBF28    IT	CS
;__Lib_MathDouble.c, 500 :: 		
0x1164	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 501 :: 		
0x1166	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 502 :: 		
0x116A	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 503 :: 		
0x116E	0xBF08    IT	EQ
;__Lib_MathDouble.c, 504 :: 		
0x1170	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 506 :: 		
__me_no_round:
;__Lib_MathDouble.c, 507 :: 		
0x1174	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 508 :: 		
0x1176	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 509 :: 		
0x1178	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 511 :: 		
0x117C	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 512 :: 		
0x117E	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 513 :: 		
0x1180	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 515 :: 		
0x1182	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 516 :: 		
0x1186	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 518 :: 		
0x118A	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 519 :: 		
0x118E	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 520 :: 		
0x1192	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 523 :: 		
0x1196	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 525 :: 		
__me_ovfl1:
0x1198	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 526 :: 		
__me_ovfl0:
0x119A	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 527 :: 		
__me_ovfl:
0x119E	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 528 :: 		
0x11A2	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 529 :: 		
0x11A4	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 530 :: 		
0x11A8	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 531 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 532 :: 		
0x11AA	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 534 :: 		
L_end__Add_FP:
0x11AE	0xB001    ADD	SP, SP, #4
0x11B0	0x4770    BX	LR
; end of __Add_FP
__Lib_Sprintf_fround:
;__Lib_Sprintf.c, 132 :: 		
; prec start address is: 0 (R0)
0x0FF0	0xB081    SUB	SP, SP, #4
0x0FF2	0xF8CDE000  STR	LR, [SP, #0]
0x0FF6	0xFA5FF880  UXTB	R8, R0
; prec end address is: 0 (R0)
; prec start address is: 32 (R8)
;__Lib_Sprintf.c, 134 :: 		
0x0FFA	0xF1B80F6E  CMP	R8, #110
0x0FFE	0xD32C    BCC	L___Lib_Sprintf_fround0
;__Lib_Sprintf.c, 135 :: 		
0x1000	0x2164    MOVS	R1, #100
0x1002	0xFBB8F1F1  UDIV	R1, R8, R1
0x1006	0xB2C9    UXTB	R1, R1
0x1008	0x3112    ADDS	R1, #18
0x100A	0xB209    SXTH	R1, R1
0x100C	0x008A    LSLS	R2, R1, #2
0x100E	0x4928    LDR	R1, [PC, #160]
0x1010	0x1889    ADDS	R1, R1, R2
0x1012	0x680A    LDR	R2, [R1, #0]
0x1014	0xF04F507C  MOV	R0, #1056964608
0x1018	0xF7FFFA3E  BL	__Mul_FP+0
0x101C	0x2164    MOVS	R1, #100
0x101E	0xFBB8F2F1  UDIV	R2, R8, R1
0x1022	0xFB018212  MLS	R2, R1, R2, R8
0x1026	0xB2D2    UXTB	R2, R2
0x1028	0x210A    MOVS	R1, #10
0x102A	0xFBB2F1F1  UDIV	R1, R2, R1
0x102E	0xB2C9    UXTB	R1, R1
0x1030	0x3109    ADDS	R1, #9
0x1032	0xB209    SXTH	R1, R1
0x1034	0x008A    LSLS	R2, R1, #2
0x1036	0x491E    LDR	R1, [PC, #120]
0x1038	0x1889    ADDS	R1, R1, R2
0x103A	0x680A    LDR	R2, [R1, #0]
0x103C	0xF7FFFA2C  BL	__Mul_FP+0
0x1040	0x220A    MOVS	R2, #10
0x1042	0xFBB8F1F2  UDIV	R1, R8, R2
0x1046	0xFB028111  MLS	R1, R2, R1, R8
0x104A	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x104C	0x008A    LSLS	R2, R1, #2
0x104E	0x4918    LDR	R1, [PC, #96]
0x1050	0x1889    ADDS	R1, R1, R2
0x1052	0x680A    LDR	R2, [R1, #0]
0x1054	0xF7FFFA20  BL	__Mul_FP+0
0x1058	0xE026    B	L_end_fround
L___Lib_Sprintf_fround0:
;__Lib_Sprintf.c, 137 :: 		
; prec start address is: 32 (R8)
0x105A	0xF1B80F0A  CMP	R8, #10
0x105E	0xD91A    BLS	L___Lib_Sprintf_fround2
;__Lib_Sprintf.c, 138 :: 		
0x1060	0x210A    MOVS	R1, #10
0x1062	0xFBB8F1F1  UDIV	R1, R8, R1
0x1066	0xB2C9    UXTB	R1, R1
0x1068	0x3109    ADDS	R1, #9
0x106A	0xB209    SXTH	R1, R1
0x106C	0x008A    LSLS	R2, R1, #2
0x106E	0x4910    LDR	R1, [PC, #64]
0x1070	0x1889    ADDS	R1, R1, R2
0x1072	0x680A    LDR	R2, [R1, #0]
0x1074	0xF04F507C  MOV	R0, #1056964608
0x1078	0xF7FFFA0E  BL	__Mul_FP+0
0x107C	0x220A    MOVS	R2, #10
0x107E	0xFBB8F1F2  UDIV	R1, R8, R2
0x1082	0xFB028111  MLS	R1, R2, R1, R8
0x1086	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x1088	0x008A    LSLS	R2, R1, #2
0x108A	0x4909    LDR	R1, [PC, #36]
0x108C	0x1889    ADDS	R1, R1, R2
0x108E	0x680A    LDR	R2, [R1, #0]
0x1090	0xF7FFFA02  BL	__Mul_FP+0
0x1094	0xE008    B	L_end_fround
L___Lib_Sprintf_fround2:
;__Lib_Sprintf.c, 139 :: 		
; prec start address is: 32 (R8)
0x1096	0xEA4F0288  LSL	R2, R8, #2
; prec end address is: 32 (R8)
0x109A	0x4905    LDR	R1, [PC, #20]
0x109C	0x1889    ADDS	R1, R1, R2
0x109E	0x680A    LDR	R2, [R1, #0]
0x10A0	0xF04F507C  MOV	R0, #1056964608
0x10A4	0xF7FFF9F8  BL	__Mul_FP+0
;__Lib_Sprintf.c, 140 :: 		
L_end_fround:
0x10A8	0xF8DDE000  LDR	LR, [SP, #0]
0x10AC	0xB001    ADD	SP, SP, #4
0x10AE	0x4770    BX	LR
0x10B0	0x3F980000  	__Lib_Sprintf__npowers_+0
; end of __Lib_Sprintf_fround
_MadgwickAHRSupdateIMU:
;MadgwickAHRS.c, 143 :: 		void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
; gx start address is: 0 (R0)
0x2FDC	0xB09C    SUB	SP, SP, #112
0x2FDE	0xF8CDE000  STR	LR, [SP, #0]
0x2FE2	0x4681    MOV	R9, R0
0x2FE4	0x9115    STR	R1, [SP, #84]
0x2FE6	0x9216    STR	R2, [SP, #88]
0x2FE8	0x9317    STR	R3, [SP, #92]
; gx end address is: 0 (R0)
; gx start address is: 36 (R9)
0x2FEA	0x9C1C    LDR	R4, [SP, #112]
0x2FEC	0x941C    STR	R4, [SP, #112]
0x2FEE	0x9C1D    LDR	R4, [SP, #116]
0x2FF0	0x941D    STR	R4, [SP, #116]
;MadgwickAHRS.c, 150 :: 		qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
0x2FF2	0x4CD2    LDR	R4, [PC, #840]
0x2FF4	0x6824    LDR	R4, [R4, #0]
0x2FF6	0xF0844000  EOR	R0, R4, #-2147483648
0x2FFA	0x464A    MOV	R2, R9
0x2FFC	0xF7FDFA4C  BL	__Mul_FP+0
0x3000	0x901B    STR	R0, [SP, #108]
0x3002	0x9A15    LDR	R2, [SP, #84]
0x3004	0x4CCE    LDR	R4, [PC, #824]
0x3006	0x6820    LDR	R0, [R4, #0]
0x3008	0xF7FDFA46  BL	__Mul_FP+0
0x300C	0x9018    STR	R0, [SP, #96]
0x300E	0x9A18    LDR	R2, [SP, #96]
0x3010	0x981B    LDR	R0, [SP, #108]
0x3012	0xF7FDFF17  BL	__Sub_FP+0
0x3016	0x901B    STR	R0, [SP, #108]
0x3018	0x9A16    LDR	R2, [SP, #88]
0x301A	0x4CCA    LDR	R4, [PC, #808]
0x301C	0x6820    LDR	R0, [R4, #0]
0x301E	0xF7FDFA3B  BL	__Mul_FP+0
0x3022	0x9018    STR	R0, [SP, #96]
0x3024	0x9A18    LDR	R2, [SP, #96]
0x3026	0x981B    LDR	R0, [SP, #108]
0x3028	0xF7FDFF0C  BL	__Sub_FP+0
0x302C	0xF04F527C  MOV	R2, #1056964608
0x3030	0xF7FDFA32  BL	__Mul_FP+0
0x3034	0x9005    STR	R0, [SP, #20]
;MadgwickAHRS.c, 151 :: 		qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
0x3036	0x4CC4    LDR	R4, [PC, #784]
0x3038	0x6820    LDR	R0, [R4, #0]
0x303A	0x464A    MOV	R2, R9
0x303C	0xF7FDFA2C  BL	__Mul_FP+0
0x3040	0x901B    STR	R0, [SP, #108]
0x3042	0x9A16    LDR	R2, [SP, #88]
0x3044	0x4CBE    LDR	R4, [PC, #760]
0x3046	0x6820    LDR	R0, [R4, #0]
0x3048	0xF7FDFA26  BL	__Mul_FP+0
0x304C	0x9A1B    LDR	R2, [SP, #108]
0x304E	0xF7FEF831  BL	__Add_FP+0
0x3052	0x901B    STR	R0, [SP, #108]
0x3054	0x9A15    LDR	R2, [SP, #84]
0x3056	0x4CBB    LDR	R4, [PC, #748]
0x3058	0x6820    LDR	R0, [R4, #0]
0x305A	0xF7FDFA1D  BL	__Mul_FP+0
0x305E	0x9018    STR	R0, [SP, #96]
0x3060	0x9A18    LDR	R2, [SP, #96]
0x3062	0x981B    LDR	R0, [SP, #108]
0x3064	0xF7FDFEEE  BL	__Sub_FP+0
0x3068	0xF04F527C  MOV	R2, #1056964608
0x306C	0xF7FDFA14  BL	__Mul_FP+0
0x3070	0x9006    STR	R0, [SP, #24]
;MadgwickAHRS.c, 152 :: 		qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
0x3072	0x9A15    LDR	R2, [SP, #84]
0x3074	0x4CB4    LDR	R4, [PC, #720]
0x3076	0x6820    LDR	R0, [R4, #0]
0x3078	0xF7FDFA0E  BL	__Mul_FP+0
0x307C	0x901B    STR	R0, [SP, #108]
0x307E	0x9A16    LDR	R2, [SP, #88]
0x3080	0x4CAE    LDR	R4, [PC, #696]
0x3082	0x6820    LDR	R0, [R4, #0]
0x3084	0xF7FDFA08  BL	__Mul_FP+0
0x3088	0x9018    STR	R0, [SP, #96]
0x308A	0x9A18    LDR	R2, [SP, #96]
0x308C	0x981B    LDR	R0, [SP, #108]
0x308E	0xF7FDFED9  BL	__Sub_FP+0
0x3092	0x901B    STR	R0, [SP, #108]
0x3094	0x4CAB    LDR	R4, [PC, #684]
0x3096	0x6820    LDR	R0, [R4, #0]
0x3098	0x464A    MOV	R2, R9
0x309A	0xF7FDF9FD  BL	__Mul_FP+0
0x309E	0x9A1B    LDR	R2, [SP, #108]
0x30A0	0xF7FEF808  BL	__Add_FP+0
0x30A4	0xF04F527C  MOV	R2, #1056964608
0x30A8	0xF7FDF9F6  BL	__Mul_FP+0
0x30AC	0x9007    STR	R0, [SP, #28]
;MadgwickAHRS.c, 153 :: 		qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
0x30AE	0x9A16    LDR	R2, [SP, #88]
0x30B0	0x4CA5    LDR	R4, [PC, #660]
0x30B2	0x6820    LDR	R0, [R4, #0]
0x30B4	0xF7FDF9F0  BL	__Mul_FP+0
0x30B8	0x901B    STR	R0, [SP, #108]
0x30BA	0x9A15    LDR	R2, [SP, #84]
0x30BC	0x4C9F    LDR	R4, [PC, #636]
0x30BE	0x6820    LDR	R0, [R4, #0]
0x30C0	0xF7FDF9EA  BL	__Mul_FP+0
0x30C4	0x9A1B    LDR	R2, [SP, #108]
0x30C6	0xF7FDFFF5  BL	__Add_FP+0
0x30CA	0x901B    STR	R0, [SP, #108]
0x30CC	0x4C9C    LDR	R4, [PC, #624]
0x30CE	0x6820    LDR	R0, [R4, #0]
0x30D0	0x464A    MOV	R2, R9
0x30D2	0xF7FDF9E1  BL	__Mul_FP+0
; gx end address is: 36 (R9)
0x30D6	0x9018    STR	R0, [SP, #96]
0x30D8	0x9A18    LDR	R2, [SP, #96]
0x30DA	0x981B    LDR	R0, [SP, #108]
0x30DC	0xF7FDFEB2  BL	__Sub_FP+0
0x30E0	0xF04F527C  MOV	R2, #1056964608
0x30E4	0xF7FDF9D8  BL	__Mul_FP+0
; qDot4 start address is: 48 (R12)
0x30E8	0x4684    MOV	R12, R0
;MadgwickAHRS.c, 156 :: 		if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
0x30EA	0x9A17    LDR	R2, [SP, #92]
0x30EC	0xF04F0000  MOV	R0, #0
0x30F0	0xF7FEF91E  BL	__Compare_FP+0
0x30F4	0xF2400000  MOVW	R0, #0
0x30F8	0xD100    BNE	L__MadgwickAHRSupdateIMU23
0x30FA	0x2001    MOVS	R0, #1
L__MadgwickAHRSupdateIMU23:
0x30FC	0xB1A8    CBZ	R0, L_MadgwickAHRSupdateIMU7
0x30FE	0x9A1C    LDR	R2, [SP, #112]
0x3100	0xF04F0000  MOV	R0, #0
0x3104	0xF7FEF914  BL	__Compare_FP+0
0x3108	0xF2400000  MOVW	R0, #0
0x310C	0xD100    BNE	L__MadgwickAHRSupdateIMU24
0x310E	0x2001    MOVS	R0, #1
L__MadgwickAHRSupdateIMU24:
0x3110	0xB158    CBZ	R0, L_MadgwickAHRSupdateIMU7
0x3112	0x9A1D    LDR	R2, [SP, #116]
0x3114	0xF04F0000  MOV	R0, #0
0x3118	0xF7FEF90A  BL	__Compare_FP+0
0x311C	0xF2400000  MOVW	R0, #0
0x3120	0xD100    BNE	L__MadgwickAHRSupdateIMU25
0x3122	0x2001    MOVS	R0, #1
L__MadgwickAHRSupdateIMU25:
0x3124	0xB108    CBZ	R0, L_MadgwickAHRSupdateIMU7
0x3126	0x2401    MOVS	R4, #1
0x3128	0xE000    B	L_MadgwickAHRSupdateIMU6
L_MadgwickAHRSupdateIMU7:
0x312A	0x2400    MOVS	R4, #0
L_MadgwickAHRSupdateIMU6:
0x312C	0x2C00    CMP	R4, #0
0x312E	0xF04081B3  BNE	L__MadgwickAHRSupdateIMU9
;MadgwickAHRS.c, 159 :: 		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
0x3132	0x9A17    LDR	R2, [SP, #92]
0x3134	0x9817    LDR	R0, [SP, #92]
0x3136	0xF7FDF9AF  BL	__Mul_FP+0
0x313A	0x901B    STR	R0, [SP, #108]
0x313C	0x9A1C    LDR	R2, [SP, #112]
0x313E	0x981C    LDR	R0, [SP, #112]
0x3140	0xF7FDF9AA  BL	__Mul_FP+0
0x3144	0x9A1B    LDR	R2, [SP, #108]
0x3146	0xF7FDFFB5  BL	__Add_FP+0
0x314A	0x901B    STR	R0, [SP, #108]
0x314C	0x9A1D    LDR	R2, [SP, #116]
0x314E	0x981D    LDR	R0, [SP, #116]
0x3150	0xF7FDF9A2  BL	__Mul_FP+0
0x3154	0x9A1B    LDR	R2, [SP, #108]
0x3156	0xF7FDFFAD  BL	__Add_FP+0
0x315A	0xF7FFFC4D  BL	_invSqrt+0
; recipNorm start address is: 32 (R8)
0x315E	0x4680    MOV	R8, R0
;MadgwickAHRS.c, 160 :: 		ax *= recipNorm;
0x3160	0x9A17    LDR	R2, [SP, #92]
0x3162	0xF7FDF999  BL	__Mul_FP+0
0x3166	0x9017    STR	R0, [SP, #92]
;MadgwickAHRS.c, 161 :: 		ay *= recipNorm;
0x3168	0x981C    LDR	R0, [SP, #112]
0x316A	0x4642    MOV	R2, R8
0x316C	0xF7FDF994  BL	__Mul_FP+0
0x3170	0x901C    STR	R0, [SP, #112]
;MadgwickAHRS.c, 162 :: 		az *= recipNorm;
0x3172	0x981D    LDR	R0, [SP, #116]
0x3174	0x4642    MOV	R2, R8
0x3176	0xF7FDF98F  BL	__Mul_FP+0
; recipNorm end address is: 32 (R8)
0x317A	0x901D    STR	R0, [SP, #116]
;MadgwickAHRS.c, 165 :: 		_2q0 = 2.0f * q0;
0x317C	0x4C72    LDR	R4, [PC, #456]
0x317E	0x6822    LDR	R2, [R4, #0]
0x3180	0xF04F4080  MOV	R0, #1073741824
0x3184	0xF7FDF988  BL	__Mul_FP+0
0x3188	0x9008    STR	R0, [SP, #32]
;MadgwickAHRS.c, 166 :: 		_2q1 = 2.0f * q1;
0x318A	0x4C6C    LDR	R4, [PC, #432]
0x318C	0x6822    LDR	R2, [R4, #0]
0x318E	0xF04F4080  MOV	R0, #1073741824
0x3192	0xF7FDF981  BL	__Mul_FP+0
0x3196	0x9009    STR	R0, [SP, #36]
;MadgwickAHRS.c, 167 :: 		_2q2 = 2.0f * q2;
0x3198	0x4C69    LDR	R4, [PC, #420]
0x319A	0x6822    LDR	R2, [R4, #0]
0x319C	0xF04F4080  MOV	R0, #1073741824
0x31A0	0xF7FDF97A  BL	__Mul_FP+0
0x31A4	0x900A    STR	R0, [SP, #40]
;MadgwickAHRS.c, 168 :: 		_2q3 = 2.0f * q3;
0x31A6	0x4C67    LDR	R4, [PC, #412]
0x31A8	0x6822    LDR	R2, [R4, #0]
0x31AA	0xF04F4080  MOV	R0, #1073741824
0x31AE	0xF7FDF973  BL	__Mul_FP+0
0x31B2	0x900B    STR	R0, [SP, #44]
;MadgwickAHRS.c, 169 :: 		_4q0 = 4.0f * q0;
0x31B4	0x4C64    LDR	R4, [PC, #400]
0x31B6	0x6822    LDR	R2, [R4, #0]
0x31B8	0xF04F4081  MOV	R0, #1082130432
0x31BC	0xF7FDF96C  BL	__Mul_FP+0
0x31C0	0x900C    STR	R0, [SP, #48]
;MadgwickAHRS.c, 170 :: 		_4q1 = 4.0f * q1;
0x31C2	0x4C5E    LDR	R4, [PC, #376]
0x31C4	0x6822    LDR	R2, [R4, #0]
0x31C6	0xF04F4081  MOV	R0, #1082130432
0x31CA	0xF7FDF965  BL	__Mul_FP+0
0x31CE	0x900D    STR	R0, [SP, #52]
;MadgwickAHRS.c, 171 :: 		_4q2 = 4.0f * q2;
0x31D0	0x4C5B    LDR	R4, [PC, #364]
0x31D2	0x6822    LDR	R2, [R4, #0]
0x31D4	0xF04F4081  MOV	R0, #1082130432
0x31D8	0xF7FDF95E  BL	__Mul_FP+0
0x31DC	0x900E    STR	R0, [SP, #56]
;MadgwickAHRS.c, 172 :: 		_8q1 = 8.0f * q1;
0x31DE	0x4C57    LDR	R4, [PC, #348]
0x31E0	0x6822    LDR	R2, [R4, #0]
0x31E2	0xF04F4082  MOV	R0, #1090519040
0x31E6	0xF7FDF957  BL	__Mul_FP+0
0x31EA	0x900F    STR	R0, [SP, #60]
;MadgwickAHRS.c, 173 :: 		_8q2 = 8.0f * q2;
0x31EC	0x4C54    LDR	R4, [PC, #336]
0x31EE	0x6822    LDR	R2, [R4, #0]
0x31F0	0xF04F4082  MOV	R0, #1090519040
0x31F4	0xF7FDF950  BL	__Mul_FP+0
0x31F8	0x9010    STR	R0, [SP, #64]
;MadgwickAHRS.c, 174 :: 		q0q0 = q0 * q0;
0x31FA	0x4C53    LDR	R4, [PC, #332]
0x31FC	0x6822    LDR	R2, [R4, #0]
0x31FE	0x4C52    LDR	R4, [PC, #328]
0x3200	0x6820    LDR	R0, [R4, #0]
0x3202	0xF7FDF949  BL	__Mul_FP+0
0x3206	0x9011    STR	R0, [SP, #68]
;MadgwickAHRS.c, 175 :: 		q1q1 = q1 * q1;
0x3208	0x4C4C    LDR	R4, [PC, #304]
0x320A	0x6822    LDR	R2, [R4, #0]
0x320C	0x4C4B    LDR	R4, [PC, #300]
0x320E	0x6820    LDR	R0, [R4, #0]
0x3210	0xF7FDF942  BL	__Mul_FP+0
0x3214	0x9012    STR	R0, [SP, #72]
;MadgwickAHRS.c, 176 :: 		q2q2 = q2 * q2;
0x3216	0x4C4A    LDR	R4, [PC, #296]
0x3218	0x6822    LDR	R2, [R4, #0]
0x321A	0x4C49    LDR	R4, [PC, #292]
0x321C	0x6820    LDR	R0, [R4, #0]
0x321E	0xF7FDF93B  BL	__Mul_FP+0
0x3222	0x9013    STR	R0, [SP, #76]
;MadgwickAHRS.c, 177 :: 		q3q3 = q3 * q3;
0x3224	0x4C47    LDR	R4, [PC, #284]
0x3226	0x6822    LDR	R2, [R4, #0]
0x3228	0x4C46    LDR	R4, [PC, #280]
0x322A	0x6820    LDR	R0, [R4, #0]
0x322C	0xF7FDF934  BL	__Mul_FP+0
0x3230	0x9014    STR	R0, [SP, #80]
;MadgwickAHRS.c, 180 :: 		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
0x3232	0x9A13    LDR	R2, [SP, #76]
0x3234	0x980C    LDR	R0, [SP, #48]
0x3236	0xF7FDF92F  BL	__Mul_FP+0
0x323A	0x901B    STR	R0, [SP, #108]
0x323C	0x9A17    LDR	R2, [SP, #92]
0x323E	0x980A    LDR	R0, [SP, #40]
0x3240	0xF7FDF92A  BL	__Mul_FP+0
0x3244	0x9A1B    LDR	R2, [SP, #108]
0x3246	0xF7FDFF35  BL	__Add_FP+0
0x324A	0x901B    STR	R0, [SP, #108]
0x324C	0x9A12    LDR	R2, [SP, #72]
0x324E	0x980C    LDR	R0, [SP, #48]
0x3250	0xF7FDF922  BL	__Mul_FP+0
0x3254	0x9A1B    LDR	R2, [SP, #108]
0x3256	0xF7FDFF2D  BL	__Add_FP+0
0x325A	0x901B    STR	R0, [SP, #108]
0x325C	0x9A1C    LDR	R2, [SP, #112]
0x325E	0x9809    LDR	R0, [SP, #36]
0x3260	0xF7FDF91A  BL	__Mul_FP+0
0x3264	0x9018    STR	R0, [SP, #96]
0x3266	0x9A18    LDR	R2, [SP, #96]
0x3268	0x981B    LDR	R0, [SP, #108]
0x326A	0xF7FDFDEB  BL	__Sub_FP+0
0x326E	0x9001    STR	R0, [SP, #4]
;MadgwickAHRS.c, 181 :: 		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
0x3270	0x9A14    LDR	R2, [SP, #80]
0x3272	0x980D    LDR	R0, [SP, #52]
0x3274	0xF7FDF910  BL	__Mul_FP+0
0x3278	0x901B    STR	R0, [SP, #108]
0x327A	0x9A17    LDR	R2, [SP, #92]
0x327C	0x980B    LDR	R0, [SP, #44]
0x327E	0xF7FDF90B  BL	__Mul_FP+0
0x3282	0x9018    STR	R0, [SP, #96]
0x3284	0x9A18    LDR	R2, [SP, #96]
0x3286	0x981B    LDR	R0, [SP, #108]
0x3288	0xF7FDFDDC  BL	__Sub_FP+0
0x328C	0x901B    STR	R0, [SP, #108]
0x328E	0x9A11    LDR	R2, [SP, #68]
0x3290	0xF04F4081  MOV	R0, #1082130432
0x3294	0xF7FDF900  BL	__Mul_FP+0
0x3298	0x4C28    LDR	R4, [PC, #160]
0x329A	0x6822    LDR	R2, [R4, #0]
0x329C	0xF7FDF8FC  BL	__Mul_FP+0
0x32A0	0x9A1B    LDR	R2, [SP, #108]
0x32A2	0xF7FDFF07  BL	__Add_FP+0
0x32A6	0x901B    STR	R0, [SP, #108]
0x32A8	0x9A1C    LDR	R2, [SP, #112]
0x32AA	0x9808    LDR	R0, [SP, #32]
0x32AC	0xF7FDF8F4  BL	__Mul_FP+0
0x32B0	0x9018    STR	R0, [SP, #96]
0x32B2	0x9A18    LDR	R2, [SP, #96]
0x32B4	0x981B    LDR	R0, [SP, #108]
0x32B6	0xF7FDFDC5  BL	__Sub_FP+0
0x32BA	0x9A0D    LDR	R2, [SP, #52]
0x32BC	0xF7FDFDC2  BL	__Sub_FP+0
0x32C0	0x901B    STR	R0, [SP, #108]
0x32C2	0x9A12    LDR	R2, [SP, #72]
0x32C4	0x980F    LDR	R0, [SP, #60]
0x32C6	0xF7FDF8E7  BL	__Mul_FP+0
0x32CA	0x9A1B    LDR	R2, [SP, #108]
0x32CC	0xF7FDFEF2  BL	__Add_FP+0
0x32D0	0x901B    STR	R0, [SP, #108]
0x32D2	0x9A13    LDR	R2, [SP, #76]
0x32D4	0x980F    LDR	R0, [SP, #60]
0x32D6	0xF7FDF8DF  BL	__Mul_FP+0
0x32DA	0x9A1B    LDR	R2, [SP, #108]
0x32DC	0xF7FDFEEA  BL	__Add_FP+0
0x32E0	0x901B    STR	R0, [SP, #108]
0x32E2	0x9A1D    LDR	R2, [SP, #116]
0x32E4	0x980D    LDR	R0, [SP, #52]
0x32E6	0xF7FDF8D7  BL	__Mul_FP+0
0x32EA	0x9A1B    LDR	R2, [SP, #108]
0x32EC	0xF7FDFEE2  BL	__Add_FP+0
0x32F0	0x9002    STR	R0, [SP, #8]
;MadgwickAHRS.c, 182 :: 		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
0x32F2	0x9A11    LDR	R2, [SP, #68]
0x32F4	0xF04F4081  MOV	R0, #1082130432
0x32F8	0xF7FDF8CE  BL	__Mul_FP+0
0x32FC	0x4C10    LDR	R4, [PC, #64]
0x32FE	0x6822    LDR	R2, [R4, #0]
0x3300	0xF7FDF8CA  BL	__Mul_FP+0
0x3304	0x901B    STR	R0, [SP, #108]
0x3306	0x9A17    LDR	R2, [SP, #92]
0x3308	0x9808    LDR	R0, [SP, #32]
0x330A	0xF7FDF8C5  BL	__Mul_FP+0
0x330E	0x9A1B    LDR	R2, [SP, #108]
0x3310	0xF7FDFED0  BL	__Add_FP+0
0x3314	0x901B    STR	R0, [SP, #108]
0x3316	0x9A14    LDR	R2, [SP, #80]
0x3318	0x980E    LDR	R0, [SP, #56]
0x331A	0xF7FDF8BD  BL	__Mul_FP+0
0x331E	0x9A1B    LDR	R2, [SP, #108]
0x3320	0xF7FDFEC8  BL	__Add_FP+0
0x3324	0x901B    STR	R0, [SP, #108]
0x3326	0x9A1C    LDR	R2, [SP, #112]
0x3328	0x980B    LDR	R0, [SP, #44]
0x332A	0xF7FDF8B5  BL	__Mul_FP+0
0x332E	0x9018    STR	R0, [SP, #96]
0x3330	0x9A18    LDR	R2, [SP, #96]
0x3332	0x981B    LDR	R0, [SP, #108]
0x3334	0xF7FDFD86  BL	__Sub_FP+0
0x3338	0xF000B808  B	#16
0x333C	0x00002000  	_q1+0
0x3340	0x00042000  	_q2+0
0x3344	0x00082000  	_q3+0
0x3348	0x000C2000  	_q0+0
0x334C	0x9A0E    LDR	R2, [SP, #56]
0x334E	0xF7FDFD79  BL	__Sub_FP+0
0x3352	0x901B    STR	R0, [SP, #108]
0x3354	0x9A12    LDR	R2, [SP, #72]
0x3356	0x9810    LDR	R0, [SP, #64]
0x3358	0xF7FDF89E  BL	__Mul_FP+0
0x335C	0x9A1B    LDR	R2, [SP, #108]
0x335E	0xF7FDFEA9  BL	__Add_FP+0
0x3362	0x901B    STR	R0, [SP, #108]
0x3364	0x9A13    LDR	R2, [SP, #76]
0x3366	0x9810    LDR	R0, [SP, #64]
0x3368	0xF7FDF896  BL	__Mul_FP+0
0x336C	0x9A1B    LDR	R2, [SP, #108]
0x336E	0xF7FDFEA1  BL	__Add_FP+0
0x3372	0x901B    STR	R0, [SP, #108]
0x3374	0x9A1D    LDR	R2, [SP, #116]
0x3376	0x980E    LDR	R0, [SP, #56]
0x3378	0xF7FDF88E  BL	__Mul_FP+0
0x337C	0x9A1B    LDR	R2, [SP, #108]
0x337E	0xF7FDFE99  BL	__Add_FP+0
0x3382	0x9003    STR	R0, [SP, #12]
;MadgwickAHRS.c, 183 :: 		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
0x3384	0x9A12    LDR	R2, [SP, #72]
0x3386	0xF04F4081  MOV	R0, #1082130432
0x338A	0xF7FDF885  BL	__Mul_FP+0
0x338E	0x4C7A    LDR	R4, [PC, #488]
0x3390	0x6822    LDR	R2, [R4, #0]
0x3392	0xF7FDF881  BL	__Mul_FP+0
0x3396	0x901B    STR	R0, [SP, #108]
0x3398	0x9A17    LDR	R2, [SP, #92]
0x339A	0x9809    LDR	R0, [SP, #36]
0x339C	0xF7FDF87C  BL	__Mul_FP+0
0x33A0	0x9018    STR	R0, [SP, #96]
0x33A2	0x9A18    LDR	R2, [SP, #96]
0x33A4	0x981B    LDR	R0, [SP, #108]
0x33A6	0xF7FDFD4D  BL	__Sub_FP+0
0x33AA	0x901B    STR	R0, [SP, #108]
0x33AC	0x9A13    LDR	R2, [SP, #76]
0x33AE	0xF04F4081  MOV	R0, #1082130432
0x33B2	0xF7FDF871  BL	__Mul_FP+0
0x33B6	0x4C70    LDR	R4, [PC, #448]
0x33B8	0x6822    LDR	R2, [R4, #0]
0x33BA	0xF7FDF86D  BL	__Mul_FP+0
0x33BE	0x9A1B    LDR	R2, [SP, #108]
0x33C0	0xF7FDFE78  BL	__Add_FP+0
0x33C4	0x901B    STR	R0, [SP, #108]
0x33C6	0x9A1C    LDR	R2, [SP, #112]
0x33C8	0x980A    LDR	R0, [SP, #40]
0x33CA	0xF7FDF865  BL	__Mul_FP+0
0x33CE	0x9018    STR	R0, [SP, #96]
0x33D0	0x9A18    LDR	R2, [SP, #96]
0x33D2	0x981B    LDR	R0, [SP, #108]
0x33D4	0xF7FDFD36  BL	__Sub_FP+0
0x33D8	0x9004    STR	R0, [SP, #16]
;MadgwickAHRS.c, 184 :: 		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
0x33DA	0x9A01    LDR	R2, [SP, #4]
0x33DC	0x9801    LDR	R0, [SP, #4]
0x33DE	0xF7FDF85B  BL	__Mul_FP+0
0x33E2	0x901B    STR	R0, [SP, #108]
0x33E4	0x9A02    LDR	R2, [SP, #8]
0x33E6	0x9802    LDR	R0, [SP, #8]
0x33E8	0xF7FDF856  BL	__Mul_FP+0
0x33EC	0x9A1B    LDR	R2, [SP, #108]
0x33EE	0xF7FDFE61  BL	__Add_FP+0
0x33F2	0x901B    STR	R0, [SP, #108]
0x33F4	0x9A03    LDR	R2, [SP, #12]
0x33F6	0x9803    LDR	R0, [SP, #12]
0x33F8	0xF7FDF84E  BL	__Mul_FP+0
0x33FC	0x9A1B    LDR	R2, [SP, #108]
0x33FE	0xF7FDFE59  BL	__Add_FP+0
0x3402	0x901B    STR	R0, [SP, #108]
0x3404	0x9A04    LDR	R2, [SP, #16]
0x3406	0x9804    LDR	R0, [SP, #16]
0x3408	0xF7FDF846  BL	__Mul_FP+0
0x340C	0x9A1B    LDR	R2, [SP, #108]
0x340E	0xF7FDFE51  BL	__Add_FP+0
0x3412	0xF7FFFAF1  BL	_invSqrt+0
; recipNorm start address is: 32 (R8)
0x3416	0x4680    MOV	R8, R0
;MadgwickAHRS.c, 185 :: 		s0 *= recipNorm;
0x3418	0x9A01    LDR	R2, [SP, #4]
0x341A	0xF7FDF83D  BL	__Mul_FP+0
0x341E	0x9001    STR	R0, [SP, #4]
;MadgwickAHRS.c, 186 :: 		s1 *= recipNorm;
0x3420	0x9802    LDR	R0, [SP, #8]
0x3422	0x4642    MOV	R2, R8
0x3424	0xF7FDF838  BL	__Mul_FP+0
0x3428	0x9002    STR	R0, [SP, #8]
;MadgwickAHRS.c, 187 :: 		s2 *= recipNorm;
0x342A	0x9803    LDR	R0, [SP, #12]
0x342C	0x4642    MOV	R2, R8
0x342E	0xF7FDF833  BL	__Mul_FP+0
0x3432	0x9003    STR	R0, [SP, #12]
;MadgwickAHRS.c, 188 :: 		s3 *= recipNorm;
0x3434	0x9804    LDR	R0, [SP, #16]
0x3436	0x4642    MOV	R2, R8
0x3438	0xF7FDF82E  BL	__Mul_FP+0
; recipNorm end address is: 32 (R8)
0x343C	0x9004    STR	R0, [SP, #16]
;MadgwickAHRS.c, 191 :: 		qDot1 -= beta * s0;
0x343E	0x9A01    LDR	R2, [SP, #4]
0x3440	0x4C4E    LDR	R4, [PC, #312]
0x3442	0x6820    LDR	R0, [R4, #0]
0x3444	0xF7FDF828  BL	__Mul_FP+0
0x3448	0x9018    STR	R0, [SP, #96]
0x344A	0x9A18    LDR	R2, [SP, #96]
0x344C	0x9805    LDR	R0, [SP, #20]
0x344E	0xF7FDFCF9  BL	__Sub_FP+0
0x3452	0x9005    STR	R0, [SP, #20]
;MadgwickAHRS.c, 192 :: 		qDot2 -= beta * s1;
0x3454	0x9A02    LDR	R2, [SP, #8]
0x3456	0x4C49    LDR	R4, [PC, #292]
0x3458	0x6820    LDR	R0, [R4, #0]
0x345A	0xF7FDF81D  BL	__Mul_FP+0
0x345E	0x9018    STR	R0, [SP, #96]
0x3460	0x9A18    LDR	R2, [SP, #96]
0x3462	0x9806    LDR	R0, [SP, #24]
0x3464	0xF7FDFCEE  BL	__Sub_FP+0
0x3468	0x9006    STR	R0, [SP, #24]
;MadgwickAHRS.c, 193 :: 		qDot3 -= beta * s2;
0x346A	0x9A03    LDR	R2, [SP, #12]
0x346C	0x4C43    LDR	R4, [PC, #268]
0x346E	0x6820    LDR	R0, [R4, #0]
0x3470	0xF7FDF812  BL	__Mul_FP+0
0x3474	0x9018    STR	R0, [SP, #96]
0x3476	0x9A18    LDR	R2, [SP, #96]
0x3478	0x9807    LDR	R0, [SP, #28]
0x347A	0xF7FDFCE3  BL	__Sub_FP+0
0x347E	0x9007    STR	R0, [SP, #28]
;MadgwickAHRS.c, 194 :: 		qDot4 -= beta * s3;
0x3480	0x9A04    LDR	R2, [SP, #16]
0x3482	0x4C3E    LDR	R4, [PC, #248]
0x3484	0x6820    LDR	R0, [R4, #0]
0x3486	0xF7FDF807  BL	__Mul_FP+0
0x348A	0x9018    STR	R0, [SP, #96]
0x348C	0x9A18    LDR	R2, [SP, #96]
0x348E	0x4660    MOV	R0, R12
0x3490	0xF7FDFCD8  BL	__Sub_FP+0
; qDot4 end address is: 48 (R12)
; qDot4 start address is: 36 (R9)
0x3494	0x4681    MOV	R9, R0
; qDot4 end address is: 36 (R9)
;MadgwickAHRS.c, 195 :: 		}
0x3496	0xE000    B	L_MadgwickAHRSupdateIMU8
L__MadgwickAHRSupdateIMU9:
;MadgwickAHRS.c, 156 :: 		if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
0x3498	0x46E1    MOV	R9, R12
;MadgwickAHRS.c, 195 :: 		}
L_MadgwickAHRSupdateIMU8:
;MadgwickAHRS.c, 198 :: 		q0 += qDot1 * (1.0f / sampleFreq);
; qDot4 start address is: 36 (R9)
0x349A	0x9A05    LDR	R2, [SP, #20]
0x349C	0x4838    LDR	R0, [PC, #224]
0x349E	0xF7FCFFFB  BL	__Mul_FP+0
0x34A2	0x4C38    LDR	R4, [PC, #224]
0x34A4	0x6822    LDR	R2, [R4, #0]
0x34A6	0xF7FDFE05  BL	__Add_FP+0
0x34AA	0x4C36    LDR	R4, [PC, #216]
0x34AC	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 199 :: 		q1 += qDot2 * (1.0f / sampleFreq);
0x34AE	0x9A06    LDR	R2, [SP, #24]
0x34B0	0x4833    LDR	R0, [PC, #204]
0x34B2	0xF7FCFFF1  BL	__Mul_FP+0
0x34B6	0x4C34    LDR	R4, [PC, #208]
0x34B8	0x6822    LDR	R2, [R4, #0]
0x34BA	0xF7FDFDFB  BL	__Add_FP+0
0x34BE	0x4C32    LDR	R4, [PC, #200]
0x34C0	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 200 :: 		q2 += qDot3 * (1.0f / sampleFreq);
0x34C2	0x9A07    LDR	R2, [SP, #28]
0x34C4	0x482E    LDR	R0, [PC, #184]
0x34C6	0xF7FCFFE7  BL	__Mul_FP+0
0x34CA	0x4C30    LDR	R4, [PC, #192]
0x34CC	0x6822    LDR	R2, [R4, #0]
0x34CE	0xF7FDFDF1  BL	__Add_FP+0
0x34D2	0x4C2E    LDR	R4, [PC, #184]
0x34D4	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 201 :: 		q3 += qDot4 * (1.0f / sampleFreq);
0x34D6	0x482A    LDR	R0, [PC, #168]
0x34D8	0x464A    MOV	R2, R9
0x34DA	0xF7FCFFDD  BL	__Mul_FP+0
; qDot4 end address is: 36 (R9)
0x34DE	0x4C26    LDR	R4, [PC, #152]
0x34E0	0x6822    LDR	R2, [R4, #0]
0x34E2	0xF7FDFDE7  BL	__Add_FP+0
0x34E6	0x4C24    LDR	R4, [PC, #144]
0x34E8	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 204 :: 		recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
0x34EA	0x4C26    LDR	R4, [PC, #152]
0x34EC	0x6822    LDR	R2, [R4, #0]
0x34EE	0x4C25    LDR	R4, [PC, #148]
0x34F0	0x6820    LDR	R0, [R4, #0]
0x34F2	0xF7FCFFD1  BL	__Mul_FP+0
0x34F6	0x901B    STR	R0, [SP, #108]
0x34F8	0x4C23    LDR	R4, [PC, #140]
0x34FA	0x6822    LDR	R2, [R4, #0]
0x34FC	0x4C22    LDR	R4, [PC, #136]
0x34FE	0x6820    LDR	R0, [R4, #0]
0x3500	0xF7FCFFCA  BL	__Mul_FP+0
0x3504	0x9A1B    LDR	R2, [SP, #108]
0x3506	0xF7FDFDD5  BL	__Add_FP+0
0x350A	0x901B    STR	R0, [SP, #108]
0x350C	0x4C1F    LDR	R4, [PC, #124]
0x350E	0x6822    LDR	R2, [R4, #0]
0x3510	0x4C1E    LDR	R4, [PC, #120]
0x3512	0x6820    LDR	R0, [R4, #0]
0x3514	0xF7FCFFC0  BL	__Mul_FP+0
0x3518	0x9A1B    LDR	R2, [SP, #108]
0x351A	0xF7FDFDCB  BL	__Add_FP+0
0x351E	0x901B    STR	R0, [SP, #108]
0x3520	0x4C15    LDR	R4, [PC, #84]
0x3522	0x6822    LDR	R2, [R4, #0]
0x3524	0x4C14    LDR	R4, [PC, #80]
0x3526	0x6820    LDR	R0, [R4, #0]
0x3528	0xF7FCFFB6  BL	__Mul_FP+0
0x352C	0x9A1B    LDR	R2, [SP, #108]
0x352E	0xF7FDFDC1  BL	__Add_FP+0
0x3532	0xF7FFFA61  BL	_invSqrt+0
; recipNorm start address is: 32 (R8)
0x3536	0x4680    MOV	R8, R0
;MadgwickAHRS.c, 205 :: 		q0 *= recipNorm;
0x3538	0x4C12    LDR	R4, [PC, #72]
0x353A	0x6822    LDR	R2, [R4, #0]
0x353C	0xF7FCFFAC  BL	__Mul_FP+0
0x3540	0x4C10    LDR	R4, [PC, #64]
0x3542	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 206 :: 		q1 *= recipNorm;
0x3544	0x4C10    LDR	R4, [PC, #64]
0x3546	0x6820    LDR	R0, [R4, #0]
0x3548	0x4642    MOV	R2, R8
0x354A	0xF7FCFFA5  BL	__Mul_FP+0
0x354E	0x4C0E    LDR	R4, [PC, #56]
0x3550	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 207 :: 		q2 *= recipNorm;
0x3552	0x4C0E    LDR	R4, [PC, #56]
0x3554	0x6820    LDR	R0, [R4, #0]
0x3556	0x4642    MOV	R2, R8
0x3558	0xF7FCFF9E  BL	__Mul_FP+0
0x355C	0x4C0B    LDR	R4, [PC, #44]
0x355E	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 208 :: 		q3 *= recipNorm;
0x3560	0x4C05    LDR	R4, [PC, #20]
0x3562	0x6820    LDR	R0, [R4, #0]
0x3564	0x4642    MOV	R2, R8
0x3566	0xF7FCFF97  BL	__Mul_FP+0
; recipNorm end address is: 32 (R8)
0x356A	0x4C03    LDR	R4, [PC, #12]
0x356C	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 209 :: 		}
L_end_MadgwickAHRSupdateIMU:
0x356E	0xF8DDE000  LDR	LR, [SP, #0]
0x3572	0xB01C    ADD	SP, SP, #112
0x3574	0x4770    BX	LR
0x3576	0xBF00    NOP
0x3578	0x00082000  	_q3+0
0x357C	0x00102000  	_beta+0
0x3580	0x5D513C61  	#1013013841
0x3584	0x000C2000  	_q0+0
0x3588	0x00002000  	_q1+0
0x358C	0x00042000  	_q2+0
; end of _MadgwickAHRSupdateIMU
_invSqrt:
;MadgwickAHRS.c, 215 :: 		float invSqrt(float x) {
; x start address is: 0 (R0)
0x29F8	0xB083    SUB	SP, SP, #12
0x29FA	0xF8CDE000  STR	LR, [SP, #0]
0x29FE	0x4680    MOV	R8, R0
; x end address is: 0 (R0)
; x start address is: 32 (R8)
;MadgwickAHRS.c, 216 :: 		float halfx = 0.5f * x;
0x2A00	0xF04F507C  MOV	R0, #1056964608
0x2A04	0x4642    MOV	R2, R8
0x2A06	0xF7FDFD47  BL	__Mul_FP+0
;MadgwickAHRS.c, 217 :: 		float y = x;
0x2A0A	0xF8CD8004  STR	R8, [SP, #4]
; x end address is: 32 (R8)
;MadgwickAHRS.c, 218 :: 		long i = *(long*)&y;
0x2A0E	0xA901    ADD	R1, SP, #4
0x2A10	0x6809    LDR	R1, [R1, #0]
0x2A12	0x9102    STR	R1, [SP, #8]
;MadgwickAHRS.c, 219 :: 		i = 0x5f3759df - (i>>1);
0x2A14	0x104A    ASRS	R2, R1, #1
0x2A16	0x490C    LDR	R1, [PC, #48]
0x2A18	0x1A89    SUB	R1, R1, R2
0x2A1A	0x9102    STR	R1, [SP, #8]
;MadgwickAHRS.c, 220 :: 		y = *(float*)&i;
0x2A1C	0xA902    ADD	R1, SP, #8
0x2A1E	0x680A    LDR	R2, [R1, #0]
0x2A20	0x9201    STR	R2, [SP, #4]
;MadgwickAHRS.c, 221 :: 		y = y * (1.5f - (halfx * y * y));
0x2A22	0xF7FDFD39  BL	__Mul_FP+0
0x2A26	0x9A01    LDR	R2, [SP, #4]
0x2A28	0xF7FDFD36  BL	__Mul_FP+0
0x2A2C	0x4602    MOV	R2, R0
0x2A2E	0xF04F507F  MOV	R0, #1069547520
0x2A32	0xF7FEFA07  BL	__Sub_FP+0
0x2A36	0x9A01    LDR	R2, [SP, #4]
0x2A38	0xF7FDFD2E  BL	__Mul_FP+0
0x2A3C	0x9001    STR	R0, [SP, #4]
;MadgwickAHRS.c, 222 :: 		return y;
0x2A3E	0x4600    MOV	R0, R0
;MadgwickAHRS.c, 223 :: 		}
L_end_invSqrt:
0x2A40	0xF8DDE000  LDR	LR, [SP, #0]
0x2A44	0xB003    ADD	SP, SP, #12
0x2A46	0x4770    BX	LR
0x2A48	0x59DF5F37  	#1597463007
; end of _invSqrt
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x2F1C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x2F1E	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x2F22	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x2F26	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x2F2A	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x2F2C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x2F30	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x2F32	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x2F34	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x2F36	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x2F3A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x2F3E	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x2F40	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x2F44	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x2F46	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x2F48	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x2F4C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x2F50	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x2F52	0xB001    ADD	SP, SP, #4
0x2F54	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 377 :: 		
0x3D34	0xB082    SUB	SP, SP, #8
0x3D36	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 380 :: 		
; ulRCC_CR start address is: 8 (R2)
0x3D3A	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 381 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x3D3C	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3D3E	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 389 :: 		
0x3D40	0xF64B3080  MOVW	R0, #48000
0x3D44	0x4281    CMP	R1, R0
0x3D46	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 390 :: 		
0x3D48	0x4832    LDR	R0, [PC, #200]
0x3D4A	0x6800    LDR	R0, [R0, #0]
0x3D4C	0xF0400102  ORR	R1, R0, #2
0x3D50	0x4830    LDR	R0, [PC, #192]
0x3D52	0x6001    STR	R1, [R0, #0]
0x3D54	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3D56	0xF64550C0  MOVW	R0, #24000
0x3D5A	0x4281    CMP	R1, R0
0x3D5C	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 392 :: 		
0x3D5E	0x482D    LDR	R0, [PC, #180]
0x3D60	0x6800    LDR	R0, [R0, #0]
0x3D62	0xF0400101  ORR	R1, R0, #1
0x3D66	0x482B    LDR	R0, [PC, #172]
0x3D68	0x6001    STR	R1, [R0, #0]
0x3D6A	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 394 :: 		
0x3D6C	0x4829    LDR	R0, [PC, #164]
0x3D6E	0x6801    LDR	R1, [R0, #0]
0x3D70	0xF06F0007  MVN	R0, #7
0x3D74	0x4001    ANDS	R1, R0
0x3D76	0x4827    LDR	R0, [PC, #156]
0x3D78	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 396 :: 		
0x3D7A	0xF7FFF8ED  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 398 :: 		
0x3D7E	0x4826    LDR	R0, [PC, #152]
0x3D80	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 399 :: 		
0x3D82	0x4826    LDR	R0, [PC, #152]
0x3D84	0xEA020100  AND	R1, R2, R0, LSL #0
0x3D88	0x4825    LDR	R0, [PC, #148]
0x3D8A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 401 :: 		
0x3D8C	0xF0020001  AND	R0, R2, #1
0x3D90	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x3D92	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 402 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3D94	0x4822    LDR	R0, [PC, #136]
0x3D96	0x6800    LDR	R0, [R0, #0]
0x3D98	0xF0000002  AND	R0, R0, #2
0x3D9C	0x2800    CMP	R0, #0
0x3D9E	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
;__Lib_System_101_102_103.c, 403 :: 		
0x3DA0	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 404 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x3DA2	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 401 :: 		
0x3DA4	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 406 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3DA6	0xF4023080  AND	R0, R2, #65536
0x3DAA	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x3DAC	0x481C    LDR	R0, [PC, #112]
0x3DAE	0x6800    LDR	R0, [R0, #0]
0x3DB0	0xF4003000  AND	R0, R0, #131072
0x3DB4	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC241
;__Lib_System_101_102_103.c, 408 :: 		
0x3DB6	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
0x3DB8	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x3DBA	0x460A    MOV	R2, R1
0x3DBC	0x9901    LDR	R1, [SP, #4]
0x3DBE	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 406 :: 		
0x3DC0	0x9101    STR	R1, [SP, #4]
0x3DC2	0x4611    MOV	R1, R2
0x3DC4	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 409 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x3DC6	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x3DCA	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
;__Lib_System_101_102_103.c, 412 :: 		
0x3DCC	0x4814    LDR	R0, [PC, #80]
0x3DCE	0x6800    LDR	R0, [R0, #0]
0x3DD0	0xF0407180  ORR	R1, R0, #16777216
0x3DD4	0x4812    LDR	R0, [PC, #72]
0x3DD6	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x3DD8	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 413 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 4 (R1)
0x3DDA	0x4811    LDR	R0, [PC, #68]
0x3DDC	0x6800    LDR	R0, [R0, #0]
0x3DDE	0xF0007000  AND	R0, R0, #33554432
0x3DE2	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
;__Lib_System_101_102_103.c, 414 :: 		
0x3DE4	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC243
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 415 :: 		
0x3DE6	0x460A    MOV	R2, R1
0x3DE8	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 411 :: 		
;__Lib_System_101_102_103.c, 415 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 418 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 8 (R2)
0x3DEA	0x480B    LDR	R0, [PC, #44]
0x3DEC	0x6800    LDR	R0, [R0, #0]
0x3DEE	0xF000010C  AND	R1, R0, #12
0x3DF2	0x0090    LSLS	R0, R2, #2
0x3DF4	0xF000000C  AND	R0, R0, #12
0x3DF8	0x4281    CMP	R1, R0
0x3DFA	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 419 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x3DFC	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 421 :: 		
L_end_InitialSetUpRCCRCC2:
0x3DFE	0xF8DDE000  LDR	LR, [SP, #0]
0x3E02	0xB002    ADD	SP, SP, #8
0x3E04	0x4770    BX	LR
0x3E06	0xBF00    NOP
0x3E08	0x00800101  	#16842880
0x3E0C	0x0002001D  	#1900546
0x3E10	0x19400001  	#72000
0x3E14	0x20004002  	FLASH_ACR+0
0x3E18	0x10044002  	RCC_CFGR+0
0x3E1C	0xFFFF000F  	#1048575
0x3E20	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 356 :: 		
0x2F58	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 359 :: 		
0x2F5A	0x480F    LDR	R0, [PC, #60]
0x2F5C	0x6800    LDR	R0, [R0, #0]
0x2F5E	0xF0400101  ORR	R1, R0, #1
0x2F62	0x480D    LDR	R0, [PC, #52]
0x2F64	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x2F66	0x490D    LDR	R1, [PC, #52]
0x2F68	0x480D    LDR	R0, [PC, #52]
0x2F6A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 365 :: 		
0x2F6C	0x480A    LDR	R0, [PC, #40]
0x2F6E	0x6801    LDR	R1, [R0, #0]
0x2F70	0x480C    LDR	R0, [PC, #48]
0x2F72	0x4001    ANDS	R1, R0
0x2F74	0x4808    LDR	R0, [PC, #32]
0x2F76	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 368 :: 		
0x2F78	0x4807    LDR	R0, [PC, #28]
0x2F7A	0x6801    LDR	R1, [R0, #0]
0x2F7C	0xF46F2080  MVN	R0, #262144
0x2F80	0x4001    ANDS	R1, R0
0x2F82	0x4805    LDR	R0, [PC, #20]
0x2F84	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 371 :: 		
0x2F86	0x4806    LDR	R0, [PC, #24]
0x2F88	0x6801    LDR	R1, [R0, #0]
0x2F8A	0xF46F00FE  MVN	R0, #8323072
0x2F8E	0x4001    ANDS	R1, R0
0x2F90	0x4803    LDR	R0, [PC, #12]
0x2F92	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
L_end_SystemClockSetDefault:
0x2F94	0xB001    ADD	SP, SP, #4
0x2F96	0x4770    BX	LR
0x2F98	0x10004002  	RCC_CR+0
0x2F9C	0x0000F8FF  	#-117506048
0x2FA0	0x10044002  	RCC_CFGR+0
0x2FA4	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 423 :: 		
0x38B8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 424 :: 		
0x38BA	0x4902    LDR	R1, [PC, #8]
0x38BC	0x4802    LDR	R0, [PC, #8]
0x38BE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 425 :: 		
L_end_InitialSetUpFosc:
0x38C0	0xB001    ADD	SP, SP, #4
0x38C2	0x4770    BX	LR
0x38C4	0x19400001  	#72000
0x38C8	0x09302000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 307 :: 		
0x38CC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 308 :: 		
L___GenExcept28:
0x38CE	0xE7FE    B	L___GenExcept28
;__Lib_System_101_102_103.c, 309 :: 		
L_end___GenExcept:
0x38D0	0xB001    ADD	SP, SP, #4
0x38D2	0x4770    BX	LR
; end of ___GenExcept
0x40FC	0xB500    PUSH	(R14)
0x40FE	0xF8DFB024  LDR	R11, [PC, #36]
0x4102	0xF8DFA024  LDR	R10, [PC, #36]
0x4106	0xF8DFC024  LDR	R12, [PC, #36]
0x410A	0xF7FCFA0B  BL	1316
0x410E	0xF8DFB020  LDR	R11, [PC, #32]
0x4112	0xF8DFA020  LDR	R10, [PC, #32]
0x4116	0xF8DFC020  LDR	R12, [PC, #32]
0x411A	0xF7FCFA03  BL	1316
0x411E	0xBD00    POP	(R15)
0x4120	0x4770    BX	LR
0x4122	0xBF00    NOP
0x4124	0x00002000  	#536870912
0x4128	0x00992000  	#536871065
0x412C	0x3E240000  	#15908
0x4130	0x009C2000  	#536871068
0x4134	0x00AF2000  	#536871087
0x4138	0x40780000  	#16504
0x4198	0xB500    PUSH	(R14)
0x419A	0xF8DFB010  LDR	R11, [PC, #16]
0x419E	0xF8DFA010  LDR	R10, [PC, #16]
0x41A2	0xF7FEFEBB  BL	12060
0x41A6	0xBD00    POP	(R15)
0x41A8	0x4770    BX	LR
0x41AA	0xBF00    NOP
0x41AC	0x00002000  	#536870912
0x41B0	0x095C2000  	#536873308
;__Lib_System_101_102_103.c,428 :: __Lib_System_101_102_103_ADCPrescTable [4]
0x38D4	0x08060402 ;__Lib_System_101_102_103_ADCPrescTable+0
; end of __Lib_System_101_102_103_ADCPrescTable
;MadgwickAHRS.c,0 :: ?ICS_q1 [4]
0x3E24	0x00000000 ;?ICS_q1+0
; end of ?ICS_q1
;MadgwickAHRS.c,0 :: ?ICS_q2 [4]
0x3E28	0x00000000 ;?ICS_q2+0
; end of ?ICS_q2
;MadgwickAHRS.c,0 :: ?ICS_q3 [4]
0x3E2C	0x00000000 ;?ICS_q3+0
; end of ?ICS_q3
;MadgwickAHRS.c,0 :: ?ICS_q0 [4]
0x3E30	0x3F800000 ;?ICS_q0+0
; end of ?ICS_q0
;MadgwickAHRS.c,0 :: ?ICS_beta [4]
0x3E34	0x3DCCCCCD ;?ICS_beta+0
; end of ?ICS_beta
;MPU6050.c,0 :: ?ICS?lstr1_MPU6050 [14]
0x3E38	0x20657250 ;?ICS?lstr1_MPU6050+0
0x3E3C	0x74696E49 ;?ICS?lstr1_MPU6050+4
0x3E40	0x616B4F20 ;?ICS?lstr1_MPU6050+8
0x3E44	0x0079 ;?ICS?lstr1_MPU6050+12
; end of ?ICS?lstr1_MPU6050
;,0 :: _initBlock_7 [26]
; Containing: ?ICS?lstr2_MPU6050 [11]
;             ?ICS?lstr3_MPU6050 [15]
0x3E46	0x3655504D ;_initBlock_7+0 : ?ICS?lstr2_MPU6050 at 0x3E46
0x3E4A	0x20303530 ;_initBlock_7+4
0x3E4E	0x4D004B4F ;_initBlock_7+8 : ?ICS?lstr3_MPU6050 at 0x3E51
0x3E52	0x30365550 ;_initBlock_7+12
0x3E56	0x46203035 ;_initBlock_7+16
0x3E5A	0x656C6961 ;_initBlock_7+20
0x3E5E	0x0064 ;_initBlock_7+24
; end of _initBlock_7
;MPU6050.c,0 :: ?ICS_cal_var [2]
0x3E60	0x0000 ;?ICS_cal_var+0
; end of ?ICS_cal_var
;,0 :: _initBlock_9 [22]
; Containing: ?ICS?lstr4_MPU6050 [11]
;             ?ICS?lstr6_MPU6050 [11]
0x3E62	0x63412020 ;_initBlock_9+0 : ?ICS?lstr4_MPU6050 at 0x3E62
0x3E66	0x586C6563 ;_initBlock_9+4
0x3E6A	0x2000203A ;_initBlock_9+8 : ?ICS?lstr6_MPU6050 at 0x3E6D
0x3E6E	0x63634120 ;_initBlock_9+12
0x3E72	0x3A596C65 ;_initBlock_9+16
0x3E76	0x0020 ;_initBlock_9+20
; end of _initBlock_9
;,0 :: _initBlock_10 [48]
; Containing: ?ICS?lstr8_MPU6050 [11]
;             ?ICS?lstr10_MPU6050 [10]
;             ?ICS?lstr12_MPU6050 [10]
;             ?ICS?lstr14_MPU6050 [10]
;             ?ICS?lstr16_MPU6050 [7]
0x3E78	0x63412020 ;_initBlock_10+0 : ?ICS?lstr8_MPU6050 at 0x3E78
0x3E7C	0x5A6C6563 ;_initBlock_10+4
0x3E80	0x2000203A ;_initBlock_10+8 : ?ICS?lstr10_MPU6050 at 0x3E83
0x3E84	0x72794720 ;_initBlock_10+12
0x3E88	0x203A586F ;_initBlock_10+16
0x3E8C	0x47202000 ;_initBlock_10+20 : ?ICS?lstr12_MPU6050 at 0x3E8D
0x3E90	0x596F7279 ;_initBlock_10+24
0x3E94	0x2000203A ;_initBlock_10+28 : ?ICS?lstr14_MPU6050 at 0x3E97
0x3E98	0x72794720 ;_initBlock_10+32
0x3E9C	0x203A5A6F ;_initBlock_10+36
0x3EA0	0x51202000 ;_initBlock_10+40 : ?ICS?lstr16_MPU6050 at 0x3EA1
0x3EA4	0x00203A30 ;_initBlock_10+44
; end of _initBlock_10
;,0 :: _initBlock_11 [14]
; Containing: ?ICS?lstr18_MPU6050 [7]
;             ?ICS?lstr20_MPU6050 [7]
0x3EA8	0x31512020 ;_initBlock_11+0 : ?ICS?lstr18_MPU6050 at 0x3EA8
0x3EAC	0x2000203A ;_initBlock_11+4 : ?ICS?lstr20_MPU6050 at 0x3EAF
0x3EB0	0x3A325120 ;_initBlock_11+8
0x3EB4	0x0020 ;_initBlock_11+12
; end of _initBlock_11
;MPU6050.c,0 :: ?ICS?lstr22_MPU6050 [7]
0x3EB6	0x33512020 ;?ICS?lstr22_MPU6050+0
0x3EBA	0x00203A ;?ICS?lstr22_MPU6050+4
; end of ?ICS?lstr22_MPU6050
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x3EC0	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x3EC4	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x3EC8	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x3ECC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x3ED0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x3ED4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x3ED8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x3EDC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x3EE0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x3EE4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x3EE8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x3EEC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x3EF0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x3EF4	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x3EF8	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x3EFC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x3F00	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x3F04	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x3F08	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x3F0C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x3F10	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x3F14	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x3F18	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x3F1C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x3F20	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x3F24	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x3F28	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_I2C1_PB67 [108]
0x3F2C	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x3F30	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x3F34	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x3F38	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x3F3C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x3F40	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x3F44	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x3F48	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x3F4C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x3F50	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x3F54	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x3F58	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x3F5C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x3F60	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x3F64	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x3F68	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x3F6C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x3F70	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x3F74	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x3F78	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x3F7C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x3F80	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x3F84	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x3F88	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x3F8C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x3F90	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x3F94	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;__Lib_Sprintf.c,83 :: __Lib_Sprintf__npowers_ [52]
0x3F98	0x3F800000 ;__Lib_Sprintf__npowers_+0
0x3F9C	0x3DCCCCCD ;__Lib_Sprintf__npowers_+4
0x3FA0	0x3C23D70A ;__Lib_Sprintf__npowers_+8
0x3FA4	0x3A83126F ;__Lib_Sprintf__npowers_+12
0x3FA8	0x38D1B717 ;__Lib_Sprintf__npowers_+16
0x3FAC	0x3727C5AC ;__Lib_Sprintf__npowers_+20
0x3FB0	0x358637BD ;__Lib_Sprintf__npowers_+24
0x3FB4	0x33D6BF95 ;__Lib_Sprintf__npowers_+28
0x3FB8	0x322BCC77 ;__Lib_Sprintf__npowers_+32
0x3FBC	0x3089705F ;__Lib_Sprintf__npowers_+36
0x3FC0	0x2EDBE6FF ;__Lib_Sprintf__npowers_+40
0x3FC4	0x1E3CE508 ;__Lib_Sprintf__npowers_+44
0x3FC8	0x0DA24260 ;__Lib_Sprintf__npowers_+48
; end of __Lib_Sprintf__npowers_
;__Lib_Sprintf.c,66 :: __Lib_Sprintf__powers_ [52]
0x3FCC	0x3F800000 ;__Lib_Sprintf__powers_+0
0x3FD0	0x41200000 ;__Lib_Sprintf__powers_+4
0x3FD4	0x42C80000 ;__Lib_Sprintf__powers_+8
0x3FD8	0x447A0000 ;__Lib_Sprintf__powers_+12
0x3FDC	0x461C4000 ;__Lib_Sprintf__powers_+16
0x3FE0	0x47C35000 ;__Lib_Sprintf__powers_+20
0x3FE4	0x49742400 ;__Lib_Sprintf__powers_+24
0x3FE8	0x4B189680 ;__Lib_Sprintf__powers_+28
0x3FEC	0x4CBEBC20 ;__Lib_Sprintf__powers_+32
0x3FF0	0x4E6E6B28 ;__Lib_Sprintf__powers_+36
0x3FF4	0x501502F9 ;__Lib_Sprintf__powers_+40
0x3FF8	0x60AD78EC ;__Lib_Sprintf__powers_+44
0x3FFC	0x7149F2CA ;__Lib_Sprintf__powers_+48
; end of __Lib_Sprintf__powers_
;__Lib_Sprintf.c,115 :: __Lib_Sprintf_octpowers [48]
0x4000	0x00000001 ;__Lib_Sprintf_octpowers+0
0x4004	0x00000008 ;__Lib_Sprintf_octpowers+4
0x4008	0x00000040 ;__Lib_Sprintf_octpowers+8
0x400C	0x00000200 ;__Lib_Sprintf_octpowers+12
0x4010	0x00001000 ;__Lib_Sprintf_octpowers+16
0x4014	0x00008000 ;__Lib_Sprintf_octpowers+20
0x4018	0x00040000 ;__Lib_Sprintf_octpowers+24
0x401C	0x00200000 ;__Lib_Sprintf_octpowers+28
0x4020	0x01000000 ;__Lib_Sprintf_octpowers+32
0x4024	0x08000000 ;__Lib_Sprintf_octpowers+36
0x4028	0x40000000 ;__Lib_Sprintf_octpowers+40
0x402C	0x00000000 ;__Lib_Sprintf_octpowers+44
; end of __Lib_Sprintf_octpowers
;__Lib_Sprintf.c,104 :: __Lib_Sprintf_dpowers [40]
0x4030	0x00000001 ;__Lib_Sprintf_dpowers+0
0x4034	0x0000000A ;__Lib_Sprintf_dpowers+4
0x4038	0x00000064 ;__Lib_Sprintf_dpowers+8
0x403C	0x000003E8 ;__Lib_Sprintf_dpowers+12
0x4040	0x00002710 ;__Lib_Sprintf_dpowers+16
0x4044	0x000186A0 ;__Lib_Sprintf_dpowers+20
0x4048	0x000F4240 ;__Lib_Sprintf_dpowers+24
0x404C	0x00989680 ;__Lib_Sprintf_dpowers+28
0x4050	0x05F5E100 ;__Lib_Sprintf_dpowers+32
0x4054	0x3B9ACA00 ;__Lib_Sprintf_dpowers+36
; end of __Lib_Sprintf_dpowers
;__Lib_Sprintf.c,110 :: __Lib_Sprintf_hexpowers [32]
0x4058	0x00000001 ;__Lib_Sprintf_hexpowers+0
0x405C	0x00000010 ;__Lib_Sprintf_hexpowers+4
0x4060	0x00000100 ;__Lib_Sprintf_hexpowers+8
0x4064	0x00001000 ;__Lib_Sprintf_hexpowers+12
0x4068	0x00010000 ;__Lib_Sprintf_hexpowers+16
0x406C	0x00100000 ;__Lib_Sprintf_hexpowers+20
0x4070	0x01000000 ;__Lib_Sprintf_hexpowers+24
0x4074	0x10000000 ;__Lib_Sprintf_hexpowers+28
; end of __Lib_Sprintf_hexpowers
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C1_TIMEOUT [4]
0x4078	0x00000000 ;?ICS__Lib_I2C_12__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C1_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C2_TIMEOUT [4]
0x407C	0x00000000 ;?ICS__Lib_I2C_12__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C2_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2Cx_TIMEOUT [4]
0x4080	0x00000000 ;?ICS__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
;,0 :: _initBlock_23 [24]
; Containing: ?ICS?lstr1___Lib_Sprintf [7]
;             hexs [17]
0x4084	0x6C756E28 ;_initBlock_23+0 : ?ICS?lstr1___Lib_Sprintf at 0x4084
0x4088	0x3000296C ;_initBlock_23+4 : hexs at 0x408B
0x408C	0x34333231 ;_initBlock_23+8
0x4090	0x38373635 ;_initBlock_23+12
0x4094	0x63626139 ;_initBlock_23+16
0x4098	0x00666564 ;_initBlock_23+20
; end of _initBlock_23
;,0 :: _initBlock_24 [93]
; Containing: hexb [17]
;             APBAHBPrescTable [16]
;             ?lstr_13_MPU6050 [6]
;             ?lstr_5_MPU6050 [6]
;             ?lstr_7_MPU6050 [6]
;             ?lstr_23_MPU6050 [6]
;             ?lstr_21_MPU6050 [6]
;             ?lstr_19_MPU6050 [6]
;             ?lstr_11_MPU6050 [6]
;             ?lstr_15_MPU6050 [6]
;             ?lstr_17_MPU6050 [6]
;             ?lstr_9_MPU6050 [6]
0x409C	0x33323130 ;_initBlock_24+0 : hexb at 0x409C
0x40A0	0x37363534 ;_initBlock_24+4
0x40A4	0x42413938 ;_initBlock_24+8
0x40A8	0x46454443 ;_initBlock_24+12
0x40AC	0x00000000 ;_initBlock_24+16 : APBAHBPrescTable at 0x40AD
0x40B0	0x03020100 ;_initBlock_24+20
0x40B4	0x03020104 ;_initBlock_24+24
0x40B8	0x08070604 ;_initBlock_24+28
0x40BC	0x2E372509 ;_initBlock_24+32 : ?lstr_13_MPU6050 at 0x40BD
0x40C0	0x25006632 ;_initBlock_24+36 : ?lstr_5_MPU6050 at 0x40C3
0x40C4	0x66322E37 ;_initBlock_24+40
0x40C8	0x2E372500 ;_initBlock_24+44 : ?lstr_7_MPU6050 at 0x40C9
0x40CC	0x25006632 ;_initBlock_24+48 : ?lstr_23_MPU6050 at 0x40CF
0x40D0	0x66322E37 ;_initBlock_24+52
0x40D4	0x2E372500 ;_initBlock_24+56 : ?lstr_21_MPU6050 at 0x40D5
0x40D8	0x25006632 ;_initBlock_24+60 : ?lstr_19_MPU6050 at 0x40DB
0x40DC	0x66322E37 ;_initBlock_24+64
0x40E0	0x2E372500 ;_initBlock_24+68 : ?lstr_11_MPU6050 at 0x40E1
0x40E4	0x25006632 ;_initBlock_24+72 : ?lstr_15_MPU6050 at 0x40E7
0x40E8	0x66322E37 ;_initBlock_24+76
0x40EC	0x2E372500 ;_initBlock_24+80 : ?lstr_17_MPU6050 at 0x40ED
0x40F0	0x25006632 ;_initBlock_24+84 : ?lstr_9_MPU6050 at 0x40F3
0x40F4	0x66322E37 ;_initBlock_24+88
0x40F8	0x00 ;_initBlock_24+92
; end of _initBlock_24
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC      [26]    _I2Cx_Get_Status
0x01D8      [24]    _I2Cx_Is_Idle
0x01F0     [500]    _GPIO_Config
0x03E4      [36]    _ChekXForEvent
0x0408     [144]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x0498     [138]    __Mul_FP
0x0524      [20]    ___CC2DW
0x0538      [66]    __FloatToSignedIntegral
0x057C     [408]    _I2Cx_Write
0x0714      [12]    _Get_Fosc_kHz
0x0720     [204]    _I2Cx_Start
0x07EC     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0884      [24]    _I2C1_Start
0x089C      [36]    _I2C1_Write
0x08C0      [22]    _isdigit
0x08D8    [1116]    _I2Cx_Read
0x0D34     [272]    _GPIO_Alternate_Function_Enable
0x0E44     [258]    __Sub_FP
0x0F48     [168]    _RCC_GetClocksFrequency
0x0FF0     [196]    __Lib_Sprintf_fround
0x10B4     [254]    __Add_FP
0x11B4     [380]    __Lib_Sprintf_scale
0x1330     [104]    __Compare_FP
0x1398      [30]    __Lib_UART_123_45_UARTx_Write
0x13B8      [44]    __UnsignedIntegralToFloat
0x13E4      [70]    __FloatToUnsignedIntegral
0x142C     [164]    __Div_FP
0x14D0      [64]    __SignedIntegralToFloat
0x1510    [5352]    __Lib_Sprintf__doprntf
0x29F8      [84]    _invSqrt
0x2A4C      [56]    _MPU6050_Write
0x2A84      [36]    _I2C1_Read
0x2AA8     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x2CEC     [412]    _I2Cx_Init_Advanced
0x2E88      [68]    _MPU6050_Read
0x2ECC      [50]    __Lib_UART_123_45_UARTx_Write_Text
0x2F00      [28]    _I2C1_Init_Advanced
0x2F1C      [58]    ___FillZeros
0x2F58      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x2FA8      [52]    _UART1_Init
0x2FDC    [1460]    _MadgwickAHRSupdateIMU
0x3590      [52]    _sprintf
0x35C4     [220]    _MPU6050_Gyro_Raw
0x36A0     [264]    _MPU6050_Read_Accel
0x37A8      [76]    _MPU6050_Test
0x37F4      [28]    _UART1_Write
0x3810      [28]    _UART1_Write_Text
0x382C     [140]    _MPU6050_Init
0x38B8      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x38CC       [8]    ___GenExcept
0x38D8    [1116]    _main
0x3D34     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    _q1
0x20000004       [4]    _q2
0x20000008       [4]    _q3
0x2000000C       [4]    _q0
0x20000010       [4]    _beta
0x20000014      [14]    ?lstr1_MPU6050
0x20000022      [11]    ?lstr2_MPU6050
0x2000002D      [15]    ?lstr3_MPU6050
0x2000003C       [2]    _cal_var
0x2000003E      [11]    ?lstr4_MPU6050
0x20000049      [11]    ?lstr6_MPU6050
0x20000054      [11]    ?lstr8_MPU6050
0x2000005F      [10]    ?lstr10_MPU6050
0x20000069      [10]    ?lstr12_MPU6050
0x20000073      [10]    ?lstr14_MPU6050
0x2000007D       [7]    ?lstr16_MPU6050
0x20000084       [7]    ?lstr18_MPU6050
0x2000008B       [7]    ?lstr20_MPU6050
0x20000092       [7]    ?lstr22_MPU6050
0x2000009A       [2]    _GYRO_XOUT
0x2000009C       [4]    __Lib_I2C_12__I2C1_TIMEOUT
0x200000A0       [4]    __Lib_I2C_12__I2C2_TIMEOUT
0x200000A4       [4]    __Lib_I2C_12__I2Cx_TIMEOUT
0x200000A8       [7]    ?lstr1___Lib_Sprintf
0x20000880       [2]    _GYRO_YOUT
0x20000882       [2]    _GYRO_ZOUT
0x20000884      [25]    _buf
0x2000089E       [2]    _ACCEL_XOUT
0x200008A0       [2]    _ACCEL_YOUT
0x200008A2       [2]    _ACCEL_ZOUT
0x200008A4       [2]    _info
0x200008A8       [4]    _gyro_x_offset
0x200008AC       [4]    _gyro_y_offset
0x200008B0       [4]    _gyro_z_offset
0x200008B4       [4]    _gyro_x
0x200008B8       [4]    _gyro_y
0x200008BC       [4]    _gyro_z
0x200008C0       [4]    _acc_x
0x200008C4       [4]    _acc_y
0x200008C8       [4]    _acc_z
0x200008CC      [10]    _accel_x_out
0x200008D6      [10]    _accel_y_out
0x200008E0      [10]    _accel_z_out
0x200008EA      [10]    _gyro_x_out
0x200008F4      [10]    _gyro_y_out
0x200008FE      [10]    _gyro_z_out
0x20000908      [10]    _q0_t
0x20000912      [10]    _q1_t
0x2000091C      [10]    _q2_t
0x20000926      [10]    _q3_t
0x20000930       [4]    ___System_CLOCK_IN_KHZ
0x20000934       [4]    _I2Cx_Timeout_Ptr
0x20000938       [4]    _I2C1_Timeout_Ptr
0x2000093C       [4]    _I2C2_Timeout_Ptr
0x20000940       [4]    _I2C_Start_Ptr
0x20000944       [4]    _I2C_Read_Ptr
0x20000948       [4]    _I2C_Write_Ptr
0x2000094C       [4]    _UART_Wr_Ptr
0x20000950       [4]    _UART_Rd_Ptr
0x20000954       [4]    _UART_Rdy_Ptr
0x20000958       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x38D4       [4]    __Lib_System_101_102_103_ADCPrescTable
0x3E24       [4]    ?ICS_q1
0x3E28       [4]    ?ICS_q2
0x3E2C       [4]    ?ICS_q3
0x3E30       [4]    ?ICS_q0
0x3E34       [4]    ?ICS_beta
0x3E38      [14]    ?ICS?lstr1_MPU6050
0x3E46      [11]    ?ICS?lstr2_MPU6050
0x3E51      [15]    ?ICS?lstr3_MPU6050
0x3E60       [2]    ?ICS_cal_var
0x3E62      [11]    ?ICS?lstr4_MPU6050
0x3E6D      [11]    ?ICS?lstr6_MPU6050
0x3E78      [11]    ?ICS?lstr8_MPU6050
0x3E83      [10]    ?ICS?lstr10_MPU6050
0x3E8D      [10]    ?ICS?lstr12_MPU6050
0x3E97      [10]    ?ICS?lstr14_MPU6050
0x3EA1       [7]    ?ICS?lstr16_MPU6050
0x3EA8       [7]    ?ICS?lstr18_MPU6050
0x3EAF       [7]    ?ICS?lstr20_MPU6050
0x3EB6       [7]    ?ICS?lstr22_MPU6050
0x3EC0     [108]    __GPIO_MODULE_USART1_PA9_10
0x3F2C     [108]    __GPIO_MODULE_I2C1_PB67
0x3F98      [52]    __Lib_Sprintf__npowers_
0x3FCC      [52]    __Lib_Sprintf__powers_
0x4000      [48]    __Lib_Sprintf_octpowers
0x4030      [40]    __Lib_Sprintf_dpowers
0x4058      [32]    __Lib_Sprintf_hexpowers
0x4078       [4]    ?ICS__Lib_I2C_12__I2C1_TIMEOUT
0x407C       [4]    ?ICS__Lib_I2C_12__I2C2_TIMEOUT
0x4080       [4]    ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
0x4084       [7]    ?ICS?lstr1___Lib_Sprintf
0x408B      [17]    __Lib_Sprintf_hexs
0x409C      [17]    __Lib_Sprintf_hexb
0x40AD      [16]    __Lib_System_101_102_103_APBAHBPrescTable
0x40BD       [6]    ?lstr_13_MPU6050
0x40C3       [6]    ?lstr_5_MPU6050
0x40C9       [6]    ?lstr_7_MPU6050
0x40CF       [6]    ?lstr_23_MPU6050
0x40D5       [6]    ?lstr_21_MPU6050
0x40DB       [6]    ?lstr_19_MPU6050
0x40E1       [6]    ?lstr_11_MPU6050
0x40E7       [6]    ?lstr_15_MPU6050
0x40ED       [6]    ?lstr_17_MPU6050
0x40F3       [6]    ?lstr_9_MPU6050
