Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Tue Dec 14 10:31:05 2021
| Host         : DESKTOP-UO8LOIU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGAInterface_timing_summary_routed.rpt -pb VGAInterface_timing_summary_routed.pb -rpx VGAInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : VGAInterface
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-14   Warning           DSP cannot absorb non-zero init register            1           
TIMING-16  Warning           Large setup violation                               525         
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.619    -3147.212                    525                 1374        0.109        0.000                      0                 1374        3.000        0.000                       0                   282  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                      ------------       ----------      --------------
clockingwizard_invoegen/inst/SysClk100MHz  {0.000 5.000}      10.000          100.000         
  PixelClk_ClockingWizard                  {0.000 19.861}     39.722          25.175          
  clkfbout_ClockingWizard                  {0.000 5.000}      10.000          100.000         
sys_clk_pin                                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clockingwizard_invoegen/inst/SysClk100MHz                                                                                                                                                    3.000        0.000                       0                     1  
  PixelClk_ClockingWizard                       32.528        0.000                      0                  677        0.109        0.000                      0                  677       19.361        0.000                       0                   169  
  clkfbout_ClockingWizard                                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                                      2.703        0.000                      0                  172        0.209        0.000                      0                  172        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin              PixelClk_ClockingWizard       -6.619    -3147.212                    525                  525        0.559        0.000                      0                  525  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clockingwizard_invoegen/inst/SysClk100MHz
  To Clock:  clockingwizard_invoegen/inst/SysClk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clockingwizard_invoegen/inst/SysClk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockingwizard_invoegen/inst/SysClk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  PixelClk_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       32.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.528ns  (required time - arrival time)
  Source:                 VGATiming_invoegen/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            s_addrb_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 2.064ns (31.267%)  route 4.537ns (68.733%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 41.295 - 39.722 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.809     1.809    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.619     1.621    VGATiming_invoegen/PixelClk
    SLICE_X66Y104        FDRE                                         r  VGATiming_invoegen/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGATiming_invoegen/HCounter_reg[8]/Q
                         net (fo=6, routed)           1.289     3.428    VGATiming_invoegen/HCounter[8]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.124     3.552 r  VGATiming_invoegen/Red[0]_i_33/O
                         net (fo=1, routed)           0.000     3.552    VGATiming_invoegen/Red[0]_i_33_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.102 r  VGATiming_invoegen/Red_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.102    VGATiming_invoegen/Red_reg[0]_i_19_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.216 r  VGATiming_invoegen/Red_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.216    VGATiming_invoegen/Red_reg[0]_i_9_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.330 r  VGATiming_invoegen/Red_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.330    VGATiming_invoegen/Red_reg[0]_i_4_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.601 r  VGATiming_invoegen/Red_reg[0]_i_2/CO[0]
                         net (fo=3, routed)           1.938     6.539    VGATiming_invoegen/VideoActive10_in
    SLICE_X78Y119        LUT6 (Prop_lut6_I1_O)        0.373     6.912 r  VGATiming_invoegen/s_addrb[0]_i_1/O
                         net (fo=19, routed)          1.310     8.222    s_addrb
    SLICE_X78Y125        FDRE                                         r  s_addrb_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683    41.405    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.570    41.295    s_PixelClk
    SLICE_X78Y125        FDRE                                         r  s_addrb_reg[16]/C
                         clock pessimism              0.077    41.372    
                         clock uncertainty           -0.098    41.274    
    SLICE_X78Y125        FDRE (Setup_fdre_C_R)       -0.524    40.750    s_addrb_reg[16]
  -------------------------------------------------------------------
                         required time                         40.750    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 32.528    

Slack (MET) :             32.528ns  (required time - arrival time)
  Source:                 VGATiming_invoegen/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            s_addrb_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 2.064ns (31.267%)  route 4.537ns (68.733%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 41.295 - 39.722 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.809     1.809    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.619     1.621    VGATiming_invoegen/PixelClk
    SLICE_X66Y104        FDRE                                         r  VGATiming_invoegen/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGATiming_invoegen/HCounter_reg[8]/Q
                         net (fo=6, routed)           1.289     3.428    VGATiming_invoegen/HCounter[8]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.124     3.552 r  VGATiming_invoegen/Red[0]_i_33/O
                         net (fo=1, routed)           0.000     3.552    VGATiming_invoegen/Red[0]_i_33_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.102 r  VGATiming_invoegen/Red_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.102    VGATiming_invoegen/Red_reg[0]_i_19_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.216 r  VGATiming_invoegen/Red_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.216    VGATiming_invoegen/Red_reg[0]_i_9_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.330 r  VGATiming_invoegen/Red_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.330    VGATiming_invoegen/Red_reg[0]_i_4_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.601 r  VGATiming_invoegen/Red_reg[0]_i_2/CO[0]
                         net (fo=3, routed)           1.938     6.539    VGATiming_invoegen/VideoActive10_in
    SLICE_X78Y119        LUT6 (Prop_lut6_I1_O)        0.373     6.912 r  VGATiming_invoegen/s_addrb[0]_i_1/O
                         net (fo=19, routed)          1.310     8.222    s_addrb
    SLICE_X78Y125        FDRE                                         r  s_addrb_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683    41.405    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.570    41.295    s_PixelClk
    SLICE_X78Y125        FDRE                                         r  s_addrb_reg[17]/C
                         clock pessimism              0.077    41.372    
                         clock uncertainty           -0.098    41.274    
    SLICE_X78Y125        FDRE (Setup_fdre_C_R)       -0.524    40.750    s_addrb_reg[17]
  -------------------------------------------------------------------
                         required time                         40.750    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 32.528    

Slack (MET) :             32.528ns  (required time - arrival time)
  Source:                 VGATiming_invoegen/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            s_addrb_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 2.064ns (31.267%)  route 4.537ns (68.733%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 41.295 - 39.722 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.809     1.809    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.619     1.621    VGATiming_invoegen/PixelClk
    SLICE_X66Y104        FDRE                                         r  VGATiming_invoegen/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGATiming_invoegen/HCounter_reg[8]/Q
                         net (fo=6, routed)           1.289     3.428    VGATiming_invoegen/HCounter[8]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.124     3.552 r  VGATiming_invoegen/Red[0]_i_33/O
                         net (fo=1, routed)           0.000     3.552    VGATiming_invoegen/Red[0]_i_33_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.102 r  VGATiming_invoegen/Red_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.102    VGATiming_invoegen/Red_reg[0]_i_19_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.216 r  VGATiming_invoegen/Red_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.216    VGATiming_invoegen/Red_reg[0]_i_9_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.330 r  VGATiming_invoegen/Red_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.330    VGATiming_invoegen/Red_reg[0]_i_4_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.601 r  VGATiming_invoegen/Red_reg[0]_i_2/CO[0]
                         net (fo=3, routed)           1.938     6.539    VGATiming_invoegen/VideoActive10_in
    SLICE_X78Y119        LUT6 (Prop_lut6_I1_O)        0.373     6.912 r  VGATiming_invoegen/s_addrb[0]_i_1/O
                         net (fo=19, routed)          1.310     8.222    s_addrb
    SLICE_X78Y125        FDRE                                         r  s_addrb_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683    41.405    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.570    41.295    s_PixelClk
    SLICE_X78Y125        FDRE                                         r  s_addrb_reg[18]/C
                         clock pessimism              0.077    41.372    
                         clock uncertainty           -0.098    41.274    
    SLICE_X78Y125        FDRE (Setup_fdre_C_R)       -0.524    40.750    s_addrb_reg[18]
  -------------------------------------------------------------------
                         required time                         40.750    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 32.528    

Slack (MET) :             32.694ns  (required time - arrival time)
  Source:                 VGATiming_invoegen/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            s_addrb_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.064ns (32.072%)  route 4.371ns (67.928%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 41.295 - 39.722 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.809     1.809    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.619     1.621    VGATiming_invoegen/PixelClk
    SLICE_X66Y104        FDRE                                         r  VGATiming_invoegen/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGATiming_invoegen/HCounter_reg[8]/Q
                         net (fo=6, routed)           1.289     3.428    VGATiming_invoegen/HCounter[8]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.124     3.552 r  VGATiming_invoegen/Red[0]_i_33/O
                         net (fo=1, routed)           0.000     3.552    VGATiming_invoegen/Red[0]_i_33_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.102 r  VGATiming_invoegen/Red_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.102    VGATiming_invoegen/Red_reg[0]_i_19_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.216 r  VGATiming_invoegen/Red_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.216    VGATiming_invoegen/Red_reg[0]_i_9_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.330 r  VGATiming_invoegen/Red_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.330    VGATiming_invoegen/Red_reg[0]_i_4_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.601 r  VGATiming_invoegen/Red_reg[0]_i_2/CO[0]
                         net (fo=3, routed)           1.938     6.539    VGATiming_invoegen/VideoActive10_in
    SLICE_X78Y119        LUT6 (Prop_lut6_I1_O)        0.373     6.912 r  VGATiming_invoegen/s_addrb[0]_i_1/O
                         net (fo=19, routed)          1.145     8.056    s_addrb
    SLICE_X78Y124        FDRE                                         r  s_addrb_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683    41.405    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.570    41.295    s_PixelClk
    SLICE_X78Y124        FDRE                                         r  s_addrb_reg[12]/C
                         clock pessimism              0.077    41.372    
                         clock uncertainty           -0.098    41.274    
    SLICE_X78Y124        FDRE (Setup_fdre_C_R)       -0.524    40.750    s_addrb_reg[12]
  -------------------------------------------------------------------
                         required time                         40.750    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 32.694    

Slack (MET) :             32.694ns  (required time - arrival time)
  Source:                 VGATiming_invoegen/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            s_addrb_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.064ns (32.072%)  route 4.371ns (67.928%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 41.295 - 39.722 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.809     1.809    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.619     1.621    VGATiming_invoegen/PixelClk
    SLICE_X66Y104        FDRE                                         r  VGATiming_invoegen/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGATiming_invoegen/HCounter_reg[8]/Q
                         net (fo=6, routed)           1.289     3.428    VGATiming_invoegen/HCounter[8]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.124     3.552 r  VGATiming_invoegen/Red[0]_i_33/O
                         net (fo=1, routed)           0.000     3.552    VGATiming_invoegen/Red[0]_i_33_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.102 r  VGATiming_invoegen/Red_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.102    VGATiming_invoegen/Red_reg[0]_i_19_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.216 r  VGATiming_invoegen/Red_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.216    VGATiming_invoegen/Red_reg[0]_i_9_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.330 r  VGATiming_invoegen/Red_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.330    VGATiming_invoegen/Red_reg[0]_i_4_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.601 r  VGATiming_invoegen/Red_reg[0]_i_2/CO[0]
                         net (fo=3, routed)           1.938     6.539    VGATiming_invoegen/VideoActive10_in
    SLICE_X78Y119        LUT6 (Prop_lut6_I1_O)        0.373     6.912 r  VGATiming_invoegen/s_addrb[0]_i_1/O
                         net (fo=19, routed)          1.145     8.056    s_addrb
    SLICE_X78Y124        FDRE                                         r  s_addrb_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683    41.405    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.570    41.295    s_PixelClk
    SLICE_X78Y124        FDRE                                         r  s_addrb_reg[13]/C
                         clock pessimism              0.077    41.372    
                         clock uncertainty           -0.098    41.274    
    SLICE_X78Y124        FDRE (Setup_fdre_C_R)       -0.524    40.750    s_addrb_reg[13]
  -------------------------------------------------------------------
                         required time                         40.750    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 32.694    

Slack (MET) :             32.694ns  (required time - arrival time)
  Source:                 VGATiming_invoegen/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            s_addrb_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.064ns (32.072%)  route 4.371ns (67.928%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 41.295 - 39.722 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.809     1.809    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.619     1.621    VGATiming_invoegen/PixelClk
    SLICE_X66Y104        FDRE                                         r  VGATiming_invoegen/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGATiming_invoegen/HCounter_reg[8]/Q
                         net (fo=6, routed)           1.289     3.428    VGATiming_invoegen/HCounter[8]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.124     3.552 r  VGATiming_invoegen/Red[0]_i_33/O
                         net (fo=1, routed)           0.000     3.552    VGATiming_invoegen/Red[0]_i_33_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.102 r  VGATiming_invoegen/Red_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.102    VGATiming_invoegen/Red_reg[0]_i_19_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.216 r  VGATiming_invoegen/Red_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.216    VGATiming_invoegen/Red_reg[0]_i_9_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.330 r  VGATiming_invoegen/Red_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.330    VGATiming_invoegen/Red_reg[0]_i_4_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.601 r  VGATiming_invoegen/Red_reg[0]_i_2/CO[0]
                         net (fo=3, routed)           1.938     6.539    VGATiming_invoegen/VideoActive10_in
    SLICE_X78Y119        LUT6 (Prop_lut6_I1_O)        0.373     6.912 r  VGATiming_invoegen/s_addrb[0]_i_1/O
                         net (fo=19, routed)          1.145     8.056    s_addrb
    SLICE_X78Y124        FDRE                                         r  s_addrb_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683    41.405    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.570    41.295    s_PixelClk
    SLICE_X78Y124        FDRE                                         r  s_addrb_reg[14]/C
                         clock pessimism              0.077    41.372    
                         clock uncertainty           -0.098    41.274    
    SLICE_X78Y124        FDRE (Setup_fdre_C_R)       -0.524    40.750    s_addrb_reg[14]
  -------------------------------------------------------------------
                         required time                         40.750    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 32.694    

Slack (MET) :             32.694ns  (required time - arrival time)
  Source:                 VGATiming_invoegen/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            s_addrb_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.064ns (32.072%)  route 4.371ns (67.928%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 41.295 - 39.722 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.809     1.809    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.619     1.621    VGATiming_invoegen/PixelClk
    SLICE_X66Y104        FDRE                                         r  VGATiming_invoegen/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGATiming_invoegen/HCounter_reg[8]/Q
                         net (fo=6, routed)           1.289     3.428    VGATiming_invoegen/HCounter[8]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.124     3.552 r  VGATiming_invoegen/Red[0]_i_33/O
                         net (fo=1, routed)           0.000     3.552    VGATiming_invoegen/Red[0]_i_33_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.102 r  VGATiming_invoegen/Red_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.102    VGATiming_invoegen/Red_reg[0]_i_19_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.216 r  VGATiming_invoegen/Red_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.216    VGATiming_invoegen/Red_reg[0]_i_9_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.330 r  VGATiming_invoegen/Red_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.330    VGATiming_invoegen/Red_reg[0]_i_4_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.601 r  VGATiming_invoegen/Red_reg[0]_i_2/CO[0]
                         net (fo=3, routed)           1.938     6.539    VGATiming_invoegen/VideoActive10_in
    SLICE_X78Y119        LUT6 (Prop_lut6_I1_O)        0.373     6.912 r  VGATiming_invoegen/s_addrb[0]_i_1/O
                         net (fo=19, routed)          1.145     8.056    s_addrb
    SLICE_X78Y124        FDRE                                         r  s_addrb_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683    41.405    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.570    41.295    s_PixelClk
    SLICE_X78Y124        FDRE                                         r  s_addrb_reg[15]/C
                         clock pessimism              0.077    41.372    
                         clock uncertainty           -0.098    41.274    
    SLICE_X78Y124        FDRE (Setup_fdre_C_R)       -0.524    40.750    s_addrb_reg[15]
  -------------------------------------------------------------------
                         required time                         40.750    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 32.694    

Slack (MET) :             32.844ns  (required time - arrival time)
  Source:                 VGATiming_invoegen/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            s_addrb_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 2.064ns (32.829%)  route 4.223ns (67.171%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 41.297 - 39.722 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.809     1.809    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.619     1.621    VGATiming_invoegen/PixelClk
    SLICE_X66Y104        FDRE                                         r  VGATiming_invoegen/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGATiming_invoegen/HCounter_reg[8]/Q
                         net (fo=6, routed)           1.289     3.428    VGATiming_invoegen/HCounter[8]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.124     3.552 r  VGATiming_invoegen/Red[0]_i_33/O
                         net (fo=1, routed)           0.000     3.552    VGATiming_invoegen/Red[0]_i_33_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.102 r  VGATiming_invoegen/Red_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.102    VGATiming_invoegen/Red_reg[0]_i_19_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.216 r  VGATiming_invoegen/Red_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.216    VGATiming_invoegen/Red_reg[0]_i_9_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.330 r  VGATiming_invoegen/Red_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.330    VGATiming_invoegen/Red_reg[0]_i_4_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.601 r  VGATiming_invoegen/Red_reg[0]_i_2/CO[0]
                         net (fo=3, routed)           1.938     6.539    VGATiming_invoegen/VideoActive10_in
    SLICE_X78Y119        LUT6 (Prop_lut6_I1_O)        0.373     6.912 r  VGATiming_invoegen/s_addrb[0]_i_1/O
                         net (fo=19, routed)          0.996     7.908    s_addrb
    SLICE_X78Y123        FDRE                                         r  s_addrb_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683    41.405    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.572    41.297    s_PixelClk
    SLICE_X78Y123        FDRE                                         r  s_addrb_reg[10]/C
                         clock pessimism              0.077    41.374    
                         clock uncertainty           -0.098    41.276    
    SLICE_X78Y123        FDRE (Setup_fdre_C_R)       -0.524    40.752    s_addrb_reg[10]
  -------------------------------------------------------------------
                         required time                         40.752    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                 32.844    

Slack (MET) :             32.844ns  (required time - arrival time)
  Source:                 VGATiming_invoegen/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            s_addrb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 2.064ns (32.829%)  route 4.223ns (67.171%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 41.297 - 39.722 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.809     1.809    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.619     1.621    VGATiming_invoegen/PixelClk
    SLICE_X66Y104        FDRE                                         r  VGATiming_invoegen/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGATiming_invoegen/HCounter_reg[8]/Q
                         net (fo=6, routed)           1.289     3.428    VGATiming_invoegen/HCounter[8]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.124     3.552 r  VGATiming_invoegen/Red[0]_i_33/O
                         net (fo=1, routed)           0.000     3.552    VGATiming_invoegen/Red[0]_i_33_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.102 r  VGATiming_invoegen/Red_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.102    VGATiming_invoegen/Red_reg[0]_i_19_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.216 r  VGATiming_invoegen/Red_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.216    VGATiming_invoegen/Red_reg[0]_i_9_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.330 r  VGATiming_invoegen/Red_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.330    VGATiming_invoegen/Red_reg[0]_i_4_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.601 r  VGATiming_invoegen/Red_reg[0]_i_2/CO[0]
                         net (fo=3, routed)           1.938     6.539    VGATiming_invoegen/VideoActive10_in
    SLICE_X78Y119        LUT6 (Prop_lut6_I1_O)        0.373     6.912 r  VGATiming_invoegen/s_addrb[0]_i_1/O
                         net (fo=19, routed)          0.996     7.908    s_addrb
    SLICE_X78Y123        FDRE                                         r  s_addrb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683    41.405    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.572    41.297    s_PixelClk
    SLICE_X78Y123        FDRE                                         r  s_addrb_reg[11]/C
                         clock pessimism              0.077    41.374    
                         clock uncertainty           -0.098    41.276    
    SLICE_X78Y123        FDRE (Setup_fdre_C_R)       -0.524    40.752    s_addrb_reg[11]
  -------------------------------------------------------------------
                         required time                         40.752    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                 32.844    

Slack (MET) :             32.844ns  (required time - arrival time)
  Source:                 VGATiming_invoegen/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            s_addrb_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 2.064ns (32.829%)  route 4.223ns (67.171%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 41.297 - 39.722 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.809     1.809    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.619     1.621    VGATiming_invoegen/PixelClk
    SLICE_X66Y104        FDRE                                         r  VGATiming_invoegen/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGATiming_invoegen/HCounter_reg[8]/Q
                         net (fo=6, routed)           1.289     3.428    VGATiming_invoegen/HCounter[8]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.124     3.552 r  VGATiming_invoegen/Red[0]_i_33/O
                         net (fo=1, routed)           0.000     3.552    VGATiming_invoegen/Red[0]_i_33_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.102 r  VGATiming_invoegen/Red_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.102    VGATiming_invoegen/Red_reg[0]_i_19_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.216 r  VGATiming_invoegen/Red_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.216    VGATiming_invoegen/Red_reg[0]_i_9_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.330 r  VGATiming_invoegen/Red_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.330    VGATiming_invoegen/Red_reg[0]_i_4_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.601 r  VGATiming_invoegen/Red_reg[0]_i_2/CO[0]
                         net (fo=3, routed)           1.938     6.539    VGATiming_invoegen/VideoActive10_in
    SLICE_X78Y119        LUT6 (Prop_lut6_I1_O)        0.373     6.912 r  VGATiming_invoegen/s_addrb[0]_i_1/O
                         net (fo=19, routed)          0.996     7.908    s_addrb
    SLICE_X78Y123        FDRE                                         r  s_addrb_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683    41.405    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.572    41.297    s_PixelClk
    SLICE_X78Y123        FDRE                                         r  s_addrb_reg[8]/C
                         clock pessimism              0.077    41.374    
                         clock uncertainty           -0.098    41.276    
    SLICE_X78Y123        FDRE (Setup_fdre_C_R)       -0.524    40.752    s_addrb_reg[8]
  -------------------------------------------------------------------
                         required time                         40.752    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                 32.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 s_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.068%)  route 0.208ns (55.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.624     0.624    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.586     0.588    s_PixelClk
    SLICE_X78Y121        FDRE                                         r  s_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_fdre_C_Q)         0.164     0.752 r  s_addrb_reg[1]/Q
                         net (fo=31, routed)          0.208     0.960    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[1]
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.900     0.902    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.668    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.851    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 s_addrb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.044%)  route 0.208ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.624     0.624    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.586     0.588    s_PixelClk
    SLICE_X78Y121        FDRE                                         r  s_addrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_fdre_C_Q)         0.164     0.752 r  s_addrb_reg[0]/Q
                         net (fo=31, routed)          0.208     0.960    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.900     0.902    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.668    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.851    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 s_addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.371%)  route 0.253ns (60.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.624     0.624    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.586     0.588    s_PixelClk
    SLICE_X78Y122        FDRE                                         r  s_addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.164     0.752 r  s_addrb_reg[6]/Q
                         net (fo=31, routed)          0.253     1.004    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[6]
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.900     0.902    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.668    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.851    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 s_addrb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.306%)  route 0.253ns (60.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.624     0.624    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.586     0.588    s_PixelClk
    SLICE_X78Y122        FDRE                                         r  s_addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.164     0.752 r  s_addrb_reg[5]/Q
                         net (fo=31, routed)          0.253     1.005    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.900     0.902    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.668    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.851    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 s_addrb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.048%)  route 0.256ns (60.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.624     0.624    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.586     0.588    s_PixelClk
    SLICE_X78Y121        FDRE                                         r  s_addrb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_fdre_C_Q)         0.164     0.752 r  s_addrb_reg[2]/Q
                         net (fo=31, routed)          0.256     1.008    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.900     0.902    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.668    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.851    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 s_addrb_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.084%)  route 0.267ns (61.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.624     0.624    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.583     0.585    s_PixelClk
    SLICE_X78Y124        FDRE                                         r  s_addrb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDRE (Prop_fdre_C_Q)         0.164     0.749 r  s_addrb_reg[15]/Q
                         net (fo=41, routed)          0.267     1.015    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.900     0.902    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.668    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.848    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 s_addrb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.618%)  route 0.272ns (62.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.624     0.624    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.586     0.588    s_PixelClk
    SLICE_X78Y122        FDRE                                         r  s_addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.164     0.752 r  s_addrb_reg[7]/Q
                         net (fo=31, routed)          0.272     1.024    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.900     0.902    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.668    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.851    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 s_addrb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.234%)  route 0.276ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.624     0.624    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.584     0.586    s_PixelClk
    SLICE_X78Y123        FDRE                                         r  s_addrb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y123        FDRE (Prop_fdre_C_Q)         0.164     0.750 r  s_addrb_reg[11]/Q
                         net (fo=31, routed)          0.276     1.026    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[11]
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.900     0.902    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.668    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.851    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 s_addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.485%)  route 0.286ns (63.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.624     0.624    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.586     0.588    s_PixelClk
    SLICE_X78Y122        FDRE                                         r  s_addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.164     0.752 r  s_addrb_reg[4]/Q
                         net (fo=31, routed)          0.286     1.037    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.900     0.902    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.668    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.851    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.624     0.624    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.587     0.589    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X74Y117        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y117        FDRE (Prop_fdre_C_Q)         0.164     0.753 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116     0.869    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X75Y117        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.858     0.859    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X75Y117        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.258     0.602    
    SLICE_X75Y117        FDRE (Hold_fdre_C_D)         0.070     0.672    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_ClockingWizard
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.722      36.830     RAMB36_X1Y18     VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X1Y18     VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.722      36.830     RAMB36_X1Y19     VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X1Y19     VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.722      36.830     RAMB36_X3Y25     VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X3Y25     VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.722      36.830     RAMB36_X3Y26     VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X3Y26     VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.722      36.830     RAMB36_X2Y16     VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X2Y16     VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X0Y0  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y125    Green_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y125    Green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y126    Blue_reg[0]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y125    Green_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y125    Green_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockingwizard_invoegen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clockingwizard_invoegen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 LFSR_invoegen/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 4.306ns (60.331%)  route 2.831ns (39.669%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 14.991 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.705     5.307    LFSR_invoegen/Clk100MHz
    SLICE_X78Y106        FDRE                                         r  LFSR_invoegen/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.478     5.785 r  LFSR_invoegen/CurrentState_reg[2]/Q
                         net (fo=2, routed)           0.727     6.512    WriteVideoMemory_invoegen/B[2]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.828    10.340 r  WriteVideoMemory_invoegen/Addr_reg/P[16]
                         net (fo=8, routed)           2.104    12.445    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_n_2
    SLICE_X77Y128        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.569    14.991    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X77Y128        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_1/C
                         clock pessimism              0.259    15.250    
                         clock uncertainty           -0.035    15.215    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)       -0.067    15.148    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_1
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 LFSR_invoegen/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 4.306ns (61.653%)  route 2.678ns (38.346%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.705     5.307    LFSR_invoegen/Clk100MHz
    SLICE_X78Y106        FDRE                                         r  LFSR_invoegen/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.478     5.785 r  LFSR_invoegen/CurrentState_reg[2]/Q
                         net (fo=2, routed)           0.727     6.512    WriteVideoMemory_invoegen/B[2]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.828    10.340 r  WriteVideoMemory_invoegen/Addr_reg/P[16]
                         net (fo=8, routed)           1.951    12.291    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_n_2
    SLICE_X63Y95         FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.511    14.934    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X63Y95         FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X63Y95         FDRE (Setup_fdre_C_D)       -0.081    14.997    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 LFSR_invoegen/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 4.306ns (61.800%)  route 2.662ns (38.199%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.705     5.307    LFSR_invoegen/Clk100MHz
    SLICE_X78Y106        FDRE                                         r  LFSR_invoegen/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.478     5.785 r  LFSR_invoegen/CurrentState_reg[2]/Q
                         net (fo=2, routed)           0.727     6.512    WriteVideoMemory_invoegen/B[2]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[2]_P[17])
                                                      3.828    10.340 r  WriteVideoMemory_invoegen/Addr_reg/P[17]
                         net (fo=10, routed)          1.935    12.275    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_n_1
    SLICE_X63Y99         FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.512    14.935    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X63Y99         FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1_replica_3/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y99         FDRE (Setup_fdre_C_D)       -0.081    14.998    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1_replica_3
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 LFSR_invoegen/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 4.306ns (62.506%)  route 2.583ns (37.493%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.705     5.307    LFSR_invoegen/Clk100MHz
    SLICE_X78Y106        FDRE                                         r  LFSR_invoegen/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.478     5.785 r  LFSR_invoegen/CurrentState_reg[2]/Q
                         net (fo=2, routed)           0.727     6.512    WriteVideoMemory_invoegen/B[2]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[2]_P[18])
                                                      3.828    10.340 r  WriteVideoMemory_invoegen/Addr_reg/P[18]
                         net (fo=10, routed)          1.856    12.196    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_n
    SLICE_X63Y97         FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.512    14.935    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X63Y97         FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_8/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)       -0.067    15.012    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_8
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 LFSR_invoegen/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 4.306ns (61.833%)  route 2.658ns (38.167%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 14.991 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.705     5.307    LFSR_invoegen/Clk100MHz
    SLICE_X78Y106        FDRE                                         r  LFSR_invoegen/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.478     5.785 r  LFSR_invoegen/CurrentState_reg[2]/Q
                         net (fo=2, routed)           0.727     6.512    WriteVideoMemory_invoegen/B[2]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[2]_P[18])
                                                      3.828    10.340 r  WriteVideoMemory_invoegen/Addr_reg/P[18]
                         net (fo=10, routed)          1.931    12.271    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_n
    SLICE_X79Y126        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.569    14.991    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X79Y126        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica/C
                         clock pessimism              0.259    15.250    
                         clock uncertainty           -0.035    15.215    
    SLICE_X79Y126        FDRE (Setup_fdre_C_D)       -0.061    15.154    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 LFSR_invoegen/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 4.306ns (62.342%)  route 2.601ns (37.658%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.705     5.307    LFSR_invoegen/Clk100MHz
    SLICE_X78Y106        FDRE                                         r  LFSR_invoegen/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.478     5.785 r  LFSR_invoegen/CurrentState_reg[2]/Q
                         net (fo=2, routed)           0.727     6.512    WriteVideoMemory_invoegen/B[2]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[2]_P[18])
                                                      3.828    10.340 r  WriteVideoMemory_invoegen/Addr_reg/P[18]
                         net (fo=10, routed)          1.874    12.214    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_n
    SLICE_X73Y126        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.564    14.986    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X73Y126        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_7/C
                         clock pessimism              0.259    15.245    
                         clock uncertainty           -0.035    15.210    
    SLICE_X73Y126        FDRE (Setup_fdre_C_D)       -0.067    15.143    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_7
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 LFSR_invoegen/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 4.306ns (62.627%)  route 2.570ns (37.372%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.705     5.307    LFSR_invoegen/Clk100MHz
    SLICE_X78Y106        FDRE                                         r  LFSR_invoegen/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.478     5.785 r  LFSR_invoegen/CurrentState_reg[2]/Q
                         net (fo=2, routed)           0.727     6.512    WriteVideoMemory_invoegen/B[2]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[2]_P[18])
                                                      3.828    10.340 r  WriteVideoMemory_invoegen/Addr_reg/P[18]
                         net (fo=10, routed)          1.843    12.183    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_n
    SLICE_X77Y117        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.573    14.995    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X77Y117        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_4/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X77Y117        FDRE (Setup_fdre_C_D)       -0.067    15.152    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_4
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.183    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 LFSR_invoegen/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 4.306ns (63.412%)  route 2.484ns (36.588%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.705     5.307    LFSR_invoegen/Clk100MHz
    SLICE_X78Y106        FDRE                                         r  LFSR_invoegen/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.478     5.785 r  LFSR_invoegen/CurrentState_reg[2]/Q
                         net (fo=2, routed)           0.727     6.512    WriteVideoMemory_invoegen/B[2]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[2]_P[18])
                                                      3.828    10.340 r  WriteVideoMemory_invoegen/Addr_reg/P[18]
                         net (fo=10, routed)          1.758    12.098    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_n
    SLICE_X80Y89         FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.601    15.024    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X80Y89         FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_1/C
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X80Y89         FDRE (Setup_fdre_C_D)       -0.045    15.123    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_1
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 LFSR_invoegen/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 4.306ns (64.112%)  route 2.410ns (35.888%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.705     5.307    LFSR_invoegen/Clk100MHz
    SLICE_X78Y106        FDRE                                         r  LFSR_invoegen/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.478     5.785 r  LFSR_invoegen/CurrentState_reg[2]/Q
                         net (fo=2, routed)           0.727     6.512    WriteVideoMemory_invoegen/B[2]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.828    10.340 r  WriteVideoMemory_invoegen/Addr_reg/P[16]
                         net (fo=8, routed)           1.683    12.024    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_n_2
    SLICE_X67Y120        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.485    14.907    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X67Y120        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_5/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X67Y120        FDRE (Setup_fdre_C_D)       -0.067    15.064    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_5
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 LFSR_invoegen/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 4.306ns (63.617%)  route 2.463ns (36.382%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.705     5.307    LFSR_invoegen/Clk100MHz
    SLICE_X78Y106        FDRE                                         r  LFSR_invoegen/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.478     5.785 r  LFSR_invoegen/CurrentState_reg[2]/Q
                         net (fo=2, routed)           0.727     6.512    WriteVideoMemory_invoegen/B[2]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[2]_P[17])
                                                      3.828    10.340 r  WriteVideoMemory_invoegen/Addr_reg/P[17]
                         net (fo=10, routed)          1.736    12.076    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_n_1
    SLICE_X80Y89         FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.601    15.024    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X80Y89         FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1_replica_2/C
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X80Y89         FDRE (Setup_fdre_C_D)       -0.031    15.137    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1_replica_2
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  3.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 LFSR_invoegen/CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR_invoegen/CurrentState_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.057%)  route 0.115ns (44.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.593     1.512    LFSR_invoegen/Clk100MHz
    SLICE_X79Y107        FDRE                                         r  LFSR_invoegen/CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  LFSR_invoegen/CurrentState_reg[6]/Q
                         net (fo=2, routed)           0.115     1.769    LFSR_invoegen/B[5]
    SLICE_X79Y107        FDRE                                         r  LFSR_invoegen/CurrentState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.865     2.030    LFSR_invoegen/Clk100MHz
    SLICE_X79Y107        FDRE                                         r  LFSR_invoegen/CurrentState_reg[5]/C
                         clock pessimism             -0.517     1.512    
    SLICE_X79Y107        FDRE (Hold_fdre_C_D)         0.047     1.559    LFSR_invoegen/CurrentState_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 LFSR_invoegen/CurrentState_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR_invoegen/CurrentState_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.061%)  route 0.139ns (39.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.594     1.513    LFSR_invoegen/Clk100MHz
    SLICE_X78Y104        FDRE                                         r  LFSR_invoegen/CurrentState_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDRE (Prop_fdre_C_Q)         0.164     1.677 r  LFSR_invoegen/CurrentState_reg[17]/Q
                         net (fo=4, routed)           0.139     1.816    LFSR_invoegen/X[8]
    SLICE_X78Y105        LUT6 (Prop_lut6_I2_O)        0.045     1.861 r  LFSR_invoegen/CurrentState[18]_i_1/O
                         net (fo=1, routed)           0.000     1.861    LFSR_invoegen/CurrentState[18]_i_1_n_0
    SLICE_X78Y105        FDRE                                         r  LFSR_invoegen/CurrentState_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.866     2.031    LFSR_invoegen/Clk100MHz
    SLICE_X78Y105        FDRE                                         r  LFSR_invoegen/CurrentState_reg[18]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X78Y105        FDRE (Hold_fdre_C_D)         0.120     1.649    LFSR_invoegen/CurrentState_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 LFSR_invoegen/CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR_invoegen/CurrentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.783%)  route 0.189ns (57.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.593     1.512    LFSR_invoegen/Clk100MHz
    SLICE_X79Y107        FDRE                                         r  LFSR_invoegen/CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  LFSR_invoegen/CurrentState_reg[3]/Q
                         net (fo=2, routed)           0.189     1.842    LFSR_invoegen/B[2]
    SLICE_X78Y106        FDRE                                         r  LFSR_invoegen/CurrentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.866     2.031    LFSR_invoegen/Clk100MHz
    SLICE_X78Y106        FDRE                                         r  LFSR_invoegen/CurrentState_reg[2]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X78Y106        FDRE (Hold_fdre_C_D)         0.064     1.593    LFSR_invoegen/CurrentState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 LFSR_invoegen/CurrentState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR_invoegen/CurrentState_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.211%)  route 0.183ns (52.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.594     1.513    LFSR_invoegen/Clk100MHz
    SLICE_X78Y106        FDRE                                         r  LFSR_invoegen/CurrentState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.164     1.677 r  LFSR_invoegen/CurrentState_reg[10]/Q
                         net (fo=2, routed)           0.183     1.861    LFSR_invoegen/C[1]
    SLICE_X79Y107        FDRE                                         r  LFSR_invoegen/CurrentState_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.865     2.030    LFSR_invoegen/Clk100MHz
    SLICE_X79Y107        FDRE                                         r  LFSR_invoegen/CurrentState_reg[9]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X79Y107        FDRE (Hold_fdre_C_D)         0.076     1.604    LFSR_invoegen/CurrentState_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_klokdeler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_klokdeler_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.559     1.478    Clk100MHz_IBUF_BUFG
    SLICE_X61Y109        FDRE                                         r  counter_klokdeler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  counter_klokdeler_reg[4]/Q
                         net (fo=2, routed)           0.119     1.739    counter_klokdeler_reg_n_0_[4]
    SLICE_X61Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  counter_klokdeler_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    counter_klokdeler_reg[4]_i_1_n_4
    SLICE_X61Y109        FDRE                                         r  counter_klokdeler_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.830     1.995    Clk100MHz_IBUF_BUFG
    SLICE_X61Y109        FDRE                                         r  counter_klokdeler_reg[4]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X61Y109        FDRE (Hold_fdre_C_D)         0.105     1.583    counter_klokdeler_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_klokdeler_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_klokdeler_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.557     1.476    Clk100MHz_IBUF_BUFG
    SLICE_X61Y112        FDRE                                         r  counter_klokdeler_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  counter_klokdeler_reg[16]/Q
                         net (fo=2, routed)           0.119     1.737    counter_klokdeler_reg_n_0_[16]
    SLICE_X61Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  counter_klokdeler_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    counter_klokdeler_reg[16]_i_1_n_4
    SLICE_X61Y112        FDRE                                         r  counter_klokdeler_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.827     1.992    Clk100MHz_IBUF_BUFG
    SLICE_X61Y112        FDRE                                         r  counter_klokdeler_reg[16]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X61Y112        FDRE (Hold_fdre_C_D)         0.105     1.581    counter_klokdeler_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_klokdeler_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_klokdeler_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.477    Clk100MHz_IBUF_BUFG
    SLICE_X61Y111        FDRE                                         r  counter_klokdeler_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter_klokdeler_reg[12]/Q
                         net (fo=2, routed)           0.119     1.738    counter_klokdeler_reg_n_0_[12]
    SLICE_X61Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  counter_klokdeler_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    counter_klokdeler_reg[12]_i_1_n_4
    SLICE_X61Y111        FDRE                                         r  counter_klokdeler_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.829     1.994    Clk100MHz_IBUF_BUFG
    SLICE_X61Y111        FDRE                                         r  counter_klokdeler_reg[12]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X61Y111        FDRE (Hold_fdre_C_D)         0.105     1.582    counter_klokdeler_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_klokdeler_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_klokdeler_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.556     1.475    Clk100MHz_IBUF_BUFG
    SLICE_X61Y113        FDRE                                         r  counter_klokdeler_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter_klokdeler_reg[20]/Q
                         net (fo=2, routed)           0.119     1.736    counter_klokdeler_reg_n_0_[20]
    SLICE_X61Y113        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  counter_klokdeler_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    counter_klokdeler_reg[20]_i_1_n_4
    SLICE_X61Y113        FDRE                                         r  counter_klokdeler_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.826     1.991    Clk100MHz_IBUF_BUFG
    SLICE_X61Y113        FDRE                                         r  counter_klokdeler_reg[20]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X61Y113        FDRE (Hold_fdre_C_D)         0.105     1.580    counter_klokdeler_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_klokdeler_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_klokdeler_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.556     1.475    Clk100MHz_IBUF_BUFG
    SLICE_X61Y114        FDRE                                         r  counter_klokdeler_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter_klokdeler_reg[24]/Q
                         net (fo=2, routed)           0.119     1.736    counter_klokdeler_reg_n_0_[24]
    SLICE_X61Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  counter_klokdeler_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    counter_klokdeler_reg[24]_i_1_n_4
    SLICE_X61Y114        FDRE                                         r  counter_klokdeler_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.826     1.991    Clk100MHz_IBUF_BUFG
    SLICE_X61Y114        FDRE                                         r  counter_klokdeler_reg[24]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X61Y114        FDRE (Hold_fdre_C_D)         0.105     1.580    counter_klokdeler_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_klokdeler_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_klokdeler_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.556     1.475    Clk100MHz_IBUF_BUFG
    SLICE_X61Y115        FDRE                                         r  counter_klokdeler_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter_klokdeler_reg[28]/Q
                         net (fo=2, routed)           0.119     1.736    counter_klokdeler_reg_n_0_[28]
    SLICE_X61Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  counter_klokdeler_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    counter_klokdeler_reg[28]_i_1_n_4
    SLICE_X61Y115        FDRE                                         r  counter_klokdeler_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.825     1.990    Clk100MHz_IBUF_BUFG
    SLICE_X61Y115        FDRE                                         r  counter_klokdeler_reg[28]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y115        FDRE (Hold_fdre_C_D)         0.105     1.580    counter_klokdeler_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y110   counter_klokdeler_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y111   counter_klokdeler_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y111   counter_klokdeler_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y111   counter_klokdeler_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y112   counter_klokdeler_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y112   counter_klokdeler_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y112   counter_klokdeler_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y112   counter_klokdeler_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y113   counter_klokdeler_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y110   counter_klokdeler_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y110   counter_klokdeler_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y111   counter_klokdeler_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y111   counter_klokdeler_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y111   counter_klokdeler_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y111   counter_klokdeler_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y111   counter_klokdeler_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y111   counter_klokdeler_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y112   counter_klokdeler_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y112   counter_klokdeler_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y110   counter_klokdeler_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y110   counter_klokdeler_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y111   counter_klokdeler_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y111   counter_klokdeler_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y111   counter_klokdeler_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y111   counter_klokdeler_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y111   counter_klokdeler_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y111   counter_klokdeler_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y112   counter_klokdeler_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y112   counter_klokdeler_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  PixelClk_ClockingWizard

Setup :          525  Failing Endpoints,  Worst Slack       -6.619ns,  Total Violation    -3147.213ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.619ns  (required time - arrival time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (PixelClk_ClockingWizard rise@1390.278ns - sys_clk_pin rise@1390.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.517%)  route 1.996ns (77.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 1391.904 - 1390.278 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 1395.300 - 1390.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1390.000  1390.000 r  
    E3                                                0.000  1390.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000  1390.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1391.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  1393.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1393.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.698  1395.300    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X72Y108        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDRE (Prop_fdre_C_Q)         0.456  1395.756 f  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_3/Q
                         net (fo=41, routed)          1.102  1396.858    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[15]
    SLICE_X72Y96         LUT5 (Prop_lut5_I4_O)        0.124  1396.982 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_24_LOPT_REMAP/O
                         net (fo=1, routed)           0.894  1397.876    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_21
    RAMB36_X2Y16         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   1390.278  1390.278 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1390.278 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683  1391.961    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1388.267 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1390.190    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1390.281 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.623  1391.903    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000  1391.903    
                         clock uncertainty           -0.204  1391.700    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1391.257    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       1391.257    
                         arrival time                       -1397.876    
  -------------------------------------------------------------------
                         slack                                 -6.619    

Slack (VIOLATED) :        -6.596ns  (required time - arrival time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (PixelClk_ClockingWizard rise@1390.278ns - sys_clk_pin rise@1390.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.690%)  route 1.976ns (77.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 1391.908 - 1390.278 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 1395.300 - 1390.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1390.000  1390.000 r  
    E3                                                0.000  1390.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000  1390.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1391.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  1393.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1393.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.698  1395.300    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X73Y108        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y108        FDRE (Prop_fdre_C_Q)         0.456  1395.756 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_6/Q
                         net (fo=6, routed)           0.720  1396.476    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]_alias_repN_6_alias
    SLICE_X73Y111        LUT3 (Prop_lut3_I2_O)        0.124  1396.600 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=3, routed)           1.257  1397.857    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ENA
    RAMB36_X2Y17         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   1390.278  1390.278 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1390.278 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683  1391.961    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1388.267 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1390.190    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1390.281 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.627  1391.907    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000  1391.907    
                         clock uncertainty           -0.204  1391.704    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1391.261    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       1391.261    
                         arrival time                       -1397.856    
  -------------------------------------------------------------------
                         slack                                 -6.596    

Slack (VIOLATED) :        -6.592ns  (required time - arrival time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (PixelClk_ClockingWizard rise@1390.278ns - sys_clk_pin rise@1390.000ns)
  Data Path Delay:        2.552ns  (logic 0.580ns (22.726%)  route 1.972ns (77.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 1391.907 - 1390.278 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 1395.300 - 1390.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1390.000  1390.000 r  
    E3                                                0.000  1390.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000  1390.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1391.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  1393.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1393.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.698  1395.300    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X72Y108        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDRE (Prop_fdre_C_Q)         0.456  1395.756 f  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_3/Q
                         net (fo=41, routed)          1.091  1396.848    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_2
    SLICE_X73Y109        LUT5 (Prop_lut5_I2_O)        0.124  1396.972 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_46_LOPT_REMAP/O
                         net (fo=1, routed)           0.881  1397.853    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_32
    RAMB36_X3Y20         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   1390.278  1390.278 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1390.278 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683  1391.961    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1388.267 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1390.190    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1390.281 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.626  1391.907    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  1391.907    
                         clock uncertainty           -0.204  1391.703    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1391.260    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       1391.260    
                         arrival time                       -1397.852    
  -------------------------------------------------------------------
                         slack                                 -6.592    

Slack (VIOLATED) :        -6.590ns  (required time - arrival time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (PixelClk_ClockingWizard rise@1390.278ns - sys_clk_pin rise@1390.000ns)
  Data Path Delay:        2.447ns  (logic 0.580ns (23.703%)  route 1.867ns (76.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 1391.804 - 1390.278 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 1395.300 - 1390.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1390.000  1390.000 r  
    E3                                                0.000  1390.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000  1390.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1391.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  1393.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1393.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.698  1395.300    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X73Y108        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y108        FDRE (Prop_fdre_C_Q)         0.456  1395.756 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_6/Q
                         net (fo=6, routed)           0.720  1396.476    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]_alias_repN_6_alias
    SLICE_X73Y111        LUT3 (Prop_lut3_I2_O)        0.124  1396.600 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=3, routed)           1.147  1397.747    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    RAMB36_X1Y25         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   1390.278  1390.278 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1390.278 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683  1391.961    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1388.267 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1390.190    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1390.281 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.523  1391.804    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000  1391.804    
                         clock uncertainty           -0.204  1391.600    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1391.157    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       1391.157    
                         arrival time                       -1397.747    
  -------------------------------------------------------------------
                         slack                                 -6.590    

Slack (VIOLATED) :        -6.576ns  (required time - arrival time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (PixelClk_ClockingWizard rise@1390.278ns - sys_clk_pin rise@1390.000ns)
  Data Path Delay:        2.531ns  (logic 0.580ns (22.915%)  route 1.951ns (77.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 1391.901 - 1390.278 ) 
    Source Clock Delay      (SCD):    5.299ns = ( 1395.299 - 1390.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1390.000  1390.000 r  
    E3                                                0.000  1390.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000  1390.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1391.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  1393.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1393.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.697  1395.299    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X73Y110        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y110        FDRE (Prop_fdre_C_Q)         0.456  1395.755 f  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_5/Q
                         net (fo=9, routed)           0.844  1396.599    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[18]_alias_repN_5_alias
    SLICE_X74Y107        LUT3 (Prop_lut3_I1_O)        0.124  1396.723 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=1, routed)           1.107  1397.830    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ENA
    RAMB36_X3Y26         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   1390.278  1390.278 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1390.278 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683  1391.961    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1388.267 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1390.190    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1390.281 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.620  1391.901    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000  1391.901    
                         clock uncertainty           -0.204  1391.697    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1391.254    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       1391.254    
                         arrival time                       -1397.830    
  -------------------------------------------------------------------
                         slack                                 -6.576    

Slack (VIOLATED) :        -6.558ns  (required time - arrival time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (PixelClk_ClockingWizard rise@1390.278ns - sys_clk_pin rise@1390.000ns)
  Data Path Delay:        2.530ns  (logic 0.580ns (22.924%)  route 1.950ns (77.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 1391.917 - 1390.278 ) 
    Source Clock Delay      (SCD):    5.299ns = ( 1395.299 - 1390.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1390.000  1390.000 r  
    E3                                                0.000  1390.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000  1390.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1391.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  1393.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1393.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.697  1395.299    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X72Y109        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y109        FDRE (Prop_fdre_C_Q)         0.456  1395.755 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1/Q
                         net (fo=2, routed)           0.773  1396.529    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_3
    SLICE_X72Y109        LUT5 (Prop_lut5_I2_O)        0.124  1396.653 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_32_LOPT_REMAP/O
                         net (fo=1, routed)           1.177  1397.829    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_25
    RAMB36_X3Y18         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   1390.278  1390.278 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1390.278 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683  1391.961    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1388.267 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1390.190    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1390.281 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.637  1391.917    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000  1391.917    
                         clock uncertainty           -0.204  1391.714    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1391.271    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       1391.271    
                         arrival time                       -1397.829    
  -------------------------------------------------------------------
                         slack                                 -6.558    

Slack (VIOLATED) :        -6.557ns  (required time - arrival time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (PixelClk_ClockingWizard rise@1390.278ns - sys_clk_pin rise@1390.000ns)
  Data Path Delay:        2.425ns  (logic 0.580ns (23.919%)  route 1.845ns (76.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 1391.815 - 1390.278 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 1395.300 - 1390.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1390.000  1390.000 r  
    E3                                                0.000  1390.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000  1390.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1391.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  1393.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1393.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.698  1395.300    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X72Y108        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDRE (Prop_fdre_C_Q)         0.456  1395.756 f  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_3/Q
                         net (fo=41, routed)          1.504  1397.260    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[15]
    SLICE_X62Y102        LUT5 (Prop_lut5_I4_O)        0.124  1397.384 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_38_LOPT_REMAP/O
                         net (fo=1, routed)           0.341  1397.725    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_28
    RAMB36_X1Y20         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   1390.278  1390.278 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1390.278 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683  1391.961    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1388.267 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1390.190    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1390.281 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.534  1391.815    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000  1391.815    
                         clock uncertainty           -0.204  1391.611    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1391.168    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       1391.168    
                         arrival time                       -1397.725    
  -------------------------------------------------------------------
                         slack                                 -6.557    

Slack (VIOLATED) :        -6.534ns  (required time - arrival time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_78_LOPT_REMAP_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (PixelClk_ClockingWizard rise@1390.278ns - sys_clk_pin rise@1390.000ns)
  Data Path Delay:        2.262ns  (logic 0.518ns (22.898%)  route 1.744ns (77.102%))
  Logic Levels:           0  
  Clock Path Skew:        -3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 1391.804 - 1390.278 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 1395.306 - 1390.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1390.000  1390.000 r  
    E3                                                0.000  1390.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000  1390.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1391.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  1393.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1393.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.704  1395.306    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/Clk100MHz
    SLICE_X78Y108        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_78_LOPT_REMAP_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDRE (Prop_fdre_C_Q)         0.518  1395.824 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_78_LOPT_REMAP_psdsp/Q
                         net (fo=29, routed)          1.744  1397.568    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[14]
    RAMB36_X1Y25         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   1390.278  1390.278 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1390.278 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683  1391.961    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1388.267 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1390.190    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1390.281 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.523  1391.804    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000  1391.804    
                         clock uncertainty           -0.204  1391.600    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566  1391.034    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       1391.034    
                         arrival time                       -1397.568    
  -------------------------------------------------------------------
                         slack                                 -6.534    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 WriteVideoMemory_invoegen/WEn_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (PixelClk_ClockingWizard rise@1390.278ns - sys_clk_pin rise@1390.000ns)
  Data Path Delay:        2.462ns  (logic 0.580ns (23.558%)  route 1.882ns (76.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 1391.911 - 1390.278 ) 
    Source Clock Delay      (SCD):    5.302ns = ( 1395.302 - 1390.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1390.000  1390.000 r  
    E3                                                0.000  1390.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000  1390.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1391.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  1393.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1393.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.700  1395.302    WriteVideoMemory_invoegen/Clk100MHz
    SLICE_X75Y107        FDRE                                         r  WriteVideoMemory_invoegen/WEn_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y107        FDRE (Prop_fdre_C_Q)         0.456  1395.758 r  WriteVideoMemory_invoegen/WEn_reg_replica/Q
                         net (fo=21, routed)          1.321  1397.079    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/wea[0]_repN_alias
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.124  1397.203 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_40_LOPT_REMAP/O
                         net (fo=1, routed)           0.561  1397.764    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_29
    RAMB36_X3Y16         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   1390.278  1390.278 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1390.278 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683  1391.961    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1388.267 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1390.190    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1390.281 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.631  1391.911    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000  1391.911    
                         clock uncertainty           -0.204  1391.708    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1391.265    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       1391.265    
                         arrival time                       -1397.764    
  -------------------------------------------------------------------
                         slack                                 -6.499    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (PixelClk_ClockingWizard rise@1390.278ns - sys_clk_pin rise@1390.000ns)
  Data Path Delay:        2.227ns  (logic 0.518ns (23.262%)  route 1.709ns (76.738%))
  Logic Levels:           0  
  Clock Path Skew:        -3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 1391.804 - 1390.278 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 1395.306 - 1390.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1390.000  1390.000 r  
    E3                                                0.000  1390.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000  1390.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1391.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  1393.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1393.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.704  1395.306    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X78Y108        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDRE (Prop_fdre_C_Q)         0.518  1395.824 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_11/Q
                         net (fo=29, routed)          1.709  1397.533    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y25         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   1390.278  1390.278 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1390.278 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.683  1391.961    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1388.267 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1390.190    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1390.281 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         1.523  1391.804    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000  1391.804    
                         clock uncertainty           -0.204  1391.600    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566  1391.034    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       1391.034    
                         arrival time                       -1397.533    
  -------------------------------------------------------------------
                         slack                                 -6.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 WriteVideoMemory_invoegen/WriteData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.693%)  route 0.318ns (69.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.590     1.509    WriteVideoMemory_invoegen/Clk100MHz
    SLICE_X72Y100        FDRE                                         r  WriteVideoMemory_invoegen/WriteData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  WriteVideoMemory_invoegen/WriteData_reg[2]/Q
                         net (fo=5, routed)           0.318     1.969    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.908     0.910    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.204     1.114    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.410    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 WriteVideoMemory_invoegen/WriteData_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.854%)  route 0.335ns (67.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.585     1.504    WriteVideoMemory_invoegen/Clk100MHz
    SLICE_X78Y120        FDRE                                         r  WriteVideoMemory_invoegen/WriteData_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164     1.668 r  WriteVideoMemory_invoegen/WriteData_reg[2]_replica/Q
                         net (fo=5, routed)           0.335     2.004    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[0]_repN_alias
    RAMB36_X3Y25         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.900     0.902    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.204     1.106    
    RAMB36_X3Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.402    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.735%)  route 0.265ns (65.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.589     1.508    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X72Y106        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_15/Q
                         net (fo=29, routed)          0.265     1.914    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y21         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.904     0.906    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.204     1.110    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.293    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 WriteVideoMemory_invoegen/WriteData_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.164ns (31.169%)  route 0.362ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.585     1.504    WriteVideoMemory_invoegen/Clk100MHz
    SLICE_X78Y120        FDRE                                         r  WriteVideoMemory_invoegen/WriteData_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164     1.668 r  WriteVideoMemory_invoegen/WriteData_reg[2]_replica/Q
                         net (fo=5, routed)           0.362     2.031    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[0]_repN_alias
    RAMB36_X3Y22         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.907     0.909    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.204     1.113    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.409    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.505%)  route 0.268ns (65.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.589     1.508    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X73Y106        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_6/Q
                         net (fo=29, routed)          0.268     1.917    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y21         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.904     0.906    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.204     1.110    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.293    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 WriteVideoMemory_invoegen/WEn_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.580%)  route 0.198ns (58.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.584     1.503    WriteVideoMemory_invoegen/Clk100MHz
    SLICE_X81Y126        FDRE                                         r  WriteVideoMemory_invoegen/WEn_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  WriteVideoMemory_invoegen/WEn_reg_replica_2/Q
                         net (fo=3, routed)           0.198     1.843    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/wea[0]_repN_2_alias
    RAMB36_X3Y25         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.900     0.902    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.204     1.106    
    RAMB36_X3Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.089     1.195    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.303%)  route 0.309ns (68.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.588     1.507    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X73Y108        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y108        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_14/Q
                         net (fo=29, routed)          0.309     1.958    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y21         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.904     0.906    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.204     1.110    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.293    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 WriteVideoMemory_invoegen/WriteData_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.164ns (28.605%)  route 0.409ns (71.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.585     1.504    WriteVideoMemory_invoegen/Clk100MHz
    SLICE_X78Y120        FDRE                                         r  WriteVideoMemory_invoegen/WriteData_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164     1.668 r  WriteVideoMemory_invoegen/WriteData_reg[2]_replica/Q
                         net (fo=5, routed)           0.409     2.078    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[0]_repN_alias
    RAMB36_X3Y26         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.905     0.907    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.204     1.111    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.407    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_17/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.113%)  route 0.343ns (70.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.594     1.513    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X79Y106        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_17/Q
                         net (fo=29, routed)          0.343     1.998    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y22         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.907     0.909    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.204     1.113    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.296    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.784%)  route 0.349ns (71.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.588     1.507    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Clk100MHz
    SLICE_X72Y108        FDRE                                         r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_10/Q
                         net (fo=29, routed)          0.349     1.997    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y21         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.898     0.898    clockingwizard_invoegen/inst/SysClk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockingwizard_invoegen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockingwizard_invoegen/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockingwizard_invoegen/inst/clkout1_buf/O
                         net (fo=167, routed)         0.904     0.906    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.204     1.110    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.293    VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.705    





