// Seed: 3527417481
module module_0;
  tri  id_1;
  wire id_3;
  wire id_4 = id_2;
  assign id_2 = 1;
  integer id_5;
  assign id_1 = id_4 == id_3;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input wand id_2,
    input tri0 id_3,
    output tri id_4,
    output wand id_5,
    input tri id_6,
    output tri0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wire id_10
    , id_22,
    input wor id_11,
    output supply1 id_12,
    output wand id_13,
    output wire id_14,
    input uwire id_15,
    input tri0 id_16,
    input tri0 id_17,
    input tri1 id_18,
    output wor id_19,
    input tri id_20
);
  assign (supply1, pull0) id_19 = 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
