// Seed: 4056049021
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    inout id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    input id_11,
    input id_12,
    input id_13,
    output id_14
);
  logic id_15;
  logic id_16;
  type_22(
      1 - id_5, 1, "" ==? ""
  );
  assign id_1 = id_4[1 : 1];
endmodule
