# Microchip NMAT TXT File

# Version: 2024.1 2024.1.0.3

# Design Name: MPFS_ICICLE_KIT_BASE_DESIGN 

# Input Netlist Format: EDIF 

# Family: PolarFireSoC , Die: MPFS250T_ES , Package: FCVG484 , Speed grade: STD 

# Date generated: Mon Feb 24 14:32:00 2025 


#
# I/O constraints
#

set_io CAN_0_RXBUS_F2M A16
set_io CAN_0_TXBUS_M2F B13
set_io CAN_0_TX_EBL_M2F A17
set_io CAN_1_RXBUS A3
set_io CAN_1_TXBUS B3
set_io CAN_1_TX_EBL_N E3
set_io CA[0] T5
set_io CA[1] T6
set_io CA[2] V7
set_io CA[3] V6
set_io CA[4] R6
set_io CA[5] R5
set_io CK U5
set_io CKE K1
set_io CK_N U4
set_io COREI2C_C0_SCL B8
set_io COREI2C_C0_SDA A8
set_io COREUART_RX H15
set_io COREUART_TX A7
set_io CS L3
set_io DM[0] AB4
set_io DM[1] AA7
set_io DM[2] Y10
set_io DM[3] T10
set_io DQS[0] AA2
set_io DQS[1] Y6
set_io DQS[2] AA11
set_io DQS[3] U9
set_io DQS_N[0] AA3
set_io DQS_N[1] W6
set_io DQS_N[2] AA10
set_io DQS_N[3] V9
set_io DQ[0] Y3
set_io DQ[1] Y4
set_io DQ[2] Y1
set_io DQ[3] AA1
set_io DQ[4] Y5
set_io DQ[5] AA5
set_io DQ[6] AB2
set_io DQ[7] AB3
set_io DQ[8] W8
set_io DQ[9] W7
set_io DQ[10] AB5
set_io DQ[11] AA6
set_io DQ[12] AB7
set_io DQ[13] AB8
set_io DQ[14] Y8
set_io DQ[15] AA8
set_io DQ[16] Y9
set_io DQ[17] W9
set_io DQ[18] AB9
set_io DQ[19] AB10
set_io DQ[20] V11
set_io DQ[21] V10
set_io DQ[22] Y11
set_io DQ[23] W11
set_io DQ[24] U8
set_io DQ[25] T8
set_io DQ[26] T11
set_io DQ[27] U10
set_io DQ[28] R11
set_io DQ[29] R10
set_io DQ[30] R8
set_io DQ[31] P8
set_io GPIO_2_M2F_20_AN D11
set_io GPIO_2_M2F_21_RST E10
set_io I2C_1_SCL C1
set_io I2C_1_SDA B1
set_io LED0 V14
set_io LED1 U13
set_io LED2 T12
set_io LED3 AB19
set_io MAC_1_MDC D3
set_io MAC_1_MDIO C2
set_io MMUART_0_RXD_F2M F15
set_io MMUART_0_TXD_M2F B14
set_io MMUART_1_RXD_F2M G13
set_io MMUART_1_TXD_M2F E13
set_io MMUART_2_RXD_F2M C22
set_io MMUART_2_TXD_M2F B22
set_io MMUART_3_RXD_F2M B21
set_io MMUART_3_TXD_M2F D21
set_io ODT L1
set_io PCIE_1_PERST_N D19
set_io QSPI_CLK C10
set_io QSPI_DATA_0 D13
set_io QSPI_DATA_1 G12
set_io QSPI_DATA_2 C9
set_io QSPI_DATA_3 G15
set_io QSPI_SEL H12
set_io REFCLK L7
set_io REFCLK_N L8
set_io REF_CLK_50MHz W12
set_io RESET_N L2
set_io RPi_GPIO12 D9
set_io RPi_GPIO13 D6
set_io RPi_GPIO16 C6
set_io RPi_GPIO17 H17
set_io RPi_GPIO19 B5
set_io RPi_GPIO20 C5
set_io RPi_GPIO21 C4
set_io RPi_GPIO22 F11
set_io RPi_GPIO23 F16
set_io RPi_GPIO24 D14
set_io RPi_GPIO25 E14
set_io RPi_GPIO26 B4
set_io RPi_GPIO27 G17
set_io RPi_ID_SC F10
set_io RPi_ID_SD B9
set_io SDIO_SW_EN_N B7
set_io SDIO_SW_SEL0 D7
set_io SDIO_SW_SEL1 C7
set_io SD_CD_EMMC_STRB K3
set_io SD_CLK_EMMC_CLK J1
set_io SD_CMD_EMMC_CMD K5
set_io SD_DATA0_EMMC_DATA0 H1
set_io SD_DATA1_EMMC_DATA1 J4
set_io SD_DATA2_EMMC_DATA2 K4
set_io SD_DATA3_EMMC_DATA3 J7
set_io SD_POW_EMMC_DATA4 J6
set_io SD_VOLT_CMD_DIR_EMMC_DATA7 H2
set_io SD_VOLT_DIR_0_EMMC_UNUSED H5
set_io SD_VOLT_DIR_1_3_EMMC_UNUSED J2
set_io SD_VOLT_EN_EMMC_DATA6 J3
set_io SD_VOLT_SEL_EMMC_DATA5 H6
set_io SD_WP_EMMC_RSTN H4
set_io SGMII_RX0_N L6
set_io SGMII_RX0_P L5
set_io SGMII_RX1_N K7
set_io SGMII_RX1_P K6
set_io SGMII_TX0_N N7
set_io SGMII_TX0_P N6
set_io SGMII_TX1_N N8
set_io SGMII_TX1_P M7
set_io SPI_1_CLK E5
set_io SPI_1_DI A2
set_io SPI_1_DO B2
set_io SPI_1_SS0 E4
set_io SW1 V19
set_io SW4 W18
set_io USB_CLK G2
set_io USB_DATA0 F2
set_io USB_DATA1 E1
set_io USB_DATA2 G3
set_io USB_DATA3 F5
set_io USB_DATA4 D1
set_io USB_DATA5 D2
set_io USB_DATA6 F6
set_io USB_DATA7 F3
set_io USB_DIR F1
set_io USB_NXT G5
set_io USB_STP G4
set_io USB_ULPI_RESET A5
set_io VSC_8662_CMODE3 D18
set_io VSC_8662_CMODE4 A18
set_io VSC_8662_CMODE5 B18
set_io VSC_8662_CMODE6 A12
set_io VSC_8662_CMODE7 B12
set_io VSC_8662_OSCEN E18
set_io VSC_8662_PLLMODE D12
set_io VSC_8662_RESETN C12
set_io VSC_8662_SRESET D16
set_io mBUS_I2C_SCL F12
set_io mBUS_I2C_SDA F13
set_io mBUS_INT A20
set_io mBUS_PWM E11
set_io mBUS_UART_RX A21
set_io mBUS_UART_TX B20

#
# Core cell constraints
#

set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_1[3] 1089 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[2] 940 280
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_o2_1_0[31] 748 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[9] 1116 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][4] 806 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_MSG_READ 884 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][13] 966 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current_RNIAJGJP1[0] 898 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/addr_out_RNID7O0V1[1] 911 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[13] 1153 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][0] 785 184
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_o4[3] 821 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m34_1_0 920 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][11] 942 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/maskedGrant[1] 1158 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_0 826 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN[3] 1132 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[22] 1269 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/currState_RNIRSA29[1] 810 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][25] 634 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[2] 961 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[54] 828 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState_ns_0_a2[0] 1172 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[4] 1095 336
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_o2[3] 851 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/rdyToAckReg_d_0_0_a2_1 1161 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[5] 791 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/_l0.clrDataValidDscrptr_2_0_0_12[3] 1162 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[24] 1039 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/ldDscrptr 1144 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv[1] 839 189
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[28] 847 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_axb_3 934 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_length_1_c4_a0 961 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/MASTER_BRESP_next_2_sqmuxa_1_RNIOO6141 960 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[11] 839 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[18] 875 159
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNIEPPKB_0[0] 850 207
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[9] 1862 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_16_1[0] 1053 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[118] 1155 343
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[1] 752 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[17] 732 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][9] 711 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en_0_cZ[0] 820 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[66] 788 337
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta39_3 599 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0[4] 1153 306
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_14[0] 747 244
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][25] 675 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/nextState42 1102 321
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[28] 695 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb[1] 908 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqPri0[0] 1178 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[11] 968 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_axb_5 1067 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[11] 1981 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_12 991 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_1[7] 1138 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNIAKR5L1[3] 1133 303
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[33] 863 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16[9] 1055 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22_fast[71] 768 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][25] 628 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[62] 1179 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[32] 871 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[23] 865 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_5 794 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO[5] 875 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched[9] 1143 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/rdptr_RNI7F3S6[1] 1114 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[6] 930 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[70] 975 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_0 919 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdErrorReg_d_1 1214 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst[4] 1076 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK 875 181
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[8] 920 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[30] 696 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[57] 824 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[55] 814 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_5_0_RNO 1007 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[50] 1352 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0[5] 887 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[50] 2033 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_22_i_m3_2[1] 1195 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[22] 846 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full 1938 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m50 874 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[5] 1005 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[41] 953 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/fixed_flag 889 352
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[4] 776 211
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0[1] 562 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][0] 811 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/invalid_wraddr 1110 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr[2] 1135 313
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_1[3] 815 174
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[74] 892 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/next_addr_1_1[2] 1139 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un8_last_next_0 940 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[16] 920 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[4] 1180 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRd_numOfBytesInRdReg[2] 1134 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[24] 1029 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][3] 910 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.d_fifoRdAddr[4] 1004 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len_1_axb_9 900 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][13] 650 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][19] 927 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[35] 837 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[59] 1644 297
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[25] 659 177
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[2] 756 229
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[51] 1707 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[11] 936 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState_RNIBHB93[0] 912 306
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_i_o3_0[4] 840 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][18] 804 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0[1] 1115 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[38] 1138 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[25] 750 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ABURST[1] 957 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[5] 1231 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i 804 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][9] 704 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[50] 901 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[75] 979 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[30] 933 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_1[16] 1103 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState_ns_0[1] 911 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[41] 1796 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat85 948 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_sizeCnt_0_sqmuxa_1 1046 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_d[4] 979 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[23] 865 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[7] 1015 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][13] 884 157
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAInt_write_proc.un1_SDAInt8_0 805 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[45] 934 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_ASIZE_reg[1] 940 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[21] 1869 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[63] 933 336
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[3] 888 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/slaveLen_M1_Z[1] 1068 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[39] 955 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/maskHigherPriReq[3] 1160 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/currState_s0_0_a2 1196 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[13] 774 144
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[41] 817 339
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[20] 960 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][26] 814 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO[0] 770 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un9_to_boundary_conv_1.CO1 888 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr[0] 1129 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len[1] 901 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID_RNO[3] 923 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[18] 685 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[54] 870 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/strtOpReg_0_sqmuxa_2 1107 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m3_1[2] 804 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[67] 758 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveALEN[1] 849 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_pkt_cnt_1.CO1 872 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[18] 1727 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un17_d_DERR_RLAST 785 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[6] 1077 336
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[28] 695 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[49] 801 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[6] 1055 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[70] 849 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[15] 1175 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_intStatusMuxReg_d[1] 1211 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WSTRB[2] 985 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[62] 915 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID[1] 919 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][26] 770 145
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[41] 947 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][18] 922 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[35] 1674 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[30] 846 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].outstndgTrans 802 315
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[18] 677 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[1] 1167 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[24] 812 361
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/clear_framing_error_reg0 774 223
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_i_0 937 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[21] 885 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[30] 820 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[60] 1924 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[45] 808 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[23] 861 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[61] 1160 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_MSG_READ_RNIL91OJ 879 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m1_0 898 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_mask_wrap_addr_4 1175 303
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[22] 625 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un11_SizeMax_axbxc5 928 276
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_a4_0_1[4] 570 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[35] 953 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/chain_dec_2 1177 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[31] 815 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[70] 1564 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[45] 1770 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_nearly_full_RNO_0 858 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[27] 846 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[0] 660 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[62] 999 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[5] 2037 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[11] 1687 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_2_sqmuxa 922 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[5] 843 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_a4_1[0] 1203 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[36] 1104 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d[26] 1100 321
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_o2[4] 542 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[54] 1754 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_6_0_RNO_1 1007 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[30] 1141 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][24] 644 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[52] 961 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[13] 909 328
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.un1_RREADY_slvif_2_RNI9SKUE5 928 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/rdptr[0] 931 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[68] 1744 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][28] 963 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[25] 870 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[11] 746 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[11] 1103 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[3] 1222 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr_RNO[1] 844 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/configRegByte2[0] 1190 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[27] 1263 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState[4] 1205 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[26] 1627 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoRdAddr[6] 1002 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len[1] 1114 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[63] 996 310
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[6] 1616 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len_1_axb_1_1_0 890 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[29] 1240 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[0] 1218 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[5] 1236 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[20] 1073 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un20_d_DERR_RLAST_4_RNO_0 782 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[29] 843 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo_23_0_iv_0_44_RNO 861 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[26] 988 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[10] 1897 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a2_0[26] 990 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[18] 1114 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_currState_6_i_a2_0_o2_RNII10U7 1213 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd[3] 972 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE 817 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[27] 1755 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP 908 187
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_3[5] 764 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/fifo_nearly_full_RNO 1085 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[26] 672 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[1] 820 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[15] 864 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m19 891 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[58] 864 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][12] 891 199
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[41] 1600 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[10] 1064 352
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNITV4UG[55] 860 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[35] 813 337
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15_rep_RNIM0V24[0] 1296 162
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][10] 839 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[21] 1249 339
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[37] 1488 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO 851 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeMax_pre_Z[3] 1073 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[4] 1145 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[3] 1111 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[2] 1066 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][5] 806 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[2] 945 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[54] 948 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_6lto10_2 1055 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram21_[0] 806 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_addr_offset_m[0] 905 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO 874 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAID[0] 821 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[69] 899 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[12] 1626 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[73] 973 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[5] 1859 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_RNO[5] 872 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][16] 745 139
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstDataWidth_wrTranQueue1_Z[1] 1198 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][24] 869 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][26] 838 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[43] 1837 268
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[25] 971 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][3] 949 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa_i_i_a3 898 195
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[26] 1862 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[17] 1050 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[21] 1252 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][1] 793 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][19] 959 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[23] 1094 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[45] 900 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[2] 1136 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/nxtDscrptrNumAddr[1] 1214 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN_RNO_3[7] 899 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[18] 858 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[65] 763 340
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_8_1 724 377
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[71] 1741 274
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/sync_update 748 205
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[19] 684 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][12] 934 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[47] 1393 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[6] 1491 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[53] 883 330
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[41] 1705 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[17] 1066 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][16] 947 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[57] 823 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/enCtrl1_0_a3 1135 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/FifoWe 1113 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[25] 995 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState_ns[3] 1100 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[56] 1937 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][3] 896 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][18] 742 145
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_5 1939 270
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/fifo_write_tx 772 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc1 831 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[20] 1242 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO 897 195
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_PCLK_count1_ov_0_sqmuxa_i_a2_0 531 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[35] 794 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_o3_1 805 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[58] 2048 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_0[0] 1211 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[42] 1664 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[40] 847 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/len_offset_pre[1] 897 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_1[5] 790 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[17] 787 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[26] 696 147
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[9] 1143 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[40] 790 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[41] 1219 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[59] 827 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[34] 814 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/WrapLogLen_reg[1] 971 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[3] 763 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12] 1637 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[60] 1927 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/rdptr_RNI0SG0S[1] 893 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[16] 799 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg[4] 967 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[25] 763 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[12] 775 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[14] 799 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[73] 1149 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg_1_sqmuxa_0_a2_0 740 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][11] 933 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/unmask_higher_pri_reqs[2] 907 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/MASTER_BRESP_next[1] 972 369
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0_RNO 1031 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][12] 827 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt49 951 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RLAST_RNI4VKJJ 928 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[50] 822 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[60] 936 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[30] 1025 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[6] 766 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[1] 867 174
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[5] 678 187
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[2] 795 211
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[65] 1658 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[41] 936 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[60] 879 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/nextState_0[0] 838 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXClrReg6 1113 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][0] 924 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[5] 936 373
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[13] 650 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[13] 708 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[54] 1622 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[24] 1266 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AADDR[9] 967 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[7] 1233 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRd_numOfBytesInRdReg[10] 1140 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d[7] 1056 363
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[13] 935 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd[4] 983 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][6] 770 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[2] 827 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg[3] 1128 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/firstTrans_1_sqmuxa_i 1131 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_RNI40UVH_0[2] 1213 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[15] 861 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_7_0_RNO_1 1006 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[74] 847 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/firstTrans_RNO 1136 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[19] 700 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m2[5] 792 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[13] 1152 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[6] 925 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_i_o3[10] 863 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_rdDone_hold_count_1_sqmuxa 1198 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[11] 2030 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/master_ADDR_masked_Z[5] 945 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][26] 692 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/un17_matchlto28_9 781 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[2] 1218 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un3_rdbeat_cnt_1_axbxc6_RNIVTIO63 980 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[10] 1621 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/nextState_0[0] 933 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[0] 1220 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/holdDat75 948 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[36] 2065 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[26] 1007 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][17] 872 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[42] 1122 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[1] 1103 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrlce[0] 976 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[22] 750 159
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_0_3_0_a2_1_RNIL7M351[0] 1210 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b 789 196
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[2] 766 232
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[56] 1688 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_27_iv_0_0_tz 849 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[4] 881 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[3] 662 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[6] 763 157
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[16] 914 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][9] 769 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_0_0_2 802 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_LAST_u 787 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/mask_addr_pre_1[1] 887 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[29] 1120 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE 819 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[52] 877 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[44] 782 345
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNINR6UG[60] 896 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[23] 857 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][6] 861 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[9] 749 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[49] 961 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[11] 836 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][17] 693 157
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[21] 2013 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[70] 819 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][21] 911 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[70] 816 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dstDataReadyReg[2] 1160 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.d_fifoRdAddr[6] 1037 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_16[2] 1049 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m6_0_0 851 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[20] 1242 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram31_[0] 811 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][14] 921 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[35] 887 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[67] 1396 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[32] 872 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[64] 833 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[23] 768 145
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[12] 1129 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[8] 1644 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[20] 1109 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[7] 1178 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[57] 1190 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[1] 860 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][2] 810 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoRdAddr_n2 782 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[36] 920 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[29] 932 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[0] 1216 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[56] 796 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][5] 804 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[56] 989 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[3] 917 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[68] 905 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[5] 1231 342
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[1] 664 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][23] 814 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[59] 1741 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][20] 772 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[21] 749 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[59] 809 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdValidReg_RNO[1] 1139 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[6] 899 372
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_negedge_reg_1_sqmuxa_0_a2 656 177
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[3] 792 201
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[46] 1690 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_out[0] 1091 298
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_2_0[3] 599 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[10] 715 165
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[1] 1584 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[51] 1598 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram29_[0] 778 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[29] 855 286
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_SCLI_ff_reg_1_sqmuxa_1_0_a2_0 806 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[35] 2010 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[28] 2015 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[15] 733 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][5] 933 193
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[47] 1579 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[42] 1349 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[41] 1144 333
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_a4_0_4_0[3] 558 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState[1] 848 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[45] 1096 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[21] 1113 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[4] 1236 345
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[4] 826 214
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[1] 2024 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/intDscrptrNum_BufferDescriptors[1] 1145 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[57] 936 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][25] 785 151
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[52] 829 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[30] 1643 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[40] 811 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIHF0UG[33] 899 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[50] 989 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_72_iv 850 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[1] 934 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_a3[1] 957 291
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[5] 563 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[30] 744 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[33] 1652 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[28] 1136 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[49] 755 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[57] 885 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[57] 827 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[1] 920 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/priorityMask[0] 909 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[27] 1088 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[13] 1588 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/set_rdaligned_done_r 957 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16[4] 1036 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[0] 884 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un23_SameMstSlvSize_a_4_cry_4_0_RNIUKVCO 911 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d_0_a2[19] 1042 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[23] 1003 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C2/R_ADDR_1_inst 1161 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[59] 1798 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty 1964 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[46] 1626 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_read_cntr_5_1.ANB0 946 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[40] 851 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[62] 970 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_3_2[0] 863 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa 835 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[24] 1674 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState[1] 798 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState_ns_0[1] 775 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/FifoNearlyFull_RNI2VBVA 1111 309
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[9] 955 309
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_a3[0] 850 201
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[45] 1722 274
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_8[0] 746 244
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[18] 990 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt[8] 998 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[37] 1860 270
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[43] 1831 279
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_RNO[3] 828 198
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay_RNIN1VK1[1] 546 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[13] 991 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[15] 1038 345
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[11] 620 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/rdptr[2] 1082 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_rdEn_d_1_sqmuxa_2_i 1119 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_a 812 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt[4] 958 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_0_sqmuxa_i_0_o3 790 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 888 342
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[11] 749 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[3] 1238 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i 836 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[14] 1115 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/we 848 366
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[7] 616 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrValidReg[2] 1134 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState[1] 1094 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[6] 882 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][20] 682 160
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[59] 1839 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState_RNIENVP8[1] 1952 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m3_1[1] 794 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][25] 799 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[39] 1717 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[52] 787 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcMaxAXINumBeatsReg_d_0_a2[0] 1170 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn_d_iv[0] 1117 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_WREADY_2_4 903 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][17] 945 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_openTransVec[3]_0_sqmuxa_0_a2 787 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[7] 691 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][17] 951 169
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel_RNO[2] 774 225
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[6] 1950 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][7] 676 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[5] 929 192
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[64] 1747 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[2] 945 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_WRITE 849 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[60] 2047 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ABURST[1] 1123 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/WrapLogLen_reg[0] 1145 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ram_rdreq_cntr_RNIFHN8E[2] 912 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d19_0_a0_1 1089 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[22] 741 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/un1_A_CTRL_WRITE74_1 888 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[39] 939 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchThread75_3 822 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_5lto23_1 1043 357
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_10[3] 807 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[25] 1068 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/mask_addr_reg[2] 992 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[73] 1142 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[28] 1022 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[73] 973 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 847 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/mask_wrap_addr_1_RNIDKIEJ[3] 960 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un12_to_boundary_master_1.N_3024_i 865 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[129] 1190 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][28] 921 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoEmpty89_i_a3_0_0 1008 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[5] 908 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[8] 774 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[45] 787 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][11] 802 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[67] 1736 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[71] 819 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[13] 1254 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[51] 1795 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNO[0] 787 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[11] 2030 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[30] 2023 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[64] 757 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[37] 1545 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg_d_iv[10] 1110 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[9] 1785 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_0[9] 1193 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[27] 735 180
set_location FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/PCIESS_LANE0_Pipe_AXI0 2461 236
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_a 876 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_SLAVE_ABURST_next[1] 1123 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoRdAddr[4] 785 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoRdAddr[1] 1033 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_1 920 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_i_a2_3[0] 1200 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc1 1046 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[44] 914 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa 834 171
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i 888 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[32] 762 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[44] 1788 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][11] 798 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[50] 841 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[19] 915 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[4] 896 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[24] 852 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[14] 1414 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[51] 942 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[20] 1426 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv[7] 849 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[17] 1585 283
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wbyteen_sc[6] 945 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState[0] 1946 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[33] 805 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][12] 839 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcAXITranTypeReg[1] 1163 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[13] 1063 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un3_rdbeat_cnt_1_axbxc4_RNI2TUJP1 914 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[0] 918 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[9] 1017 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO_0[2] 766 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg_d_1[1] 1171 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[18] 1971 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[23] 679 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[22] 858 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[0] 875 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[69] 1120 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_0_1 780 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[4] 1064 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[58] 1650 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][4] 931 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.d_fifoRdAddr[6] 1118 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/strDscrptr_intStatusMux 1160 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[15] 1033 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[5] 1132 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_sqmuxa 1100 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[52] 971 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[77] 1061 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][22] 792 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[74] 1135 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[43] 947 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState[8] 1095 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[5] 901 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[7] 799 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[39] 889 327
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_1[0] 1319 259
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_3_0_a2[0] 797 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[39] 1138 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_9_RNO[4] 1019 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE 771 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[53] 871 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_4lto23_5 1105 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[10] 965 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[6] 865 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[5] 881 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[12] 897 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[72] 1840 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[41] 885 322
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2[5] 544 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[38] 978 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/mask_slvSize_RNO[1] 963 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m34 913 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[37] 919 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_RNILPKQA4[1] 757 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/m0_0_0 960 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[22] 734 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[1] 945 366
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta[4] 834 205
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[27] 761 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[61] 910 328
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg_4[0] 824 198
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_RNO[3] 805 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdDone_hold_reg[1] 1194 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/maskReg_4[2] 1163 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[29] 1076 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[7] 768 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[8] 1073 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[1] 914 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/read_cntr_4[0] 937 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[44] 2034 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length_RNIVIP3L[4] 892 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[22] 1122 360
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[4] 667 181
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta_2_4_0_.m5_2_0 830 198
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[26] 973 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[19] 1175 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[1] 903 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_2[1] 1113 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[6] 839 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[37] 764 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[0] 939 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[8] 894 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[29] 1051 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len_1_axb_11 905 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[53] 845 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/slvdwc.genblk1.DownConverter_inst.readWidthConv.DWC_DownConv_preCalcCmdFifoWrCtrl_inst.un22_m11_i_0 850 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[46] 874 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[37] 1157 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][0] 769 313
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_o2_0[3] 851 198
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[43] 2069 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[20] 1986 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[40] 865 292
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLKint_ff 554 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[5] 813 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_2_sqmuxa_1 915 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_28lto23_9_0 962 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[7] 697 153
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[24] 854 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[16] 928 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[0].d_openTransVec[0]18_1 817 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[8] 1600 283
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[38] 963 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m2[3] 806 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[1] 802 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][3] 948 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[20] 1240 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[7] 855 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[19] 943 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/un1_unitCnt_1.CO1 1134 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[71] 1062 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNIO601T[1] 860 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[2] 835 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[42] 1268 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_RNIK5TTB1[2] 1187 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[25] 716 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[30] 848 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[25] 1267 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[33] 1982 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[53] 1346 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[67] 797 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[8] 1220 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[49] 2024 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd_RNI2IN4H[1] 1020 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[13] 745 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[61] 826 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[38] 919 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrRdEn_d_fast[3] 1118 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[48] 1541 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[36] 752 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[29] 932 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[32] 854 342
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[0] 819 214
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[36] 895 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoWrAddr[3] 1012 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_AREADY 1075 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[9] 1223 349
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/starto_en_0_sqmuxa_0_a2_0 824 210
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count121_1.CO2 519 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][24] 931 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][13] 771 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][12] 947 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[9] 1223 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[46] 1662 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[14] 1239 343
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_dout_reg_empty 777 217
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[40] 761 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[73] 927 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd[7] 1040 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][3] 855 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[19] 1694 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][6] 811 148
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_indicator.fifo_write_8.m5_2_0 769 222
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[37] 989 304
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[1] 781 208
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][17] 833 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[10] 1596 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/writeID[0] 868 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[24] 812 168
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[32] 845 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/un1_rdDoneReg_d_1_sqmuxa_0_a3_0 1199 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[40] 1725 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNO[0] 797 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or_0 877 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16[7] 1040 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0[0] 1029 369
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[21] 649 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_sqmuxa_1_0_a2_RNI7VNDC 933 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[36] 1159 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_5lto23_2 1042 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[13] 1338 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][13] 895 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[27] 960 292
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[49] 1816 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_RNO[57] 986 318
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[30] 655 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[26] 1599 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[16] 810 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_RNIO5GC8[7] 990 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/grant[2] 911 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[27] 824 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[12] 1258 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[24] 821 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[8] 958 336
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNI70OM7_0[0] 610 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[26] 1913 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[56] 1330 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState[4] 1192 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[38] 1793 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_1 818 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[4] 1236 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNISPL0B5[23] 977 306
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_5[0] 1331 259
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[42] 834 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full 1005 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[58] 782 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[1] 854 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[11] 1176 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[63] 1759 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[21] 811 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/un1_unitCnt_1.SUM[1] 1131 318
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_framesync_3_0 821 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[53] 971 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[28] 1271 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[49] 1602 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[3] 1005 334
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[1] 752 205
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/m3_0 1099 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt_plus_1[5] 1079 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[2] 787 312
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1[4] 756 198
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ALEN_out[5] 1049 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[17] 1172 364
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[71] 1913 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr[7] 1028 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][4] 889 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[36] 999 301
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_2_sqmuxa_1_i_0 583 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_3_0_a3_6[0] 751 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[7] 1337 283
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[1] 910 295
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr[0] 853 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next13_i_o3_RNI4UQHA62 969 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][18] 797 154
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[7] 787 214
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[50] 747 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdErrorReg 1220 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[5] 815 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO[1] 1023 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[19] 1093 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[27] 757 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/FifoNearlyFull_reg_RNI7H43G 919 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[39] 984 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_0_4 1054 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc7 840 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[2] 1878 270
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[37] 1864 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un3_rdbeat_cnt_1_ac0_13 982 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_bc 882 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[9] 774 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[12] 1720 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[27] 738 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk2[1].zero_strb_data_reg[1] 883 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/IRQ_4 837 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[19] 1100 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[26] 933 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_RNIU953C[1] 1138 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN[6] 963 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][4] 926 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[73] 848 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/addr_out_RNIUB1IL[1] 910 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/FPA/intDscrptrNum_RNO[1] 1186 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata[7] 849 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[23] 915 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[28] 777 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[38] 882 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][22] 892 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[12] 886 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_cry_4_RNO 1028 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[48] 974 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[28] 1266 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchThread31_6 777 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[92] 1138 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/m0_0_0 1125 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[20] 1098 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO 848 189
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_load_10_3[5] 950 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[69] 1836 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[31] 1093 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr_15_axbxc1 1130 312
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[53] 1495 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_0_0_4 799 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[10] 1161 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_extFetchReg_d[0] 1204 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[30] 902 358
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count2[1] 858 205
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[44] 876 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[29] 661 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][28] 916 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/nxtDscrptrNumAddr_rdTranQueue0_Z[0] 1222 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][28] 837 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[25] 864 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ALEN[0] 1029 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[1] 942 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[24] 896 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[35] 1871 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_len_latched_next_4_sqmuxa_0_0 1095 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt_Z[2] 950 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[33] 1204 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/intDscrptrNumReg[0] 1221 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_o2_4_RNO_0[3] 1018 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[0] 827 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[47] 934 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK 864 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][12] 710 139
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_o4[7] 1197 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[44] 887 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[44] 1344 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[80] 1151 351
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_1[0] 760 244
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[0] 837 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/we_i_0 899 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[59] 1537 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[2] 914 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[17] 1067 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[6] 882 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[71] 745 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_clrReq_2[0] 1183 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[38] 1375 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[26] 769 144
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][26] 740 139
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or 837 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[129] 1192 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt_lm_0[0] 910 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[2] 808 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[20] 1808 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[8] 882 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_RNO_0[62] 971 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[47] 943 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_1 789 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[4] 1126 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[6] 1902 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][21] 688 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_1[6] 1037 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[45] 2036 270
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[16] 1604 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[0].d_openTransVec[0]18_0_0 768 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[0] 1198 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc2_RNIBM0P21 862 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_RNIJCNCM[1] 771 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_MSG_READ_RNO_0 894 192
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[8] 1603 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[61] 823 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoSpace[8] 1040 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_o3_2[6] 1191 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[31] 1605 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_RNO_0[3] 932 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/shifted_mst_mask_byte_10_RNO 983 300
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[0] 898 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[4] 1693 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[5] 945 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[24] 837 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[25] 1393 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[41] 996 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[19] 1106 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[39] 2035 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW[9] 1175 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_ALEN_out[6] 882 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[3] 1014 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[9] 1234 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/priorityMask_6[1] 905 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[22] 1066 337
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLKint_ff_4_0 554 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[26] 999 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un6_wrap_mask_shift_1.SUM[0] 968 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO 819 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][1] 939 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState_ns_0[1] 967 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[29] 887 165
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[61] 1394 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1] 829 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][11] 760 346
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[12] 773 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[10] 719 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/second_Beat_Addr_Z[2] 938 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[46] 767 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_RNO[0] 1135 321
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_PCLK_count1_ov_0_sqmuxa_i 863 198
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_14[3] 1735 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[48] 856 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[6] 775 153
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[39] 844 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[9] 854 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/rdptr_RNIDM9FE[1] 895 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[0] 832 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36_1[0] 918 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][26] 829 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][29] 817 151
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_1_RNIFC668 813 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[25] 697 160
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[0] 760 226
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][8] 701 142
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[21] 841 169
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2[7] 769 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][29] 898 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[75] 950 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[73] 1729 285
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_a3[0] 611 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][31] 664 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[17] 823 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[9] 889 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[49] 834 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[15] 1096 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[57] 1134 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][6] 717 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[24] 984 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_0_a2_1[7] 1206 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[64] 1131 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[11] 776 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2_en6 954 345
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[0] 789 211
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[29] 771 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[55] 855 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_i_0_0_0[2] 997 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[12] 743 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[56] 1138 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[10] 950 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[29] 1257 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[47] 1352 283
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[21] 1729 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[53] 818 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO 850 189
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[1] 766 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_Z[2] 926 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[27] 1264 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP 905 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[43] 903 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[26] 1031 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[47] 751 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[22] 890 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[29] 1125 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[4] 873 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][23] 812 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO_0[2] 803 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[30] 1987 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[22] 799 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[55] 827 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[5] 932 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[31] 1669 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][26] 880 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C1/R_ADDR_1_inst 1213 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState_ns_a3[2] 1093 324
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_2[0] 1318 259
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_rdCmdFifoReadData_5_0 931 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[35] 1469 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un1_currState_0_o3 1097 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][23] 848 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoRdAddr[3] 999 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_RNO[2] 1085 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[26] 1123 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][28] 856 148
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg_4[0] 543 177
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[26] 658 171
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[70] 1933 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[65] 870 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[15] 1233 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[24] 660 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[27] 833 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[29] 1262 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore[2] 1193 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[64] 760 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[70] 1176 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[9] 1186 345
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.fsmsta44 558 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_7_0_RNO_2 1005 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[1] 860 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[22] 1151 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/BRESPReg_d[1] 1096 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/we 952 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAID[6] 851 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[24] 1629 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[36] 752 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[1] 762 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][9] 674 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrCache1Sel_rep 1168 361
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count2_ov 568 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][9] 879 157
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_0[4] 765 210
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_indicator.fifo_write8_2 769 219
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_16[8] 744 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[10] 826 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_Hold_Reg_Ctrl/get_next_data_src 1050 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa 923 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[12] 1152 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ_RNO 904 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_RNO[7] 1043 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/master_ADDR_masked_RNO[0] 1056 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[18] 755 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[17] 937 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/mask_pre_Z[1] 953 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m4_0_3 862 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[12] 936 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO 911 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m2[2] 875 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_RNO[10] 1064 351
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_0[0] 817 207
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/full_4 744 228
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState[0] 1865 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[29] 747 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[30] 1258 346
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[24] 633 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[1] 1556 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[24] 1126 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RLAST 935 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram4_[1] 774 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[28] 756 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[9] 1410 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe17_0_a2_1 772 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0[6] 1020 366
set_location MSS_GPIO_2_18_OR_COREGPIO_C0_GPIO_OUT_2 870 270
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[21] 625 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/incr_addr_0[1] 1139 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[73] 1128 343
set_location CLOCKS_AND_RESETS_inst_0/CLKINT_REF_CLK_50MHz 1303 162
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[20] 1028 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc4 911 375
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[24] 1257 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[71] 769 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[3] 1566 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/len_offset[5] 1090 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[105] 1190 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[29] 1030 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoWrite_f1 890 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[20] 1247 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState[0] 1945 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[10] 1089 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIRI118 858 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[28] 626 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[65] 1400 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[53] 883 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[16] 1262 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[6] 851 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[30] 819 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO_0 869 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[13] 1252 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[64] 1692 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[31] 1262 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[25] 1163 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[5] 1739 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[7] 1855 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[14] 869 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d18 1091 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[28] 1799 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_rdEn_d_2_sqmuxa_1_i_a3_4 1137 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[117] 1180 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN_RNIREE2H[1] 1170 312
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1] 1045 301
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[6] 547 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[42] 1809 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un1_fifoOneAvail54_2_i_a2_3 1048 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat_Z[9] 899 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[118] 1162 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[24] 804 306
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3_2[3] 839 201
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[12] 916 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[39] 1494 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[19] 1586 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[43] 940 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[50] 981 337
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[5] 563 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[5] 1141 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[28] 764 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][15] 853 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][8] 700 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[69] 832 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][13] 904 199
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[31] 1606 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i 891 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m3_0_2_0_0 1031 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un13_numOfBytesInRd_axbxc6 1120 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[24] 1002 315
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[17] 652 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[62] 759 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][12] 794 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[14] 1038 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[29] 771 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][28] 917 169
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0[0] 566 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[23] 949 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_3 2014 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrAddr[0] 1151 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[21] 1611 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][2] 850 157
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1[0] 529 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[35] 979 303
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[29] 1471 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/incr_addr_1[0] 1128 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[38] 878 330
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[51] 1864 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[35] 2004 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[56] 830 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][4] 807 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[3] 860 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[24] 745 147
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[4] 798 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[49] 1046 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][15] 796 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[15] 1174 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[32] 948 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoSpace[5] 785 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_current_addr_0_sqmuxa[0] 968 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_m6[6] 1072 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][13] 777 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[24] 1062 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[16] 697 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc2_RNI8SF024 855 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[44] 1730 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[35] 939 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[17] 1207 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[35] 2009 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt[1] 884 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[33] 746 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[29] 890 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[11] 1092 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[11] 906 304
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rlast_mc8_4 877 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_axbxc3 1154 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState_RNI9B91F_0[1] 1779 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3] 879 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/slaveLen_M1_Z[7] 1074 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[52] 972 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/hold_data_valid 909 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt_Z[0] 948 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/configRegByte2_0_a4[7] 1199 351
set_location FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/PCIESS_LANE3_Pipe_AXI0 2463 236
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[45] 929 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[0] 877 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_0[7] 1124 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[69] 840 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[1] 884 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[63] 929 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc7_RNIC52DQ 864 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[29] 1472 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/DERR_RVALID 795 307
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[6] 658 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[64] 768 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[27] 853 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][5] 810 196
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[29] 842 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[36] 1264 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[42] 1668 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1[3] 1101 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m2[3] 866 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[61] 813 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[10] 1183 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][0] 932 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un6_SLAVE_ALEN_P1_axbxc2 1019 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][15] 931 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].un1_currDataTransID_7 821 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[23] 955 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][5] 951 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoRd 953 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[5] 877 330
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[21] 883 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo[0] 907 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[118] 1162 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[61] 818 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[29] 1109 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[56] 1842 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_1[5] 813 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[30] 848 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[43] 820 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c4_a0 833 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/un1_rdyToAck 1173 360
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/nextState_0[0] 1788 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[70] 975 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[47] 1160 336
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[18] 929 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[36] 811 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_RNIMB8U2[0] 1046 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][14] 664 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[61] 816 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m2[4] 799 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[72] 1709 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[14] 905 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][10] 775 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[62] 820 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][24] 960 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARSIZE[0] 1027 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[23] 914 343
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[6] 610 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[53] 1157 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[37] 1800 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][24] 832 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_fast 1142 373
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[55] 1192 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/priorityMask[1] 900 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[40] 1879 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][19] 663 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[21] 949 327
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.N_926_i 858 204
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 760 216
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[69] 1686 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][10] 743 145
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[35] 1588 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[63] 1744 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr_2[9] 968 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_22_i_m3_2[0] 1197 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[45] 933 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[70] 975 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[52] 2035 267
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_0[29] 834 165
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[2] 767 207
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[25] 1778 286
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3[0] 838 201
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_10[0] 751 244
set_location SW1_OR_GPIO_2_28_RNO 781 267
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[0] 867 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[19] 1231 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][28] 663 160
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns[5] 746 225
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i 1999 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[0] 973 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr[1] 1023 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[41] 821 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[13] 1144 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[20] 1016 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg_d_iv[7] 1108 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[14] 773 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[28] 1092 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[22] 810 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_m_0[45] 1104 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[15] 737 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][1] 816 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[45] 952 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i 893 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[18] 1242 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[46] 2031 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[35] 749 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[37] 988 304
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[23] 1547 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[41] 1120 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a2[14] 838 153
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[25] 1688 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWBURSTReg_d_iv[0] 1044 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[71] 1845 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched[12] 1145 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr_15_axbxc2 1135 312
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[37] 1393 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[38] 1136 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ram_rdreq_cntr[7] 920 361
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLInt 541 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[31] 1000 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1] 877 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0[5] 1023 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24 840 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 795 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_1 799 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[53] 2029 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_2_sqmuxa 844 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_2[6] 1031 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/un1_CH0_MSG_PRESENT_IRQ 858 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][20] 887 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/N_3474_i 1077 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[14] 1638 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[8] 943 370
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[34] 1465 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[53] 1123 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[27] 836 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_1 847 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[9] 955 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[0] 852 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[35] 803 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[52] 762 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[72] 835 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][1] 867 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[16] 1615 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_4[2] 770 192
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr[3] 856 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[123] 1210 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[14] 1336 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[18] 1494 280
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1[13] 749 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns[0] 1204 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[0] 812 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c7_a0 865 369
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1[12] 744 237
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[46] 822 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[50] 1938 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[11] 906 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[126] 1171 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[2] 851 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[47] 1937 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchDataThread64_3 782 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[57] 754 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[70] 1908 273
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_PCLK_count1_ov_1_sqmuxa_1_i_o2_0 530 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[18] 2026 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][26] 713 142
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_WRITE_VALID 796 199
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m1_0[4] 846 195
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[4] 758 229
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[22] 2016 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_0 880 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/pready 790 187
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load35 911 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr_1[1] 981 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[5] 793 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr_5 1086 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[24] 869 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[62] 865 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_RNI3LU7B1[5] 974 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2] 828 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[21] 809 361
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[17] 940 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[6] 836 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr[3] 1100 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd_lm_0[3] 1028 282
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[6] 682 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr_RNO[1] 908 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_3_sqmuxa_or_0_0 804 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[11] 823 165
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_PCLK_count1_ov_1_sqmuxa_1_i_a2_3 857 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/BREADYReg_d_0_i_i 985 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][26] 933 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoRdAddr[4] 857 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/tx_in_progress 969 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_RNO[1] 1042 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[68] 865 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg[5] 956 292
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[3] 764 204
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[38] 1814 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[62] 2036 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa 825 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoEmpty 896 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][25] 950 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[25] 1688 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][13] 777 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C3/R_ADDR_1_inst 1151 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_i_o2_0[0] 1209 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[16] 1699 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[13] 1027 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_RNO[5] 928 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[16] 918 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[19] 1005 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/nextState_0[0] 1099 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[2] 935 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/fifo_empty 1051 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr[1] 1022 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[29] 889 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[27] 1381 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_2_0_a4_0_m2_0[0] 983 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[74] 778 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][21] 709 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][25] 706 142
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_extDscrptr_intStatusMuxReg_d_1_sqmuxa 1212 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/nextState_8_sqmuxa_0_a2 1202 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/maskReg_4[3] 1161 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[4] 886 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdBeatCntReg_d[1] 980 357
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_a2_0[0] 826 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[29] 1260 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[64] 755 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dataValid_AXI4INITIATORCtrl_Z[0] 1191 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[32] 2010 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][13] 802 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[51] 2022 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[62] 970 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[59] 939 349
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_0_RNIQC4AA[2] 545 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[25] 1026 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[41] 951 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][27] 951 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[17] 1061 328
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.sercon_write_proc.adrcomp17_0_a2_0_o2 804 207
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a2[16] 811 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeCnt_reg_lm_0[4] 942 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[38] 830 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[28] 2010 267
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIV8SAC 670 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIPKCF6_0 870 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[63] 906 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_2_0[0] 1202 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[71] 1111 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[46] 1663 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[70] 1754 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[26] 859 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[11] 888 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[45] 807 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[48] 1361 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_7[21] 1139 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_reg[2] 1049 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[32] 879 309
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/starto_en_0_sqmuxa_0_a2_0 565 180
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.un1_RREADY_slvif_2 880 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[8] 1223 342
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2[0] 756 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW[4] 1161 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat55 771 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[5] 960 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[33] 802 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[13] 733 138
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_a2_0[6] 1067 327
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_10[3] 566 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[68] 1904 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[24] 1010 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_1[0] 834 180
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[7] 768 213
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_6_1 790 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[2] 1080 348
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.un1_sersta50_1_1 599 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc5 833 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[25] 713 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID 783 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_7 1952 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[25] 990 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/unmaskHigherPriReq[3] 1155 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_iv_0[0] 691 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[43] 2026 268
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_fsmmod_1_1 554 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[0] 853 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK 882 190
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/extDscrptr_intExtDscrptrCache_Z[2] 1203 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][23] 645 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][8] 927 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[2] 1593 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/get_next_data_src 947 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[51] 1137 345
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[7] 641 181
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_Z[5] 779 208
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][14] 800 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[49] 834 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[2] 910 277
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_RNO_0[4] 601 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoFull 995 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[5] 1099 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_a2_1_1[8] 1065 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[51] 1393 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[29] 1121 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[72] 1710 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/matchThreadTrans_2_i_m3[5] 774 354
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2_0[6] 775 213
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[17] 712 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][19] 832 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg_RNIQV1JA1[0] 971 300
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[14] 697 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[4] 1565 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[11] 1099 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[55] 872 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][29] 847 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrNumOfBytesReg[1] 953 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[46] 1708 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[71] 769 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[24] 1981 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[59] 822 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][29] 897 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][6] 754 139
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[1] 1103 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/to_boundary_conv_8 899 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[52] 952 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[5] 929 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[37] 792 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID[3] 776 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[25] 757 150
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[60] 1433 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_5_60_i_m3 889 372
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA_Z[4] 773 208
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_5[0] 1317 259
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[42] 1808 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[68] 1748 274
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState_RNIF27LC_0[1] 1667 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[61] 810 340
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta61_0 832 198
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[6] 778 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_axb_11 1084 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[37] 1399 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control[7] 802 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[10] 780 147
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoSpace[6] 1014 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/fifo_full117_a_v_0_x2[0] 1083 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[13] 1260 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[5] 863 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState_RNIQ30CJ[1] 797 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_2 990 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0[1] 1028 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[6] 1174 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrValid 1133 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[57] 754 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][3] 798 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[48] 1257 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[73] 2043 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[41] 902 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[30] 858 159
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[13] 1588 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[24] 892 307
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_8[0] 1316 259
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[27] 863 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/visual_SLAVE_AVALID_next.m3_0_i 900 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[16] 1239 336
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.PWM_int_RNO_0[1] 601 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[24] 1269 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[9] 1090 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[24] 709 150
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1[7] 990 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr[1] 845 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[58] 744 339
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[25] 1363 280
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLKint_ff 823 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[53] 786 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_36lto11_2_0 1019 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][28] 907 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_WRITE 899 196
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[4] 774 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][4] 782 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[61] 2039 274
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/fifo_write 776 223
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_5_sqmuxa_0_a2 1221 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1[10] 1107 358
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_sync_proc.un1_pedetect 587 180
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[29] 690 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[48] 903 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[30] 1060 352
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[2] 782 229
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[11] 1057 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[127] 1185 333
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ren_sc8_a_4_ac0_1 863 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[22] 735 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/holdDat[9] 979 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[41] 1710 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_wrCache1Sel_d_1_sqmuxa_0 1177 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][22] 873 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[7] 1074 337
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[6] 559 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][0] 857 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][7] 638 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[13] 1172 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[34] 836 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[50] 885 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_currRdState_5 1115 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[63] 825 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[42] 1376 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[18] 1154 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dstDataReadyReg[3] 1161 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[112] 1186 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][7] 801 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[16] 967 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AADDR_next_i_m3[2] 973 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/rdAddr[1] 1078 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_1_RNO_2[5] 1054 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[54] 818 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/sizeCnt_comb_P1_Z[5] 1065 313
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[70] 1845 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[22] 714 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a2[28] 834 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[10] 907 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_15_i_o3 1018 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[6] 1061 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_6_sqmuxa 1165 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache1ByteCnt_Z[6] 930 364
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[23] 657 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[130] 1155 328
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_2_sqmuxa_1_i_a2_1_0 582 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[30] 756 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_RNISJH0H[0] 1190 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[72] 855 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[45] 1769 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[22] 1263 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARSIZE_RNIVBKU8[1] 1040 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[10] 999 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[53] 1177 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[33] 826 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[34] 845 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[5] 1961 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[67] 2040 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[28] 661 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_7[17] 1138 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/mask_addr_reg[1] 1128 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO 835 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][16] 945 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[6] 806 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_fast[21] 988 309
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count2_ov 853 205
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dataValidDscrptr[1] 1171 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[59] 949 330
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_132_i_o2 1994 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[15] 654 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[9] 899 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[3] 1852 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[65] 785 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[7] 1074 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[39] 835 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[29] 834 361
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay_write_proc.fsmsync_nxt46 541 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState_RNIMMA7O[1] 1074 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[14] 750 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa 789 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[31] 822 342
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[3] 552 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[37] 2005 268
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[2] 764 229
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[61] 1897 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[53] 925 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_currStateWr_11_0_0 1046 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[1] 1181 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].matchThread42_3 779 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_1[15] 980 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNII6E4R2_7[0] 974 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[20] 811 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[24] 852 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[7] 931 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[36] 954 307
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay[0] 547 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[57] 877 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[64] 773 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[12] 978 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[56] 1841 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoEmpty_RNI8R8R6 938 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[72] 1137 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr[2] 995 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[34] 968 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[16] 1041 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[14] 631 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID_0_sqmuxa_0_o2_0_o3 860 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_50_i_i_o2_0 811 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24 801 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK 814 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_ALEN_out[1] 884 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[15] 1152 375
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][27] 836 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[15] 1146 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrRdEn_d_fast[2] 1121 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS_raw_11_0_a2_0[8] 851 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][3] 932 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[35] 1927 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[9] 1142 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/chainReg17_1 1134 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[25] 843 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[31] 929 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/holdDat[8] 976 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState[0] 846 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_shifted_RNIUVV6P_0[1] 899 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[0] 966 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[35] 1807 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[41] 1952 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_cZ[0] 1182 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[12] 1872 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[12] 1104 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[63] 1329 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[2] 833 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram16_[1] 816 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd_lm_0[0] 1008 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_b 823 183
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[4] 797 217
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[31] 788 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[12] 1270 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_ldmx[4] 1564 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrite_f1 995 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_4_1 789 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_MBX_WRITE 852 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[14] 905 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdEnMemMapCache_RNIEQAQC 972 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[23] 710 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[27] 745 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState[3] 803 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[27] 1101 334
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[5] 760 211
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[68] 2040 270
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[37] 1944 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[19] 768 330
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[9] 613 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[24] 754 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/rdptr_RNIQ9EU31[0] 1098 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1] 913 373
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[21] 1635 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_0_a2[1] 811 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[14] 1244 342
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[7] 794 202
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc_4[6] 946 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo[1] 852 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[73] 1326 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[21] 1092 333
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_cnst_0_a4_0[1] 579 177
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[9] 743 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_fast[3] 969 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_RNIKMNNI[3] 783 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][22] 814 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/noOpDstReg_d_2_sqmuxa_i_o3_0 1131 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[3] 940 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[12] 973 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[18] 908 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_a3[10] 985 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[8] 885 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_2 770 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[62] 750 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AADDR_next[10] 966 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][31] 956 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[0] 1060 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].activeThreadMask_9_f0_0[1] 809 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[12] 758 334
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_13[0] 1306 259
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_sresetn_4_i_i_a2_0 559 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/FPA/rdEn_intext 1197 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[56] 749 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[11] 902 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/_l1.srcDataValidReg_13[1] 1173 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[0] 1068 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_3_RNI0BKQF 827 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][3] 871 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[5] 1332 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[66] 1337 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[58] 1038 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_m2[2] 851 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_ALEN_out[7] 883 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[8] 985 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[113] 1178 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[44] 1718 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[1] 853 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_27_iv_0_0_tz 869 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[5] 1091 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState[0] 1677 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current_RNIJ8NF41[0] 887 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[19] 771 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][31] 946 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][4] 872 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9[0] 883 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un7_FIXED_MASTER_RDATA_next_0_a2_i[1] 1002 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_1[21] 1151 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/queueWr 1172 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[25] 678 153
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[44] 1223 292
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[59] 957 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[0] 780 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[59] 897 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[10] 942 300
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[24] 692 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un14_offset_0[0] 904 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[11] 702 159
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[39] 1494 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/match_2_0_0_a2 781 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[33] 1395 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[62] 813 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[34] 1949 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0[2] 955 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[70] 1592 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[12] 752 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[15] 793 156
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[44] 1883 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][26] 675 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[45] 957 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_3_0_a3_17[0] 752 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[20] 775 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_7_sqmuxa_RNISJQDK1 1174 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/un1_b_penable_0_a2 852 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[63] 757 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[99] 1128 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][30] 852 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[45] 1632 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c3 2020 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[51] 2008 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO[2] 874 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr[8] 1029 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[20] 860 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv[4] 832 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat_Z[1] 889 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 1081 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][30] 791 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[2] 1237 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][25] 810 154
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[7] 787 208
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m2[5] 811 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][1] 671 172
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_2[11] 765 198
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[60] 824 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 908 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[28] 1044 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_4lto5_4_i_o3 1058 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[72] 760 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[16] 810 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN[2] 782 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][6] 772 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt_lm_0[2] 915 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[30] 750 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/IRQ_1 831 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_nearly_full 928 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[6] 758 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[33] 990 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[10] 798 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[16] 684 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[1] 2007 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr_RNIFNCU43[2] 862 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt19_1 942 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][1] 853 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO[5] 1025 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[7] 1226 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[3] 804 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram13_[1] 798 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[14] 685 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[23] 841 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/nextStateResp5_NE_0 1096 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN[5] 784 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoRdAddr[0] 1048 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNIEDK1N_0[3] 944 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[6] 1607 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][3] 897 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/fifoRdDataQ1[1] 797 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[19] 1008 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[56] 1195 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_1_1_a2_1[5] 1062 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[70] 757 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[3] 803 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RRESP_MAX[1] 926 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeMax_pre_Z[1] 867 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[26] 1097 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[45] 876 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/sizeCnt_comb_P1_Z[0] 1057 313
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[40] 927 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[62] 998 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoOneAvail34_2_i_0 1132 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[20] 757 145
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[10] 1864 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[9] 915 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_2_sqmuxa_i_x2 904 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_RNO_0[63] 1003 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][19] 759 142
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[5] 947 342
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[3] 783 208
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[38] 937 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[23] 1110 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16[6] 1176 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[25] 1620 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[11] 966 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/WrapLogLen_comb_pre[0] 1104 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/master_hold_keep_i 906 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[66] 835 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33[14] 1105 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[25] 800 165
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_19[2] 538 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[19] 766 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][3] 934 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][9] 875 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/nextState_0[0] 796 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_2[3] 1054 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[18] 1230 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[21] 1110 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[55] 1139 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][8] 892 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[2] 1593 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[4] 1017 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[7] 902 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[3] 860 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[95] 1041 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_visual_SLAVE_ALEN_next342_1_RNIAS0QT 906 276
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[0] 793 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][5] 809 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][25] 955 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][24] 966 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[0] 855 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[12] 1980 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[9] 1111 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[13] 1149 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[37] 864 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIAHUH1[2] 822 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr[7] 971 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[5] 881 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[16] 840 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[1] 1058 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdEnMemMapCache_RNINHS2B 922 360
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2[1] 778 225
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[108] 1188 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_3_i_a2[0] 1172 312
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[61] 1961 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3] 974 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[14] 1225 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn_d_iv_RNO[4] 1122 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[72] 1734 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12] 859 334
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_i[1] 610 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState[1] 1782 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd_RNI1PBI8[0] 1024 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState[1] 1863 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[14] 1225 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[3] 748 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[42] 938 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[10] 803 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_0_a2_i 890 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_0_a3_i 856 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][18] 776 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ 912 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numCombRd[5] 978 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched_RNO[9] 1143 297
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0 1297 162
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[47] 1682 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_empty 910 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram1__RNI242OC[10] 1123 372
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[41] 817 340
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[27] 1200 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/un1_unitCnt_0_sqmuxa[0] 1138 318
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10[4] 834 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/currState_ns_0_a4_0_3[1] 1197 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][13] 786 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre_RNO[0] 1060 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[2] 1176 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_o2_RNO[3] 1017 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][4] 912 193
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/nextState_0[0] 1776 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[7] 1878 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdNumOfBytesReg14 961 363
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_ack_0_sqmuxa_3_i_a2_0_0 804 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.sizeCnt17_NE_0 944 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_1[10] 1151 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[21] 1174 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_ns[8] 1125 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/IRQ_4 843 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[35] 982 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][25] 957 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[40] 1220 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[26] 744 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[29] 1026 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat55 797 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[29] 1112 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[16] 777 166
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[1] 761 232
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[34] 1584 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][18] 913 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[3] 1603 280
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[6] 636 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[0] 824 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[7] 896 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_4_0_RNO 1006 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/rdyToAckReg_d_0_0_a2 1196 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo[3] 1086 313
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[37] 858 352
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc_4[0] 932 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/unaligned_fixed_burst_count[5] 1061 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv[2] 1160 297
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[44] 895 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][23] 850 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_7[0] 857 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[6] 1077 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][29] 671 154
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIHBSTG[17] 884 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[50] 809 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[40] 1005 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[11] 1058 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrRdEn_d_fast[4] 1116 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[47] 1249 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv[5] 794 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[53] 1638 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/length[7] 1147 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram27_[1] 809 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m1_0 872 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22_fast[74] 777 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/currState[2] 1175 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[62] 961 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[11] 951 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[51] 900 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[0][5] 1128 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[0] 1131 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[43] 928 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[10] 1250 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][14] 869 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoRdAddr_RNO[0] 1130 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un3_fifoRdAddr_1.N_6_0_i 857 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/srcDataValidReg[0] 1169 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_m6_1[4] 1070 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[7] 840 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[53] 1690 271
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[14] 1987 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[23] 636 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][26] 891 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[30] 876 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][23] 779 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[14] 763 154
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[54] 1840 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[30] 781 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/nextState_0_o4[3] 1197 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][20] 757 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][15] 761 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[55] 1600 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[58] 1596 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[50] 948 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_empty 914 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[66] 847 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_RGB1 1887 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr[4] 1025 310
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNILJ0UG[35] 927 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[51] 1255 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[45] 1728 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[1] 1082 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][24] 852 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[16] 1243 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][22] 906 160
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rlast_mc8_1 887 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[19] 702 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_5[5] 759 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_Z[4] 1084 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/sizeDiff_pre_RNO[1] 889 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[73] 927 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un1_fifoEmpty20_i_0 889 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/_l1.reqStore15 1175 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un1_fifoOneAvail54_2_i_a2_4 1042 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[36] 1799 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/currState_ns_a3[3] 1191 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[22] 972 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][13] 809 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[68] 762 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptr_rdTranQueue0 1180 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_3_RNICAC05 1896 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[16] 835 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[38] 1003 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][29] 903 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[55] 1192 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[6] 1006 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RVALID_RNITSMHH62 929 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[12] 925 358
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.number_bytes_r[7] 943 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[24] 948 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans[4] 1154 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0__RNIEMN54[7] 1116 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][31] 820 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatCntReg[7] 1005 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[26] 808 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[23] 672 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg[5] 1111 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[29] 739 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_0_a2_RNIKVM5J 1070 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[4] 868 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/addr_out[1] 897 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_9_0_RNO_0 1163 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un9 1066 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[49] 1709 277
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_dout_reg_Z[7] 771 214
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWBURST[1] 1137 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_ns[19] 1149 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr[1] 902 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[51] 1153 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[0] 1904 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[46] 955 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[56] 1736 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_ns_0_0[0] 986 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/decrNumCombRd_0_sqmuxa_1 983 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un1_fifoRdAddr_0_sqmuxa_i_0[0] 887 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[37] 800 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[31] 1091 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[20] 1144 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[48] 954 352
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_RNO[2] 555 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[64] 920 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[19] 1110 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[35] 2010 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_VALID_9_iv_0_0_tz 902 189
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[18] 1584 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[31] 1192 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[47] 1060 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg_lm_0[5] 1026 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache1ByteCnt_Z[3] 927 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[10] 1110 328
set_location SW1_OR_GPIO_2_28 780 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeCnt_comb_P1_Z[5] 926 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][16] 853 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][15] 943 169
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_2_sqmuxa_1_i_0 802 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[31] 808 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState_ns[0] 1098 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ram_rdreq_cntr[1] 914 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_13_1 824 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNO_0[2] 783 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/len_offset_pre_RNO[0] 895 354
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_7[0] 748 244
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_0[0] 759 244
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[22] 1054 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[23] 1417 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/hold_data 1063 322
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[3] 640 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][14] 714 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[41] 1003 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][6] 759 157
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[27] 1589 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[60] 1958 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned_load37 940 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_2lto10_0 1053 366
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[12] 616 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_1_108_i_m3 1177 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd_lm_0[4] 1031 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg[6] 1130 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[9] 792 166
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_2[0] 1330 259
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[18] 1081 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/unaligned_fixed_burst_count[3] 1059 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[55] 822 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][29] 775 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[11] 637 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[29] 2008 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][28] 627 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m8_0_2_2 839 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[6] 939 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un2_to_boundary_conv_1.CO0_1 1095 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[39] 746 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[66] 864 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un14_sizeCnt_comb_P1[2] 931 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[36] 909 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_1[0] 812 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[30] 1751 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][20] 747 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_axbxc7_0_0_tz 1082 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[58] 2048 274
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[17] 708 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i 870 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][18] 829 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr_RNI8Q73T[1] 1089 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[29] 1542 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[66] 943 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[3] 834 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_m7[0] 1051 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_visual_CmdFifoWrData_next170 1079 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[23] 1170 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][0] 759 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][11] 801 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][27] 746 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][6] 906 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatCntReg[5] 1003 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/extDscrptr_intExtDscrptrCache_4[2] 1203 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[29] 860 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[21] 765 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat115 977 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[62] 1697 274
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3_2[0] 837 201
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[25] 2027 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[22] 1047 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_a 833 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrStrbsReg[3] 1052 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un8_SizeMax[4] 1072 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][3] 911 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[41] 1345 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoRdAddr[1] 1117 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[21] 907 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrRdEn_d_0_sqmuxa_RNI3SHEE 1121 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WLASTReg_d5_2 1019 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[1] 811 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[61] 939 333
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[21] 918 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[7] 1701 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_3_1_RNI47M4V 784 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_rep2_0 1140 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[38] 976 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv[6] 878 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata[4] 832 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/fifo_empty_RNO 1072 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[42] 837 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[15] 1044 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNI174IB[4] 599 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[6] 1613 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dataValidDscrptr[2] 1155 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[14] 1987 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[73] 1681 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_RNITD5OG[3] 786 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoWrite_2_0 1128 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[42] 860 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[43] 820 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_16_1[1] 1046 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/extFetchValid_AXI4INITIATORCtrl_2_0_0_a2 993 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[3] 815 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[13] 1258 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[2] 854 150
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[8] 781 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m8_m5_0_a2_6 1017 297
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_0_sqmuxa_1 586 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[12] 1266 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[8] 959 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[44] 943 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_6 813 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un16_invalid_wraddr 1109 321
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[30] 706 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[17] 865 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[6] 1003 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][10] 764 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_addr_offset_m[1] 896 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_1_1_a2[5] 1076 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][17] 881 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg[8] 1122 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[16] 1156 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/int_slaveRLAST_i_o3 981 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[3] 1018 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_RNO[10] 1051 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[34] 1230 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[57] 1189 291
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_RNO_0[3] 603 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a 888 190
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/un1_samples6_1_0 761 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[64] 909 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[49] 813 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[11] 1102 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ALEN[6] 1020 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS[0] 742 189
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[73] 1742 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram24_[1] 785 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[8] 914 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[15] 776 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/IRQ 833 183
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/clear_parity_reg 771 223
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_sync_proc.fsmsta43 831 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[72] 1134 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[56] 882 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][25] 850 160
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_19[0] 751 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/slvdwc.genblk1.DownConverter_inst.readWidthConv.DWC_DownConv_preCalcCmdFifoWrCtrl_inst.un21_max_length_comb_12 866 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[31] 825 165
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0_write_proc.seradr0apb5_0_a2 754 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[21] 1031 301
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt[0] 770 220
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO[10] 1140 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[46] 1149 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un14_sizeCnt_comb_P1[5] 926 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m2[2] 667 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_RNI6USN7[5] 1087 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.sizeCnt17_NE_RNI6JBP61 937 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[6] 946 369
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[31] 2009 268
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_9 1158 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrRdEn_d_0_sqmuxa 1120 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][8] 838 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr[0] 1215 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[23] 1094 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_c3_a0_0 1153 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[19] 1058 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[53] 1686 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[2] 1057 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[15] 1100 328
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[4] 918 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[5] 996 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[33] 1204 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0_0[4] 970 291
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNIG2GDF[0] 598 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[6] 1225 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_i_m3_i_a2[8] 1129 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_12lto11 1090 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_RNO[8] 830 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control[9] 839 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][28] 898 160
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[51] 904 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo[0] 1045 307
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay_5[2] 545 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[7] 771 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[0] 1135 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[0] 939 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 1175 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[0][7] 1142 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][6] 694 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[0] 1930 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][14] 701 145
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta_2_4_0_.m15_2_0 854 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m2[4] 661 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[27] 845 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0_a2[21] 779 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][31] 789 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_1_0 2019 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[17] 1111 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_RNO_0[5] 929 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[2] 1725 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_2_sqmuxa_i_x2 870 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[39] 1950 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[15] 1063 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[27] 914 327
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_RNO[4] 816 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[20] 1232 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[2] 880 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP 849 190
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc_4[4] 935 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/wrptr_3 888 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[30] 1277 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[20] 1232 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdNumOfBytesReg_2_sqmuxa_i 938 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[13] 801 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[51] 1249 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[45] 1643 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][21] 670 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/un1_fifoRdAddr_0_sqmuxa_i_0[0] 784 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[22] 737 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg5_3_0_o3_2 813 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_clrReq_2[1] 1177 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_extFetchReg_d_2[1] 1185 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[19] 813 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][23] 952 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_rep1 1119 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/_l0.clrDataValidDscrptr_2_0_0[3] 1168 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[10] 745 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ram_rdreq_cntr[5] 918 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[15] 1417 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/pready_1_sqmuxa_0_a3_RNI274KB 847 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_ac0_7_RNI52IB1 837 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[15] 912 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[28] 739 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m3[62] 914 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[8] 1088 342
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[2] 662 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or 832 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[22] 2009 270
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[39] 1349 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[19] 939 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[44] 906 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[11] 907 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[5] 783 334
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIPN0UG[37] 893 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[29] 771 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][2] 956 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][27] 804 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[1] 817 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWVALIDReg_RNO 951 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[20] 978 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[0][0] 1144 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/widthConvWrite_comb.un5_SLAVE_WLAST_next 1056 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][12] 696 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0[25] 799 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[19] 1200 336
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[27] 668 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[16] 769 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[74] 771 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[26] 1269 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[18] 1007 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][1] 889 199
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[49] 1212 291
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[4] 811 208
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[1] 1127 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[44] 1137 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[45] 839 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNIB07J2 913 351
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2_1[0] 774 207
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][21] 699 139
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[58] 1799 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS_raw_11_0_a2_0_i_o3[12] 839 195
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[28] 2026 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current_RNI7NRI23[0] 889 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[15] 1233 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[67] 783 337
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1_ov_11_iv_0 533 186
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[11] 783 211
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState_RNIENVP8[1] 1179 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[33] 944 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[19] 1215 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[20] 757 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[49] 1212 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_2[6] 1163 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[1] 1057 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_RNO[2] 876 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/we_RNIUJLB6 956 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[16] 1109 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[56] 829 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat[3] 965 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[23] 2005 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[61] 809 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[1] 1219 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[3] 914 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[16] 1406 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[46] 941 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[34] 837 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_5_RNIRKPQ61 1043 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdValidReg[1] 1139 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[30] 1091 358
set_location MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS_I2C_0_SDA_OE_M2F_INV 564 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb[7] 897 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27[3] 858 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.d_fifoRdAddr[7] 1036 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[11] 1043 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[22] 1141 370
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[66] 1338 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[105] 1198 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_len_latched_1[3] 885 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_0_a2 1078 297
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_o4_1_2[2] 597 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][18] 737 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/reqCnt_RNO_0[1] 1202 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[1] 1167 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[70] 794 297
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[4] 803 202
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[10] 817 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[30] 1079 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[17] 844 319
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned_load33 946 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[17] 750 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readID[7] 782 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][10] 798 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_axbxc2 1156 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/slaveLen_M1_Z[2] 1065 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/currState_ns_0_2[0] 1075 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_7_sqmuxa_0_a2_0_0 1184 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_15_i_0 1067 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[63] 931 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][16] 835 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][12] 759 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[56] 928 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/wrptr[1] 890 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[56] 1730 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/currState[0] 1071 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[26] 1863 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[61] 1644 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_rep1 1150 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[0] 811 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_mst[4] 1022 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m3_0_2_2 1030 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[55] 883 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_i_a2_0_1[0] 1211 360
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_0_sqmuxa 871 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[61] 1961 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_visual_SLAVE_WLAST_next92_1_0 867 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_RNO[2] 1181 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[46] 1140 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[55] 797 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[27] 866 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][10] 870 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState_RNI9B91F[1] 1782 285
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[3] 954 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[58] 1694 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][21] 939 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[3] 1609 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[10] 811 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[19] 754 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_b 859 180
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[5] 808 214
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_3_0_RNIJEFGF 1134 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[1] 1069 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[11] 1031 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a 875 196
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[8] 1992 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[10] 1101 370
set_location MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS_I2C_1_SCL_OE_M2F_INV 733 258
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[41] 889 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoOneAvail74_2_i_a2_4 1018 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_RNO[2] 1193 327
set_location MSS_GPIO_2_19_OR_COREGPIO_C0_GPIO_OUT_3 802 258
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[2] 545 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][5] 794 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1[0] 1113 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][27] 717 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[27] 861 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[12] 1257 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[24] 1662 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un7_wrByteCnt_d_1_ac0_7 980 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2] 1925 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_6_1 1074 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_WRITE_VALID 855 190
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/busfree_RNO 818 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][0] 928 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/pready 846 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[0] 821 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[48] 1178 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[9] 1549 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[52] 1843 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo[2] 953 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[23] 857 159
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[30] 2018 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][20] 919 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO 877 189
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[61] 935 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[67] 1135 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[60] 1002 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C1/R_ADDR_0_inst 1142 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[15] 1147 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[27] 748 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][4] 946 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[2] 940 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 871 189
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_a4_0_4[3] 809 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[5] 1013 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].activeThreadMask[2] 781 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[74] 1735 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[57] 944 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI7UIH9[4] 932 369
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[48] 1942 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_i_i[2] 1138 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 791 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[70] 772 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[22] 953 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[18] 1114 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[6] 1049 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[17] 787 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_RNO[1] 1191 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[32] 1194 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[40] 1938 267
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat95_rep1 1669 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[10] 950 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][3] 805 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[34] 1985 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[20] 744 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[37] 1025 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[104] 1186 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[19] 1976 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][26] 932 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[20] 1787 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrCache1Sel_rep_RNIHCNDG 1136 369
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[19] 1386 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[18] 1092 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][19] 859 172
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[33] 955 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][20] 881 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/MASTER_RLAST_RNO 953 372
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c7_a0_4 786 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[51] 840 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_9_0_RNO_0 995 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[18] 794 333
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[31] 712 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[35] 949 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[0] 1176 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[24] 710 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[16] 799 165
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[24] 1188 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[4] 1020 364
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[53] 921 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoSpace[3] 1011 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[4] 1087 312
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[6] 1490 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][25] 813 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_0_sqmuxa_5_RNIL0053 1189 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[29] 780 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoEmpty_RNO 1052 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[19] 660 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][30] 858 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[12] 995 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45[1] 778 195
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[14] 1912 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_ns_0_0[2] 977 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[15] 649 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/countResp[6] 1099 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[28] 1278 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[30] 1392 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[59] 805 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ 817 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[6] 870 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/fifo_full_RNO 1071 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/SLAVE_VALID_dec_2_0_RNISH91J 801 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[7] 703 156
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[20] 1241 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[15] 1047 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr[3] 851 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[15] 744 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[53] 927 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[53] 775 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][15] 863 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[11] 765 157
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_8[1] 752 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[23] 1058 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[2] 940 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count151_1.CO3 518 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[8] 1084 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un2_mask_mstSize[5] 948 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXMskReg6 1111 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c7_a0_4 2015 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_o2_RNO_0[3] 1016 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d[23] 1099 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[17] 718 186
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[8] 919 307
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_0[6] 763 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc1_RNINNPSR 849 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][13] 800 319
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_1_sqmuxa_1 850 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_7[14] 1133 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/addr_offset_reg[0] 879 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[23] 1253 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe28_0_a2 782 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[27] 804 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[5] 857 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[4] 1048 292
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_i_0 1180 291
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/nextState_0[0] 1186 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/un17_matchlto28_10 812 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[44] 1254 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg_d[2] 1117 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_4lto23_6 1110 366
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[16] 656 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWSIZE_RNI32T241[0] 1167 312
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 910 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/second_Beat_Addr_Z[1] 1066 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_0[7] 1201 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m3[65] 885 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[23] 1840 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][18] 809 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[29] 1047 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[21] 872 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[42] 939 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_RNIU4ERH[28] 851 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[36] 2065 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[5] 1079 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState_ns_0[7] 1167 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_a2_i_o2_RNIVE4MB[1] 1202 357
set_location CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT 1308 162
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS[6] 750 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[37] 958 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[14] 699 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[27] 860 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[23] 1267 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata[0] 839 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[7] 1853 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sieCntCtrl.un1_sizeCnt_comb_P1_NE_1 1033 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1_sel 963 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_1[22] 1084 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[31] 1102 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[21] 1540 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][19] 760 142
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[33] 932 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[5] 879 280
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_o3_i_a2[0] 596 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0_RNO 1939 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[26] 759 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE 821 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2_i_m3[21] 853 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[27] 749 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[23] 714 165
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[62] 2036 273
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[39] 1801 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[4] 851 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_0 919 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[27] 1253 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_1[0] 789 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoSpace[6] 1038 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m2[4] 805 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS_1[6] 817 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_0[6] 1079 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[7] 673 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWriteCtrl_next11_1 1147 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[12] 804 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[2] 800 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[42] 1539 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[12] 744 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][5] 937 187
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[21] 918 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un7_FIXED_MASTER_RDATA_next_0_a2_i_o3_2_RNII1D451[0] 982 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3 791 351
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_1 732 376
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[25] 761 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/un1_extDataValidNSetReg_d_1_sqmuxa_0_o2 1196 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[42] 1376 292
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[35] 1262 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN_RNITGE2H[3] 1168 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un22_tot_len 873 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[6] 859 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoWrAddr[3] 768 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][12] 667 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1 934 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[15] 1059 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 807 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[105] 1189 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[71] 1741 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeMax_extend_reg[4] 937 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/dataTransID[2] 872 322
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIJJ2UG[42] 938 315
set_location MSS_GPIO_2_17_OR_COREGPIO_C0_GPIO_OUT_1 790 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][21] 788 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[47] 956 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[30] 863 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt_Z[4] 952 364
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_0_sqmuxa_1 849 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][8] 777 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[48] 823 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[8] 850 168
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/clear_parity_en_1_sqmuxa 782 216
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][1] 814 196
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[52] 2039 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[0] 822 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_len_latched_next_0_iv[8] 1139 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[44] 2064 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[19] 660 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[22] 697 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg_RNI80835[1] 954 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[62] 1578 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[14] 2038 280
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_indicator.fifo_write8 775 222
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[63] 2041 273
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[5] 1659 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/opDone 1068 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/_decfrac1_0 1025 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_ctrlWrStrbs_4 1044 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][31] 782 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[20] 1245 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[1] 896 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN_RNIDA4LB1[3] 1160 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[26] 997 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[30] 1870 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_RNO[10] 1128 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[31] 1189 294
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[44] 950 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][7] 826 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[18] 732 339
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[37] 846 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAID[1] 817 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/srcDataValidReg[2] 1158 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[57] 1724 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][30] 687 145
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[46] 883 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[69] 746 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3] 927 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[21] 1173 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[55] 973 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[38] 793 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr[4] 1026 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][12] 882 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_AID_reg[6] 1071 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].activeThreadMask_RNI4NDRH[3] 791 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[51] 924 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AXI4RdTransError_iv 982 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d_0_a2[23] 1024 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa 757 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next40 1089 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0_[5] 1135 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][21] 746 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[36] 984 307
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[57] 926 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[44] 1254 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE 804 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[17] 1909 267
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/un1_clrRdTranQueue_4_0_0_tz_RNIO1NQKC 1211 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AADDR[6] 977 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/configRegByte2Reg_d_1_sqmuxa_0_a2 1222 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[22] 816 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[16] 1605 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoWrAddr_c1 776 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[15] 1152 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_m5s4_0 1052 366
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[30] 639 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/un1_currentAddrW92_0_a3_0 1129 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_2lto23_12 1109 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[21] 1237 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un6_invalid_rdaddr_1 1060 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[44] 921 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[8] 1148 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1_RNI5MM3Q 933 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][23] 770 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[64] 1129 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[25] 1592 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[5] 661 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[18] 1797 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInRdBurst[6] 1092 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[21] 799 150
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_3 1942 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un34_invalid_rdaddrlto3 1065 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[21] 1950 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_ns_0_0_a2_0[1] 1067 351
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count131_1.CO3 517 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[56] 1546 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[29] 1704 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID_RNO[4] 922 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[7] 1048 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[50] 753 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/MASTER_BRESP_Z[1] 972 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[62] 1578 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[16] 1113 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[25] 1068 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[16] 1986 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[7] 903 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv[2] 878 189
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[37] 1158 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[61] 931 324
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNIU34IB_0[0] 602 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_len_latched_1[7] 893 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/wrptr[2] 902 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_RNO[7] 788 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_RESP_0_iv[1] 789 312
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_3_i_o2 538 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][25] 942 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[71] 975 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[23] 1040 351
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[29] 694 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[28] 1124 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc2 982 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WSTRB[1] 899 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[43] 1139 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[9] 1142 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/sizeCnt_reg[5] 1126 301
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[5] 798 211
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[47] 821 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[31] 986 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][24] 901 175
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[28] 697 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_eq_0 885 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][5] 786 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[37] 874 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[58] 1584 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_1[3] 873 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 1077 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc3_RNINVF37 821 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveALEN[6] 838 319
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/sync_update_0_sqmuxa_0_a2 744 204
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AVALID 969 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][1] 792 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_5[4] 757 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstOp_wrTranQueue0[0] 1185 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][3] 804 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90[0] 812 189
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_RNIPMH7B_0[1] 1866 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_1_sqmuxa_0_o2 1195 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].matchThread42_2 757 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[69] 745 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27[2] 853 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/nextState_0[0] 846 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/widthConvWrite_comb.un5_SLAVE_WLAST_next_1 1078 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/SameMstSlvSize_pre 1056 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[71] 848 307
set_location MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS_I2C_0_SCL_OE_M2F_INV 456 120
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[16] 719 165
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[13] 649 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[25] 1982 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_axbxc3 1087 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[34] 763 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[14] 895 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_9_0 875 375
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[7] 1238 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr_RNINKI2E[1] 1084 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[1] 824 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoRdAddr[1] 783 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[25] 630 171
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[4] 655 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[3] 1143 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_masked[6] 1006 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g3_0_1_0 785 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_ns_i_m3_0_m2_i_m2[6] 988 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[9] 1237 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqPri0[3] 1194 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[28] 719 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[2] 787 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[17] 1052 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/re 857 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[66] 1159 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control[6] 835 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_RNO[1] 933 291
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[40] 1879 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/wrptr_RNO[1] 894 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[8] 774 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/sizeCnt_comb_EQ_SizeMax 1066 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2_i_m2[57] 936 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[29] 932 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[2] 1012 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[26] 857 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[17] 919 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[29] 927 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[2] 931 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[8] 1655 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[43] 835 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][8] 925 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next13_i_o3 967 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[18] 1148 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[40] 1791 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1_lm_0[7] 990 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_0 816 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][24] 967 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_out[3] 942 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[39] 1134 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[76] 1705 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][9] 778 160
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 1181 288
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[15] 1417 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN[4] 783 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[74] 1918 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0[0] 1114 291
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_dout_reg_Z[4] 769 214
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[42] 1165 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[20] 756 156
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[60] 1789 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[30] 781 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[24] 643 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[60] 1646 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[71] 848 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[39] 750 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrNumOfBytesInRd_0 1180 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd[7] 987 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[40] 1131 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][27] 743 142
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_cnst_0_a4_0[3] 576 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_empty_RNITV79 776 339
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg_0_sqmuxa_0_a2_2 746 219
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO 838 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next342_0_a2 935 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][25] 797 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[22] 696 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_2lto23_6 1160 375
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[59] 943 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[42] 944 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[26] 1101 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_m3_0_a2_2 848 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[49] 1636 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[8] 798 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[26] 1078 334
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[0] 800 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[32] 834 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[10] 1057 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram18_[0] 769 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_412_i 784 177
set_location FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/pcie_apblink_inst 2467 227
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[60] 944 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNIJUQI42[0] 897 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_7_RNI0C0L11 874 375
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[124] 1165 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[10] 1091 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[32] 762 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[6] 990 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[3] 939 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg[2] 955 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[61] 1129 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/int_slaveAREADY 979 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[56] 1435 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[53] 1573 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/addr_out[0] 893 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[74] 1735 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg_RNIFDJJ4[0] 981 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[13] 950 300
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1[7] 763 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat125 1604 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[22] 744 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[0] 1064 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep1 1176 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[115] 1177 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[22] 1113 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[19] 1174 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un1_RDATAReg_d_0_sqmuxa_0 1086 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SizeMax_reg[4] 1104 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNIJQH1P3[0] 958 297
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[5] 917 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/read_data_cntr_5_RNO[1] 968 354
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNINL0UG[36] 894 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_MBX_WRITE 799 199
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/wrptr_RNITIVT21[1] 891 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_1 896 192
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAInt 805 199
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc7 835 291
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[62] 1176 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[63] 746 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_rep2 1158 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_15_i_a2_0_5_2 1079 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[13] 888 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched_RNO[9] 896 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[46] 936 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[47] 868 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][21] 810 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[61] 772 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[56] 772 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[82] 1143 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[24] 1380 291
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[2] 613 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[28] 982 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][3] 920 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27[5] 857 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[72] 979 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_0_2 787 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[6] 685 150
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[15] 1045 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[12] 747 237
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_45_RNIERUB5 670 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK 806 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr[3] 971 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[66] 1562 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_6_2[3] 860 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[49] 751 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[31] 891 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0__RNI4CN54[2] 1135 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[0] 795 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[4] 801 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[7] 987 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[27] 980 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][15] 781 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/_l3.dstDataReadyReg_27[3] 1161 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[73] 848 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[28] 1027 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID[7] 764 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90[3] 808 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc4 974 321
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[1] 953 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_visual_len_latched_next_1_sqmuxa_RNI263VG 891 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd_RNI3RBI8_0[2] 1021 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][3] 935 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[28] 842 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[28] 862 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[56] 948 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[13] 1063 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState[7] 1167 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un14_sizeCnt_comb_P1[5] 1065 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][7] 689 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[27] 777 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[41] 896 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[67] 829 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_m2[3] 850 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[21] 1813 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_RNIKEDUE[3] 790 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[39] 750 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[45] 957 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[3] 910 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_nearly_full_RNO_0 927 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoSpace[9] 1041 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[33] 947 331
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[57] 1758 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[60] 979 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[22] 1066 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[9] 969 346
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2_1[3] 771 213
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/WrapLogLen_reg[2] 969 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState_ns[2] 1154 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/widthConvRead_ctrl.MASTER_RVALID15_1_0_o2 952 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[35] 1602 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[2] 801 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18_1[0] 882 192
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[26] 2005 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_SizeMax_axbxc4 1073 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[19] 919 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len[6] 909 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i 884 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/un1_b_penable_1 742 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un1_fifoOneAvail54_2_i_0 1049 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[29] 847 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control[1] 831 190
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[43] 1657 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/SLAVE_VALID_pmux_u_1_0 897 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[5] 965 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[15] 732 142
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNI8P6FH[0] 849 207
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[23] 1986 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWriteCtrl_next84_7 911 273
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[3] 765 232
set_location FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/GPOUT_reg_0_sqmuxa_0_a2_3 753 216
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[3] 1798 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe1_0_a2 787 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[37] 794 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_1[2] 859 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un1_fifoEmpty66_i_a3_0_7 1051 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[29] 940 331
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_0[5] 758 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][8] 769 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[8] 1856 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr_RNO[3] 909 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[61] 1595 295
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[30] 663 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/fifoRd 892 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[28] 1757 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/get_next_data_src 957 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][7] 848 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[1] 819 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[21] 749 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len[3] 916 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[4] 817 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[63] 875 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 844 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[77] 1131 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[19] 1128 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d[5] 1054 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoSpace[3] 987 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/rdptr_RNO[2] 1108 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[39] 839 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[26] 1268 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[19] 1119 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_34_i_i_o2 894 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[46] 874 316
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_byte_in_0_a2[2] 738 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[20] 774 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9[3] 867 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[29] 1004 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][29] 791 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][20] 837 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[40] 1712 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[17] 1234 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[11] 956 327
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNID4IRK[6] 754 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][25] 857 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][2] 942 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_10_2 818 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrEn_d_1_sqmuxa 1122 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO[0] 873 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[17] 1034 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[26] 1034 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[4] 851 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[25] 1776 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][7] 674 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[22] 734 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[14] 736 159
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[15] 1721 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[25] 1266 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1_lm_0[1] 992 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][17] 711 142
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc[8] 928 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[19] 953 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[2] 1906 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/intDscrptrNum_rdTranQueue0[0] 1183 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/wrptr_RNI358MJ[2] 1097 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[31] 1247 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[20] 771 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_5_sqmuxa_i_0_0 822 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[41] 1020 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[5] 1231 348
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_fsmmod_2_0 571 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/un1_b_penable_1 834 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[33] 985 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[20] 1099 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_34_i_i_o2 1921 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][11] 687 142
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[58] 1596 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[60] 931 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[7] 950 349
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[0] 820 208
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[33] 1983 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[1] 1786 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_addr_offset_1_1.CO1_0 898 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeMax_pre_Z[2] 934 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_1 820 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt[6] 1075 316
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_SDAO_int22_1 825 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg[2] 1117 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_AID_reg[0] 1074 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BID[0] 1012 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_6_sqmuxa_RNISSN3B6 1209 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[28] 795 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/chainReg_421_0 1172 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[3] 810 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m51 1031 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[6] 1071 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/maskReg[0] 1185 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[38] 800 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[59] 983 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP 851 190
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[65] 915 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[46] 938 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_2[3] 1032 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_1_0_RNO 1005 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/d_DERR_WREADY8 912 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[100] 1036 342
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[7] 794 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[6] 929 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[0] 934 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[25] 988 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/currState_RNO[0] 1170 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][16] 653 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[23] 1154 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[7] 1960 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1[1] 772 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[18] 966 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[72] 760 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[25] 1076 334
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3_1[3] 599 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[3] 945 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchThread31_0 778 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a3[16] 684 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[10] 1250 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat_Z[4] 858 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[28] 764 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[27] 1259 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[0] 860 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a2_1_d[61] 977 309
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr[4] 857 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[1] 862 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr_1[5] 973 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_lm_0[4] 958 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNII6E4R2_8[0] 1003 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][26] 771 145
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[58] 1962 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/MASTER_BRESP_next_2_sqmuxa_1 965 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][23] 933 160
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_PCLK_count1_ov_1_sqmuxa_1_i_a2_2 862 198
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[10] 659 184
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[20] 706 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[27] 866 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[41] 754 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/FPA/intDscrptrNum_RNO[0] 1177 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[18] 1000 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK 867 181
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_0_0_o2[0] 556 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[30] 966 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1 917 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_axbxc5 1079 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[27] 1100 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_WRITE 816 196
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[31] 1980 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[67] 841 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd[0] 1020 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/mask_addr_out_1_RNIU2VPG1[0] 909 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/arst_aclk_sync/sysReset_f1 911 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[4] 1269 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[16] 1262 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[1] 794 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[1] 1093 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][27] 961 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[1] 787 310
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[39] 892 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[17] 1066 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[61] 748 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[13] 711 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd[10] 1049 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[35] 1030 307
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[7] 761 229
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][21] 905 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata[0] 842 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE 786 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[10] 860 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[69] 1734 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][17] 675 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[66] 1741 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[76] 1105 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS_raw_11_0_a2_0_i[4] 850 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[10] 1179 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg[1] 958 292
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[2] 556 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[6] 1031 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/validQualVec_0_RNI1CJNG3[1] 810 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_3 1151 288
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[47] 1704 277
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[31] 689 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][19] 856 178
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[44] 827 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_ac0_7_RNI6I3ND 994 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[30] 1163 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr[9] 996 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][26] 900 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_2_sqmuxa_i_x2 988 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[45] 1832 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[13] 711 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][15] 894 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[18] 907 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[28] 871 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[18] 685 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[3] 969 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/ASIZE_pre_Z[0] 898 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[84] 1127 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK 847 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][27] 746 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][13] 916 175
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/read_n_hold 792 217
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[10] 1621 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_3_RNIAHRNC[2] 871 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SUM_i_0[3] 970 300
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta[0] 834 208
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_indicator.fifo_write_9 776 222
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[72] 756 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[69] 832 295
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/starto_en_0_sqmuxa_0_a2 820 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[68] 763 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[3] 1733 283
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[40] 1221 292
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[58] 1003 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[20] 923 345
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_1_1[2] 776 213
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[38] 957 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[8] 612 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_14_2[2] 1038 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[9] 918 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/intDscrptrNum_2[0] 1174 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdbeat_cnt_9 902 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[130] 1161 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/length[0] 1140 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt[5] 1031 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_Hold_Reg_Ctrl/get_next_data_src 950 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].outstndgTrans_4 801 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[8] 937 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg_d_iv[8] 1104 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/maskHigherPriReq[3] 1191 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[18] 868 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState[5] 1194 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd_RNI8L38B1[3] 1031 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[70] 970 337
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[4] 657 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[29] 1255 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[62] 1698 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[28] 932 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[1] 835 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[1] 995 367
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/fifo_read_en0 751 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoSpace[5] 989 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[36] 994 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[9] 643 168
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[10] 1407 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[7] 831 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][15] 764 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_2lto23_4_0 1058 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo_RNO[2] 912 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[24] 1780 285
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1[2] 870 199
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[8] 1065 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_RNI5O2VC[1] 1592 279
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta[2] 578 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[42] 1665 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[58] 1176 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_RNIRA08D2[3] 992 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[75] 1120 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[27] 1699 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO[1] 757 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[54] 1939 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[70] 829 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg_d[8] 1122 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[7] 1169 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[15] 1874 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[23] 1095 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[62] 971 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_RNO[30] 1060 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9[2] 880 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[52] 751 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[30] 1071 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[21] 1072 337
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIQT5UG[57] 822 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[21] 1126 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][1] 910 199
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[62] 1162 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[29] 926 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36[1] 923 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[31] 1006 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[37] 1133 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ 919 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 861 189
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[6] 1910 267
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[1] 763 208
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][13] 767 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][21] 906 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[37] 1710 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched_RNO[6] 890 276
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_1_RNIG1BAF 1054 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARBURST[0] 1033 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[24] 932 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[24] 824 339
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[33] 827 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][1] 948 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[12] 859 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[31] 1123 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[18] 1669 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[16] 917 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[71] 765 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[12] 1262 346
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[7] 740 184
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sclscl 575 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[44] 1878 273
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_42[1] 1567 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[21] 1036 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[28] 1470 279
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_7_u_i_m2_2_0 585 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][15] 829 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[63] 1744 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[34] 809 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[1] 760 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[10] 1222 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[0] 946 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[54] 1681 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[9] 1220 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[55] 1191 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_4[1] 741 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[10] 977 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[11] 1096 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[22] 926 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[39] 813 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_MSG_READ 890 193
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_7[3] 763 204
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[2] 2016 276
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[37] 1650 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[31] 786 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[28] 779 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i 830 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[76] 1728 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_0 922 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[71] 1767 286
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[3] 870 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[41] 1231 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoRdAddr[2] 782 364
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_12 1879 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 772 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[32] 1810 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram9_[1] 799 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[40] 820 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc4_RNI4NV9Q1 985 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE 818 181
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[9] 643 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_ac0_3 963 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[15] 868 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[19] 852 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][6] 799 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/un8_matchlto28_8 810 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_6_iv_0_117_i_0_m2_i_m2 887 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_RNIO9PHA[4] 1018 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[28] 796 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptr_intStatusMuxReg_d_0_sqmuxa 1221 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO 794 198
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo[1] 844 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un7_sizeCnt_comb_RNO[2] 1087 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/grant_1 1197 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv_RNO[8] 857 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr[0] 1022 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_masked[14] 952 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C0_RNO 1157 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_len_latched_next_4_sqmuxa_0_a2 935 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[13] 1159 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[55] 1600 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[42] 860 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[15] 967 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[39] 815 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[14] 947 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[38] 1137 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[42] 1134 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_empty 844 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd[7] 1015 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_4_0_RNO 1151 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[21] 950 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_72_iv 825 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[63] 1381 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[31] 1092 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[37] 989 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WLASTReg_d5_NE_4 1017 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][12] 653 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_0 817 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_1_sqmuxa_4 1199 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[19] 870 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[69] 968 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/fetchIntDscrptrReg_d_1_sqmuxa_1_0_a2 1180 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0_RNO 1026 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState_RNI4D61S[1] 932 354
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[1] 674 186
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_shift.rx_shift_9_u_2[7] 788 216
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un17_invalid_wraddr_1 1105 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_Z[0] 813 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[27] 1034 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[30] 667 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[2] 813 168
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[26] 929 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo[0] 958 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][10] 802 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP 866 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_RNI2P145[27] 1019 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[3] 1140 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[20] 685 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[3] 837 181
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[10] 968 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[59] 1926 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16[7] 1172 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][20] 787 169
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_7_u_i_m2 820 204
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[29] 1636 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_shifted_5[0] 881 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][10] 800 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[30] 938 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[68] 784 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/un1_A_CTRL_WRITE8_1_0_o2 865 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[41] 1008 331
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[75] 1764 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[44] 793 300
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[43] 1562 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[24] 864 343
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_sync_proc.un1_pedetect_0 585 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg[2] 1087 364
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[17] 647 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[24] 2014 268
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[49] 1790 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[21] 956 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AVALID_RNIHK8O6 904 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_1_1[5] 1079 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[3] 1124 324
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_tmp_9_iv_i 645 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0_RNO 989 327
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[1] 555 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_i_a2 903 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[11] 777 361
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.arready_mc8 886 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_0[8] 1060 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[39] 952 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[12] 744 144
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[29] 954 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_16[5] 797 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][16] 954 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[47] 924 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg_d12_2 1093 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full 1159 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][1] 838 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][10] 873 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[71] 840 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[20] 690 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[24] 912 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[21] 1543 279
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/p_CtrlReg1Seq.controlReg15_0_a2 786 210
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[25] 1650 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we 957 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[21] 781 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i_0 909 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[60] 745 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_2lto11_3_i_o2 1076 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState[1] 787 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[1] 920 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_15_i_a2 1067 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[16] 930 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[3].d_activeThreadMask276 792 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][5] 808 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[9] 1876 268
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[64] 776 334
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/reg_write.tx_hold_reg4_0_a2_0 779 207
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.number_bytes_r[2] 938 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[8] 1228 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/to_boundary_conv_11 887 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[61] 752 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_RNO[3] 1163 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/length[6] 1146 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[29] 1001 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[35] 795 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[24] 963 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][1] 940 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNIPR0R03[4] 899 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[51] 1792 274
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[20] 1357 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched[10] 897 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un3_fifoRdAddr_1.N_8_0_i 854 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_msb_NE_0 951 369
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[3] 651 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS_0_a2_0_a2[0] 862 195
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c8 888 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[30] 745 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[17] 2034 276
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15_rep_RNIM0V24[0]/U0_RGB1 726 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/addr_out_RNO[1] 941 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[3] 876 193
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[26] 1420 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[2] 1078 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[34] 1645 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un170_visual_len_latched_next_4 922 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[34] 745 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[63] 1570 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[4] 1016 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[0] 1078 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[72] 766 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_1[4] 788 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 870 189
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/last_bit[3] 775 220
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[34] 879 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[8] 978 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[70] 1846 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[28] 712 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m8_m5_0_a2 848 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[6] 939 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[10] 1128 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[44] 805 337
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[19] 628 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_ASIZE_out[1] 883 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb[8] 865 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNI6VIDE[2] 991 324
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/PSELS16_0_0 751 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[12] 1075 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/un29_threadValid_NE_3 789 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[17] 1108 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m2[5] 814 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[13] 1338 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[0] 669 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][3] 807 160
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[37] 1638 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[24] 1780 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[52] 1827 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[9] 1632 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_9lto7_RNILN6841 1084 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[31] 679 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[58] 1542 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_currState_2_i_a2_0_a2 1211 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[15] 740 156
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[1] 1025 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[48] 807 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/rdptr_1 896 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[5] 1996 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[131] 1169 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[61] 816 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m2[3] 668 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[10] 1084 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AXI4WrTransError_0_a3_i_i_a2 973 369
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[20] 1808 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[19] 940 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[24] 1990 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[49] 872 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_15 823 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNI2QKSK[2] 796 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][16] 812 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[34] 875 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][4] 862 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[25] 1264 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID 819 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[49] 2009 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/openTransDec_RNO[0] 861 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[19] 1598 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][24] 680 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[8] 1989 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[12] 1122 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[1] 908 277
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rd_number_bytes_r[7] 907 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[58] 781 339
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_empty 849 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE 823 184
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_load_10_1[3] 878 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[28] 883 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[49] 1576 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[1] 1954 270
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[3] 1603 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[60] 905 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrNxt_rdTranQueue0 1183 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID[6] 759 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[27] 1069 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg_RNIJT5I5[7] 1083 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][18] 773 145
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO[2] 1021 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[40] 1129 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1[0] 993 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[63] 866 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[24] 749 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[20] 804 166
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wbyteen_sc[1] 916 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][6] 917 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/mask_addr_reg[1] 984 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[51] 1009 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState[1] 1100 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS[7] 755 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[13] 1130 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[23] 782 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv[7] 1150 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[30] 744 325
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10[2] 578 177
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[21] 649 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[16] 1986 289
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2] 878 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][13] 920 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[9] 1004 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[37] 888 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_d_d_2[3] 1075 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][26] 893 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO_0[4] 767 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[13] 1903 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[40] 1229 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[33] 841 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/un1_a_penable_0_a2_2_a2 854 189
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_0_sqmuxa 557 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][14] 873 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[20] 1071 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty 1180 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[39] 2071 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[73] 853 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m81 895 321
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[5] 735 232
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BRESP_RNO[1] 1032 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt_lm_0[4] 861 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[12] 1268 340
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[3] 771 229
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_visual_len_latched_next_1_sqmuxa_1_RNO_0 1105 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat_Z[8] 896 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].matchThread86_2 794 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[114] 1188 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO_0[7] 764 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[56] 773 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[31] 1233 346
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_a4_0_0[2] 815 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE 897 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc3 2018 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[43] 1658 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][24] 910 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][20] 896 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_2_RNO_1[6] 1023 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrNumOfBytesInRd_1 1184 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1_RNI1H2SP2 1053 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/nextState_7_sqmuxa_0_a2 1235 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[7] 1074 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[119] 1191 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[14] 1656 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[13] 810 165
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[40] 758 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr[2] 973 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][0] 869 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[8] 770 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[83] 1120 343
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rvalid_mc_RNO 897 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[35] 758 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/strtOpReg[2] 1070 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRd_numOfBytesInRdReg[8] 1124 369
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[35] 1661 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un17_d_DERR_RLAST_4 790 306
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcompen 580 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[56] 1722 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[2] 1952 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[2] 1093 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][27] 703 145
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_Z[3] 886 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[28] 737 340
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[58] 1001 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoWrAddr[2] 1011 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[30] 744 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat_Z[2] 895 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[0].d_openTransVec[0]18_1 773 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][27] 868 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m3[67] 918 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m2[3] 802 177
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4_1[1] 825 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState[5] 1227 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[26] 1094 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][6] 778 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[30] 1536 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[40] 1724 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[12] 862 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_5_0 887 375
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[31] 769 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[1] 1098 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[3] 1238 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[2] 809 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][0] 908 172
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1[8] 751 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[8] 796 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[14] 938 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata[1] 839 190
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_RNIUJVEC[2] 825 213
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[18] 1217 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_1_RNO_0[5] 1049 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[28] 1665 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ_RNO_0 787 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[25] 856 159
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[11] 1096 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata22_0_a2 839 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][24] 962 166
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.set_rdaligned_done 927 301
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m14 766 225
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[13] 1880 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[14] 1066 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[38] 1789 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[71] 975 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[17] 764 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[21] 739 153
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[121] 1208 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[53] 1002 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[40] 816 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[21] 1172 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_10 835 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[17] 750 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[21] 751 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[24] 1214 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO[6] 1123 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[75] 756 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[49] 1003 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][4] 799 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[37] 918 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/d_currDataTransID_0[5] 844 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m2[0] 664 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[57] 1897 267
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[47] 817 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[5] 1189 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un7_FIXED_MASTER_RDATA_next_0_a2_i[0] 997 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/tx_in_progress 1042 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[58] 1647 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_RNO[4] 1162 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0_a2[11] 778 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[8] 1372 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[14] 1114 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ 785 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[5] 854 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[33] 1640 277
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[77] 845 321
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[26] 695 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_3_84_i_m3 1164 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[50] 1130 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_5lto23 1041 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrNumOfBytesReg_RNO[1] 953 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID[7] 913 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[3] 1850 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1] 838 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[34] 877 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[24] 1070 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_WREADY_2_1_0 911 360
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_comb_proc.fsmsta_nxt125_1 841 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[12] 801 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe31_0_a2 791 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[58] 797 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[54] 958 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat65 1001 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[30] 918 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata[0] 874 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdDoneAck_DMARdTranCtrl_u 1199 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[42] 894 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[0] 915 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][29] 834 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[61] 1842 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[9] 1080 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[27] 1083 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][16] 687 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[36] 822 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[26] 1150 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState_ns_0[1] 977 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/valid_data_0_sqmuxa 1044 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][16] 851 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/_l0.reqStore7 1173 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[46] 939 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[31] 1086 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[1] 1025 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/un1_b_penable_1_0_a3 859 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt_Z[8] 956 364
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[52] 1620 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[39] 809 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_5[2] 883 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[20] 852 160
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count[1] 766 220
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[22] 1380 283
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.number_bytes_r[5] 941 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_ns_0[1] 1003 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_5 822 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[25] 1094 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[9] 754 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[107] 1199 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[18] 1909 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][12] 876 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[73] 1732 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[10] 745 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_o3_4_s_xx_mm 786 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][4] 813 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][6] 751 139
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[16] 679 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ_RNO 899 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[9] 832 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[67] 1736 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][13] 768 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_1_0_0 800 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/to_boundary_conv_9_RNO 1102 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][12] 779 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[17] 1057 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[42] 976 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[61] 1746 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram12_[0] 798 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][8] 924 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1] 1897 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_RNITEPRI[1] 842 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[23] 905 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_1lto23_3_0_RNIOU5EU2 1081 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 816 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un2_to_boundary_conv_1.SUM[1] 1097 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][8] 858 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][20] 893 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[24] 717 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[11] 901 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][21] 791 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_d[7] 1000 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[7] 769 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS[3] 737 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState_ns_0[6] 1156 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0[4] 907 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/strtOpReg_18[0] 1075 324
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[5] 653 178
set_location CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX_1 727 1
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[42] 1716 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][29] 779 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][3] 811 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/MASTER_AREADY_0_o3 963 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[21] 738 153
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[18] 1608 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoSpace[0] 876 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI0E53J_0[1] 932 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[38] 883 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[54] 788 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[61] 766 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[5] 1641 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/get_next_data_src 1069 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState_RNI7JU2E[1] 1425 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][11] 761 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[25] 716 159
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[59] 958 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[19] 980 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[32] 891 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[10] 733 150
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[18] 1086 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[13] 967 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[74] 1774 286
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIIFVTG[30] 857 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[29] 866 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[46] 785 345
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns[0] 748 225
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache1ByteCnt_Z[5] 929 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[52] 1705 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/len_offset_pre_RNO[2] 1057 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[29] 1085 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/SLAVE_READY_0_a2[0] 792 303
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.sercon_write_proc.adrcomp17_0_a2_0_o2 567 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoRdAddr[4] 1000 289
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2] 830 301
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[66] 2033 274
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[21] 1359 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_SizeMax_c5_a0 1071 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rddata_start_d8_0_a2 923 360
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/fifo_read_en0_1_i_a3 744 225
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[15] 1234 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/rdyToAckReg_d_0_0 1159 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[3] 1020 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[42] 798 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intStaValidReg_RNO 1203 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][27] 855 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd15_0 1042 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[59] 897 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[35] 1811 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[4] 1078 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[56] 1938 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[58] 834 345
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[5] 680 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[8] 862 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0] 973 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/m1_0_0 1100 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[39] 813 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[51] 2022 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_cry_0_RNO 1063 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][3] 831 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe12_0_a2 779 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[1] 1172 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[9] 862 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[18] 701 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS_0_a2_0_a2[2] 861 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[78] 1147 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_5lto11_0_0 1066 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[23] 1968 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[29] 1844 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_currTransSlaveValid_i_a3 792 342
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[17] 626 184
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/m69 791 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][4] 836 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[71] 1940 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_ctrl_f1_RNISF21A 980 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[31] 1256 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][5] 777 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][19] 931 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[40] 2018 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_next_1_sqmuxa_3 1104 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[63] 1561 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/chain_rdTranQueue1 1186 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[0] 839 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[8] 1083 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[9] 1049 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][26] 737 139
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[16] 1255 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[1] 832 177
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_o2_0[6] 815 213
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[6] 910 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans_RNI0UBJ[3] 1153 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_2 778 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_i_a2_d_0_1[56] 999 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[8] 776 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[56] 948 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_c7_a0_0 1155 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[41] 763 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState[1] 1794 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[9] 1159 367
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/starto_en 574 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[34] 1949 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full 1962 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[14] 1008 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[29] 625 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_5 1168 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[9] 962 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[61] 1182 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoSpace[0] 1032 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[32] 871 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[28] 901 358
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/iPSELS_0_a2[4] 747 219
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[55] 884 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchThread20 772 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[37] 848 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][12] 711 139
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][30] 905 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[67] 916 310
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[40] 1697 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[75] 851 295
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc19 938 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[49] 1004 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[8] 825 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[39] 855 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[6] 1333 291
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[48] 939 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_valid_data_reg 1050 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un16_invalid_rdaddr 1061 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[8] 785 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i 812 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[57] 933 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[2] 940 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/mask_addr_pre_1[1] 1081 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO 821 174
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_12_iv_0 811 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[11] 952 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/int_slaveRLAST6_4 981 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_51_i 920 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_o3_0_a2[7] 1203 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[41] 889 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[5] 838 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[0] 811 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[9] 753 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[17] 718 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/un1_nextStateRdSD_1_sqmuxa_1_0_a3_0[0] 972 291
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta46_1_1_RNO 588 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][23] 896 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len[6] 1136 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[29] 775 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[6] 763 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BID[2] 1010 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_a3_0[6] 1229 360
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_o2_RNIRPG2E[4] 561 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_3_2[1] 1061 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[0] 1011 310
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNI6PPQA[3] 806 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[28] 1263 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_axb_9 1051 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[4] 817 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][28] 875 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[4] 916 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[27] 1126 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[26] 695 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[30] 808 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[28] 708 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched_RNO[12] 899 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[38] 949 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[9] 2035 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[53] 1345 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][11] 946 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un6_wrap_mask_shift_1.SUM[2] 969 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[21] 907 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][8] 926 169
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_0[2] 772 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[40] 916 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_16_0[1] 1062 309
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[5] 811 202
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[22] 691 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_11lto11_2 1089 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[18] 858 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[2] 930 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[54] 1639 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un208_visual_SLAVE_ALEN_next_1_sqmuxa 934 273
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_5[6] 736 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[45] 952 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[3] 892 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][1] 949 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInRdBurst[5] 1096 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[3] 870 193
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[43] 1657 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoWrite_f1 1014 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[10] 844 171
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[6] 839 217
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO 851 189
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_5_i_o2_RNIPBJC52[2] 571 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[48] 1542 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[74] 1919 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[4] 835 181
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[5] 785 229
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[51] 1825 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[43] 799 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[19] 1231 333
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_i_o3_0[4] 609 177
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[5] 946 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[9] 812 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[2] 792 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[22] 770 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[63] 2051 274
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[34] 1671 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_1[2] 1034 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[24] 892 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[50] 812 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[32] 850 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[42] 804 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[8] 1075 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[49] 2012 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[64] 998 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState[1] 1198 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID 795 199
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[67] 1544 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][30] 925 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[24] 1091 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[2] 781 181
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/INVBLKX1[0] 925 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][21] 767 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[47] 841 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[49] 1877 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[75] 784 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[45] 1832 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m63 929 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/IRQ 877 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[51] 1863 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[3] 1021 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[75] 846 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/reqForStaReg_2 1074 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/ASIZE_pre_RNO[1] 1057 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/intDscrptrNum_intStatusMux_Z[1] 1162 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control[2] 811 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[73] 1742 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][27] 805 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i_0 814 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[2] 950 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/master_ADDR_masked_Z[1] 944 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[12] 1091 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[20] 1730 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len_1_axb_10 907 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdAddr[1] 1139 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_7_0_RNO_1 1150 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/fifo_nearly_full_RNO_0 1084 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[66] 789 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[13] 754 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[47] 936 330
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[48] 911 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[28] 883 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[64] 1957 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[0] 885 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[68] 917 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un7_FIXED_MASTER_RDATA_next_0_a2_i_1[0] 1001 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[34] 961 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 801 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0[0] 884 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[62] 845 310
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[19] 1598 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[69] 791 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_rep1_RNI4735B 1121 372
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[72] 1680 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[31] 636 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram2_[1] 772 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_8_0_RNO_0 994 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[30] 1081 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[53] 1686 279
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLKint_1_sqmuxa_i 862 204
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[3] 901 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/mask_wrap_addr_1[6] 972 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[44] 961 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[39] 1671 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[31] 1091 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[19] 937 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/rdptr_RNO[3] 1112 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0[6] 794 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[22] 820 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoRdValid_1_sqmuxa_i 897 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[41] 1396 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[27] 760 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un3_invalid_wraddr_1 1115 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[14] 2029 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[18] 922 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[15] 768 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[38] 1143 349
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[25] 658 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[55] 1836 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[66] 844 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_4_0_RNO_1 1137 300
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_3[2] 739 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[33] 842 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[38] 796 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[30] 1267 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[20] 766 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/MASTER_VALID_RNI26246[0] 900 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[22] 956 306
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_ov_8_i_2_1 564 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[2] 1217 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoEmpty_RNO 1019 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ 772 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo[0] 841 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData[3] 1059 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[18] 917 343
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[8] 642 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_RNO[1] 1086 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[27] 672 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[64] 1692 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeMax_pre_Z[5] 928 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.aSLAVE_WVALID[0] 917 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[10] 781 168
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[56] 826 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[43] 1250 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[29] 690 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_1 841 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[10] 932 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[1] 938 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNO[2] 847 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][12] 940 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[4] 953 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[6] 768 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[50] 1170 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[21] 1119 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[2] 1102 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[19] 991 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[35] 833 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/extDscrptr_intExtDscrptrCache_4[3] 1206 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][28] 798 169
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[7] 952 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[5] 1590 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/wrptr[0] 907 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[1] 872 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[26] 1094 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO 890 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[24] 932 337
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAI_ff_reg[2] 578 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[8] 1915 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[4] 1063 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[21] 786 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d[3] 1069 363
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2_0_0[0] 548 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[71] 976 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_RNILB145_3[22] 1028 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][0] 787 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ_RNO_0 910 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[13] 1065 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[23] 1984 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][17] 841 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat_Z[3] 855 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[60] 1560 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[1] 1030 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[29] 1108 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[29] 1714 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr_15_ac0_0 985 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_7[22] 1128 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/intDscrptrNumReg[1] 1203 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[5] 998 358
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/read_n_hold 760 220
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[35] 1233 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[19] 698 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_RNIF9TKS_0[1] 898 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1 783 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_54[1] 1101 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIGEFEB[1] 1967 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[8] 949 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[9] 1077 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[29] 1978 280
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[21] 673 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[9] 774 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[60] 1434 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[28] 979 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo[0] 876 364
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[16] 625 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ 783 196
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAI_ff_reg_4[0] 782 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[47] 903 318
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIT17UG[63] 843 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO 869 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[33] 757 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[9] 1148 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un1_fifoWrite_2_0 1054 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_1[8] 970 342
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_a2_5[31] 754 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc4_RNIB2I0M1 983 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARVALIDReg_RNO 984 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_50_i_i_o2_0 1004 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[65] 1572 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[71] 805 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[4] 797 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInRdBurst[0] 1097 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[23] 762 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/len_offset_reg[1] 1062 370
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIJH0UG[34] 876 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[31] 2006 285
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[29] 959 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][21] 782 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[42] 771 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a3_0[24] 986 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][9] 773 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_13_1 1048 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[42] 1812 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][12] 783 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[35] 982 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_AID_reg[5] 884 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[42] 962 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[21] 1248 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr[1] 1216 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[17] 1913 268
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[3] 1175 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][10] 929 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[1] 903 297
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[1] 763 229
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrCache1Sel_0 1181 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][23] 849 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[22] 780 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0_[2] 1135 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][16] 716 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoWr 1966 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[61] 810 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[24] 1055 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[2] 860 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[82] 1119 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[50] 1163 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/valid_data_f0 1046 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIM84KI[2] 931 372
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[1] 1341 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[57] 1685 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dataValidReg_Z[0] 1185 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a2[31] 762 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_1 1150 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[2] 1779 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[53] 831 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[30] 935 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_d[3] 1079 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[8] 1068 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_12_0 780 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ 913 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[4] 883 193
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[47] 1932 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt[2] 959 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[19] 1099 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv[5] 829 186
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_0_1[6] 563 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[13] 992 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/un27_threadValid 803 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIB1DBF1[5] 1052 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[45] 954 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[22] 1269 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[3] 1118 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[51] 757 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i_a2_3 1025 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[43] 788 345
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[11] 671 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptr_intStatusMuxReg 1187 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WLASTReg_1 971 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[59] 1840 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[89] 1176 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[15] 1875 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[39] 954 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[3] 999 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_15_i_a2_0_5 1158 375
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[26] 908 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_1_RNO[5] 1046 363
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[14] 913 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[5] 840 316
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_0_0_1[0] 827 213
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][22] 812 151
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk5[2].un1_end_cycle_0_0 907 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_0_o2[9] 1191 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd[8] 995 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][25] 776 166
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[56] 901 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[0] 839 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdErrorReg_d_u 1220 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[28] 919 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[45] 1184 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[6] 1013 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[24] 893 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[14] 741 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[9] 870 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_axb_10_RNO 1027 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ABURST_RNO[0] 953 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][4] 837 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[13] 1059 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK 843 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[36] 793 313
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[37] 949 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo_23_iv_32_i_o3 931 366
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[21] 697 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk1[0].wr_en_4[0] 886 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/un1_b_penable 852 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[69] 790 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[24] 1011 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_1_sqmuxa 1075 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[26] 1732 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/nextStateResp5_NE_2 1103 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][17] 937 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[56] 826 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[6] 1165 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[17] 1147 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata[8] 841 184
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIAPTKG[2] 915 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[11] 1085 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_5_sqmuxa_i_0_0 798 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control[2] 876 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[3] 746 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[18] 856 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_RNO[14] 1139 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a 831 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_dataloc[3] 1056 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[5] 770 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[41] 911 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt[10] 1001 355
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[18] 706 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[35] 1118 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/mask_addr_out_1_RNIB87PU4[0] 908 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[1] 668 171
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[66] 1562 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr_15_axbxc4 980 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[67] 1545 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_0_2_0 1016 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][25] 779 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_1_0[0] 1003 351
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[27] 863 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/_decfrac1_a0_1 1054 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_rdDone_hold_count_1_sqmuxa_1 1196 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[36] 1386 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[23] 805 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_extFetchReg_d_1_sqmuxa 1207 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[7] 886 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[14] 739 159
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[18] 1241 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_4_sqmuxa_i_0_0 819 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ram_rdreq_cntr[6] 919 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/length[2] 1142 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[10] 1182 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[21] 786 150
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_7_RNIK1EMS1 1943 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[42] 894 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[29] 1099 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_1[5] 994 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[33] 942 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BVALID_RNO 1031 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/rdptr_RNO[2] 901 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[53] 881 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr_RNO[2] 906 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr[1] 1004 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9_1[0] 877 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[38] 793 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][14] 795 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[48] 964 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][13] 765 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr_RNI221IS[3] 896 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[30] 1546 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_nearly_full_RNO 928 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][23] 812 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_1lto23_3 1040 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][7] 800 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[41] 885 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[58] 879 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[4] 1002 348
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[6] 753 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][9] 912 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[63] 826 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/last_next_NE_0 869 360
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/iPSELS_0_a2_0[0] 750 219
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_1_0_0_2 798 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[20] 1246 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 1086 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[28] 778 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][9] 912 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[28] 788 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[27] 1088 333
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.number_bytes_r[1] 937 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[11] 779 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[17] 2038 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[33] 817 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_13_2_1 825 186
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[53] 893 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe20_0_a2 778 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[1] 1419 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0_0[52] 966 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[30] 897 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[56] 1717 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched[9] 896 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[116] 1167 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 850 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[25] 1266 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][11] 676 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/MASTER_VALID[0] 901 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l0.read_data20 825 168
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr_RNO[0] 846 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[28] 932 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[56] 1717 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[58] 1429 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un8_SizeMax[1] 1077 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[35] 918 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[13] 967 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[75] 1116 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[20] 1247 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or 797 195
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/nextState_0[0] 1619 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[20] 1925 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[27] 989 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[20] 1647 276
set_location FIC_3_PERIPHERALS_1/fabric_sd_emmc_demux_select_0/pready_2s2_i_a2 751 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[23] 947 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_6_1 809 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[53] 823 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[64] 1899 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[28] 708 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_currRdState_4_i_a3_1_RNI6SIAP 1130 321
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_o2_0_RNIC16L9[6] 811 213
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[30] 2018 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[20] 876 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[74] 978 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcAXITranTypeReg_d_a2_0_a2[1] 1163 360
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_RNO[2] 550 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[68] 812 340
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAI_ff_reg[0] 782 199
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count[0] 757 220
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[36] 811 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[50] 784 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[52] 754 364
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[15] 2020 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNI0GLBF[2] 990 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[90] 1108 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoRdAddr_0_sqmuxa_i_a3[0] 1017 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_Z[5] 1089 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m4_0_3 1079 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[41] 1007 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[11] 761 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg[5] 1026 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m3_0_2_0_0 854 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][12] 719 139
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc5_0_0_RNI2BHBN 1043 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/pass_data 964 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[103] 1197 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m2[4] 874 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_m1_e_i 1964 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_1[3] 1143 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[72] 1709 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[14] 1017 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2_i_m2[59] 878 306
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[25] 629 181
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta46_1_RNO 596 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[65] 1702 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/wrptr_RNO[1] 887 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[25] 1008 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[28] 847 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[27] 965 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[26] 900 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[7] 852 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[2] 806 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat25 1335 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[33] 940 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[30] 858 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[24] 1213 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[58] 1325 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_3_0_a3_12[0] 764 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[16] 1002 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m2[1] 795 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[68] 763 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[23] 1257 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[65] 780 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d[0] 1218 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO 819 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[10] 927 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[61] 902 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNO[1] 778 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[16] 717 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[12] 824 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_RNO[3] 1043 285
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/busfree_write_proc.un1_fsmdet_1_0 838 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/genblk4.destPort[0] 790 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[12] 971 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr_1[7] 975 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat_30[4] 972 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][23] 843 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][25] 854 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[57] 1716 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len[3] 1136 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID_RNO[5] 915 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[46] 1708 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 1953 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[31] 849 171
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[33] 1416 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[1] 1096 289
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[24] 628 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[4] 799 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO[3] 1135 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][4] 921 193
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[10] 1173 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN[6] 1163 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_5lto23_4 1078 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/pready 849 193
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_sync_proc.fsmsta43 560 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][10] 821 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[0] 2005 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_currStateWr_14_i_a2_i_a2 994 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[27] 1396 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[6] 1173 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][24] 826 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[16] 715 150
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[0] 828 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SameMstSlvSize_reg 1085 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr_RNO[2] 1090 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[53] 1846 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID_RNO[6] 912 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[10] 1002 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[40] 1790 285
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/pedetect_0_sqmuxa 548 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/wrap_addr[0] 982 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_13 805 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[31] 809 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[24] 1614 282
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta_2_4_0_.m7 611 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[11] 781 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt_Z[9] 957 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d[31] 1092 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_nearly_full 863 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[14] 1245 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[120] 1194 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[0] 885 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1[1] 1117 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_11 1917 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/chainReg_422_0 1156 321
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[3] 566 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_READ 835 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][6] 914 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[19] 805 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un7_sizeCnt_comb_RNO_1[0] 1080 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][13] 795 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[26] 1149 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[10] 1028 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[17] 894 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr_sn_m3 1167 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[12] 744 148
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta[2] 862 202
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[9] 775 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/wrap_addr[1] 981 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[36] 994 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[60] 874 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[70] 1117 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[75] 1573 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[17] 900 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[9] 875 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m51 853 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[66] 836 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[1] 899 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][6] 852 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[6] 763 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[15] 797 151
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.un1_fsmsync_2 543 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[28] 703 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_o3_3_0 811 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[5] 771 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[46] 831 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][7] 925 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNICH7HL[1] 859 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[19] 1158 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[21] 1043 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_0[0] 989 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[27] 2022 286
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12 1301 162
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[12] 846 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[10] 944 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_6_RNIDSQIF[3] 1091 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIG4KSE[1] 989 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[127] 1180 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[35] 837 310
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[71] 1940 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe4_0_a2 768 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[4] 1018 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoEmpty43_i_a3_0_4 992 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[22] 800 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[61] 901 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][2] 908 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][22] 919 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIS7H42_0[1] 886 375
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[1] 1567 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[25] 915 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][23] 813 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[18] 718 177
set_location FIC_3_PERIPHERALS_1/fabric_sd_emmc_demux_select_0/prdata_1[0] 753 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[70] 772 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[25] 939 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][13] 741 145
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[32] 834 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[97] 1152 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[76] 841 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c4 864 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[6] 1225 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[62] 787 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[31] 1087 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[1] 747 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeCnt_reg[4] 942 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][21] 938 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/to_boundary_conv_8 1124 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[65] 2041 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][19] 698 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[20] 786 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW[10] 1174 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[62] 868 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/grantReg_d[0] 1024 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[9] 744 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[48] 1133 352
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[20] 629 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[22] 696 159
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[60] 928 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[131] 1161 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[27] 1088 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg[2] 1053 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][3] 863 148
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[36] 2006 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[2] 871 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_extFetchReg[1] 1200 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[35] 1712 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO[0] 803 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intX_d 1078 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0_0[3] 1113 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[46] 756 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[1] 828 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[108] 1188 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][7] 879 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[35] 2004 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][31] 706 145
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/mask_wrap_addr_1_a1[3] 971 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[44] 814 337
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay[2] 832 217
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[75] 1903 274
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[62] 1746 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[41] 910 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_mst[1] 994 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[30] 902 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_d[3] 982 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[21] 816 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[29] 1088 325
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_3[0] 1329 259
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_0_sqmuxa_1_0_a3_0_a3 838 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/shifted_mst_mask_byte_10 982 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[5] 1908 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_unaligned_fixed_burst_count_next_1_sqmuxa_0_o3 960 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_intStatusMuxReg_d_0_sqmuxa 1210 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WLASTReg_d5_NE_3 1016 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv[7] 883 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][27] 831 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[3] 944 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/fixed_flag_comb_pre 888 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[28] 1266 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[24] 1125 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_RNIDRS47 1134 369
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[60] 1322 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[32] 987 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][16] 867 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/_l3.reqStore31 1172 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[58] 942 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_s[4] 1078 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/nextState_0[0] 1426 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[17] 751 145
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc4 805 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO[0] 773 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg_d[5] 1126 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[5] 913 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][4] 776 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[14] 710 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO 862 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 893 195
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_load_10_3_0[1] 951 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[40] 917 304
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[14] 903 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[3] 905 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[8] 1014 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_10_1_1 790 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ_RNO_0 857 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[23] 1175 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][26] 792 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[66] 1956 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[25] 828 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[69] 1177 295
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[3] 663 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram3_[1] 793 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[33] 895 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[25] 1087 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/chain 1185 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[16] 906 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i 1938 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchThread9_2 777 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[3] 1242 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[46] 1140 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[0] 748 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[21] 1025 358
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_ack_1_sqmuxa_i_a2 623 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd_RNI2QBI8[1] 1022 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[54] 819 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control[4] 799 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[11] 1253 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[1] 780 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[7] 769 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[57] 1020 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[13] 994 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[45] 824 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un7_FIXED_MASTER_RDATA_next_0_a2_i_o3_a0_1[0] 957 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[29] 1165 354
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 763 216
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][1] 775 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[24] 805 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][23] 930 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][2] 776 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_visual_len_latched_next_1_sqmuxa 918 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][23] 677 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[5] 1495 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][9] 677 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat_30[8] 977 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[72] 854 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[1] 864 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[32] 972 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd15_2_RNIFLKVD1 1040 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][6] 907 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/fixed_burst_reg 1076 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/currState_RNO[0] 1164 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[38] 2071 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un6_SLAVE_ALEN_P1_axbxc5 1004 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/mask_slvSize_Z[1] 963 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0[4] 1215 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddrReg_d19_0_I_45_RNI2GGK6 978 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/currState[0] 951 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current_RNIU6GJP1[0] 892 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][12] 779 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_m1_e 1944 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[37] 1024 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][5] 952 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[42] 2036 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0[1] 900 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[14] 1090 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[22] 1024 331
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[50] 1681 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[57] 877 310
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[5] 774 213
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][8] 668 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[19] 1692 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[5] 745 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[35] 829 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_Z[6] 808 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[71] 1714 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[32] 1989 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[10] 780 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[19] 1815 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[13] 899 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[69] 1320 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[15] 837 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/arst_aclk_sync/sysReset_f1 1305 259
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[24] 1266 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[4] 936 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[44] 942 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[74] 847 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[23] 980 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[26] 819 160
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[1] 916 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d[3] 1062 363
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_10[4] 811 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[66] 1116 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[37] 1642 277
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[46] 1867 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[0][10] 1140 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[29] 983 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState_ns_o2[1] 1188 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[70] 1933 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc_4[8] 928 309
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[17] 621 181
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay_5[1] 544 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][18] 735 145
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_1_sqmuxa 1101 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[33] 2011 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/tx_in_progress_RNILAM8Q 1034 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b 778 181
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[6] 799 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un6_SLAVE_ALEN_P1_axbxc1 1009 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_0 893 192
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[67] 1902 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[2] 809 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoRdAddr_0_sqmuxa_i_a3[0] 1131 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO[0] 759 315
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned_load40 936 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un14_sizeCnt_comb_P1[0] 1057 312
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1[2] 538 184
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count141_1.CO3 872 198
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/starto_en_0_sqmuxa_0_a2 574 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[7] 1013 328
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNIV3GTG[2] 756 207
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_comb_proc.fsmsta_nxt25 598 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/pkt_cnt[1] 868 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[23] 769 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_a2_2[6] 1074 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[9] 1247 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][21] 755 151
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[29] 1048 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[27] 714 145
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc7 1920 270
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay_5[0] 810 213
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe23_0_a2 775 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][22] 922 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[6] 1138 364
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_write_proc.fsmsta_nxt117 797 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1_sel_3 963 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][28] 858 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[48] 819 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16[9] 1175 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[1] 907 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[14] 1088 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState_ns_0_0[0] 1197 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdDoneAck_DMARdTranCtrl_u_2_0 1216 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[19] 1697 286
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.number_bytes_r[4] 940 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un8_invalid_rdaddr 1062 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[8] 1004 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[69] 977 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][11] 675 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_1 781 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[9] 1702 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr[0] 977 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[51] 974 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m50_1_0 873 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/validQualVec_0[1] 808 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[37] 1107 325
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[28] 1757 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoWrAddr_7_1.CO3_i_o2_0 819 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m5_0_2_1 847 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/ASIZE_reg_RNI6UQFG[0] 993 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[34] 1654 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[32] 896 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[4] 880 373
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[5] 809 301
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[39] 2070 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/fixed_flag_0_i 961 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_36_iv 915 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current[0] 927 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[45] 830 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0[7] 1092 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[47] 1128 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un3_rdbeat_cnt_1_ac0_9_0 981 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[8] 1856 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIGEFEB_0[1] 1042 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState_RNI7JU2E_2[1] 1792 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[35] 813 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/sizeCnt_reg[2] 884 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[40] 2018 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[17] 963 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[21] 1048 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg_d26 1093 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[20] 810 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[43] 1130 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[1] 1231 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33[20] 1102 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[50] 1656 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_i_m3_i_m2[11] 1019 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI2U64P1[5] 826 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_3_0_a3[0] 754 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[10] 1186 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[28] 905 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[21] 997 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/masterID[0] 777 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[65] 886 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[3] 1055 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[32] 784 312
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[24] 1663 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0__RNI6EN54[3] 1140 372
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[38] 2072 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[13] 956 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[18] 868 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[11] 907 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrNumOfBytesReg[0] 957 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[61] 1571 286
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count141_1.CO3 536 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_next_0_.N_8_i 1093 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[23] 1268 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_10_2 789 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[0] 807 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[56] 1601 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_Z[0] 925 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][10] 830 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[53] 1628 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[9] 774 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][18] 915 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[13] 749 334
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[19] 670 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[11] 963 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un402_ctrlAddrDec_1_0_.m3 1114 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[9] 1246 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_15_i_o3 1065 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_ABURST_next_0_a2[1] 957 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[28] 1086 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR 1303 163
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_1_0[14] 1010 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[13] 935 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO[0] 1026 369
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[65] 1693 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[9] 883 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[46] 1692 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_16[7] 767 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][27] 682 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_1_1[4] 1077 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_1 847 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][23] 940 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata[6] 800 184
set_location FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2] 736 205
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[36] 1129 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[5] 805 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[49] 1398 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWVALIDReg_d_0_0_a2_0_0_a2 991 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID 917 190
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[4] 669 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[11] 928 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/un1_CH4_MSG_PRESENT_IRQ 809 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[1] 1422 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[54] 2017 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_4lto11_1 1064 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[44] 1570 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/nextState_0[0] 782 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[53] 959 328
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_tmp_0_sqmuxa_3_0_a2 804 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[7] 1090 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/un1_a_penable_1 755 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[31] 1622 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_4lto23_1 1018 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[20] 685 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[35] 1261 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[30] 1007 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[37] 765 367
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNIVBBQA1[3] 746 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[10] 1141 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[42] 926 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram1_[0] 1150 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg[5] 1067 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat_30[5] 983 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[24] 1014 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[27] 1612 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr_15_axbxc6 962 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache1ByteCnt_Z[7] 931 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[29] 770 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_ns_0[1] 787 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[59] 836 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[0] 908 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[62] 833 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[56] 1121 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[29] 816 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m6_0_tz 864 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[32] 955 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[11] 850 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/wrptr_RNIVV1KD[1] 930 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans_lm_0[1] 1162 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[96] 1039 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27_1[0] 859 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][30] 911 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[69] 949 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[19] 1136 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[52] 1152 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[26] 1093 349
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNINP4UG[52] 927 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr[3] 1024 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readLen[4] 785 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[20] 767 174
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[39] 951 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_4_0_RNIGKBDR1 1120 306
set_location CLOCKS_AND_RESETS_inst_0/CLKINT_REF_CLK_50MHz/U0_IOBA 727 377
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[23] 1254 339
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[39] 806 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[9] 698 156
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[22] 1237 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[51] 1706 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_i_a2_2_1[0] 1205 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr_15_ac0 1133 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[33] 1167 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[56] 770 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_end_cycle_1 911 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[21] 913 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[26] 1673 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][15] 754 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[5] 865 193
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[47] 2034 271
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[11] 930 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/intDscrptrNum_rdTranQueue15 1164 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[10] 1046 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[3] 946 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[30] 872 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[1] 1003 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[21] 1705 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[44] 798 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[41] 1141 348
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_7[0] 1328 259
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[37] 978 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[45] 825 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[39] 954 331
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_fsmmod_1_1 833 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[41] 866 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][24] 663 157
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg_4[1] 541 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[17] 1666 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[22] 877 295
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2 756 216
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[52] 1773 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_7_RNI8Q8BG2 1942 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[4] 1060 301
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[7] 1339 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[67] 1320 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/fetchIntDscrptrReg_d_1_sqmuxa_1_0_a2_RNI373J7_0 1147 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][0] 861 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[38] 1255 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[21] 2018 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[18] 1109 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_i_m2_i_m2[3] 1018 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[5] 864 369
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt20_s_RNI4A1TD5 879 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_RNIAIPNR[0] 897 345
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_o4_1[2] 598 186
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0[5] 821 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[60] 1156 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[65] 1582 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[5] 1237 339
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[3] 1718 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_full_flag 1100 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[16] 776 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[0] 939 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][5] 855 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[60] 752 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/MASTER_BRESP_next_0_sqmuxa_1_i_0 969 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_RNI0Q3G462[4] 966 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/clrReq_i 1198 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[28] 926 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[9] 679 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_WRITE_VALID 892 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[5] 1100 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/un4_matchlto28 792 339
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[18] 923 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[2] 1060 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_3_sqmuxa_0_a3_0_a3 886 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[12] 1080 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][6] 784 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixburst_sizecnt.fixed_burst_sizecnt11_RNIHSLNI 1047 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[32] 905 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/MASTER_BRESP_next[0] 981 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[8] 1100 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[39] 1880 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][13] 802 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[17] 1160 376
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[5] 1009 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][12] 797 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/countResp[1] 1094 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[6] 956 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[18] 775 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[26] 988 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[8] 740 147
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/fifo_nearly_full_RNO_2 1033 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg5_3_0_a3_1_1 815 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[47] 1722 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d_i_m3[10] 1018 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[7] 875 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[20] 860 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[40] 823 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[2] 890 322
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[0] 924 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[30] 814 165
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[9] 645 181
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[32] 654 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][5] 802 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[44] 957 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_3_RNIAC1P51 1041 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[14] 825 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[55] 1132 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[55] 745 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[12] 739 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[27] 777 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[1] 814 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[73] 844 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1_RNIOL6F7 825 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrNxt_i_m2 1182 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[15] 1159 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_m6_1[3] 1073 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m2[3] 776 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[41] 896 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[30] 2023 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg[4] 1065 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[50] 985 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[4] 953 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[3] 843 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][0] 812 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[103] 1196 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[66] 1385 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1[8] 1112 358
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_cnst_0_1[3] 583 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO 863 189
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[31] 1670 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_0_o3_0[0] 1187 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[47] 924 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[14] 835 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_len_latched_1[7] 1130 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[56] 900 307
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[5] 614 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[45] 1560 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/fixed_flag 930 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[17] 1065 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 959 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][3] 815 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[2] 866 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[21] 884 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[0] 1021 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP 869 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[52] 1350 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_RNO[20] 1140 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[72] 1538 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[26] 980 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m4_0_2_4_1 1018 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[49] 1180 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][13] 768 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[37] 773 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_RNO[0] 878 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNID54TQ[7] 923 369
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_5_i_o2_RNIDQ1CU1[2] 570 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][31] 826 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/BRESPReg[1] 1096 322
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg_4[2] 546 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][29] 785 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE 793 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[61] 1796 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extFetchDone_0_a4 1190 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[60] 1000 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][10] 870 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[73] 2042 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[12] 965 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WLASTReg_18 971 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[19] 778 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[5] 1240 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_f1 1304 259
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[26] 877 346
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_5_i_o2[2] 855 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[10] 1110 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[17] 1902 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[50] 820 355
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_PCLK_count1_ov_1_sqmuxa_1_i_0_tz_0 861 198
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[21] 681 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[11] 1872 268
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[23] 817 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0[10] 1109 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[9] 1113 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_d[6] 983 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[4] 871 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[49] 832 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[62] 828 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[5] 904 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/rdptr[2] 901 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control[8] 809 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_2_96_i_m3 1167 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[70] 1593 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd[1] 1011 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 817 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[27] 2012 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][2] 925 193
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[23] 1672 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrEn_d_fast[3] 1139 324
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m18 762 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[60] 871 327
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.un1_sercon 598 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_7_RNIBICPF 1941 273
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[65] 1332 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[24] 804 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[16] 1256 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[16] 1019 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[8] 1212 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ 845 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[60] 1842 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un20_cnt_match_next_5 1059 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[18] 1909 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[52] 1372 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][11] 781 169
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIKDRTG[15] 939 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_VALID7_i_o2 799 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[55] 1183 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[23] 1821 286
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc_4[7] 932 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WSTRBReg_d_0_iv[2] 987 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[9] 788 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoEmpty89_i_a3_0_6 1010 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[73] 980 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[64] 787 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[56] 873 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[15] 1232 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[6] 851 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[53] 792 325
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[4] 894 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[51] 903 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg[1] 788 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/nxtDscrptrNumAddr_rdTranQueue1_Z[1] 1215 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[19] 822 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_Hold_Reg_Ctrl/pass_data 1064 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_WRITE 801 199
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc1_RNIP5RHP 1042 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[70] 1659 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/WrapLogLen_comb_pre[1] 1106 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0_0[2] 942 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[17] 805 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[4] 850 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[25] 1673 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[32] 840 352
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.un1_sersta50_1_a5_1_1 600 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW[7] 1172 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_1[7] 1135 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/rdAddr[0] 1069 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/IRQ_2 815 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt[9] 996 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[71] 745 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m3_1[0] 815 189
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[51] 1597 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[2] 1151 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_5[9] 752 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[25] 2017 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[4] 919 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[18] 918 342
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load33_RNICIS62 908 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[16] 769 147
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m5_m2_e_0 849 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[5] 1132 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[69] 1170 300
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[7] 851 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[26] 871 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un1_fifoOneAvail54_2_i_a2 1044 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[31] 1236 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[26] 1118 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[25] 953 316
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[31] 1656 279
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[2] 611 184
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_6[1] 755 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoEmpty43_i_a3_0_5 1149 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un1_currState_4_0 1092 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[44] 1946 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_ctrl_f1_RNIR60R11 969 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[21] 745 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[9] 703 153
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0[3] 807 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_cnt_match_next_7 1062 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[12] 1090 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][21] 784 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[47] 1250 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[49] 872 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[18] 1233 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[63] 990 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg5_3_0_a2_1 804 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[62] 1698 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[23] 1153 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[18] 1233 336
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[21] 706 183
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_write_proc.un1_seradr0_NE_0 779 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[49] 905 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_RNIC4TN7[8] 1056 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0 1997 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[18] 705 165
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[31] 1394 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[1] 751 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[32] 1686 292
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIJL4UG[50] 912 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN[1] 979 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[14] 1144 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[22] 1167 364
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[32] 2070 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState_ns_0[0] 1164 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][1] 944 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[25] 1024 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[73] 981 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[3] 1075 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][8] 770 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[16] 917 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[5] 815 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m2[5] 794 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[5] 1024 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[25] 769 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][23] 944 166
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[57] 946 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[9] 709 153
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted[0] 879 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_Z[7] 811 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][21] 888 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[1] 1660 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[63] 1040 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[19] 1013 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[27] 739 177
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNIBOBQA1[6] 760 201
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta_2_4_0_.m15_1_0 607 186
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta60 597 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_RNO_0[0] 1035 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/full_flag 1098 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNI1L6085_3[0] 986 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO[3] 769 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].outstndgTrans_7 763 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_shifted_Z[2] 882 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[3] 994 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[32] 943 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sieCntCtrl.sizeCnt33_RNIHE71N 1047 315
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_0[0] 1327 259
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][10] 836 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[1] 945 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[21] 1676 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][10] 739 145
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1[3] 868 199
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[48] 2011 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt[1] 1070 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[13] 929 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][30] 933 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt52_2 943 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[37] 1131 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_1[4] 995 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0_RNO 1878 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_RNIJF7GK[26] 1105 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNITOGQ8 793 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][13] 784 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][9] 820 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[28] 1144 355
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[22] 693 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control[7] 884 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[25] 870 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0__RNI08N54[0] 1146 372
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc[1] 934 310
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[8] 1732 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWriteCtrl_next84_1 891 276
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[61] 2029 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[24] 692 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[10] 881 322
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta[3] 580 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[53] 1156 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3[3] 873 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][1] 890 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[26] 1268 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[26] 1171 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[1] 1909 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_RNO[1] 885 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[16] 1062 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control[3] 829 190
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2 801 216
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/nextState_0[0] 769 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[32] 1082 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][11] 785 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_34_i_i_o2 892 372
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[7] 769 229
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[8] 882 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[2] 840 369
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[23] 682 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/SameMstSlvSize_0_0 1056 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns[3] 998 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[26] 744 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[5] 1859 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[21] 666 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/firstTrans 1136 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[22] 1028 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[12] 1098 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstDataWidth_wrTranQueue0_Z[2] 1192 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[24] 715 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][23] 704 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[69] 771 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[23] 776 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[0] 882 193
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/visual_AChan_FSM_current[0] 900 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][29] 823 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[26] 933 343
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[3] 830 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[69] 780 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[33] 919 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[16] 1090 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[12] 1053 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_1_0_0_6 824 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a2[26] 839 153
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[14] 1015 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_RNO 904 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][19] 850 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_det_reg_3 1050 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[28] 834 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[60] 847 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intX_d_0 1069 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[18] 1700 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[22] 1263 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[32] 1841 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[48] 1159 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_4_72_i_m3 1166 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[5] 871 193
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[72] 1713 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[47] 944 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_rep2_rep1 1131 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][29] 832 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[38] 829 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[28] 990 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE 772 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[7] 765 145
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[52] 1126 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_5_i_o2 535 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[113] 1177 336
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack_bit_0_sqmuxa_1 795 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/m5_0_1_0 1101 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[109] 1182 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[3] 873 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache1ByteCnt_Z[1] 925 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[31] 916 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[11] 956 331
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[4] 613 184
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[73] 908 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_c5_a0_0 1149 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[32] 942 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[1] 1066 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][7] 701 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[39] 889 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[29] 1252 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[12] 757 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m26_1_0 914 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[2] 752 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[24] 821 340
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[3] 765 229
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[68] 866 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 905 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[33] 817 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[16] 1012 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync[3] 540 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][23] 935 160
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[52] 947 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_len_latched_next_0_iv[6] 1140 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_axb_2 932 270
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[9] 1549 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un6_SLAVE_ALEN_P1_axbxc3 1003 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/d_grant[2] 903 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][15] 845 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[29] 806 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][15] 785 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[55] 865 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_nearly_full_RNO_0 917 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat55 811 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][18] 740 151
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay_5[2] 832 216
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[46] 1397 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[53] 840 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[61] 1177 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_sqmuxa_1_0_a2_RNIASC6I 932 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[92] 1134 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[26] 1270 349
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNI7O6FH_0[0] 842 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_13 997 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/currState_RNISL1DN[1] 925 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[59] 1154 349
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_3_i_o2 853 201
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_1 930 372
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[31] 2006 286
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIIBRTG[14] 908 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[57] 745 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un1_BVALIDReg_d_0_sqmuxa_0_o3 1101 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/ASIZE_reg[0] 1119 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[11] 754 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][3] 793 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_2 906 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][29] 876 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/mask_wrap_addr_0[9] 979 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_1_108_i_m3 900 369
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[4] 561 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[39] 1353 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[64] 873 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt_lm_0[3] 919 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[24] 948 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[58] 755 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[7] 1226 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[28] 1972 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[49] 873 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[61] 939 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[12] 882 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[57] 884 331
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[59] 942 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[60] 920 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[25] 1124 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/nextState_0[0] 837 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[50] 1696 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[11] 948 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d_4[6] 1092 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[3] 1022 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0[4] 876 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[4] 2032 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[114] 1196 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrNumOfBytesInRd_u_RNO 1186 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/grant_1_1 1180 321
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay_5[3] 543 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[56] 1688 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[16] 1000 358
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[68] 1324 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[19] 1105 348
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[6] 799 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[45] 904 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[8] 1022 334
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[18] 717 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[9] 882 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[34] 1685 292
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack_bit_0_sqmuxa 811 201
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[17] 764 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a2[29] 835 153
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[13] 930 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[43] 1131 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[26] 743 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[21] 884 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[22] 1247 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[42] 1718 292
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[23] 1637 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m3_0_2_1 1029 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][17] 790 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[6] 1878 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[1] 900 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[24] 1838 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_2_0_0_0 771 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[96] 1032 343
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_0_RNIM9N98[6] 552 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][11] 926 184
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[61] 935 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_1_sqmuxa_6_1_0_a2 1186 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/mask_pre_Z[0] 951 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[42] 1812 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[24] 992 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveASIZE[2] 786 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[48] 1734 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram6_[1] 763 370
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3_1[5] 757 201
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[5] 1922 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[43] 945 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/d_currDataTransID_0[6] 851 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_18 1052 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[31] 1023 348
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[14] 623 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[28] 661 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BID[5] 1013 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt[1] 1003 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[36] 1668 274
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[52] 1688 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[0][8] 1124 370
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[55] 1719 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/currState_ns_0_a4_0_3_0[1] 1193 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[8] 661 168
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_empty_RNIA8QJ7 944 369
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[4] 608 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[43] 1792 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoEmpty_RNISMJ031 972 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[25] 810 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc6 1930 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[7] 1044 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_4[2] 1070 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][22] 923 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_m2[1] 839 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3] 1047 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][10] 781 148
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[44] 1947 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readLen[2] 786 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_RNIUHS1F[10] 1081 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/pready 690 178
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[18] 863 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[12] 781 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrStrbsReg[0] 1050 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/clearFirstTrans_0_sqmuxa 1134 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next166 1098 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchThread9_0 773 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[59] 856 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 1023 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/sizeDiff_reg[1] 908 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/length[4] 1144 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].un1_currDataTransID_1 825 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][3] 938 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][7] 797 148
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[10] 1404 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[18] 787 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[130] 1153 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[31] 1621 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo[4] 1040 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc8 1924 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i 782 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][17] 759 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData[24] 1106 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[9] 826 159
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_2_sqmuxa_1_i_o2_1_1 837 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][29] 910 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[16] 913 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[59] 1537 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[40] 1220 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[32] 823 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[2] 944 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][3] 919 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][28] 816 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_9_RNIST2E8 873 375
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][19] 854 172
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[47] 926 330
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[5] 921 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[29] 926 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta61_0_RNI77THE 602 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[72] 1740 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][26] 905 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18[3] 876 192
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[65] 1399 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[31] 963 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt48_0 956 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[34] 921 295
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[7] 643 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/ASIZE_pre_Z[1] 1057 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[3] 867 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[65] 1656 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[40] 993 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe9_0_a2 790 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv[6] 800 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_14[4] 1736 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_5_0_RNI49Q43 885 375
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/currState[1] 807 298
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/PSELi_0_a2_0[0] 750 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/extDscrptr_intExtDscrptrCache_4[0] 1200 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrlce[70] 983 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_RNI5O2VC[1] 2019 273
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[57] 1686 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram11_[0] 797 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt53 945 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[5] 1193 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_ctrlWrStrbs_5 1050 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_16[9] 751 177
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_NxtPrdata23_0_0 773 216
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[23] 1205 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[29] 1053 346
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[47] 926 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched_RNO[11] 909 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[16] 1141 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i 825 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[1] 1053 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[12] 925 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[25] 1273 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg_d_1_RNI9CQ0K[2] 1174 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[5] 920 186
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load36 905 300
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[51] 903 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[69] 846 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[7] 1064 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/strtOpReg_0_sqmuxa_2_0 1115 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][21] 890 157
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc_4[3] 914 306
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[62] 958 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[33] 1802 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[6] 1057 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[58] 1605 274
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1_ov_11_iv_0 864 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[25] 1921 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstAXITranTypeReg[0] 1111 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/fifoWr 1949 279
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[4] 767 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un6_wrap_mask_shift_1.CO1_0 967 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[53] 1686 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[53] 850 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[59] 898 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/wrptr_RNIMM5831[1] 898 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[45] 1151 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[123] 1202 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[7] 1078 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_5 888 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[21] 762 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un7_wrByteCnt_d_1_ac0_13_s 972 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[44] 1861 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[29] 1110 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][28] 944 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_11_RNI50UO52 1940 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState[0] 1177 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[43] 1250 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID 917 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[18] 921 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].activeThreadMask_RNO[0] 794 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/wrap_addr[0] 1151 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[5] 947 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_2[2] 858 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/_l0.clrDataValidDscrptr_2_0_0_17[3] 1171 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[7] 1594 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[42] 961 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][27] 874 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/read_cntr[1] 939 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[43] 1160 294
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[27] 912 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[21] 987 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/d_DERR_WREADY_1_sqmuxa_0_a2 923 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[23] 842 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_cry_5_RNO 1044 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[5] 1641 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[7] 1937 271
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[47] 892 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_RNO[0] 925 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[26] 1015 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN[2] 1156 301
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_PCLK_count1_ov_1_sqmuxa_1_i_0_RNI9E33T 860 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].activeThreadMask_34_f0[1] 778 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched[3] 1131 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[11] 782 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[1] 796 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[28] 770 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_1[9] 1149 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][5] 836 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_0_0[9] 1209 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[24] 1075 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[24] 1694 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0__RNIGON54[8] 1125 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[44] 960 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[12] 744 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[27] 757 159
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIGEFEB_0[1] 1966 276
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcompen 828 205
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchThread75_2 802 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_openTransVec[3]_0_sqmuxa_0_a2_4_2 774 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[119] 1195 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[42] 944 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[8] 825 153
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[10] 1898 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[56] 820 360
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1_ov 859 205
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc7_RNIG0CDB2 993 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][2] 843 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_7_0_RNO 1002 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_28lto23_5 1009 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][10] 880 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[3].un1_openTransInc 806 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m8_m5_0_a2_2 846 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[29] 989 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[3] 1008 349
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m16_1 767 225
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m101 886 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0_1_0[22] 1050 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN_RNIJ87G9[0] 1166 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[15] 1230 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][19] 695 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][24] 902 196
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[24] 1779 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_1_RNIRRDPD1 929 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un8_ctrlSelIntlto10_d 1113 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[37] 1128 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[87] 1106 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[34] 1237 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[4] 871 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[39] 1110 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[22] 738 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/nextState_0[0] 1865 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[24] 1674 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_cry_3_0_RNO 1048 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_RNO[2] 873 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[27] 861 306
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[6] 873 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i 873 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[30] 872 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[5] 908 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[20] 1004 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN[0] 1172 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WSTRB_reg[3] 1019 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[1] 915 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_RNO[26] 1061 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/intDscrptrNum_iv[0] 1158 345
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_framesync29_1_1 819 204
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[35] 921 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[31] 715 147
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[42] 960 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][4] 941 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[3] 908 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram26_[1] 787 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][26] 717 142
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[23] 861 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][11] 780 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_i_o3_0[6] 870 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[61] 1797 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[0] 909 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[26] 930 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[59] 756 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[20] 909 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdbeat_cnt_9_1 908 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[6] 1012 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[2] 813 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[19] 769 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/wrap_addr[1] 1173 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i 832 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[35] 1112 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[53] 847 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[14] 1111 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_i_o2[27] 981 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/ASIZE_pre_Z[1] 887 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][14] 754 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_MBX_WRITE 854 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_length_1_axbxc6_0_RNO 964 285
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0[0] 608 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[20] 1267 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[24] 843 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][22] 916 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[47] 963 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a2_0_1 784 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[25] 1106 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[69] 2042 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[19] 1880 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_61_I_5 898 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][19] 701 151
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1_RNI59JCL 1051 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_o3_2 804 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1[5] 991 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[23] 950 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][28] 855 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][8] 928 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][23] 769 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[29] 625 178
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[33] 954 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa_i_i_a3 828 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[7] 875 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoWr 951 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[15] 974 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[20] 1675 292
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[22] 927 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[17] 1113 336
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/xmit_cntr[3] 764 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[12] 930 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR[3] 1135 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN[4] 982 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[39] 2035 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[8] 1662 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram19_[0] 805 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_RNIT2ADE[3] 972 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[19] 824 153
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[43] 1683 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.d_fifoRdAddr[3] 1035 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[21] 716 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[21] 884 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[22] 2020 286
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_cnst_0_0[1] 838 207
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[55] 953 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[61] 910 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_ABURST_out[1] 929 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un1_RDATAReg_d_0_sqmuxa_0_a3 1103 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[47] 1714 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_11lto11 1088 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[47] 1066 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][22] 705 160
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_write_proc.un1_seradr0_1 800 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[21] 1171 342
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.sersta41_2 596 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][7] 776 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[65] 1399 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[59] 1965 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[58] 1695 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.d_fifoRdAddr[3] 1117 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[65] 885 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][11] 928 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[7] 1777 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/WrapLogLen_comb_0_a2[0] 876 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_length_1_axbxc1 979 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/un1_a_penable_1 849 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[6] 714 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[28] 823 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[22] 1381 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[72] 1917 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[41] 1150 333
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAI_ff_reg[1] 815 199
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[22] 1031 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][1] 795 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNO[0] 786 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[43] 1251 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[28] 1120 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[55] 1720 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1 916 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_5[2] 778 192
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[62] 1392 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/currState 1167 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[4] 664 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeMax_extend_reg[2] 945 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/SLAVE_READY[1] 933 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[23] 1218 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[67] 1015 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[1] 926 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcOp[1] 1182 366
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[2] 812 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_7_0_RNO_0 992 279
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wbyteen_sc[3] 937 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[13] 1257 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN[3] 785 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_mst[5] 990 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[17] 800 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[1] 1147 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[66] 1159 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[9] 1242 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[32] 1590 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[0] 1055 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/to_boundary_conv_10 886 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[43] 804 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[29] 834 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[70] 1171 300
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[55] 1965 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState_ns_o3[6] 1101 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][27] 888 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[46] 1713 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][27] 962 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[0] 664 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3[1] 872 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][27] 862 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState_ns_0[1] 1954 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[13] 1368 283
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_adrcomp 576 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoEmpty 986 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[34] 748 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_axbxc6_RNO 1155 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/rdptr_RNIH5L0F[1] 1083 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/un1_wchan_cmd_fifo_full 901 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantEn_i_0_a2 1172 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readID[1] 768 310
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState_RNIC1QQN[1] 1095 288
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[13] 646 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[33] 946 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[25] 861 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_len_latched_1[5] 1126 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[31] 715 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[56] 1936 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoWrite_2 988 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C7/R_ADDR_1_inst 1144 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[31] 780 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[70] 964 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[16] 706 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1[3] 995 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un3_rdbeat_cnt_1_ac0_5 983 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_35lto5_4_i_o3_0 1017 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[10] 1172 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[18] 1175 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoEmpty43_i_a3_0_4 1129 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_RNIER6KB62[4] 965 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/addr_out[1] 959 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_3[17] 968 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram23_[1] 807 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/priLvl[0] 1180 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcOp_rdTranQueue1[1] 1183 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_1_108_i_m3 923 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/currState_RNI58PC6[1] 936 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_1lto1 1059 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[22] 740 168
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[70] 1845 277
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.framesync29_0_a2_RNIS4OVN1 837 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][2] 847 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_WREADY_1_2 940 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc3_RNI1JNNC 1041 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[31] 711 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m1_0[3] 848 195
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[47] 873 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE 798 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd_RNIJ1M1D[3] 1033 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[9] 843 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[14] 1043 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_1[0] 956 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[24] 888 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[40] 882 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[53] 871 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_empty_RNI9QFI4 934 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C4/R_ADDR_1_inst 1184 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNITFA1H1[5] 1144 303
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[19] 2039 277
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[10] 697 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNO[3] 793 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_MBX_WRITE 827 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/m5_0_0_tz 1094 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[25] 764 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[29] 1046 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[30] 741 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[72] 844 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_RNIPF145[24] 1028 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN[3] 878 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a2[15] 828 153
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[5] 1241 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[1] 949 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[45] 834 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata[6] 846 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[53] 845 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_full 884 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[20] 1608 283
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15[0] 1161 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 801 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[13] 1723 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/strtOpReg_18[3] 1142 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/un1_a_penable_1 848 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][10] 782 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb[3] 893 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[17] 920 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][13] 806 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeMax_extend_chng8_0_1 937 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[73] 1326 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16[0] 1171 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_RNO[5] 1084 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/second_Beat_Addr_Z[2] 1059 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[31] 751 153
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[43] 1368 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[24] 1988 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState[1] 851 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[12] 1105 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[20] 921 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[20] 870 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/_l0.srcDataValidReg_6[0] 1169 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[42] 1580 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[28] 869 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[21] 1102 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[77] 1149 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2_i_m2[53] 889 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_a3_i_0_o2[0] 975 369
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_a3_2_0[2] 595 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[51] 1795 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readLen[0] 788 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/currState_ns_o3[1] 1164 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ_RNO 891 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe27_0_a2 789 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[8] 1168 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[30] 1259 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[9] 1107 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[27] 842 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[29] 927 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[40] 951 349
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNINJUTG[28] 840 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoRdAddr_RNO[0] 1048 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[2] 898 352
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2[3] 762 210
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[13] 1371 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[132] 1176 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc4_RNI6AJMR1 862 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[38] 1109 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[9] 1220 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[15] 906 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI56DFK[5] 824 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][12] 794 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][10] 775 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[32] 854 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[0] 799 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo[2] 912 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[38] 793 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[1] 763 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNO[0] 769 312
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[13] 961 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN_P1_axbxc2 1136 300
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta39_2 851 204
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay[3] 831 217
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[31] 1080 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.d_fifoRdAddr[4] 1124 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[30] 1260 340
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[25] 693 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[29] 936 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][3] 666 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[38] 1003 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3[4] 871 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[9] 940 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstOp[1] 1176 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load38 902 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_4[8] 742 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[15] 739 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[4] 1034 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[21] 1250 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_len_latched_1[3] 1138 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][6] 904 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WSTRB_reg[0] 995 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[19] 1224 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_13_2 826 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[57] 1665 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[67] 782 312
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[28] 852 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18[1] 885 192
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[23] 894 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[16] 804 159
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[14] 684 184
set_location CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT_1 720 5
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[1] 1640 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[30] 1683 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[1] 936 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[14] 685 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat[10] 960 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].un1_currTransID_5 788 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[30] 897 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[8] 684 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][22] 964 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[5] 1240 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN[3] 974 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[16] 1374 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[56] 989 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un2_mask_mstSize[3] 971 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[53] 1847 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoWrAddr[4] 1013 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[2] 852 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_RNO[2] 880 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[53] 1704 279
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_4_sqmuxa 836 210
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[41] 816 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[52] 1772 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][20] 803 154
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[21] 1201 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_ASIZE_out[1] 1098 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[39] 952 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO 766 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_0_2_0 838 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][9] 709 139
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[71] 1941 283
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[65] 1193 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[114] 1196 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[70] 1148 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[25] 742 168
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[67] 770 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE 889 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[2] 1229 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][19] 653 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[31] 894 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_2[10] 1171 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[49] 1572 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[39] 1704 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control[5] 796 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[47] 956 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache0ByteCnt_1_sqmuxa 954 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[44] 1681 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[3] 1222 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][21] 832 157
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[55] 1837 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[23] 900 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[71] 1714 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[45] 1624 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_1_0[5] 1006 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[0] 898 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[59] 1964 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[44] 1798 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc5_a0_RNIDSF4P 1040 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[72] 1538 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_15_1 1112 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[29] 1108 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO 787 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[23] 1005 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/slaveLen_M1_Z[6] 1077 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[10] 1031 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[9] 1415 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[58] 1967 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[16] 967 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[16] 781 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/mask_addr_reg[0] 1127 307
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta[3] 833 208
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][17] 822 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[21] 792 309
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[0] 659 187
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2_0_1_0_0[3] 557 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[7] 2022 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[3] 1076 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[49] 750 354
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_2_sqmuxa_1_i_a2_2_1 577 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_RNO[2] 1088 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[36] 1129 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[15] 715 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[16] 710 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIRJ7L8[5] 823 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[72] 773 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[46] 947 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][10] 801 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[35] 871 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/nextState_0[2] 1196 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[4] 841 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[24] 1085 325
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[18] 671 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[41] 1231 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][22] 804 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/un1_unitCnt_1.SUM[0] 1128 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrReg 1097 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][13] 759 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[34] 952 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[4] 937 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][8] 828 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[50] 1349 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[25] 806 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[51] 1796 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[21] 858 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][24] 785 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[2] 792 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un3_master_ADDR_masked[3] 971 291
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc[5] 931 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[38] 802 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[43] 817 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_7[16] 1123 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[3] 1170 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[60] 1132 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchThread53_2 826 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt_plus_1[1] 1080 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[29] 816 307
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[1] 788 217
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][13] 963 178
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack 646 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[27] 800 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[18] 1197 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/rdError 1073 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[109] 1180 343
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_o4[3] 560 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[21] 858 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[30] 867 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_7_0_RNIPRUR9 922 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/int_slaveVALID 950 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[24] 1090 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[67] 1900 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_3lto6_4 1060 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[28] 1470 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][9] 837 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][2] 861 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[8] 1988 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[74] 761 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_RGB1 730 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len[7] 913 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[39] 938 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_RNO[7] 1170 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_o3[5] 1135 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/nxtDscrptrNumAddr_rdTranQueue0_Z[1] 1220 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[24] 1015 337
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.framesync29_0_a2 541 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata[3] 807 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[69] 952 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/rdAddr_RNO[0] 1069 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][14] 687 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[2] 887 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/nextState_0[0] 1945 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN[7] 883 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[22] 1035 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[62] 1395 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[29] 1255 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[6] 986 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[39] 958 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_RNIA2TN7[7] 1058 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[35] 1721 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[8] 774 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[16] 1066 330
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[10] 1918 268
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[26] 890 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[57] 936 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_3_0_0_6 819 318
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_adrcomp_1 585 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[17] 867 160
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_2[14] 748 192
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[25] 941 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][12] 878 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[29] 1006 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_RNIG9GNA_0[1] 1131 372
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[36] 1421 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/MASTER_VALID_RNIQCN2D[0] 905 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_0_1 821 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][17] 927 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/un1_a_penable 847 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[10] 713 180
set_location FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/PCIE_1 2461 227
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][31] 716 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[18] 870 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg[2] 1147 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[104] 1183 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[65] 1905 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst[3] 1069 364
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[26] 1706 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[11] 901 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][31] 767 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[4] 1091 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/we_i_0 880 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[62] 1134 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0[2] 911 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[38] 1255 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[11] 1102 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ_RNO 785 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc4_RNIAQ1UB 828 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[40] 960 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][5] 813 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[76] 782 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_m2[4] 849 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SizeMax_reg[3] 1115 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[70] 773 349
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/clear_parity_en_1_sqmuxa_i_0 775 219
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[4] 781 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat_Z[7] 856 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[6] 1225 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_6_sqmuxa_0_a2 1218 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][2] 767 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[12] 694 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[18] 815 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[43] 953 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][14] 903 160
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[6] 785 211
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[6] 927 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[50] 884 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[42] 837 315
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[31] 700 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][13] 741 139
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[36] 852 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID_RNO[7] 913 294
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[1] 755 229
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WSTRB_reg[7] 1011 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/reqCnt_0_sqmuxa_1_a0_0 1200 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0[2] 1108 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[23] 900 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][23] 890 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_Z[2] 806 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[1][9] 1121 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][15] 924 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[1] 1093 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[16] 776 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[7] 950 334
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_12_iv_1 649 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[2] 937 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[28] 770 159
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[56] 816 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[37] 1544 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24 800 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[65] 767 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[29] 1085 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control[7] 850 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[37] 918 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[62] 1162 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[4] 1092 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[25] 1140 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/mask_wrap_addr_1_a0[3] 970 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[1] 1212 346
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[30] 698 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[25] 719 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[9] 792 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[66] 872 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[64] 1334 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[20] 951 307
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r_0[4] 900 297
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_parity 747 226
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[73] 1574 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[36] 782 330
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[11] 783 325
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/parity_err 768 223
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[20] 1608 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[13] 876 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[15] 1091 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[29] 1105 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE 831 196
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[44] 1374 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[31] 848 352
set_location FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/GPOUT_reg_0_sqmuxa_0_a2_0_0 752 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/genblk4.destPort[1] 789 364
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[40] 1651 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[24] 1838 270
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.SDAO_int22 583 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[23] 1125 303
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4_2[0] 824 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[69] 845 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_28lto23_7_0 1022 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_16[3] 778 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/read_cntr[2] 941 355
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_sresetn_4_i_i_o2_4 825 210
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[8] 1234 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat_Z[10] 891 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][7] 749 139
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[38] 916 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[37] 896 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_shifted_5[1] 887 345
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[8] 617 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[29] 742 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc8 898 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_RNIAR5NM[1] 1685 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[49] 943 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0[3] 883 180
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack_bit 822 205
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3[11] 872 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrFetchReg_d_1_sqmuxa_1 1196 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d_0_a2[17] 1015 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[3] 1405 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_ABURST_reg[0] 960 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[39] 1496 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_visual_CmdFifoWriteCtrl_next_1_sqmuxa_4[0] 1115 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current_RNI2VAEC[0] 939 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[10] 2031 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb[4] 889 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[63] 762 352
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[25] 737 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[4] 1085 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[56] 1687 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWBURSTReg_d5 1049 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[26] 764 319
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg[0] 543 178
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4[3] 598 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_RNIKKPUJ_0[1] 788 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[23] 842 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[16] 847 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/MASTER_BRESP_next_0_sqmuxa_1 962 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[38] 1578 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[64] 754 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[78] 1145 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_valid_data_f0 1050 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[7] 786 159
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[2] 947 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[25] 1099 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][13] 919 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[2] 932 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[43] 751 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[3] 1095 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[71] 1130 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[18] 966 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0_a1[4] 1148 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg_d[0] 1130 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoSpace[4] 988 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg15 777 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_5lto11_1 1074 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/SLAVE_READY 1186 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[10] 1102 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[10] 1051 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0[3] 878 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[70] 1704 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg_d_fast[14] 1112 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[14] 922 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[73] 778 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS[4] 824 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[21] 902 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[65] 1838 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[0] 1214 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[61] 940 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[57] 870 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][22] 849 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[8] 776 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][22] 715 139
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 820 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[1] 778 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[7] 932 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[61] 813 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[67] 1701 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/g0_3 798 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[17] 732 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[104] 1181 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[7] 703 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoSpace_RNI38GV91[8] 1136 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[51] 932 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans_lm_0[4] 1154 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/tx_in_progress_RNI5GBKF_1 1043 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[26] 905 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[21] 744 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[4] 925 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_2_sqmuxa 913 180
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[0] 785 217
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[60] 1761 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[62] 813 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[16] 1049 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[45] 953 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_RNO[10] 1164 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/ldSta 1074 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[22] 823 153
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[22] 1381 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchDataThread31_2 777 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWVALIDReg_d_0_0_0_a2_0_0 1001 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_1_0[9] 1071 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_2_sqmuxa 837 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_143_i 896 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0s2 1041 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoSpace[5] 1037 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[21] 1173 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO 913 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[50] 752 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[44] 1729 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[39] 1131 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[3] 798 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[51] 792 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeMax_pre_Z[0] 1070 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrNumOfBytesInRd_0_sqmuxa 1181 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[48] 2033 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[7] 902 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[25] 757 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/widthConvWrite_comb.un5_SLAVE_WLAST_next_0 1075 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK 850 190
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[68] 1932 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_SEL_Z[1] 687 178
set_location CLOCKS_AND_RESETS_inst_0/AND4_0 672 21
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[36] 1843 270
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[0] 844 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][30] 839 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_3[23] 981 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][6] 692 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i_a2 1001 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_14[2] 1776 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][23] 953 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[71] 901 331
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[69] 1782 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns[9] 996 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd[5] 1039 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[37] 914 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/intDscrptrNum_intStatusMux_Z[0] 1158 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].activeThreadMask[3] 782 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[11] 1687 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[16] 1029 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans[3] 1156 313
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][30] 890 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][17] 749 145
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[41] 895 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[24] 761 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_17 1046 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[71] 930 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[39] 1128 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[1] 1195 333
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIFD0UG[32] 881 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[34] 1987 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg[2] 789 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[27] 758 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[38] 975 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_4 785 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[23] 776 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[12] 736 147
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[29] 1104 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[19] 1230 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/MASTER_RLAST_1_sqmuxa_i 959 372
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[21] 1417 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[18] 1651 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[27] 1739 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[43] 930 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[42] 1808 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[2] 1222 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[69] 1915 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[5] 790 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[45] 957 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[47] 826 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_2[9] 1143 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeCnt_comb_P1_Z[2] 931 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNI2ADGA[5] 1050 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[43] 930 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat85 1016 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[23] 915 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[46] 1687 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 903 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[16] 847 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[55] 1350 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[15] 982 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[18] 1597 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[9] 968 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[19] 1048 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[21] 737 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or 822 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0 1149 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[2] 804 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/fnc_hot2enc_1.un28_fnc_hot2enc_10[1] 815 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[53] 792 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[15] 1055 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][28] 771 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWriteCtrl_next11_8 1136 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_pkt_cnt_1.SUM[1] 868 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[25] 1776 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[8] 1066 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[28] 1103 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[17] 717 156
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[58] 1541 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_axb_10 1026 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[20] 1236 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNO[3] 904 336
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[25] 941 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram18_[1] 771 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[27] 734 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][25] 845 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[26] 777 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/match 805 339
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[46] 830 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/ctrlRdData_3[4] 1065 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[17] 960 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[45] 887 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[31] 716 144
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[52] 1798 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][6] 909 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/intDscrptrNum_BufferDescriptors[0] 1149 327
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/pedetect_0_sqmuxa 823 198
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcompen_2_sqmuxa_i_0 586 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[18] 1781 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[20] 757 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram30_[1] 762 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[15] 702 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_RNIFBSD7[1] 1044 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[8] 754 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_rdCmdFifoReadData_2 955 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[15] 763 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27[4] 862 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[6] 1129 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[70] 1910 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[44] 830 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[51] 2007 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2_i_m2[58] 937 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[24] 1255 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][11] 792 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[25] 1265 339
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[70] 1566 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[55] 1604 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[23] 780 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[121] 1206 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 892 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[23] 1160 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[71] 875 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[23] 696 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[59] 1128 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[28] 868 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[38] 805 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_d_2[4] 1057 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[65] 947 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[8] 882 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[32] 1082 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[7] 739 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][5] 963 181
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_DELAY 739 376
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][22] 689 169
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rd_number_bytes_r[5] 902 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_4lto11_2_0 1063 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO 894 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_11 814 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[27] 810 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[17] 1201 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next215 933 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[58] 834 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr[0] 989 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len[5] 1112 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_ss3 680 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[23] 819 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][0] 807 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[74] 756 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[36] 1672 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[10] 881 327
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIGVTKG[5] 849 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[103] 1197 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].matchThread86_1 800 321
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta46_1_0_RNO 848 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/master_ADDR_masked_Z[2] 1064 310
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[42] 1667 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/rdptr_RNIEHM9K[1] 908 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[2] 911 184
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr_RNIGVDJ9[7] 861 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoRdAddr_n1 783 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[0] 741 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un6_len_offset[5] 859 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[39] 797 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/MASTER_AREADY18 811 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv[8] 841 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][6] 820 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst[5] 1054 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[5] 790 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[11] 748 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[25] 800 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_3_RNI73BG5 1898 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[60] 1959 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[20] 1240 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[34] 1680 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/wrap_addr[4] 978 276
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[59] 1657 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/un2_intDscrptrNumInt_i 1156 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[21] 1738 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][1] 953 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][10] 808 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc3 1946 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[0] 926 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[13] 1156 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_0[6] 1122 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/requestorMasked_RNISHPDI[2] 902 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[48] 960 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/sizeCnt_reg[4] 879 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[12] 973 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_i_m2[21] 1036 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[10] 780 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[14] 849 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[29] 1032 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[18] 1085 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_ALEN_out[4] 880 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_wrByteCnt_cry_7_RNO 978 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[21] 832 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][25] 861 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[36] 865 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[41] 850 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[46] 1766 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[12] 1089 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[52] 955 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_i_0[0] 1208 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[47] 969 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo[1] 877 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][30] 899 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr[5] 1026 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[59] 919 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[47] 1714 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_ac0_7 971 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[25] 738 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[6] 999 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_ABURST_reg[1] 1127 304
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[49] 1873 273
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[10] 924 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState_ns_0[1] 1398 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[7] 1064 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][19] 771 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[3] 893 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[40] 838 349
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.sercon_8_2[4] 564 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[57] 1189 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[22] 925 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg[6] 783 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_35lto5_4_i_o3 1016 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3[14] 849 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_WRITE 817 175
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr[7] 860 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][10] 871 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[9] 698 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[14] 777 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[78] 1151 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_2[4] 1157 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/maskedGrant[1] 1027 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[25] 787 150
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[25] 1101 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[89] 1182 349
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/empty_4 803 213
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[9] 1632 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_axbxc4 1084 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/countResp[3] 1096 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][18] 799 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][7] 842 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/mask_mstSize_Z[3] 971 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[41] 1232 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/we 897 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[27] 1250 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[15] 678 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/nxtDscrptrNumAddr_rdTranQueue1_Z[0] 1223 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[24] 1055 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[15] 1213 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[58] 1430 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[39] 1216 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[60] 823 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16[5] 1175 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[29] 2010 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[6] 1033 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[18] 1785 286
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.sercon21_1 748 210
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[30] 1089 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[35] 1424 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[0] 1080 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[1] 770 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][0] 669 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[22] 648 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][2] 943 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[31] 820 159
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[60] 840 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[25] 743 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[48] 960 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[46] 832 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt_lm_0[4] 916 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[4] 661 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[31] 825 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[16] 1011 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[29] 1246 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrValidReg_4_0_477 1133 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][14] 694 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[26] 1195 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc8 1998 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[53] 775 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[25] 1026 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID 916 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[20] 968 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[1] 860 174
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[6] 786 229
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_axbxc7 1162 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63[2] 871 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[35] 2066 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/currStateRdSD[0] 980 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[54] 865 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[6] 691 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[5] 1061 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_nearly_full_15_iv_0_18_i_a3_0_1 915 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[24] 835 325
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/fifo_read_en0_1_i_a3_i 751 225
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0_RNO 1938 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[23] 1084 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_4_1_RNIPJB5B3 783 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstOp_wrTranQueue0[1] 1180 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/priLvl_rdTranQueue1[0] 1176 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[72] 798 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg_2[3] 1187 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/nextStateWr38_a_4_c5 1015 372
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[6] 658 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[1] 907 192
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[12] 1496 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[7] 1070 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[20] 860 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_6lto23_7 1063 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[24] 1193 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[24] 1250 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[70] 954 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][20] 763 142
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLKint_5_0 827 210
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[72] 756 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_0_o2[7] 1196 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[5] 1340 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[24] 1250 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[17] 685 156
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_2_sqmuxa_1_i_o2_1 828 210
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[68] 1744 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[31] 945 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[25] 988 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[0] 797 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_d[0] 997 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/strtOpReg_0_sqmuxa_3_0 1106 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[75] 765 345
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_ack_1_sqmuxa_i_0 622 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[18] 739 150
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[24] 1268 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0_0[51] 972 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[41] 1678 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInRdBurst[3] 1102 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[15] 701 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[27] 1084 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[65] 973 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/rxCount[1] 770 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/Err_RESP_hold 978 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[27] 781 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[25] 775 165
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1[15] 740 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[0] 857 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/_l0.clrDataValidDscrptr_2_0_0_15[3] 1138 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[30] 845 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[69] 1766 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[9] 999 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[41] 1796 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[57] 1327 282
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.N_432_i_1 805 213
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[3] 1879 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_ASIZE_reg[0] 965 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[30] 1088 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[29] 774 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[2] 671 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[21] 758 360
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[33] 1802 283
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i 776 216
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[8] 750 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[4] 842 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[17] 1089 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[3] 1953 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0[3] 1223 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_len_latched_1[8] 1129 291
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_i_a3_0[1] 849 201
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[4] 784 208
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[29] 1131 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[42] 1661 288
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[4] 1564 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_8 1937 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN[1] 781 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un7_sizeCnt_comb_1[3] 1081 300
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/pedetect_0_sqmuxa_1_i 825 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[48] 1348 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[1] 1782 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_rep1_RNI8B35B 1136 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIT2DH3 780 153
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[12] 775 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][30] 833 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[27] 1243 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_SizeMax_c5_0_1 1075 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][30] 697 145
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[17] 1235 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[1] 834 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[60] 752 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[63] 1759 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[17] 1235 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i_a2_0_6 1019 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][8] 797 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[32] 843 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[14] 1112 336
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/fifo_write_rx_1_i_a2_i 800 213
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_8[0] 1326 259
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_5lto11 1062 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][15] 702 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[59] 1000 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNIOMED6 849 366
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg_0_sqmuxa_0_a2 698 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[3] 1883 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[36] 1011 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_RNIMR5CF[28] 1017 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[23] 1205 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[50] 1634 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[111] 1168 345
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[8] 959 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[50] 1761 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[36] 1130 333
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[59] 908 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[6] 1015 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchThread75_6 823 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[29] 1975 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/int_slaveAREADY 952 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][14] 629 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[52] 1988 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_empty_RNO_2 895 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[36] 907 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ABURST[0] 1125 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_0_7 820 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b 820 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[6] 1235 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlWrRdy_0_sqmuxa_i 1125 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[9] 1230 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[7] 809 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdValid_RNO 1127 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[52] 1685 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[15] 867 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[2] 1057 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[1] 997 351
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta46_1_RNO_0 847 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[34] 894 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/visual_SLAVE_AVALID_next.m3_0_i 966 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][15] 703 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[16] 1046 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[39] 938 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn_d_iv_RNO[2] 1124 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[39] 1670 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[7] 798 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[76] 1050 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/nextStateWr38_a_4_c3 1014 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt_plus_1[2] 1083 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_RNIU7LHD[7] 784 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[21] 841 168
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[51] 1698 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/wrptr_RNO[0] 1100 306
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[1] 948 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_visual_full_flag_next5 1092 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_2 1148 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted[1] 885 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[19] 859 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/intFetchAck_0_a3 1165 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or 918 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/maskReg_4[2] 1188 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[66] 971 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][15] 697 139
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[22] 2016 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/widthConvRead_ctrl.MASTER_RVALID15_2_0_o2 956 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[15] 1160 352
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.SCLO_int8_i 815 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr[0] 1086 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[7] 1039 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[18] 742 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[7] 829 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[48] 1693 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[54] 984 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[20] 822 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[1] 876 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_valid_data_reg_RNI3K5MC 1054 318
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[1] 610 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][2] 806 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[70] 1659 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[43] 746 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][28] 873 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/currState[4] 1171 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc5_0_RNIDRI2D2 1088 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][20] 809 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 2005 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[48] 806 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][11] 951 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[44] 821 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrValidReg[0] 1137 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][26] 931 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[21] 1709 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[57] 1680 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNII2GL1[2] 884 375
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrFetchReg_d24_0_a2 1188 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[39] 931 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[0] 749 226
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[76] 1055 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[0] 999 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un1_d_DERR_RVALID9_i_a2 803 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[27] 2022 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[1][2] 1138 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[33] 944 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_axbxc7_0 1083 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[24] 843 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[10] 894 322
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[4] 773 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[32] 1087 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat15 816 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[72] 1897 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[8] 841 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr_15_axbxc5 1137 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/WrapLogLen_reg_RNII204I[2] 1141 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_slave_accept_2_2 1063 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d_0_a2[21] 1025 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_RNO[4] 864 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/writeID[4] 866 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[30] 934 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][29] 821 151
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/nextState_0_0[0] 901 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[3] 855 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc5 903 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[13] 1105 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[26] 859 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[66] 960 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[55] 810 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[27] 1077 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/currState 1073 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[8] 692 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE 917 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState[0] 1790 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16[8] 1166 309
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.sercon9 574 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[67] 1902 271
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[34] 959 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[65] 761 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[9] 1242 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][7] 803 175
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count151_1.CO3 865 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[25] 875 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[1] 938 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[24] 869 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[58] 1143 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[25] 776 165
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/nextState_0[0] 1397 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[5] 1165 367
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_Z[7] 780 217
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/updateIntExtDscrptrData_3_i 1192 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C3/R_ADDR_0_inst 1237 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[8] 702 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoSpace[3] 1035 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[38] 795 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[48] 833 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[1] 794 159
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[73] 1913 273
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 1180 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[37] 1860 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[14] 1235 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[1] 792 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_3_0_a3_0[0] 751 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[36] 1929 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_4 859 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[15] 702 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[33] 1538 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc3 871 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[4] 1240 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[63] 1381 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[17] 1027 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[43] 1371 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[36] 914 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[18] 804 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[11] 1248 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[34] 938 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/intDscrptrNumInt_1_iv[0] 1154 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState_ns[0] 794 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_ABURST_reg[1] 965 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat25 770 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[28] 1028 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_nearly_full_15_iv_0_18_i_a3_0_1 883 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[4] 1876 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WSTRB[6] 959 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[20] 1236 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[13] 753 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_cry_8_RNO 1022 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][18] 911 199
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[30] 915 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[23] 1174 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[23] 1251 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWVALIDReg_d_0_0_0_o2 1005 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[5] 811 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[28] 708 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[41] 831 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][14] 715 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[22] 1264 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[36] 1980 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[4] 1236 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sieCntCtrl.sizeCnt33 1054 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[28] 1165 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[5] 880 322
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.SDAO_int22 805 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_axbxc6_0_0_tz_1 1084 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/set_rdaligned_done_RNIN4K5A 909 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0[30] 802 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[2] 1878 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[5] 1068 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[8] 1229 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[8] 1229 342
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[19] 928 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr_15_axbxc0 1129 312
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[69] 1580 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_ns_0[1] 1651 294
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[3] 931 307
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[19] 701 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[71] 1742 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[34] 880 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_Hold_Reg_Ctrl/pass_data 979 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/un1_a_penable_1 823 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[35] 908 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m2[2] 875 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_7[15] 1111 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc5_a0_1 1027 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[41] 816 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_18_iv_0_tz 888 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[18] 1088 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_RNO[4] 1205 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/fifo_empty114_a_v_0_x2[0] 1090 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[16] 655 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeMax_extend_chng8_0 940 294
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[17] 883 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33[17] 1083 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_openTransVec[3]_0_sqmuxa_0_a2_4 773 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[61] 1585 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[14] 631 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[44] 1705 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][18] 776 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState_ns[6] 904 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][9] 793 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1[2] 1106 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i 840 189
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[20] 2007 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[52] 954 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState[1] 1188 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[57] 2048 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_fast[20] 994 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_WRITE_VALID 867 190
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[55] 872 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr[2] 850 364
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_3_RNISL5SA 1965 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[21] 1170 342
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[5] 791 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/mask_mstSize_Z[4] 967 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[67] 1700 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr_RNI70KHE[2] 1084 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[30] 868 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][2] 950 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[34] 938 337
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[3] 763 211
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][12] 659 166
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_4[0] 765 204
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[3] 757 229
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[46] 912 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[22] 1167 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[1] 818 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[0] 2026 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[1] 906 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_ac0_7 829 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[33] 1423 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[50] 934 327
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay[3] 543 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[61] 818 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[73] 840 328
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLO_int 815 208
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[17] 1065 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[28] 905 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[28] 843 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[36] 2066 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m1_0[5] 776 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_i_o2_0_o3[2] 858 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[37] 1544 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[22] 1658 280
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_RNO[1] 546 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[45] 1985 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][12] 693 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[11] 1249 348
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_0_0[2] 560 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_fast[18] 991 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[40] 834 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[5] 1170 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_i_m3[9] 1010 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[0] 942 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXClrReg_3[2] 1071 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_ns_0[1] 1668 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][21] 747 157
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_2[10] 745 192
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_comb_proc.fsmsta28 679 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/currStateARd_tr2 995 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_len_latched_next_0_iv[5] 1132 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d[1] 1052 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[33] 928 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[87] 1118 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[10] 806 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_RNO[3] 972 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/rd_en_cmd_mst 879 351
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[1] 794 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[30] 864 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[3] 1075 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/SLAVE_WVALID_RNO 869 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[16] 1088 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ_RNO_0 800 195
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_0[0] 768 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[11] 1101 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[5] 1042 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[12] 786 165
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count2[0] 857 205
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[66] 1383 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2 2001 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un2_mask_mstSize[4] 967 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[64] 831 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[70] 1148 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrAddr[1] 1153 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_i_o3[6] 990 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[43] 876 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_ABURST_out[1] 1098 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][35] 876 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[23] 1015 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[9] 1009 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/pkt_cnt[0] 870 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWVALIDReg_d_0_0_0_o2_0 984 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_1[7] 972 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[2] 1606 283
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState_ns_0_o3[0] 1560 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[31] 943 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[22] 992 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[34] 1106 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][20] 632 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[14] 1338 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][5] 774 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ABURST[0] 1005 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata22_0_a3_0_a3_RNIN61CF 841 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0[1] 1116 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[15] 884 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[60] 1322 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[16] 915 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdEn_f1 952 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/mskdSta[0] 1076 324
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[6] 615 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/hold_data_RNIAVOHC 1066 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState_RNIUMKLN[1] 1717 270
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[17] 936 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_dataloc[1] 1062 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[25] 1272 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[17] 1017 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 876 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState[0] 1426 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/fixed_flag_comb_pre 1003 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_fast_RNIQ2R24_0 1122 372
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/pedetect 548 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_MASTER_RVALID25 927 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[0] 946 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[4] 809 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[51] 1255 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[72] 843 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[2].d_activeThreadMask89 802 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_7_sqmuxa_0_a2 1178 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][1] 786 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[1] 1910 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[11] 1152 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[24] 1039 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we 812 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[41] 899 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][16] 789 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[48] 1932 267
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[24] 1693 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr_RNIU2S9N[3] 1139 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[11] 1089 334
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ren_sc8_a_4_ac0_13 860 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[26] 1015 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_RNIG9GNA[1] 1151 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[0] 859 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[3] 2036 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[22] 848 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][30] 928 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[24] 873 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[38] 876 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un8_SizeMax[0] 1070 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW[2] 1183 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrAddrReg[6] 1003 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[61] 1796 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/reqCnt_RNI2GCH5[1] 1205 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS[5] 745 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_2_0_RNO 1004 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[21] 1169 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[31] 1264 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[30] 798 196
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.awready_mc 956 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_14[8] 1729 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[20] 853 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[50] 1760 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[7] 871 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[0] 789 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[5] 868 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_m3_0_a2 837 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][10] 792 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[10] 1102 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[31] 781 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/unaligned_fixed_burst_count[5] 929 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[109] 1183 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[2] 870 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[6] 1003 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[50] 1174 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[28] 1398 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[7] 1700 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[19] 748 171
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_3[0] 758 244
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_nearly_full 916 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[15] 773 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][19] 652 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[52] 776 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/intDscrptrNum_iv[1] 1162 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][4] 945 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO 818 195
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2_0[5] 769 213
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[19] 1650 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[16] 917 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[48] 927 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[25] 1076 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[41] 1828 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[46] 1866 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[70] 859 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg_5[2] 1183 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][22] 650 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[58] 781 340
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[35] 862 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un1_fifoEmpty66_i_0 1045 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[43] 1817 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_addr_offset_1_1.SUM[1] 893 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[30] 744 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[25] 1021 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[47] 1955 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[24] 820 168
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[49] 751 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[30] 1536 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[54] 1936 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[0] 783 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_0_RNIJI1HQ3 792 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[53] 1345 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[3] 888 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[70] 1914 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[108] 1189 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[4] 1012 337
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[2] 681 187
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[17] 653 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/wr_data_RNIGFLI4[3] 911 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[2] 1230 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[22] 857 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/sizeDiff[0] 1063 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[29] 1075 351
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_sync_proc.un1_fsmdet_2 834 210
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3] 831 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[44] 956 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoWrAddr_7_1.SUM_i[0] 821 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33[19] 1110 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][2] 848 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[2] 1230 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[21] 1246 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l0.read_data20 849 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrCache1Sel 1181 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[3] 1197 343
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_o2_0_RNI0K3TD[6] 547 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[29] 1054 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[19] 944 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_2_sqmuxa_1_i_0_i_a3 884 192
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[48] 1934 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[71] 972 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[29] 925 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[25] 1983 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[19] 1093 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[72] 1138 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][1] 944 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[7] 767 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.d_fifoRdAddr[6] 1050 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[21] 799 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[4] 1236 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[19] 979 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[30] 781 150
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[15] 1230 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[8] 1094 361
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[24] 689 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[19] 1086 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_RNO[7] 1069 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][16] 713 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoOneAvail74_2_i_a2 1012 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_2_0 776 354
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_dout_reg_Z[0] 778 214
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[10] 646 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[32] 1668 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[35] 934 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][2] 954 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[45] 1935 268
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[21] 1729 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[6] 768 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[15] 840 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/fixed_burst_pre_0_sqmuxa_RNI82VRJ 1077 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[10] 1229 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[6] 762 189
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[16] 651 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[10] 716 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[28] 696 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[7] 1099 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[43] 1834 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[36] 1586 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un2[0] 947 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[38] 1146 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[22] 697 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][6] 813 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcOp_rdTranQueue0[1] 1182 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d55 1055 360
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[43] 933 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[21] 792 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un3_rdbeat_cnt_1_axbxc6 979 366
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_a4_0[1] 818 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[75] 979 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un16_unaligned_fixed_len_iter_axb_0_i_0 920 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][24] 929 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[18] 870 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXClrReg_3[3] 1068 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[64] 921 328
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_sync_proc.un1_pedetect 833 210
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_7 1905 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_masked[21] 990 309
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[12] 924 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_len_latched_1[4] 1125 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_LAST_u_1_0 789 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[24] 893 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[12] 734 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[29] 1004 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[0] 998 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeCnt_reg[5] 919 289
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[11] 700 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/widthConvWrite_reg.cnt_eq_0_2_5 1081 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un9_to_boundary_conv_1.SUM[1] 896 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[37] 915 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[0][4] 1137 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[1] 1064 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ren_sc_d2 945 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][6] 686 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[26] 949 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[25] 832 310
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[59] 1178 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[11] 1248 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/noOpSrcAck_cnst 1199 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchDataThread9_2 779 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][0] 801 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[0] 845 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[41] 846 345
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[2] 914 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i 797 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m2[5] 862 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_2 784 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr_RNO[2] 850 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[58] 1051 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[9] 765 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[2] 793 328
set_location MSS_GPIO_2_16_OR_COREGPIO_C0_GPIO_OUT_0 793 264
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIETTKG[4] 889 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[47] 963 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/pready_0_sqmuxa_i_0 848 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][29] 698 142
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[42] 904 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[56] 836 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[27] 752 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/nextState_0[0] 756 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/IRQ_1 802 183
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_o3[3] 827 201
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[34] 1948 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i_0 1939 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[24] 931 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d_4_m4[0] 1092 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[45] 750 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[8] 702 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_ASIZE_reg[1] 1140 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram12_[1] 797 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/masterID[4] 760 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][31] 949 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[73] 1909 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_extFetchReg_d[1] 1200 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/extDscrptr_intExtDscrptrCache_4_2[3] 1208 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].outstndgTrans_3 788 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[24] 745 144
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[31] 947 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[7] 1232 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[58] 1051 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg[8] 1104 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[42] 945 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[93] 1130 360
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[2] 778 202
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[7] 1232 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[36] 867 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[32] 1806 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[46] 1626 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un6_wrap_mask_shift_1.CO2_1 966 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAID[4] 831 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrFetchReg_d_i_a2_i 1212 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control[1] 810 193
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[20] 1674 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[39] 798 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState[3] 1197 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[14] 923 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[3] 1082 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][25] 941 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[33] 804 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un34_invalid_rdaddrlto10 1066 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoRdAddr[7] 1045 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[10] 2030 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[28] 807 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[50] 1634 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][29] 868 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/chain_dec_0 1184 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[30] 848 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[10] 1171 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoEmpty89_i_a3_0_7 1011 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[29] 746 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[25] 1102 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[24] 1087 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[6] 1870 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[26] 739 138
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m6_m3_0_1 860 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[51] 828 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][5] 930 193
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[36] 1585 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[62] 1598 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[14] 1158 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[58] 942 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/un7_grantReg_d 1028 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[36] 824 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[50] 1154 295
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIVIM4J[8] 854 309
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0[3] 555 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO 890 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[0] 1212 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un17_d_DERR_RLAST_3 786 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[19] 1224 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[42] 1172 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[35] 1008 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[54] 806 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_RNI7LOJE[1] 768 339
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[43] 808 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_RNILB145[22] 1025 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[4] 1093 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[72] 838 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNICORP5[1] 1903 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.d_fifoRdAddr[8] 1034 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[27] 856 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[25] 896 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_36lto11_1 1035 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[62] 1392 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_3[0] 1022 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[31] 751 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[46] 1026 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[14] 935 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[17] 918 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeCnt_reg_lm_0[0] 923 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_3_sqmuxa 1035 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[34] 874 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_ctrl_f1 950 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/d_sValid_0 924 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[29] 774 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][28] 835 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[23] 963 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[36] 1122 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[13] 1191 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[0] 1054 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][1] 890 199
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[27] 1250 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][28] 943 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/wrap_mask_shift_1.SUM[2] 1148 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[70] 979 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[2] 785 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst[6] 1052 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[54] 789 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[14] 1111 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 897 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un6_invalid_wraddr_3 1113 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[18] 1081 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/requestorSelValid_RNO 791 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[51] 1835 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[21] 936 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[38] 879 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][17] 957 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_RNO[8] 1168 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[30] 1164 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[5] 842 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv[6] 836 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[54] 1259 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt_lm_0[2] 1027 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[55] 1351 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/INVBLKY0[0] 938 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/d_DERR_BVALID_1_sqmuxa_0_a2 908 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_a2_0[17] 1057 324
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[48] 939 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[40] 812 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[51] 1687 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_81_iv 756 168
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][15] 869 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[34] 1647 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[28] 853 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[17] 801 157
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sclscl_1_sqmuxa_i 826 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[33] 1164 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[128] 1164 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d_4[7] 1086 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[5] 1028 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[5] 874 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[9] 965 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[53] 786 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[86] 1064 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_len_latched_next_0_iv[0] 1134 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un8lto6_3 1065 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len[10] 915 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[50] 835 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[28] 940 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[10] 1158 367
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[7] 769 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/nextStateResp5_NE_3 1101 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[21] 2018 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[11] 1085 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/intOnProcess_wrTranQueue1 1185 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[1] 807 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE 823 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0_[10] 1123 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/chainReg[0] 1173 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[70] 975 319
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[35] 933 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[91] 1135 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNICORP5_0[1] 826 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[46] 1983 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].activeThreadMask[0] 794 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW[0] 1171 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[52] 1794 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][27] 832 169
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rlast_mc8 884 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[54] 765 339
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[24] 1269 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[27] 1170 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[33] 1024 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_2[6] 1038 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[4] 938 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[53] 1123 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[31] 1236 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[5] 790 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/un1_srcMaxAXINumBeatsReg_d_0_sqmuxa 1168 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][23] 808 154
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[55] 1537 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[29] 1114 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat_30[3] 965 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_UpConv_Hold_Reg_Ctrl/pass_data 881 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[118] 1190 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/N_2226_i 843 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3] 1047 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_1[4] 838 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][11] 952 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[12] 854 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO[1] 795 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/intDscrptrNum[1] 1171 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/un10_ldDscrptrNum 1148 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[2] 922 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[2] 747 337
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_3_i_o2_RNI3C2CI2 531 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[53] 1839 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[9] 867 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/d_masterLAST_1_sqmuxa 771 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI2DCMN1[3] 872 375
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[42] 1717 291
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/ren_sc 882 300
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_0[2] 540 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[2] 785 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63[4] 865 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[6] 802 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 822 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_ns_i_o2_0[0] 1138 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[22] 739 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID 896 193
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_34_i_i_o2 1992 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full 957 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[23] 815 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[3] 788 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[29] 1051 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next167 1097 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un6_len_offset_0_RNI9C7L5[2] 912 270
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[5] 649 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[44] 2034 267
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[58] 886 349
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[0] 761 204
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLKint_1_sqmuxa_i 569 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][26] 617 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg[0] 790 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE 827 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_currRdState_4_i_a3_1 1136 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[28] 1810 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_3_0_a3_11[0] 760 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][26] 892 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[26] 1673 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[116] 1167 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[74] 1169 348
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[0] 677 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[17] 1226 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_i_o3[22] 788 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram0_[0] 764 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[73] 775 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[28] 784 147
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_0_2_1 769 354
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/un1_clear_framing_error_0_a2 777 216
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr[1] 854 298
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[7] 884 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_9 871 375
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][6] 794 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[59] 756 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/opDoneReg_d_iv_RNO 1213 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b 833 196
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[9] 960 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO_0 892 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[18] 684 154
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/N_215_i 734 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[19] 1168 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_AVALID_next_4_i_m_1 1097 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[31] 1100 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][14] 737 142
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ_RNO_0 895 189
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_RNO_0[0] 810 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[7] 931 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[45] 934 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[40] 1790 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[37] 838 316
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[6] 1957 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[72] 1739 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[65] 747 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[45] 828 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/master_ADDR_masked_Z[0] 962 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[26] 1117 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_4_sqmuxa 845 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m5_0_2_0 846 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[32] 835 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[16] 1104 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_1[3] 784 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat[7] 969 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control[0] 793 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_unaligned_fixed_burst_count_next_1_sqmuxa 1114 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[48] 776 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][19] 861 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[0] 1063 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[54] 868 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[8] 1064 333
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_o2[1] 542 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/widthConvWrite_reg.cnt_eq_0_2_4 1088 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[26] 756 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[29] 1052 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/wrptr_3 884 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un37_tot_len_axb_9_RNO 869 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_3_2_1 788 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram1_[0] 796 367
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[7] 801 202
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlWrRdy_0_sqmuxa_i_RNI7JLPB 1087 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_16 1051 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[1] 861 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[15] 793 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][0] 934 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[28] 1659 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[3] 997 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[31] 1031 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[53] 796 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_10 787 303
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 1172 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[69] 1915 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[23] 1163 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[8] 1064 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[25] 1040 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_549_0 974 357
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_e2 544 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d21_0_a2_RNI72MBL 1186 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[11] 930 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[30] 808 364
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[41] 1399 283
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count[3] 787 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[0] 840 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0[19] 800 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a3_i_o2[30] 989 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_VALID_2_sqmuxa 884 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[20] 1626 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo_23_0_iv_0_44 929 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WSTRBReg[1] 993 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][20] 803 160
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[10] 1622 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[35] 883 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[12] 1039 345
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[36] 923 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[43] 934 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/last_next_NE_3 872 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[3] 1076 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[23] 842 165
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[3] 766 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[14] 775 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[60] 1140 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO[3] 776 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_RNO[60] 976 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_6_sqmuxa_RNITFU202 1210 369
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/SLAVE_AVALID 1947 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[39] 937 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[49] 1711 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[63] 998 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_28lto23_0 960 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[98] 1147 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/rdptr[1] 919 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[26] 1984 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[45] 1009 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[4] 848 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[21] 941 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[8] 956 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/nextState_0_a4_1[2] 1194 372
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[2] 774 211
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg[10] 1150 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[39] 1704 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 872 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[2] 800 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[33] 1752 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/wrptr[0] 884 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[48] 856 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[23] 843 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[7] 1995 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[120] 1192 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[13] 793 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoSpace[2] 782 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[0] 834 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[2] 1778 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/d_currDataTransID_0[3] 839 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[36] 782 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[27] 741 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[42] 904 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_1[17] 1082 291
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state[3] 772 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/un1_fifoWrite_2_i_a2 780 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/IRQ_1 880 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[10] 798 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[19] 779 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[2] 1119 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][12] 711 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/DERR_RLAST 792 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[21] 758 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[27] 925 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[24] 1213 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[48] 1875 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[34] 973 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_RNO_0[60] 977 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][1] 815 196
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[55] 752 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[18] 870 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][11] 780 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_2_0_0_1 779 351
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc_4[2] 922 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[1] 921 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m10_0_1_2_0 1039 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre_RNO_2[0] 1067 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/nextState_0_a3_0_0[3] 1192 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[4] 1172 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[21] 1168 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[70] 1845 274
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_o2_0_1[31] 748 201
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[0] 905 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[126] 1172 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[25] 712 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXClrReg[1] 1068 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][15] 662 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_14[5] 1734 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_RNO[1] 870 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoWrAddr_7_1.N_1914_i 823 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_2lto7 1050 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[9] 1230 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dstDataReadyReg[0] 1168 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr_15_axbxc7 971 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[3] 868 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[35] 1131 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[17] 706 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[0] 839 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[72] 831 328
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7 650 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[65] 1194 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/_l0.clrDataValidDscrptr_2_0_0_16[3] 1165 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45[3] 837 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[24] 930 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[6] 915 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_RNIO9PHA[3] 1015 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_0 874 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[19] 1100 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[45] 876 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_1_RNO_1[5] 1047 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un3_fifoRdAddr_1.m10 855 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/fixed_flag 960 364
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[11] 615 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[33] 1115 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[20] 1101 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[17] 1118 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3[5] 870 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/nextState_0[0] 1653 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][10] 864 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[27] 1031 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[8] 661 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[20] 824 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[20] 808 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo_RNO[2] 860 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[60] 880 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[16] 1012 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un8_last_next_6 942 372
set_location FIC_3_PERIPHERALS_1/RECONFIGURATION_INTERFACE_0/RECONFIGURATION_INTERFACE_0/I_DRI 648 1
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID 798 199
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][8] 842 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we 900 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[75] 961 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset 901 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoRdAddr_0_sqmuxa_i_a2[0] 991 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[28] 816 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_6_iv_0_105_i_0_m2_i_m2 882 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[28] 925 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[24] 1116 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[21] 878 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr_15_axbxc1 972 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveASIZE[1] 843 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[34] 2012 267
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[8] 959 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_fast[22] 992 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNI1L6085_5[0] 969 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[38] 976 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][24] 857 148
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[23] 762 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AXI4RdTransError_iv_RNO 974 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[25] 673 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/int_slaveRLAST_i_0_i 980 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][17] 936 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readID[5] 758 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[16] 1245 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[24] 1082 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr_15_axbxc4 1138 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[7] 1058 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[12] 1392 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE 825 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[16] 705 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[24] 820 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[23] 1125 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchDataThread9_0 769 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[29] 690 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[9] 886 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[8] 949 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[37] 949 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[11] 1019 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[25] 872 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[15] 973 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 783 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_9_RNIC0F48 870 375
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[48] 1640 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[33] 1803 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[66] 1740 270
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[59] 1328 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un8_SizeMax[5] 1070 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WSTRB[2] 955 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_iv[0] 839 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[12] 1722 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54[2] 848 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt[6] 983 355
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[5] 777 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[26] 919 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[30] 1036 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0_0[50] 987 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[121] 1207 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[47] 1394 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[10] 963 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[46] 785 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.CO3 516 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][4] 802 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns[10] 984 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[6] 1144 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][14] 710 148
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[44] 1575 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][17] 683 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/d_grant[1] 904 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[9] 1877 267
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[40] 952 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/hold_data_valid 776 340
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[56] 1432 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[10] 1158 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[53] 1491 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_wrByteCnt_cry_8_RNO 977 354
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[4] 787 211
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[60] 1182 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState[7] 1197 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AADDR_next[9] 967 282
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[6] 559 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_f1 905 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/incrCountWrData_0_sqmuxa 1046 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata[2] 818 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/un1_b_penable_1_0 860 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt[8] 900 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][3] 809 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/currState_ns_0_a4_0_0[0] 1171 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[6] 1911 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg_5[1] 1178 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[56] 816 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c6 1994 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BID[1] 1019 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[50] 1170 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0[0] 1115 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[2] 1102 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[37] 808 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[17] 993 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[12] 1080 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[68] 1125 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WVALID_RNO 1065 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[72] 988 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[31] 750 145
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[70] 1687 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][1] 888 199
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_full 900 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m2[0] 796 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d_0_a2[15] 1016 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe19_0_a2 781 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_ALEN_out[5] 881 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[46] 794 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[13] 906 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[42] 799 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][28] 635 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[54] 799 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[44] 2067 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un20_cnt_match_next 1064 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/_l1.dstDataReadyReg_13[1] 1167 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[0] 1092 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[22] 740 171
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[3] 767 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[26] 1120 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAID[2] 790 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[14] 1225 327
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[29] 738 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[12] 1044 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP 832 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchThread64_3 781 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[55] 1150 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[53] 953 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[68] 874 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][24] 795 172
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned_load35 948 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[61] 817 349
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_5[0] 765 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_full_flag_2_0_1 926 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[11] 1012 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchThread64 790 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[3] 1244 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/nextState_1 1073 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[71] 956 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[37] 1489 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[31] 1135 351
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_11[0] 750 244
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[18] 921 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0_a3_1[0] 966 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg_d_fast[18] 1162 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans_RNIKHBJ[0] 1163 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[18] 1109 327
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[15] 683 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[82] 1166 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33[21] 1147 294
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.un1_genblk2.rdbeat_cnt_1_4 881 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_RNITJ035[0] 796 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[6] 1243 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_3lto6_4_0_o3 1007 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_6_0_RNO_0 1149 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoEmpty89_i_0 1014 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ASIZE_RNO[1] 899 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[20] 775 159
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_comb_proc.fsmmod_nxt59 821 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][20] 888 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[41] 1603 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[115] 1173 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIE46S9[6] 822 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/wrCmdFifoEmpty_reg 1051 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_1 889 192
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[5] 843 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[31] 869 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_SLAVE_AADDR_next[0] 1128 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][14] 748 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][8] 934 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[106] 1196 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE 865 190
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[58] 1844 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[0] 1092 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/un9_currTransSlaveValid 812 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.d_fifoRdAddr[0] 1010 288
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNI70OM7[0] 608 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[5] 814 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].activeThreadMask[1] 809 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][5] 924 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_1_0[4] 1007 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[26] 766 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[25] 1090 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNITE3JB[7] 821 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[35] 1137 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[23] 1753 270
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.number_bytes_r[0] 936 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb[0] 907 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[73] 775 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[30] 1990 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat55 744 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[23] 699 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_rep1_0 1124 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[45] 2036 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_b 822 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[44] 835 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[1] 1021 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[4] 1604 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_d_d[3] 1072 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[22] 737 147
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[34] 776 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[40] 1128 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AXI4RdTransError_iv_RNO_0 981 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[67] 918 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO[7] 868 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[23] 762 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[31] 820 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/fifo_empty_ldmx 954 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[19] 872 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/match_1 807 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[4] 920 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_8 1877 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_5_sqmuxa_i_0_0 912 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst[2] 1055 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[1] 801 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[16] 1163 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][12] 754 145
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[37] 1004 324
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[2] 732 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][29] 893 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[30] 793 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc6 1999 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[33] 834 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_19_i_a2_0_2 1014 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchThread20_4 775 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_5 1147 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[12] 1197 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[130] 1153 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[3] 917 192
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/nextState_0[0] 1777 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][31] 933 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/un17_matchlto28 794 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[38] 945 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[22] 1021 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[53] 1495 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[60] 1900 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[54] 921 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_4lto23_6 1039 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][22] 891 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg[1] 1043 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatCntReg[0] 998 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 907 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/strtBitReg_17_iv[3] 1141 318
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_a3_1_1[0] 848 201
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[20] 768 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNO_0[2] 801 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[6] 998 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_28lto23_8_0 1017 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrCache1Sel_d_0_sqmuxa 1183 369
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[21] 1668 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/int_slaveVALID 828 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[13] 769 360
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[24] 1989 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_1[10] 961 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_intStatusMuxReg_d[0] 1205 345
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_8_4[0] 760 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[34] 949 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[1] 888 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][25] 859 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[20] 939 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[104] 1178 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[114] 1193 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_5_76_i_m3 998 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_rep1_RNI2535B 1129 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][12] 881 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[26] 1127 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_RNO[0] 1081 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv[2] 810 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[20] 1023 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[9] 1009 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[18] 1227 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[7] 941 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc5_0 1026 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/pready_1_sqmuxa_0_a3_2_RNI72OCF 850 192
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_0[4] 825 207
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[3] 784 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[21] 864 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[55] 855 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[30] 967 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[14] 1090 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat85 793 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[41] 1135 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][7] 793 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[45] 787 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[40] 1136 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a2[12] 811 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control[6] 879 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][16] 807 148
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[38] 1733 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m59 859 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[6] 961 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[23] 1110 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[16] 1012 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[50] 1681 280
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[30] 634 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/fnc_hot2enc_0.un8_fnc_hot2enc_4[1] 768 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[3] 938 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][28] 818 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[2] 1094 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un1_ctrlWrStrbsReg_d_0_sqmuxa_2_0_0 1094 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[6] 679 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/SLAVE_READY 955 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[55] 997 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_0_2_1 1038 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m74_1_0 868 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[21] 818 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/intDscrptrNumReg_d[1] 1203 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[39] 1134 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[66] 928 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_RNO[0] 1198 327
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta46_1 846 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[43] 822 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0_0[3] 1015 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][18] 908 199
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][30] 901 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg_d[6] 1130 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/RREADYReg 991 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[27] 925 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[42] 1933 267
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[2] 1781 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/incrAddr_RNIJBEAH 1034 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][29] 686 142
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNI1OHRK[0] 774 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[4] 755 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE 794 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO[4] 802 351
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[1] 955 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[6] 797 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoRdAddr[2] 1034 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[76] 842 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45[2] 836 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[10] 1002 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[49] 869 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_1_iv_RNI79CLL_0[0] 1181 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_7[0] 1086 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_RNO[5] 1141 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[6] 904 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[2] 1065 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[48] 1348 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m2[1] 812 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[1] 1068 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[5] 1155 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][30] 817 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[50] 841 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[14] 1153 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/strtBitReg_9_iv[1] 1166 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][14] 920 172
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_7[0] 1315 259
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[0] 774 202
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[26] 1271 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[5] 1495 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[26] 908 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNO[1] 782 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[37] 857 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[59] 1152 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_RNI6G0DN1[3] 1158 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[75] 763 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WSTRB[4] 942 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[31] 1401 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_RNO_0[36] 989 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[60] 1565 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/rdptr[0] 891 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[21] 941 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[24] 1188 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[27] 2008 270
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[43] 1837 267
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[2] 857 150
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/PSELSBUS_i_0_o2[0] 752 219
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[72] 974 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][31] 867 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[2] 936 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[21] 916 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3] 915 373
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[7] 667 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[61] 855 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[4] 1608 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO_0[3] 872 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[24] 1402 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr[4] 1138 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/maskedReq[2] 1159 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un37_tot_len_axb_9 870 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[50] 884 310
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[3] 1956 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[12] 2015 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][16] 956 175
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_0[0] 1314 259
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[50] 2028 268
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[28] 1799 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/configRegByte2Reg[3] 1189 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[66] 828 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[68] 1033 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[30] 1265 333
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_o4_1_2[2] 863 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt_plus_1[7] 1083 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat_Z[6] 853 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[39] 955 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[0] 926 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/unmaskedGrant[2] 1153 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWriteCtrl_next84_8 892 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[4] 805 195
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[41] 920 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[4] 942 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeCnt_comb_P1_Z[3] 935 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[32] 2070 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[9] 843 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[5] 1165 366
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta39 850 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AADDR[7] 975 283
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[36] 1649 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][13] 902 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[57] 760 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_0[15] 981 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS_raw_11_0_a2_0[4] 749 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_1_RNO[1] 1124 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc5_0_0_tz_2 1025 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData[23] 1115 324
set_location FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/PCIESS_LANE1_Pipe_AXI1 2460 236
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/wrAddr[0] 1077 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][2] 814 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[52] 744 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[18] 815 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE 791 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/currState_ns_0_a5_RNIJIG9Q[0] 1023 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_c1_i 1160 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][13] 719 157
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[20] 667 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][28] 718 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[28] 2010 268
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[2] 931 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[6] 2004 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1_lm_0[6] 984 339
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_byte_in_0_a2[6] 773 213
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc7_RNILGCGH 830 291
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA_Z[5] 774 214
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeMax_pre_Z[3] 932 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt_lm_0[6] 911 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_axbxc1 1159 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/numOfBytesInRd_i_i_a2[8] 1123 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[15] 855 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[25] 814 358
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_19[0] 529 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[47] 980 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[110] 1201 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[9] 1239 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BRESP_RNIF65TE[1] 931 321
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta[4] 577 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[8] 2029 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_132_i_o2 1947 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[15] 738 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg[3] 968 292
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rvalid_mc 933 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][24] 812 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[42] 912 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_MBX_WRITE 796 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][16] 806 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[48] 975 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[39] 750 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_16_i_a2 1016 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN_RNI52DSE[5] 1162 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[106] 1196 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[15] 864 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0_a3[3] 965 291
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.N_38_i 566 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[12] 702 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_14_3_0_a3_0[2] 1182 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[3] 1060 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeMax_extend_reg[5] 939 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[28] 1134 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/widthConvRead_ctrl.MASTER_RVALID15_NE_2 948 294
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un2_PCLKint_p1 816 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][11] 944 184
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/starto_en_1_sqmuxa_i 569 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[3] 883 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c7_a0_4 910 375
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[14] 683 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[47] 884 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[29] 1151 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[39] 953 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[22] 1089 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[16] 1253 339
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO 846 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/visual_slave_beat_cnt_next_2_sqmuxa 871 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv[7] 795 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[24] 776 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_lm_0[3] 955 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[61] 824 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][9] 878 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][5] 849 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[54] 1057 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[22] 935 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[1] 909 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/wrptr[1] 1101 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[7] 1178 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/second_Beat_Addr_Z[0] 1057 310
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[0] 908 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[5] 794 190
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[8] 742 180
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.sersta41 595 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[30] 1014 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[4] 1271 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/extFetchValid_AXI4INITIATORCtrl 1121 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[46] 794 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m2[4] 872 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[52] 1688 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[6] 1097 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[23] 853 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[41] 1007 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[9] 858 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][10] 866 166
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[1] 781 229
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[15] 795 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[56] 745 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[22] 1145 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_RNIAN0MM[1] 811 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[34] 1791 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[2] 853 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[14] 910 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][10] 668 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_14 1085 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[23] 812 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[114] 1199 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_15_i_a2_0_0 1061 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[8] 769 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[75] 1710 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoOneAvail74_2_i_a2_3 1015 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[4] 768 327
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_fsmmod_2_2 848 210
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[38] 1872 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[5] 770 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[41] 1346 292
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[32] 1908 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[8] 838 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARBURSTReg_RNO[0] 1091 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i 827 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][31] 885 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[69] 1586 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AADDR[1] 976 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[21] 1164 366
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3_1[6] 783 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[31] 1035 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[49] 1711 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/int_slaveVALID 868 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un13_numOfBytesInRd_ac0_13_RNIRLCDH 1141 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[37] 829 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[10] 904 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[53] 1987 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][2] 779 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[6] 844 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][9] 717 139
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_VALID_0 907 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[25] 1082 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[5] 877 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a2_RNO_0[40] 981 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[32] 897 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[8] 1091 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[49] 931 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_beatCntReg_d6_4[0] 947 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[48] 758 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[1] 854 192
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[24] 713 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control[2] 812 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched[0] 889 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][8] 929 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AADDR_next[8] 963 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[43] 934 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/pass_data_0 968 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_fast 1132 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata[4] 886 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr[4] 979 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoEmpty 788 361
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[0] 800 199
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[29] 919 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[63] 1040 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[13] 751 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][31] 936 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[67] 765 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_full_flag_1_u_1[0] 1101 309
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_1_sqmuxa_1_i_0 577 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[29] 866 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO 910 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[29] 1639 276
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[40] 1646 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[0] 1881 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[15] 1173 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2 1161 288
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[62] 914 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[23] 1157 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[17] 969 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[13] 1259 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][2] 929 193
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[12] 1555 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[116] 1166 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_len_latched_next_0_iv[2] 1137 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[80] 1136 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][29] 760 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO 907 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][17] 825 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[10] 745 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState_ns_a3_1[0] 1102 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[37] 797 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[58] 1920 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_AWREADY_1_5 978 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][7] 902 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[71] 1341 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[31] 756 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[30] 867 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[4] 1703 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[72] 776 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_o4[5] 1194 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/maskedGrant[1] 1179 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[4] 1413 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numCombRd[7] 980 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[18] 980 336
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta39_3 849 204
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[52] 1575 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[54] 1712 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][30] 871 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE 853 181
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_sync_proc.un1_pedetect_0 847 210
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[17] 936 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst[0] 1045 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[3] 1609 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[70] 817 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[55] 754 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[22] 912 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][2] 960 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][14] 761 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[17] 2034 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[3] 1405 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[8] 1175 369
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[40] 1368 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoRd 864 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[31] 1419 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[65] 1343 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[3] 908 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][2] 845 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[13] 876 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[6] 861 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[35] 887 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[13] 935 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/MASTER_BRESP_Z[0] 981 370
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.un1_fsmsync_2 813 213
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[6] 936 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45[4] 835 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[21] 1705 270
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2[6] 785 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readLen[7] 787 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrStrbsReg[2] 1044 331
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[6] 1910 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg_d 1162 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[27] 672 168
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1_ov_11_iv 859 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/rdptr_RNO[0] 915 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l0.read_data20 865 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m10_0_1_3_0 1037 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[67] 2040 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[45] 1132 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[12] 786 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[1] 956 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[23] 1254 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv[2] 811 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[33] 1164 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[16] 1087 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[50] 835 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[23] 1170 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[6] 797 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[54] 1156 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[13] 883 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeCnt_comb_EQ_SizeMax_2_NE_2 932 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readID[3] 770 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_shifted_5[2] 882 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[2] 882 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrErrorAck_DMAWrTranCtrl 1190 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_c5_a0_1 1157 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache1ByteCnt_Z[2] 926 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[76] 978 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[1] 927 355
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int 771 211
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[3] 1222 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa 881 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[45] 1395 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[8] 1076 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/un17_matchlto28_3 793 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][6] 928 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[5] 1013 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt_lm_0[5] 870 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[10] 971 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2_i[6] 805 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/incrAddr 1014 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2_0[17] 684 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[3] 764 186
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay_5[3] 831 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_3_0_RNO 1003 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[27] 979 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control[4] 885 190
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[46] 867 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[46] 1700 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARSIZE_RNILJD6U[0] 1028 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/un8_matchlto28 796 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_18 1049 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat15 780 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[24] 751 150
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[7] 1589 283
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[28] 1659 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[8] 769 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[17] 1116 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un1_fifoRdAddr_0_sqmuxa_i_a3[0] 1050 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][11] 836 333
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[2] 555 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[27] 1025 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[28] 847 165
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[29] 889 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/incr_rd_src_0 952 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[72] 766 309
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_RNO[0] 804 204
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_e2 811 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[6] 714 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][25] 958 181
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_Z[2] 782 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[57] 1000 316
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1 725 377
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc5 1010 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un20_d_DERR_RLAST 789 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_rdEn_d_1_sqmuxa_2_i_o2 1120 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[22] 800 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[5] 2036 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIKMV02_0[1] 820 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa 919 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AADDR_next_i_m3[1] 976 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[31] 750 144
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][6] 909 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[1] 921 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr_15_axbxc2 973 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg_d_iv[3] 1151 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i_0 1956 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[69] 841 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_rep1_fast 1162 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][8] 792 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_1 833 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[1] 953 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc6 909 375
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[13] 751 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_1_0_0_4 820 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[21] 1164 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[21] 1212 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[37] 988 303
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[37] 1647 294
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[12] 924 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[49] 872 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[16] 1259 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BRESP[1] 1032 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg[7] 1108 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][3] 667 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[41] 1868 289
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[4] 553 181
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[12] 924 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[12] 862 159
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[20] 1991 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[21] 915 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][11] 638 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][23] 815 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[20] 958 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO_0[3] 772 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0_RNO 1025 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[6] 2028 279
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr[5] 858 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[18] 923 357
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[21] 662 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[40] 1002 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][15] 884 154
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[35] 1425 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[24] 1625 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[30] 963 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[2] 1070 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[6] 943 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[52] 877 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[17] 757 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[30] 829 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[55] 816 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/we_RNIDMI75 845 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][6] 767 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[30] 802 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[55] 753 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoRdAddr[6] 1122 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNO_1[3] 781 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[57] 874 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[12] 702 171
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count2[2] 852 205
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][3] 769 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][27] 698 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[11] 779 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoSpace[4] 1144 316
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[52] 1351 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[34] 968 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[22] 1801 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[95] 1148 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[31] 1117 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState_ns_0[1] 1945 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_ac 875 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[3] 896 280
set_location FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0] 773 235
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[6] 1665 271
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[0] 828 216
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[70] 1770 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][5] 796 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][21] 700 139
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[25] 846 343
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[19] 657 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[63] 866 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][7] 748 139
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr_2[6] 979 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[23] 1249 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/fifo_nearly_full_RNO_1 1091 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[0] 937 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[33] 834 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[22] 943 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[11] 1064 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[4] 872 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[26] 769 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[18] 738 139
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[16] 719 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState[0] 800 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[4] 907 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[61] 1746 274
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_1_sqmuxa_1_i_0 818 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[53] 971 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[60] 873 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[0] 920 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[24] 745 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[37] 1673 274
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[16] 1916 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr_RNI3IUCT2[1] 1091 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[36] 753 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/addr_out_RNO[0] 957 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[17] 1067 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[5] 1648 280
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[1] 769 201
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[5] 870 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_3lto6 1047 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[43] 1682 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc1_RNIP0S152 1036 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54[1] 847 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[17] 847 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[17] 765 361
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_2_sqmuxa_1_i_a2_1_0 793 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_RNO[56] 991 315
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[29] 862 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un9_SameMstSlvSize_a_4_cry_2_0_RNI2PQSM 1066 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[91] 1133 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[63] 933 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[76] 829 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[21] 1050 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[10] 1011 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[17] 804 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_0_0[0] 1133 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[12] 1148 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_empty 897 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID[1] 794 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_28lto1 994 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[54] 1157 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[13] 962 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 918 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][6] 913 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[7] 897 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[10] 769 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[8] 803 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[23] 1267 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[12] 995 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][13] 810 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[73] 793 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[39] 1025 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_36lto4 1015 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][16] 955 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_a2_i_o2[1] 1210 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_5_RNIR68IH2 921 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO_0[3] 1030 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[56] 793 358
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[33] 1759 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0[1] 1036 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_1[3] 1036 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR[7] 1117 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat75 926 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[20] 922 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[0] 821 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[54] 1399 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[9] 951 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[1] 802 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_1lto23_3_0_RNIJ21UF1 1088 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc7 890 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[32] 846 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[7] 801 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/grantReg[1] 1143 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][9] 803 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc7_RNIKN8GN 833 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[118] 1191 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[56] 864 352
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m10 765 225
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/configRegByte2Reg[7] 1199 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[22] 877 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[113] 1182 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ 748 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[7] 942 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[2] 987 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrEnReg 959 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[52] 967 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[74] 839 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[8] 1919 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][23] 957 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[17] 696 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[10] 1013 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_en_data_0 952 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcMaxAXINumBeatsReg_d_3_sqmuxa_0_a2_i_o2 1171 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[72] 1539 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[9] 993 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g1_0 779 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/un1_dataValidReg_d_0_sqmuxa_0 1189 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAID[0] 786 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_dataloc_reg[0] 1067 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[45] 1136 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[28] 763 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[66] 1017 325
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[49] 1799 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[15] 1053 345
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/nedetect_0_sqmuxa_1_i 816 198
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[46] 883 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[27] 1200 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[18] 847 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[47] 1932 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIF5US2_0[5] 1916 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg_d_1[3] 1154 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_i_m2[22] 1035 345
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_6[0] 1313 259
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wbyteen_sc[0] 926 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[1] 938 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[6] 1144 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[39] 1726 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState_RNI9B91F_2[1] 1785 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[36] 1672 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID 896 190
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[8] 1244 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_4lto23 1114 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[52] 976 325
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/m85_0 789 201
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[45] 1185 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[21] 916 345
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_0_sqmuxa 832 204
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[13] 673 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_MSG_READ_RNO_0 878 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[1] 1073 312
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[30] 749 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c6 1015 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16[5] 1039 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[5] 808 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[51] 987 334
set_location FIC_1_PERIPHERALS_1/AXI_ADDRESS_SHIM_0/READ_OFFSET 1843 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[23] 860 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[5] 2036 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo_15_iv_32_i_o3 881 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache1ByteCnt_Z[0] 924 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO_0[2] 772 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_3_sqmuxa_or_0_0 793 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[26] 703 180
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/make_parity_err.parity_err_12_iv 768 222
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[31] 1675 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_3_i_a2_RNIC4I7F2[1] 1179 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m2[3] 803 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][10] 835 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[6] 1616 280
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_o2[31] 745 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[29] 791 175
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1 727 314
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[37] 1655 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_4[1] 1071 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[19] 763 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_RNIQITSB[23] 871 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[13] 1146 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[58] 1794 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[55] 1689 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[37] 897 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv_RNO[17] 861 309
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un2_PCLKint_p1 557 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[6] 892 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[4] 1098 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_last_next_0 937 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[17] 698 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/sizeCnt_reg[1] 914 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][21] 758 148
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/rd_en_data 878 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_3_RNITOA76 825 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[23] 1006 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[15] 743 156
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[25] 1591 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_unaligned_fixed_burst_count_next_1_sqmuxa_1_RNIBD3VE 1077 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO[2] 793 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd[6] 1010 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[4] 916 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[34] 951 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un23_SameMstSlvSize_a_4_cry_7_0_RNI6GGEI1 910 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[50] 747 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_7_0 921 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/mask_len_ac0_3 1074 300
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_PSEL_0 768 216
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[70] 1753 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[27] 1587 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[18] 930 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[12] 1882 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_visual_SLAVE_ALEN_next342_1_RNII41QT 909 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[36] 803 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[11] 890 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[21] 988 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[22] 1070 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[26] 1260 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[2] 779 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[2] 1047 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[54] 1723 273
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_2_sqmuxa_1_i_o2_1 579 186
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[31] 904 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg[4] 1150 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[21] 1163 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][25] 806 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[31] 780 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[3] 963 303
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[63] 2041 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd_lm_0[1] 1011 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[4] 1948 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readLen[3] 791 307
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3[3] 836 201
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[11] 747 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[26] 1601 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[17] 1110 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un1_ctrlWrStrbsReg_d_0_sqmuxa_6_0_o3 1098 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][13] 894 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_m3_0_a2 1016 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNII6E4R2_10[0] 1004 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[0] 769 340
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[55] 1600 273
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_sync_proc.un1_pedetect_1 584 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[35] 1424 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[15] 1170 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][8] 898 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[11] 1172 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[54] 1374 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[4] 889 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[62] 814 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[4] 1180 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/queueWr_reg1 1172 358
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[33] 2008 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/strDscrptr_intStatusMux_d 1160 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[30] 789 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[54] 1754 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[25] 846 165
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[58] 1176 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][5] 813 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[31] 1099 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[43] 797 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[10] 966 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[25] 1073 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[51] 942 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[37] 807 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[13] 865 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[6] 914 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg[5] 1126 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[32] 1916 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[36] 1386 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[29] 771 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.aSLAVE_WVALID_2[0] 913 324
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNITT2UG[47] 934 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/nextState_0[0] 808 297
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[12] 935 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/un1_CH3_MSG_PRESENT_IRQ 801 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_RNI5O2VC_0[1] 2022 273
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[24] 1625 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNIB3J71[0] 773 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[7] 884 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[8] 667 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[60] 851 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[14] 714 156
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_2[2] 764 210
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0_write_proc.seradr0apb5_0_a2 750 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[8] 768 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[21] 1030 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIM3JCJ1[1] 1964 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[47] 786 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[23] 1049 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i_a2_0_1 1018 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/pass_data 916 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][10] 881 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[3] 1111 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[0] 799 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_RNO[0] 879 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoReadQ1 782 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[62] 914 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[46] 1140 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_RNO[36] 988 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd15_0_RNIUAAVN 1041 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m2_0_0_1_tz 885 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[58] 1054 343
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[23] 632 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][5] 911 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[38] 903 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO 900 342
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_1_sqmuxa_1 583 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[29] 746 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[4] 1874 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAID[2] 833 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[122] 1185 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[33] 1208 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][5] 954 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[61] 1567 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWBURSTReg[0] 1044 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_clrReq_2_sqmuxa_0_a2 1225 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[2] 860 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd15_2 1055 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][24] 935 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[7] 932 303
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[48] 1564 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[76] 763 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg[2] 1036 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[43] 930 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/currState[0] 1165 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[18] 1112 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][12] 766 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[8] 1094 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[52] 1988 279
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[2] 640 181
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[4] 881 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current_RNIH6NF41[0] 896 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[81] 1118 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[1] 1101 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[44] 876 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][18] 766 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[12] 1488 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[29] 1099 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_45_iv 827 171
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 913 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[5] 1734 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_3_1 788 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[24] 715 153
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[15] 739 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe21_0_a2 773 363
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_12[0] 745 244
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[15] 922 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][7] 774 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][26] 921 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[21] 1237 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][20] 901 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[15] 770 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[24] 873 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[39] 792 312
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack_12 814 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_len_latched_next_4_sqmuxa_1_0_a2_0 935 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[6] 847 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/sizeCnt_reg[3] 1120 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_RNI0RKEV1[1] 781 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/fifo_empty_RNO 1052 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/IRQ_0 815 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[19] 1695 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[27] 966 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][21] 815 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[36] 747 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[34] 1670 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/currState_ns_0_a5[0] 1070 342
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_write_proc.un1_seradr0_NE_2 657 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[51] 836 339
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/fifoRd 1166 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc6 1929 270
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[39] 1597 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_f1 1045 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_length_1_c4_a0_1 960 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[16] 1021 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixburst_validdata.un1_lastTx_reg 1045 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[30] 1007 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[62] 761 355
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/next_rx_state5 797 213
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_11_0_RNITLS4F 869 375
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/ldIntDscrptrAck_0_a3 1170 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WSTRBReg[0] 989 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_RNIULSN7[1] 1071 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][26] 805 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ 818 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[25] 1022 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[3] 1027 363
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.sersta45_0_a2_0 594 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_CTRL_WRITE 871 190
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[100] 1036 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][21] 664 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[36] 1156 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/configRegByte2Reg[0] 1197 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram8_[0] 760 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[12] 1054 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[68] 2045 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[51] 1683 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[66] 788 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_WRITE_VALID 793 199
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/slave_wrdone 1046 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[27] 1912 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched[7] 895 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[25] 1041 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WSTRBReg_d[0] 989 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[26] 1148 336
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[27] 699 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[29] 925 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[17] 673 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[31] 746 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[61] 765 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[3] 858 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_MSG_READ_RNO_0 885 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[20] 1263 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[0] 1070 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_Z[2] 1091 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrNxt_rdTranQueue1 1182 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[52] 2035 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[10] 1178 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[28] 1065 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][27] 711 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][30] 808 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[29] 854 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control[4] 803 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[33] 932 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[19] 939 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr[3] 981 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][20] 754 160
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[65] 1729 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[60] 1699 273
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_dout_reg_Z[6] 775 214
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[69] 1171 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][30] 706 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[6] 672 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][31] 941 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/master_ADDR_masked_Z[0] 1056 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[46] 955 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[2] 1123 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux[1] 900 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchDataThread64_1 789 321
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay_RNITVOK3[1] 833 216
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[8] 752 192
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[54] 1621 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_SizeMax_c5_a1 1076 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][11] 927 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[25] 763 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[67] 773 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcMaxAXINumBeatsReg_d_3_sqmuxa_0_o2 1178 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_b 882 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[45] 1627 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[21] 733 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][26] 815 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][9] 704 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[24] 716 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[16] 805 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_VALID 909 190
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/SLAVE_AVALID 1182 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[48] 880 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_ren_sc_d2 960 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][5] 859 157
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[3] 1336 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[121] 1193 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[4] 772 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[15] 770 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[8] 1179 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[22] 1159 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[43] 1142 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[20] 845 166
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[18] 932 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_1[1] 1955 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][16] 677 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d_4[2] 1100 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[14] 1111 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/wr_data[3] 907 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[6] 914 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_6_cry_4_0_RNIPAU3B 1014 354
set_location FIC_3_PERIPHERALS_1/fabric_sd_emmc_demux_select_0/register[0] 754 208
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcompen_RNO 828 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt[3] 1029 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][26] 837 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[37] 856 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16[1] 1184 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[42] 767 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/int_slaveAREADY 1178 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[65] 828 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][14] 864 154
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[18] 1651 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/strtAXIWrTran_reg 976 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[1] 795 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[25] 2017 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[17] 1226 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_Z[0] 1082 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/mask_addr_pre_1[2] 1149 307
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[10] 619 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[9] 750 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[25] 915 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i_0 986 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][5] 964 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][23] 949 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[37] 864 292
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/nextState_0[0] 1946 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[12] 1010 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[31] 1089 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_1_0 908 375
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[16] 913 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[47] 817 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0_0[21] 1041 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_45_i 809 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[13] 899 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[46] 900 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat85 1772 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[26] 1423 295
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[1] 878 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[3] 1026 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv[4] 798 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][6] 912 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState[0] 838 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[2] 1423 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16[2] 1033 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un24_d_DERR_RLAST_a_4_c4 788 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNIPQH0C1[2] 858 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[5] 842 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN_P1_axbxc4 1140 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[45] 1350 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numCombRd[3] 976 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[3] 775 303
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[28] 652 175
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/iPSELS_0_a2[0] 751 219
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/m3_0_4 962 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[41] 1705 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[5] 974 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram11_[1] 802 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatCntReg[1] 999 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][1] 795 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[2] 1217 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[3] 1193 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[40] 1937 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[29] 1054 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/slaveLen_M1_Z[5] 1072 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[72] 1898 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[35] 952 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[49] 2024 268
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AVALID_RNI868S4 920 366
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta[4] 831 199
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[65] 1158 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[15] 678 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[6] 1787 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState[2] 1093 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[18] 963 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[30] 696 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[25] 847 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt[3] 1072 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[65] 956 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2] 926 370
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_6[5] 767 192
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[22] 1382 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_0_RNI3L1HF_0[0] 902 282
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.PWM_int_RNO[1] 604 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[52] 1705 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[22] 1801 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_a3_0[6] 1169 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[1] 813 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[94] 1139 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[31] 1674 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_m5[0] 1077 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[8] 1179 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[2] 1069 370
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4_RNO[2] 850 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatCntReg[3] 1001 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[39] 812 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_RNIBVV3G[3] 980 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d[4] 1054 321
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_a2_0[0] 607 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/validQualVec_0_RNIPTGL27[1] 815 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/SLAVE_BREADY 968 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0[0] 1164 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[18] 794 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr[6] 1028 337
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[16] 903 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_2 848 369
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_19[3] 868 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[1] 1640 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoOneAvail34_2_i_a2 1151 315
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10_0_1 839 204
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/d_sValid_0 1100 288
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_7 1165 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m6_m2_0_a2 1015 297
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[3] 830 217
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[29] 1639 277
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[27] 1203 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[29] 1255 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram7_[1] 786 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[27] 824 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[26] 841 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[122] 1160 342
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[6] 927 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[14] 964 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[31] 1030 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un37_tot_len_axb_11 868 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[59] 836 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[11] 1111 300
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_14[0] 1307 259
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][21] 757 148
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[0] 934 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoRdAddr[5] 1121 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_Err_RESP_hold8_i_i 979 348
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/ram256x8_g5/INV_1 772 234
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[16] 991 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/fifo_nearly_full 1085 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdEnMemMapCache 952 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc3 1026 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[30] 848 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[14] 667 160
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[2] 740 232
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[67] 758 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_1_0[13] 1020 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[23] 1842 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][11] 778 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[20] 1357 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[34] 969 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[9] 849 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[18] 993 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[8] 958 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[69] 1664 276
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[55] 1600 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb[2] 910 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr_RNO[3] 851 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt[7] 1000 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[5] 1237 340
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1 729 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_MSG_READ 823 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[26] 702 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[55] 976 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_34_i_i_a2 898 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][29] 789 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][10] 616 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_4_sqmuxa 831 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[21] 1258 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 827 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[29] 654 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[8] 1169 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/un1_strtAddr_1_sqmuxa_2_i_a4_1_0 1208 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[78] 1151 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrValidReg_4_0_477_a3_0_0 1130 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO 835 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][0] 670 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24 768 180
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_RNO[2] 809 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched[11] 909 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][11] 704 142
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/overflow_reg 769 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_next_0_.m7_i 927 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[3] 1735 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un3_master_ADDR_masked[4] 964 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_0 846 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[33] 1538 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[39] 1950 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[33] 807 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][18] 695 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[16] 813 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[0] 797 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[33] 746 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[2] 928 355
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.un1_sercon 809 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/nextState_0[0] 951 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[69] 1934 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a 847 178
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_s0_0_a2 767 219
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[35] 833 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[18] 1910 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_a2_1[0] 1200 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[57] 2048 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/FPA/tranDataAvail 1197 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][15] 896 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[43] 930 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][34] 880 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[18] 703 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[29] 887 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[50] 1695 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[28] 863 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_RNI1DOIB[0] 903 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_7 765 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][9] 776 151
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[1] 776 202
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.d_fifoRdAddr[2] 1033 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[9] 1962 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[32] 888 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0_0[3] 969 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[43] 924 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_0_sqmuxa_0_a3_0_a3 861 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_9_0_RNO 1161 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[40] 865 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_ABURST_out[0] 1094 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoEmpty_RNO 787 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/ASIZE_pre_Z[0] 1097 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][4] 846 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[25] 735 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[8] 677 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[30] 753 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][22] 902 166
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_tmp_0_sqmuxa_1 805 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[4] 848 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[19] 1105 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[18] 1113 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][4] 945 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState[3] 1188 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata[7] 883 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[23] 1174 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][2] 807 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/a_ready 826 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[62] 831 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[35] 812 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[12] 943 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/un1_fifoEmpty16_2_0_o3_0 786 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sieCntCtrl.un1_sizeCnt_comb_P1_NE_2 1042 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[1].d_activeThreadMask201 768 312
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2_1_2_0[3] 556 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_out[4] 904 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][10] 934 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[25] 818 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 831 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[0] 1081 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_1_0[28] 1020 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[73] 836 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ASIZEce[0] 955 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[17] 1218 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata22_0_a3_0_a3 836 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][21] 890 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[25] 821 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[36] 1794 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[4] 1073 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/sizeDiff_reg[0] 902 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[24] 903 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[42] 1165 349
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_4_axb_7_1 907 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][19] 670 169
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[1] 953 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc2 969 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[5] 944 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[31] 951 316
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[32] 1198 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/_l0.clrDataValidDscrptr_2_0_0_13[3] 1161 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO_0[48] 963 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.d_fifoRdAddr[7] 1044 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][23] 701 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[43] 1817 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_RNIDRS47_0 1138 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram19_[1] 813 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[52] 1214 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState_RNI7JU2E_1[1] 1789 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[34] 799 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][3] 848 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO_1[3] 792 354
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_a3_1[2] 847 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[22] 865 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd[6] 988 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[9] 939 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extRdyValid_0_a4 1195 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoSpace[7] 1015 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[19] 1599 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[26] 1148 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[62] 974 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out_37_u[34] 914 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[0] 909 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_3_i_a2_RNI31L751[0] 1172 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/mask_higher_pri_reqs[2] 900 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full 863 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[37] 1675 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18[2] 881 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[42] 815 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[1] 906 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[5] 1877 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[52] 1989 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[22] 1111 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[26] 892 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[57] 1745 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[40] 773 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[54] 803 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[59] 1540 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[18] 881 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dataValidReg_RNO[1] 1176 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/currState_RNID7SC9[1] 798 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_4_0_RNO_1 1002 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[24] 823 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][1] 923 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[67] 842 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState[0] 794 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ALEN[2] 1020 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[13] 847 360
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[57] 1330 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][25] 865 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_2_0_0_6 769 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_RNI4DVJL[7] 973 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/RREADYReg_RNO 991 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc4 1014 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[7] 775 147
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[70] 868 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[30] 789 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[38] 1813 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[25] 673 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[54] 957 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[32] 1057 325
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_19[0] 867 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[5] 667 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState[0] 1099 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][1] 941 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/transAckReg 1173 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][19] 955 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/extDscrptr_intExtDscrptrCache_4_2[1] 1207 327
set_location CLOCKS_AND_RESETS_inst_0/PCIE_REF_CLK_0/PCIE_REF_CLK_0/I_IO 2468 236
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[54] 1637 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_AXI4RdTransError_0_sqmuxa_0_a3_i_0_o2 973 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc7 991 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoRdAddr[6] 1051 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[5] 831 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[12] 1199 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[29] 1251 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram25_[0] 808 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/un22_ldDscrptrNum 1150 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[19] 1009 345
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_4[1] 858 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[20] 1162 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoEmpty89_i_a3_0_2 1019 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][14] 915 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[0] 1057 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_10_1_1 827 189
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[16] 2017 276
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[23] 1614 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[90] 1048 343
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[7] 800 217
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_0 921 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[8] 1001 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[133] 1178 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[44] 2038 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[3] 1219 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BVALID_RNIATJGM 928 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[63] 996 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_1 901 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[44] 783 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90[2] 809 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[13] 906 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ALEN[5] 1023 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlWrRdy 1091 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[5] 877 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[73] 1142 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][29] 877 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt_lm_0[5] 1031 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][12] 835 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[75] 1908 285
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2[0] 768 210
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[13] 1339 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/rxCount[4] 773 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[47] 1351 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNO[2] 784 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[73] 1919 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[61] 1922 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[40] 1662 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][28] 764 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_noOpDst_1 1215 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[1] 1196 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[47] 1829 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[7] 1099 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[14] 1142 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[25] 751 142
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[14] 1028 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg[9] 1118 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe8_0_a2 788 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt[0] 956 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[19] 707 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[19] 963 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][22] 714 139
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[76] 1108 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIF5US2[5] 1915 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[12] 957 310
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[35] 1867 270
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[53] 1775 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[28] 1097 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[129] 1189 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[1] 873 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][22] 968 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[58] 997 316
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[2] 735 204
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[59] 827 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un3_rdbeat_cnt_1_axbxc7 977 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][0] 934 193
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_0_120_i_m3 1178 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_ns_0_0_a2[0] 984 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[52] 1941 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[20] 920 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep 1129 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len[0] 1067 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[59] 943 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[6] 854 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[40] 1876 274
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat55_rep1 1856 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dataValidDscrptr[3] 1159 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control[8] 796 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_RNIAR5NM_0[1] 1671 279
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_15[0] 753 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[40] 791 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[58] 942 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt[3] 955 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][3] 903 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][27] 866 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[22] 1237 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[50] 1635 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/slvdwc.genblk1.DownConverter_inst.readWidthConv.DWC_DownConv_preCalcCmdFifoWrCtrl_inst.un21_max_length_comb_12 1074 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m52 854 321
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_sync_proc.un1_fsmdet_2 582 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN[6] 788 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a2[17] 830 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[5] 792 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[7] 768 157
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcompen_2_sqmuxa_i_0 830 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[13] 1094 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[19] 1167 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].un6_validQualVec_RNIG0O8O1 815 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un7_FIXED_MASTER_RDATA_next_0_a2_i_o3_1_0[0] 955 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_3_RNITOA76 1897 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[61] 1339 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/cnt_EQ_zero_RNIAV2K4 974 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/hold_data_valid 968 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[56] 879 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[48] 2028 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0_0[55] 978 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_RNI93VSB[30] 847 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un2_mask_mstSize[1] 965 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/WrapLogLen_comb_pre[2] 883 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO[4] 871 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE 806 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[32] 1008 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[8] 968 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[49] 1183 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState[6] 1232 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoRdAddr[3] 1047 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_9 1998 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/un1_dataValidReg20_2 1177 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[37] 1219 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control[8] 882 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched[8] 908 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_ctrl_f0 957 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[27] 763 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[34] 836 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[0] 937 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[10] 1865 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[43] 924 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_empty_RNO_0 896 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AADDR_next_i_m3[4] 980 279
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel[1] 768 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[73] 787 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[52] 750 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][6] 712 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_m[0] 1103 300
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4 1298 162
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[59] 1387 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.un1_rdCmdFifoReadData_3 964 288
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[11] 644 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[22] 850 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdAddr_d_iv[1] 1139 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_length_next_0_sqmuxa 1094 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc3_RNI600GB1 1024 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[6] 1246 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[7] 691 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][20] 807 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][21] 784 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc2 859 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/clrDataValidDscrptr_1[2] 1175 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[4] 780 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0[24] 794 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[11] 1104 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[19] 962 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/incrAddr_RNIR5EJF 1012 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[54] 1177 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[9] 1163 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][20] 905 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[53] 1628 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[26] 874 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][8] 773 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/addr_offset[2] 895 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/unmaskedGrant[2] 1195 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata[9] 803 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[43] 935 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[27] 841 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/genblk4.dataFifoWr_RNI5SRB4 789 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[48] 1737 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc5_a0 1023 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[51] 900 319
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[7] 952 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_mask_wrap_addr_4_RNI92GJC1 1121 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState[1] 1690 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][2] 784 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[7] 1095 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[11] 988 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/len_offset_pre[2] 894 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[22] 806 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[39] 853 352
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3[5] 766 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[65] 871 307
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1[1] 755 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C3/R_ADDR_1_inst 1236 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe16_0_a2 788 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][29] 767 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[24] 931 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[7] 1787 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[38] 1344 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[104] 1183 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[71] 1896 273
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_framesync_1_0_a2 817 204
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[5] 1961 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[5] 1068 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[64] 1747 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[41] 798 336
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[23] 683 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram1_[10] 1129 373
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[0] 659 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_out[1] 905 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[12] 756 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[69] 1738 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[12] 824 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[30] 1265 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[69] 1173 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[1] 750 226
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[30] 1265 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[33] 946 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_2_sqmuxa 816 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[27] 1248 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI2JQA5[2] 1904 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[56] 1939 267
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrEn[2] 1130 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_9_RNO[0] 1015 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[72] 951 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][14] 834 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram1_[3] 1140 373
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[39] 1218 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[74] 857 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[41] 1345 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[4] 942 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2_i_m2[55] 884 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[19] 768 150
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[73] 1729 286
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[1] 661 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[5] 1901 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[8] 886 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un10_mask_mstSize_axbxc3 961 294
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[4] 553 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoSpace[8] 1148 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b 825 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_clrReq_2_RNIS0KMK[0] 1187 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[60] 941 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WSTRB[3] 967 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_RNI9995D[0] 1209 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_1_0[16] 1018 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ_RNO 840 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][27] 895 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[58] 865 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[15] 784 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/re_RNIFQUH1 859 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[39] 1881 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_i_m2[14] 1017 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[10] 1224 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[63] 906 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0_0[13] 958 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[6] 943 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[113] 1182 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[9] 673 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[6] 1244 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[36] 984 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[12] 946 330
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[15] 1901 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_RNIPLFI81[3] 1014 369
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3[1] 597 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[1] 1007 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[17] 1663 270
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[26] 901 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE 822 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_AID_reg[2] 1080 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[41] 1830 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un17_invalid_wraddr_2_0 1109 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/SameMstSlvSize 911 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_5_76_i_m3 807 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d[6] 1052 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[29] 898 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[2] 970 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[19] 809 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_reg_en_ctrl 962 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoRdAddr[5] 1037 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[57] 1844 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[10] 1105 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][23] 778 145
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[1] 794 217
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[4] 782 181
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_1[0] 846 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS_1[12] 826 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoRdAddr[0] 852 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.un1_SLAVE_RVALID 842 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_rdCmdFifoReadData_1_0 934 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[15] 844 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[12] 822 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState[7] 800 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[39] 917 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].un1_currDataTransID_2 801 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[0] 836 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[71] 1648 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO 849 189
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[50] 1758 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[6] 1018 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[7] 775 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[23] 672 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/rdptr_RNIIM6PL2[3] 907 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[66] 764 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[18] 1099 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[22] 2007 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_fast[74] 777 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/pready_1 690 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[49] 1369 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstDataWidth_wrTranQueue0_Z[1] 1191 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[35] 950 316
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[56] 1432 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/intDscrptrNum_2[1] 1169 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[7] 856 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[13] 1258 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[2] 1418 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_8_0_RNO 1148 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/un1_CH3_ACK_IRQ 850 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[72] 1793 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/currState[1] 936 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_cry_8_RNO_0 1027 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_0_sqmuxa_5 1182 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_Z[2] 873 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[23] 805 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[1] 1126 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_35lto11_i_0 1013 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[50] 1657 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[39] 924 319
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNII1UKG[6] 817 306
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.number_bytes_r[6] 942 310
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[19] 1587 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoWrAddr_7_1.SUM[4] 820 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[5] 970 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/masterID[5] 758 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeCnt_comb_EQ_SizeMax_2_NE_1 927 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[13] 989 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_4[2] 605 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[38] 2030 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[37] 807 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[17] 1218 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[23] 853 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_masked[7] 965 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_read_data_cntr_2 969 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[2] 2025 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[55] 905 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[21] 888 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[32] 1711 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/un1_b_penable 771 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/sizeDiff_pre[0] 903 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[27] 777 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[31] 997 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][23] 847 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_o2_5[3] 1013 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[28] 1092 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_0_sqmuxa_0_a3_0_a3 800 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[58] 879 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[18] 1196 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[38] 2031 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[18] 1492 280
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp 579 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[28] 1022 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[38] 870 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[2] 905 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[19] 1650 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][9] 680 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[14] 969 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[31] 924 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/nextState_11_sqmuxa 1183 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[10] 719 168
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.un1_RREADY_slvif 899 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/WrapLogLen_comb_pre_RNO_0[1] 1108 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/len_offset_pre_RNO[2] 894 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d[24] 1048 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[14] 1243 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[11] 759 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[11] 1251 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m18_1_0 921 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[20] 756 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][8] 796 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[5] 945 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[11] 1251 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][27] 747 151
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNI7CGTG[6] 757 207
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[68] 1321 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[68] 918 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveABURST[0] 839 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0[4] 1029 366
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_write_proc.serdat5_2 788 201
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[57] 1758 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/last_next_NE_1 867 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd[2] 977 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[53] 1119 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_o2[0] 925 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[65] 757 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_AID_reg[4] 887 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[45] 807 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdValidReg_9_i_a2_0_0[0] 1131 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][9] 710 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[33] 1968 283
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[58] 1836 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr[0] 907 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[24] 1254 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[23] 1006 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24 813 195
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN[0] 877 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[8] 946 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_2[9] 1045 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[18] 744 177
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[49] 923 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[8] 1220 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AADDR_next_i_m3[5] 978 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARBURST[1] 1042 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[47] 823 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[18] 1228 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[4] 1048 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[41] 808 309
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_0_sqmuxa 532 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[12] 733 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i_a2_0_6 811 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[27] 867 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_16[0] 791 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_7 883 375
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO[7] 1026 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNO_0[3] 798 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_rmrRdEn_2 1107 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[18] 775 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/rxCount[7] 776 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_3 824 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].outstndgTrans_8 771 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[10] 734 147
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[61] 937 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[26] 849 328
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[22] 665 178
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rlast_mc8_3 876 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[66] 1740 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrEn[3] 1139 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[59] 941 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3] 1875 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState[0] 1164 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[56] 1327 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[38] 1568 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[38] 868 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[22] 1028 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[4] 836 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[34] 987 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoSpace[4] 1036 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_3_0_0_0 827 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState[0] 901 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un34_invalid_wraddrlto9_0 1112 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[59] 1386 294
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_Z[6] 769 208
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][30] 900 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un14_offset[1] 889 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[4] 834 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[24] 1988 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][29] 652 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/to_boundary_conv_7 1096 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[5] 904 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrCache1Sel_RNITG6CH 1221 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/MASTER_VALID_RNIQCN2D_0[0] 909 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_fixed_burst_dataloc_reg_1.CO0 1056 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_m6_2[3] 1068 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[10] 848 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/un1_CH2_ACK_IRQ 828 183
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[0] 771 202
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[39] 813 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_sizeCnt34[0] 1048 315
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[0] 760 232
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[13] 1168 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out_51_u[35] 887 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WSTRBReg[3] 990 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1_lm_0[3] 995 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[20] 1157 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][7] 935 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][27] 747 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_1_sqmuxa_0_a2_0_a2 1057 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_shifted_Z[1] 887 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3[0] 597 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[31] 1669 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[17] 751 144
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][11] 699 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoRdAddr_c1 786 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[22] 1046 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][8] 831 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[75] 842 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[22] 1676 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg[0] 961 292
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_2_sqmuxa_1_0_RNIQCJ0G 581 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP 835 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[33] 807 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_rep1_RNIAD35B 1126 372
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[28] 2023 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[10] 718 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[1] 811 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[48] 964 307
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr_RNIUUO0N[5] 859 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[43] 876 337
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/clear_parity_en 779 223
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_RNIEFMC02[0] 896 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[22] 1145 370
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 2013 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[14] 710 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc6 829 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[47] 753 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][1] 891 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[83] 1130 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[5] 1086 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[17] 1031 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][2] 929 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[39] 1022 307
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[18] 678 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[24] 952 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr[0] 861 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[6] 1121 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_READ 898 196
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[55] 952 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[23] 661 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState[0] 933 355
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[5] 759 232
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/master_ADDR_masked_RNO[2] 1064 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_i_a2_0_0[26] 1006 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un20_d_DERR_RLAST_0 777 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNIPBHVE[1] 857 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[26] 751 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][13] 886 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNI5UTAD[1] 901 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[43] 1368 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[3] 783 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[80] 1124 355
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_1[0] 1325 259
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[43] 925 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/reqCnt_RNO[1] 1208 372
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_tmp 812 199
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[17] 966 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_7 1900 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/rdptr_RNO[1] 919 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[25] 757 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatCntReg[2] 1000 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[23] 866 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m87 927 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[46] 822 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[27] 1070 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/to_boundary_conv_9_RNI244CB2 895 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][6] 838 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2_1_a2[8] 781 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[19] 976 309
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[1] 739 232
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveASIZE[0] 837 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_1_RNI9DAMO 920 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_rdCache1Sel_d_1_sqmuxa_0_a2_0 1193 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_RNI01QUJ_0[5] 791 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[8] 1915 267
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[47] 1702 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_Z[4] 865 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[50] 863 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc5 837 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[51] 792 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[37] 1134 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[25] 907 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[15] 1226 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[22] 914 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/mask_wrap_addr_1[3] 962 279
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15_rep[0] 1160 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[1][5] 1139 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[69] 980 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[5] 791 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m2[4] 810 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_AID_reg[0] 938 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][22] 718 139
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[57] 1005 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][21] 789 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/fixed_burst_pre_0_sqmuxa 1072 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[20] 767 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[3] 798 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i_0 806 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNI1L6085_6[0] 988 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/configRegByte2Reg_RNO[2] 1193 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length_RNITGP3L[3] 895 288
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[5] 1591 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][8] 824 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][28] 683 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[15] 1108 367
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta46_1_0_RNO 589 183
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNILHUTG[27] 859 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[51] 974 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/valid_fixed_flag_RNIPBKSC4 906 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO[3] 760 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_2lto11 1073 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv_RNO[13] 802 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[18] 1059 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][26] 881 154
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[24] 1380 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d10 990 351
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLKint 552 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][21] 759 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[18] 1157 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[18] 881 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[50] 787 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[59] 1151 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[26] 964 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][29] 772 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[11] 1023 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[54] 1755 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[2] 1187 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[33] 801 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[18] 702 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg_d_iv[5] 1111 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[64] 1543 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[47] 804 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_SLAVE_AADDR_next[1] 1148 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[5] 842 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/configRegByte2Reg_RNO[4] 1186 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_ac0_3_0 869 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[33] 852 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_fixed_burst_dataloc_reg_1.CO2 1064 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_UpConv_Hold_Reg_Ctrl/get_next_data_src 900 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[6] 1124 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[74] 975 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[17] 1900 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[70] 943 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI0E53J[1] 928 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/set_rdaligned_done8_1 954 354
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[6] 813 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_RNI66OHL[3] 783 348
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/sync_update_0_sqmuxa_0_a2_1 751 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[20] 1109 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[9] 965 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][33] 875 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[50] 989 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[14] 825 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[18] 831 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[32] 959 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[70] 1592 294
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_o2_0[6] 550 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/wrap_addr_0[0] 977 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[13] 1003 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_54_iv 923 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[26] 756 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState[2] 1216 364
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[3] 2036 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc8 863 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[18] 763 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[3] 928 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr_15_ac0_0_RNO 990 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/int_slaveRLAST_i_0 980 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[81] 1045 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][2] 858 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/masterID[3] 770 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[38] 897 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][12] 925 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[18] 829 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[26] 775 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/full_flag_RNO 933 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/match_1_0 814 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlWrRdy_0_sqmuxa_i_RNI6ILPB 1065 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][13] 753 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[76] 762 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[57] 815 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[28] 1270 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe26_0_a2_0 784 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[33] 1416 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[28] 1270 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un16_invalid_rdaddr_4 1063 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][0] 862 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_READ 834 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState[5] 906 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/d_sValid_0 851 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[34] 814 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][29] 835 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[8] 801 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[50] 880 319
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[7] 931 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AADDR[10] 966 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].un6_validQualVec 812 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[79] 1056 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[5] 846 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata[8] 814 187
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sclscl 821 199
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[4] 1873 267
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i_0 871 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[47] 786 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/d_sValid_0 936 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_5lto23_5 1038 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i_0 1176 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[55] 932 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[61] 1748 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt[5] 975 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[18] 916 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[27] 1014 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[48] 804 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][6] 783 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[28] 823 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[23] 914 342
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_par_calc.rx_parity_calc_2 762 225
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[27] 848 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[74] 1736 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[71] 1065 343
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ren_sc8_a_4_ac0_13_0 858 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][29] 688 151
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count121_1.CO2 873 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 899 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_2_sqmuxa_i_x2 815 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[39] 1580 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[9] 1156 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][23] 715 142
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[29] 1427 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[61] 996 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C0/R_ADDR_1_inst 1157 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][29] 662 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[12] 1146 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[57] 1187 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][15] 701 139
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[20] 1227 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[44] 2064 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[56] 1005 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[40] 759 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr_15_ac0_7 983 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[22] 920 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[56] 1735 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO[6] 870 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[2] 1104 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[12] 1268 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][11] 799 148
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_o2_RNI7UNCC[4] 826 213
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[6] 1181 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[1] 764 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[31] 993 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[23] 875 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WSTRBReg_d_1_sqmuxa_1 990 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[15] 751 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[6] 1098 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[22] 1147 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[28] 1067 334
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[4] 565 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][15] 665 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[23] 711 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0[6] 1110 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0_RNO 834 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[6] 1333 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[23] 1175 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[0] 867 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m6_0 861 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[5] 1228 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[30] 1137 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[28] 766 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[15] 781 171
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c8 897 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[88] 1117 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[18] 1608 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[6] 642 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/intDscrptrNumReg_d[0] 1211 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][22] 780 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_8_0_RNO 991 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[44] 748 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[27] 906 358
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[22] 660 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].outstndgTrans 783 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[51] 983 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0_[0] 1146 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[29] 1108 298
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_15[0] 1302 259
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_a 910 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[42] 1023 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/configRegByte2_0[7] 1189 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[23] 1251 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[19] 1015 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 784 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[48] 744 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_dataloc12 1061 315
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[60] 892 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[36] 878 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram1_[4] 1121 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[2] 931 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[39] 798 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_0_0[8] 995 357
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[25] 634 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO 813 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[16] 719 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_VALID_0 883 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_1[8] 1055 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[5] 960 328
set_location FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/AND2_PCIE_1_PERST 1046 3
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoEmpty_RNO 1137 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState[5] 1196 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[29] 835 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[56] 941 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO[3] 798 354
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[4] 894 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[44] 820 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[20] 1358 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][6] 795 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3[15] 867 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/WrapLogLen_comb_pre_RNO[1] 1106 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[57] 839 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[76] 959 319
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[6] 763 232
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[27] 860 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_1lto8_2 1037 357
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[3] 671 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt[0] 886 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[5] 860 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[70] 1713 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_6_1 824 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeCnt_reg[0] 923 289
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_shifted_RNI8VURK[0] 895 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[2] 800 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[13] 1104 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_RNI2BJBK[2] 771 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[45] 851 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[2] 916 187
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r_0[5] 903 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[66] 835 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[25] 1101 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[0] 936 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][7] 796 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN[7] 1131 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_RNO[5] 1033 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[31] 1031 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_6_1_1 823 189
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp 795 202
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[55] 1392 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_2_0_a4_0_a3[0] 980 300
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[15] 858 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/grant[0] 905 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[33] 1130 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[45] 824 354
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAInt_write_proc.un1_SDAInt8_0 586 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_1lto23_12_i 1106 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i 806 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoRdValid_4_iv_0_0 888 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[8] 1001 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[20] 902 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[63] 761 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdDoneAck_DMARdTranCtrl_1_sqmuxa_1 1166 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv[7] 838 186
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[6] 666 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[62] 887 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.un1_rdEn 953 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[96] 1039 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDataValidReg_d_0_0_a2 1153 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_len_latched_next_0_iv[7] 895 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg5_3_0_a2_0_6 805 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[32] 942 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchThread31_2 779 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/SLAVE_BREADY_0_a2 1095 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_full_flag_1_u_RNIEL8RE[0] 1102 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[127] 1043 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][27] 758 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[50] 1605 295
set_location MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS_RNI1LN63 1140 183
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta46_1_RNO_1 845 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1_lm_0[2] 994 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[20] 1267 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[56] 1730 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/fifo_empty 1076 313
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[24] 962 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[23] 679 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33[16] 1116 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[49] 789 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_1lto23_1 1036 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[15] 1602 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][1] 955 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][31] 778 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[32] 747 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[0] 1056 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[20] 1101 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR[10] 1140 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/visual_AChan_FSM_current[0] 966 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[25] 1861 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI5R821[4] 885 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcOp[0] 1178 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[1][7] 1151 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[16] 697 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[2] 811 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[1] 864 193
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[13] 970 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState_RNIENVP8_1[1] 1950 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[3] 1336 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[7] 778 358
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.un1_pwm_enable_reg 603 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[8] 985 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/un1_b_penable_0_a2_0_0_a2 855 195
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_RNILLOUK[0] 894 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[42] 1711 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[49] 1155 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_rep2_fast 1153 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt[4] 1030 319
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[46] 886 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[26] 625 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1] 925 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[57] 1837 276
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[30] 1616 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[18] 1618 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoWrAddr[0] 775 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_1_RNILQHIK 1052 291
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[17] 1419 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_1_RNO[0] 1111 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[51] 2027 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[11] 1098 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[13] 1127 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[24] 643 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[71] 841 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_SLAVE_AVALID_next_iv_0 1071 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_6lto23 1062 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[14] 1083 322
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_0_sqmuxa_0_a2 756 219
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[1] 925 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWVALIDReg 951 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][28] 854 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_1 1053 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[20] 870 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[34] 1089 358
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLKint_ff_4_0 823 210
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_ldmx_2[3] 1570 276
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rd_number_bytes_r[6] 908 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[34] 867 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoRdAddr_RNO[0] 788 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[71] 746 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo[3] 941 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m27 899 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[27] 818 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_SizeMax_axbxc5 1068 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[39] 812 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[18] 962 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][4] 814 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[61] 1005 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[9] 1010 366
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[0] 562 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[12] 733 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[26] 738 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][20] 796 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[51] 837 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoRdAddr[4] 1120 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched_RNO[2] 888 276
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[4] 766 229
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[23] 1117 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_RNIE6TN7[9] 1076 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[5] 1086 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[1][0] 1149 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[49] 1815 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAVALID_3[2] 813 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_2 1024 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[46] 795 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[2] 783 313
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[27] 861 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn[3] 1120 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[68] 906 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_2 786 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[34] 866 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[57] 802 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[36] 826 315
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[3] 746 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr[0] 903 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache1ByteCnt_Z[4] 928 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[15] 1107 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[11] 780 168
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[2] 1097 289
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState[0] 756 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/we 906 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/currState_ns_0[0] 1071 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a3_RNO_0[39] 979 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[69] 949 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[27] 1134 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[3] 1095 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[69] 1691 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[54] 1057 343
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[3] 555 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[54] 957 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[23] 854 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[41] 866 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[36] 954 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[63] 926 336
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[28] 715 183
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[14] 682 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[60] 1002 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe10_0_a2_1 774 363
set_location MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS_I2C_1_SDA_OE_M2F_INV 732 258
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][3] 812 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[17] 712 144
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[27] 1135 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[23] 733 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[44] 782 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_1[1] 1065 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE 818 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][1] 852 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[0] 817 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[45] 1942 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[47] 1951 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[14] 738 159
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_7[0] 762 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[8] 946 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[67] 1324 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[60] 1705 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcOp_rdTranQueue1[0] 1178 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc7_RNIF78DH2 992 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or 868 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WSTRB[3] 1012 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_2_0_0 776 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[34] 952 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[57] 1724 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[5] 1766 271
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc_4[1] 934 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_masked[20] 984 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[49] 932 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[101] 1164 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][13] 833 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_1lto23_12_i_a2_0 1020 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/wrptr[2] 1093 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrDscrptrNum[1] 1136 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/maskReg[3] 1198 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/rdptr_RNI52DS[1] 880 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_len_latched_next_0_iv[3] 1131 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[17] 1109 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[103] 1196 337
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_12_iv_i 808 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState[1] 1598 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[22] 1380 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[18] 775 145
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_nearly_full_RNO 863 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv[2] 828 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[75] 1104 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[20] 759 207
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control[5] 797 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[3] 1244 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIH08N5_0[5] 1938 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][0] 835 148
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr_RNO[0] 907 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[14] 895 175
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_17_0[0] 752 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[44] 957 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta46_1_1 594 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg_lm_0[1] 1043 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][17] 935 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoRdAddr[5] 1001 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[34] 977 303
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[26] 701 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[11] 1333 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0[0] 961 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[15] 1226 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][20] 830 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[28] 1271 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[4] 802 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[8] 773 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_15_0 784 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/clrDataValidDscrptr_1[1] 1183 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][28] 897 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[31] 820 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[24] 736 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[18] 830 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][30] 934 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[61] 1662 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[26] 815 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][31] 646 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[10] 811 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd[5] 989 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_16 783 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[43] 1370 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AVALID_next_iv_0_o2 929 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/wrAddr[1] 1076 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][14] 801 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[7] 829 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[49] 1816 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[57] 745 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][14] 872 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[1] 1068 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[23] 1820 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m42_1_0 866 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[16] 1699 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[14] 917 358
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 729 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN_RNILA7G9[2] 1169 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_RNILB145_2[22] 1050 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[6] 1097 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[69] 950 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[17] 715 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[5] 830 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_1_iv_2_1[1] 1209 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNIUU9IN[0] 904 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[57] 945 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_0_120_i_m3 901 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[7] 673 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[19] 768 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_4[9] 746 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/dataTransID[0] 864 322
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_2[0] 757 244
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[20] 967 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[0] 1188 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[56] 882 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrRdEn_d_fast[0] 1125 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[8] 773 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[22] 823 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][0] 825 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_6lto23_2 1064 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][20] 860 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAID[3] 791 343
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_10[0] 1324 259
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][23] 778 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_4[0] 1074 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d[7] 1079 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[1] 885 193
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[66] 2035 274
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12] 1497 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[59] 795 358
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState_ns_0[1] 1783 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[52] 1625 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst[7] 1079 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[7] 637 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][11] 789 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[21] 1121 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][1] 782 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[15] 1149 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoEmpty43_i_a3_0_5 992 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/read_data_cntr_5[1] 966 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoOneAvail34_2_i_0 989 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[2] 945 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO[3] 869 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[1] 847 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[14] 1095 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv_0[0] 842 192
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[58] 751 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 893 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[5] 944 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[5] 1247 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[16] 1248 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_0_0[4] 986 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_ns_0[1] 1584 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[42] 2036 267
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[16] 1248 342
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_19[3] 534 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[36] 2005 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[7] 1881 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[65] 870 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/hold_data_valid 1070 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[10] 1169 333
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta39_1 848 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[1] 880 193
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[12] 1198 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[44] 1017 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoEmpty 1052 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[5] 1001 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[73] 758 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXMskReg[2] 1073 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[67] 829 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[14] 1258 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len[8] 901 279
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[15] 680 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/len_offset_pre[0] 895 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[69] 1586 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[41] 1222 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[15] 946 325
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[9] 2035 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[0] 866 193
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_5[5] 763 192
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[73] 1909 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][22] 692 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc7 1007 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_Z[2] 876 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][15] 883 154
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[70] 1180 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[24] 1029 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_10_0_RNO 990 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b 916 190
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta[1] 830 208
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[4] 941 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[51] 1152 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_15_i_o2_0 1087 360
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_4[2] 862 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_o4[1] 1198 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[49] 1397 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/extDscrptrAddr[0] 1213 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][5] 808 181
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[5] 546 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[43] 871 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][8] 768 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][8] 685 142
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[62] 876 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[2].d_activeThreadMask239 775 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[43] 2016 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[0] 1004 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[10] 733 151
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ASIZE_RNO[1] 961 354
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[14] 636 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat55 1598 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0_RNO[7] 1146 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[6] 873 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[44] 805 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrAddrReg[7] 1004 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_1_i_m4 813 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/m2_0_3 964 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram1_[7] 1119 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[72] 764 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][3] 787 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rddata_start_d8_1 936 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram28_[1] 820 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[31] 1262 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[8] 938 372
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIA3RTG[10] 878 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[30] 933 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/len_offset_reg[0] 876 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[43] 1831 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[2] 882 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_d_1[4] 1078 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[6] 1098 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoRdAddr[7] 1003 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/IRQ_2 879 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BVALID 1041 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[30] 752 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[35] 812 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][18] 686 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m76 860 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO_0[3] 768 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[0] 1922 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AADDR[8] 963 283
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[16] 1406 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[20] 1786 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_dataloc_reg[3] 1056 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[20] 1674 291
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[19] 697 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[31] 815 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[5] 1000 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[42] 1710 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptr_intStatusMux 1152 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg[2] 1149 310
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLKint 827 211
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r_0[8] 920 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[19] 747 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_0_a2_3[7] 1205 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[71] 1109 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_1[12] 977 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control[9] 815 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc4 1011 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[48] 1935 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/read_cntr_4[1] 939 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[120] 1194 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[60] 871 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[12] 1065 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[20] 793 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[56] 1153 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[26] 1734 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[10] 1045 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[18] 918 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt_lm_0[1] 1026 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next215_RNI0GVC61 932 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[20] 840 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoWrite_2_0_o3 1128 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_len_latched_1[6] 1135 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[55] 825 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[9] 703 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/numOfBytesInRd_i_i_a2[5] 1135 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][9] 887 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/visual_SEND_DATA_SM_next_0_sqmuxa 865 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_2lto23_2_0 1108 366
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[12] 681 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[16] 704 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[74] 1167 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next341_0_a2 929 279
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_o2[2] 543 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[58] 1429 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd_RNI7SNL21[3] 1027 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/sizeCnt_comb_EQ_SizeMax_2_NE_2 1061 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_RNO[4] 927 291
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5_1_1[2] 938 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a2_RNO[40] 968 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt_plus_1[0] 1088 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[11] 1016 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[3] 868 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[27] 800 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[23] 1129 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[8] 958 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[24] 1839 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[49] 865 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[17] 975 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[49] 1003 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[74] 833 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/nextState6 1168 357
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[56] 886 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[34] 1715 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[8] 1921 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/chainReg[1] 1171 325
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10_0_1 596 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[21] 1202 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_3_0_a2[1] 794 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[17] 919 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][6] 927 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[16] 696 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3[2] 874 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/configRegByte2[2] 1192 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_2 1936 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[26] 673 169
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.N_38_i 857 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[6] 832 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_1[6] 1167 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/widthConvWrite_comb.hold_data_next14 1031 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram5_[0] 794 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[20] 795 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[8] 1234 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63[5] 868 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[92] 1134 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[12] 1040 346
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[16] 666 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][27] 736 142
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_2228_i 897 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoRdAddr_RNO[0] 852 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_RNO[12] 1129 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans_lm_0[5] 1159 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[53] 961 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram20_[0] 795 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState_ns_a2_1[0] 799 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][10] 676 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[42] 930 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 868 369
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[23] 1842 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_1[10] 1126 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/intDscrptrNum_sn_m2 1168 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[23] 736 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un1_RDATAReg_d_1_sqmuxa_0 1094 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[3] 1718 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[39] 1726 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[9] 962 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[16] 1066 331
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_5_i_o2 859 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[8] 740 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_RNO[0] 1036 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/cnt_EQ_zero 980 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[75] 840 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg[4] 1029 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[71] 850 295
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[1] 672 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc1 970 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_SLAVE_AVALID_next_0_sqmuxa 1099 309
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1[9] 744 198
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[63] 845 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[39] 912 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0[3] 1024 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[20] 921 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[34] 961 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata[5] 872 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState[0] 746 310
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/iPSELS_0_a2[0] 753 219
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m8_m5 835 279
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_22[0] 752 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0_1_0[6] 1050 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[23] 1464 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_WRITE_VALID 816 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[50] 852 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[8] 1603 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[2] 988 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d_0_a2[16] 1012 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[0] 1145 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[39] 792 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/rdptr_RNI2HBF81[3] 1096 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[57] 760 339
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[18] 845 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[50] 959 349
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.un1_sersta50_1_a5_1_1 838 198
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[66] 1902 267
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[132] 1181 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[46] 1982 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc4 810 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[3] 997 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[99] 1141 346
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10_1_0 829 204
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[32] 2010 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_a3_0[2] 1215 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rddata_start_d 912 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/pready_1 849 192
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[34] 891 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/read_data_cntr_5[0] 965 354
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_2_0[3] 823 201
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[3] 987 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/fetchIntDscrptrReg 1196 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[17] 1226 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[60] 1927 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[57] 1746 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[54] 848 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[30] 690 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[49] 813 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata[3] 879 190
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[62] 1905 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[76] 1773 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[14] 1557 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[58] 761 339
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc3 919 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[5] 665 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[2] 1176 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[67] 1737 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[41] 1669 273
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[25] 1982 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[68] 762 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[14] 1338 283
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_sync_proc.fsmmod7 832 210
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[60] 1603 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m39_e 891 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/un1_a_penable_1_1_0 854 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][28] 810 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m5_0_2_4 834 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState[0] 902 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[54] 1571 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[5] 932 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0_1_0[4] 1134 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[23] 1003 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or 769 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[45] 1933 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_sqmuxa_0_a2 934 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[26] 851 286
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc_4[5] 921 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[14] 1163 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un1_ctrlWrStrbsReg_d_0_sqmuxa_0_a3 1101 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][21] 753 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[3] 855 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][15] 944 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/fifo_empty_RNI1OT51 1054 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe14_0_a2 787 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[24] 987 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_beatsInRdBurst_axbxc7 1094 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[25] 847 168
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta46_1_RNO 844 207
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[3] 915 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][20] 686 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[33] 2008 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[2] 813 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDataValidNSetAck_RNI134S1 1208 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[86] 1064 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[4] 806 190
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[122] 1184 333
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[28] 688 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[41] 879 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/fifo_nearly_full 946 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_pkt_cnt_1.SUM[2] 864 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m2[2] 813 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][8] 859 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState[7] 1201 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/configRegByte2Reg_RNO[3] 1189 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][31] 705 145
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/genblk4.dataFifoWr 790 358
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[1] 764 208
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][13] 734 145
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m67 858 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[24] 707 177
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[2] 925 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[17] 872 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[49] 865 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[3] 940 343
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[4] 764 232
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState[1] 977 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[55] 955 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_lm_0[0] 956 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numCombRd[6] 979 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_axbxc1 1080 318
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_0_0[6] 819 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i 862 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR[4] 1125 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[50] 1695 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[21] 1168 366
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[3] 661 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[22] 933 298
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[10] 933 306
set_location FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/GPOUT_reg_0_sqmuxa_0_a2 747 201
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[3] 1052 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[20] 794 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[23] 1167 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][30] 671 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_Z[3] 930 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C2/R_ADDR_0_inst 1146 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][20] 838 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][17] 826 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[22] 740 174
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[5] 829 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_ASIZE_reg[0] 989 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[60] 978 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNO[3] 789 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/unaligned_fixed_burst_count[0] 924 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][20] 757 142
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[5] 757 192
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rd_number_bytes_r[0] 909 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoEmpty_RNI4SEA2 1095 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[44] 1344 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[21] 787 168
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[41] 1952 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram30_[0] 767 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[11] 1408 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[56] 793 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/widthConvRead_ctrl.MASTER_RVALID_6_0_a2 932 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[13] 1067 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[66] 1902 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE 914 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[14] 1238 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_o2_4[3] 1012 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_45_iv 839 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length[8] 901 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[15] 861 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[13] 1081 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][21] 893 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_ctrl_f1_RNIA1SGO1 967 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[24] 1392 279
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_5[0] 754 244
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0[4] 881 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[23] 860 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_axbxc8_7_tz_3 1090 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][7] 926 172
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.N_52_i 858 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[52] 1940 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_axbxc5 1158 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[6] 954 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[47] 828 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[68] 1344 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe25_0_a2 786 369
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[36] 1843 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[18] 1104 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 799 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[11] 930 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/re 1070 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[34] 811 337
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_2 764 219
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_0 903 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][7] 843 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][7] 907 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][29] 772 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_axbxc8_0 1085 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoWrAddr[1] 824 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[35] 916 295
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_PCLK_count1_ov_1_sqmuxa_1_i_o2_0_1 528 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/dataTransID[1] 875 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[41] 890 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_5[7] 767 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][2] 906 196
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_9_0_RNIVD3DB 919 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNO[1] 845 363
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_5_i_o2_RNIH5FV61 539 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[71] 1767 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[17] 1159 376
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_Z[1] 870 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[7] 1134 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][0] 926 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[54] 750 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m2[0] 808 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[28] 1250 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][2] 947 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv[9] 845 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[31] 942 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNID0BCN[1] 1907 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[61] 978 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[30] 1279 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][28] 662 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][5] 966 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/writeID[3] 873 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[20] 1086 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[2] 1047 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr[3] 998 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat95 1844 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[19] 700 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[27] 849 343
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_5_i_o2_RNINBAK71[2] 852 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN_RNIK97G9[1] 1168 312
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/empty 757 231
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4_RNO[2] 594 180
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2_1_2[3] 563 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_1[11] 966 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[70] 964 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[67] 1960 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[70] 1770 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[3] 1007 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc7 1996 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[57] 1745 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 816 195
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[54] 1400 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_8lto11_2 1092 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[27] 775 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/un17_matchlto28_11 780 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[68] 1157 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ram_rdreq_cntr[0] 913 361
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc_4[9] 956 309
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_byte_in_0_a2[3] 778 207
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNI1LM4J[9] 859 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][25] 811 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][30] 705 154
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 765 216
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[4] 1241 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoSpace[1] 1009 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[4] 872 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[61] 972 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[24] 811 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[31] 859 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState[8] 1211 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[50] 1035 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_m2_0_a2_0 1014 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[20] 1623 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[5] 945 343
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[23] 659 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[63] 757 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/configRegByte2Reg_RNO[0] 1197 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[3] 1166 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[26] 705 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[1] 938 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[7] 834 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_1 870 195
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState_RNIC1QQN[1] 1778 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][8] 832 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[1] 1023 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[16] 846 169
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIPT6UG[61] 895 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/widthConvWrite_comb.SLAVE_WLAST_next_10_0 1058 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoRdAddr_n3 787 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[73] 848 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un6_mask_len_axbxc5_0 853 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_RNO[3] 886 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState[1] 834 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][31] 749 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[12] 1103 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[15] 1418 301
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState[0] 1689 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full 1999 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_22_i_m3_2[2] 1192 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans_lm_0[7] 1155 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_RNICQGK72 1208 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][31] 748 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[0] 886 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchDataThread64_6 791 321
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[60] 911 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[2] 1125 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[54] 1939 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[48] 1137 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[5] 1072 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[8] 1154 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[45] 1981 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[30] 1156 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[2] 934 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_det_reg 1050 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[51] 935 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[20] 1161 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[19] 1097 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[2] 1424 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[31] 1086 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[5] 857 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[73] 946 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/un2_intXNegEdge 1132 318
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[19] 648 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/wrap_mask_shift_1.CO1 1147 303
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[74] 1711 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_ns[17] 1147 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[1] 805 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[1] 669 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[8] 850 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_extFetchReg_d_2[0] 1179 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrNumOfBytesInRd_3 1179 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg45_RNI81QKH 1180 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[3] 896 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[24] 1124 349
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_write_proc.un1_seradr0_NE_1 801 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m61_0 875 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIIDTTG[22] 855 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_16_0[0] 1058 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[27] 956 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[59] 887 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_0[0] 1177 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][2] 926 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoRdAddr[0] 788 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO_0[1] 768 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[30] 667 169
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m16_1_1 764 225
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[58] 1904 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat_30[6] 966 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg_lm_0[3] 1030 315
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load40 885 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/priLvl_rdTranQueue0[0] 1181 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_11 1154 288
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[38] 1569 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][10] 788 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[2] 1046 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr_RNI2QT2S[3] 856 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[83] 1139 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C5/R_ADDR_1_inst 1144 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[19] 857 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[21] 826 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[13] 925 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_1lto10_1 1048 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[16] 1033 352
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[0] 772 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[14] 951 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][7] 908 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptr_iv 1159 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[56] 1145 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[20] 777 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d[2] 1055 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/MASTER_BRESP_next_2_sqmuxa 966 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[21] 1082 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg[3] 1062 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrNumOfBytesReg_RNO[2] 958 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][29] 659 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[5] 1049 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[61] 1644 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][9] 770 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeCnt_comb_P1_Z[1] 930 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[15] 771 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/currState[0] 1164 319
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m16_2 757 225
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16[6] 1035 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][27] 628 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[15] 922 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState[0] 964 358
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[8] 638 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1 896 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][2] 965 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[24] 1086 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[28] 1397 291
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[59] 1177 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[24] 1271 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[22] 1114 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[20] 1141 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][15] 753 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][8] 766 151
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[3] 1341 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_2 902 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[65] 947 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[27] 1028 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[0] 1092 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[73] 1594 295
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/last_bit[0] 773 220
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_1[9] 1147 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[62] 962 315
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[6] 919 330
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[1] 774 340
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[2] 1724 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[20] 922 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_0_sqmuxa_0_a3_0_a2 892 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[24] 2004 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][30] 665 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[34] 872 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[73] 909 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][29] 889 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData[4] 1057 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[19] 1016 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[76] 960 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg[7] 1080 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrStrbsReg[1] 1045 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][24] 749 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][12] 692 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore[3] 1188 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[55] 976 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[36] 825 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRd_numOfBytesInRdReg[6] 1116 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[9] 882 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][4] 941 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[6] 1003 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[5] 878 193
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[41] 1578 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched[2] 888 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[19] 940 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_RNIU7OMF[1] 773 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[20] 854 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[31] 1243 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_RNO[5] 885 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][2] 861 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0s2 1152 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[7] 1045 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[0] 779 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readID[2] 764 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[66] 1563 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_RNO[1] 848 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata[7] 795 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_1_i_m4_0 825 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[36] 879 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readID[4] 760 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[26] 1263 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[29] 1032 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[1] 1793 271
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_RNI1L3MM[2] 773 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK 833 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[26] 739 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[23] 938 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[41] 841 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[27] 812 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[18] 1227 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[12] 1082 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][31] 827 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[25] 1267 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[61] 751 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache0ByteCnt47 952 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length[4] 904 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[7] 856 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[58] 759 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][21] 889 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[27] 1981 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[47] 2032 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[20] 866 172
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg_4[1] 819 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[31] 934 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[75] 756 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][0] 856 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt[2] 915 364
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0] 1922 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[55] 855 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_a2_2[30] 1067 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[17] 873 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState[6] 1101 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ_RNO 792 195
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState_RNIF27LC[1] 1627 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[11] 946 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[13] 1081 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_2_sqmuxa 817 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[30] 751 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[28] 1059 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[27] 982 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][8] 796 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRd_numOfBytesInRdReg[4] 1137 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[14] 1105 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_ALEN_next_0_sqmuxa_i_i_o3 946 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[12] 687 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[106] 1198 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[11] 800 151
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_framesync_3_0 535 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[64] 784 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[2] 2016 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_ns_i_a2[0] 1150 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[82] 1166 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[1] 615 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[5] 1086 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un3_second_Beat_Addr_1.N_22_i_0_i_i 1059 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].activeThreadMask[2] 812 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[52] 759 328
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[53] 922 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/fixed_flag_0 967 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_2_96_i_m3 907 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control[6] 801 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[0] 811 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[37] 892 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[16] 1046 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[13] 883 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[19] 1692 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[20] 2011 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[53] 1687 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNO[3] 772 312
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_4_axb_3_1 907 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/SLAVE_VALID_dec_2_0 802 303
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[45] 2037 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len[2] 1127 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un6_len_offset_0[2] 861 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[18] 696 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_ABURST_out[0] 928 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[63] 825 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[6] 842 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[0] 782 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 865 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlSelInt_1 1107 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_RNIQULF01[6] 1185 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[46] 1657 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_set_rdaligned_done_r 936 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36[0] 914 186
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_0_RNIV7GJA[6] 822 213
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[53] 1990 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_3[2] 856 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN[6] 882 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/slaveLen_M1_Z[4] 1071 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[15] 975 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][20] 914 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[73] 938 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcMaxAXINumBeatsReg_d_3_sqmuxa_0_a2_i 1157 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[4] 1065 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3[16] 846 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoFull 1055 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[49] 955 328
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[15] 619 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[63] 746 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[33] 1128 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_2[2] 1037 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/un3_reqInQueue 1174 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_length_1_axbxc5 975 285
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_cnst_i[0] 582 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[6] 1490 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[33] 931 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/pass_data_RNIUUHUM3 893 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[64] 1038 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg_d[4] 1126 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WLAST 1058 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[20] 814 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/un1_currState_1_i_o3 1196 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1_RNI4T7U7 823 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_3_1 786 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[6] 691 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty 959 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[44] 1566 283
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_adrcomp 846 210
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[34] 1645 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[9] 1100 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState_RNO[1] 911 297
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[28] 632 181
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[47] 927 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNIUQK0B5[16] 962 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[27] 845 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/un1_CH0_MSG_PRESENT_IRQ 787 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAID[3] 827 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[18] 978 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][12] 949 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState_ns_0[1] 1782 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[13] 833 154
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_RNO[1] 1569 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[73] 853 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[48] 854 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[26] 765 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/SLAVE_AVALID 949 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[17] 910 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[21] 1950 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SizeMax_reg[2] 944 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr_2[7] 982 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[19] 812 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[17] 1109 336
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[14] 618 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[39] 1349 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[8] 1125 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[24] 1673 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[74] 847 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdAddr_d_iv[0] 1150 324
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta_2_4_0_.m5_2_0 605 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_axb_4 931 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData[1] 1064 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[3] 863 150
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[31] 752 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNIEDK1N[3] 943 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[2] 1006 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_ctrl8 949 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RRESPReg[1] 1082 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState_ns_a2[0] 910 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID_RNO[2] 918 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_RNO[0] 866 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[17] 1022 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[2] 846 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[48] 902 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[33] 1752 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[29] 1262 337
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_0[3] 769 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[4] 967 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[17] 713 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[5] 854 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[95] 1043 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[60] 813 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[4] 1177 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[38] 1660 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState[1] 829 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt_lm_0[1] 951 372
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty 904 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[12] 1554 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[36] 1159 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][7] 822 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][21] 841 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_16_1[2] 1045 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv_RNO[0] 783 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_19_i_a2 1014 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WSTRBReg_d_0_sqmuxa_1 962 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[62] 1380 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[8] 828 165
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_o4_1[2] 847 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[27] 925 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[18] 738 138
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][12] 712 139
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/nextStateResp5_NE 1097 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_AWVALIDReg_d 948 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[12] 1018 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[23] 849 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][29] 788 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/extDscrptr_intExtDscrptrCache_Z[0] 1200 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState[1] 1954 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[62] 1763 286
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3[1] 596 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/read_data_cntr_1_sqmuxa 967 354
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r_0[9] 915 306
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel[0] 769 226
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_mst[0] 989 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[38] 800 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/unaligned_fixed_burst_count[6] 930 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[3] 804 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/holdDat[4] 974 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_4lto10_1 1053 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[14] 710 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[1] 955 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[34] 1120 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_2[5] 1055 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][1] 804 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][1] 957 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[45] 900 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[11] 773 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][14] 909 166
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer_RNO[0] 771 234
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[48] 1137 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[27] 978 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m9_m4 1015 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_i_m2[1] 1007 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[76] 1706 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP 877 190
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2[4] 787 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[47] 964 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ 890 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID[6] 912 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[2] 875 193
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[10] 1018 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36[2] 916 186
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel[2] 774 226
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2_0_1[0] 765 219
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[87] 1126 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[50] 1789 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoRdAddr_0_sqmuxa_i_a3_RNI3HMI11[0] 1131 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_2[4] 1054 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO[4] 1028 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[29] 873 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[1] 826 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][8] 671 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre_RNO[0] 901 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[47] 1259 295
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[7] 940 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[16] 986 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat65 763 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][31] 752 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][10] 737 145
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_o3[2] 849 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[19] 1097 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un13_numOfBytesInRd_ac0_5 1125 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len[10] 1137 297
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wrdone 940 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[19] 812 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[7] 1046 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO_0 791 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[13] 774 145
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[38] 744 334
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[42] 961 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[55] 881 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][31] 753 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][6] 885 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[10] 772 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat_30[10] 960 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/currState[0] 808 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[32] 986 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/rdptr[3] 1112 301
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[19] 695 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[43] 822 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[49] 1183 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat85 1738 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[74] 1749 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[18] 971 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixburst_sizecnt.un1_slave_accept_1_1 1043 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[2] 1078 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt[1] 910 364
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_ov_8_i_a2_0_0 573 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][18] 693 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[57] 939 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[73] 836 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[68] 1033 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0[8] 792 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][14] 754 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[47] 1985 283
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[63] 935 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[41] 789 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/maskReg[0] 1158 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][15] 893 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[51] 1256 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m6_m2 860 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[41] 996 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][7] 824 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_rdEn_d_0_sqmuxa_3_i_o3 1118 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[25] 856 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[7] 948 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][15] 687 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWriteCtrl_next11_7 1148 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[58] 948 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[58] 1542 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0[2] 1177 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[35] 1712 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[7] 765 144
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_3 840 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[38] 930 331
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[2] 1332 283
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[51] 1249 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[60] 1156 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/pready_1 790 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[1] 844 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_RNIJ6TPN_0[25] 877 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[7] 1239 340
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[33] 1214 288
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[15] 1620 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[7] 855 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata[8] 830 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/rd_en_cmd_slv_iv 866 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45[29] 820 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ 921 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[1] 786 153
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_RNI5O2VC_1[1] 2020 273
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[14] 1404 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][2] 662 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[35] 875 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[63] 749 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[8] 746 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[33] 1026 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[20] 757 144
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[43] 1672 283
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_5_i_o2_RNI6EGF21_0 859 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[39] 912 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][5] 861 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdValid_d_0_a2_i_a3[2] 1126 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[19] 719 171
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIPR4UG[53] 921 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram22_[1] 819 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WLASTReg_d5_NE_2 1013 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[21] 811 357
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_o4[0] 573 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][15] 688 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[6] 1127 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv[4] 834 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/nextState_0[0] 1078 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3[12] 874 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[62] 1651 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache1ByteCnt_Z[8] 932 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][23] 814 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[26] 809 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/RREADYReg_d_i_0_0_m2 990 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_empty_RNO 843 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_Z[4] 815 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3[3] 595 177
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.set_rdaligned_done_RNIUK3MD 930 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[13] 1255 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][23] 939 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc3 1024 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATAReg_19 959 354
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10[3] 833 207
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_o2_2[3] 549 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[36] 907 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[72] 776 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[23] 817 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[60] 1903 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[108] 1189 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[17] 1050 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[24] 1383 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[9] 2033 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ALEN_out[0] 1055 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/wrptr[1] 932 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[4] 810 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[40] 1136 345
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_5_i_o2_RNI6EGF21 857 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO 905 189
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[39] 1880 274
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[6] 1155 288
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[6] 777 213
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][26] 689 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/rdptr_1 897 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[65] 957 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt_lm_0[0] 1028 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_2_0_RNO_0 1001 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[39] 931 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[44] 915 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/holdDat[6] 971 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[17] 790 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WLASTReg_d5_NE 1012 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[5] 795 190
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt_Z[10] 958 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C0/R_ADDR_0_inst 1177 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[0] 866 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][18] 743 139
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_6_2 822 189
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[30] 1866 271
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r_0[3] 931 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[16] 1011 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_last_next_6 944 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[4] 1873 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[9] 888 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][1] 892 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[15] 2021 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc5_1 911 372
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_5_i_o2[2] 565 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][23] 719 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][16] 686 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][6] 853 166
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/full_4 798 213
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS_0_a2_i[15] 858 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[1] 757 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[27] 966 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe0_0_a2 791 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[20] 1161 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[25] 739 171
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[27] 841 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_AID_reg[1] 940 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[43] 1130 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0_RNO[1] 1109 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_RNIJF7GK_0[26] 1107 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_ctrlIFMuxCDC/un8_m2_e_1 1114 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[37] 1393 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][11] 950 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][9] 772 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched[0] 1134 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIV8SAC_0 667 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][20] 756 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][27] 695 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][4] 922 193
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[6] 873 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoSpace[0] 1008 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_1lto23_11_i_a2 1009 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_ns_0_0_a2_1[0] 992 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[24] 745 145
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/dataTransID[4] 867 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID 818 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][22] 747 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeCnt_comb_EQ_SizeMax_2_NE_i 928 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[28] 774 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/fixed_burst_pre_0_sqmuxa 941 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrValid_DscrptrMux_RNIMCAU5 1163 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState_ns_0[1] 1777 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[63] 921 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][1] 948 187
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_comb_proc.fsmsta28 651 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[19] 1879 267
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID 893 187
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wbyteen_sc[5] 950 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[11] 951 330
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/pkt_cnt[2] 864 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[33] 828 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[15] 991 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[23] 912 367
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[9] 670 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_1[7] 1118 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 882 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/rdptr_RNIKR7OQ[1] 906 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[29] 1029 301
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/m85 761 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd[3] 1034 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_ac0_1 1152 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][15] 657 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[9] 863 159
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/intDscrptrNumReg_d_1_sqmuxa_2_2 1189 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[58] 993 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_1[15] 1108 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[26] 959 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[14] 1154 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrCache1Sel_d_0_sqmuxa_1_4 1207 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr[2] 972 279
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_0_0[0] 819 213
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[26] 1103 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[28] 1276 343
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[23] 931 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[3] 1133 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/chain_dec_1 1182 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[36] 1648 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchDataThread31_6 776 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN[5] 975 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO_0[49] 964 309
set_location CLOCKS_AND_RESETS_inst_0/INIT_MONITOR_0/INIT_MONITOR_0/I_INIT 652 2
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_ldmx_2[4] 1565 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0[0] 909 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[71] 1728 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[60] 1760 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[61] 1662 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[18] 991 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[13] 786 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE 896 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[10] 1692 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[16] 805 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[23] 768 144
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/IRQ_3 784 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_RNO[9] 1132 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][31] 784 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[27] 860 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][9] 866 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc1 845 279
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_sync_proc.fsmmod7 584 186
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_a2_10[31] 749 216
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count_RNO[0] 757 219
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_VALID_1 909 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[8] 1212 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_RNO[3] 1146 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr[2] 1023 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[22] 810 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][27] 813 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].outstndgTrans_2 795 348
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/nedetect 547 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][15] 652 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].activeThreadMask_15_f0_0[2] 812 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[4] 1077 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg15_1 790 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[4] 1102 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][15] 700 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[13] 1255 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoWr 792 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[29] 893 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[51] 796 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[8] 2032 277
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[16] 1604 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[7] 1337 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[16] 871 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ 846 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[74] 1711 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_ASIZE_reg[0] 1147 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState_RNO[1] 798 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/wrptr_RNIVB2D6[3] 1095 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_a2_3[8] 1066 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_RNITCF4362[4] 963 288
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[40] 1368 292
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[23] 1223 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full 812 298
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_2_i_o2 534 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[22] 845 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[23] 1945 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_4 902 372
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[76] 893 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[34] 810 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m1_0[2] 779 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[41] 751 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstOp[0] 1185 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_len_latched_next_0_iv[4] 1150 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[36] 1132 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[27] 1256 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_iv_0[0] 837 189
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_load_10_7[4] 949 306
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0[0] 845 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[27] 1256 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[21] 1052 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][31] 824 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[3] 1188 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS_1[1] 846 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[18] 858 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[8] 1013 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched_RNO[0] 889 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[0] 940 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[8] 937 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/m2_0_03_0_1_tz 934 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[37] 856 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[18] 1056 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][22] 627 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_ss3_0_0 865 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/sizeDiff[1] 1058 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/a_ready 872 189
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[10] 1692 270
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[55] 854 318
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_3[1] 751 198
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[68] 1846 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[30] 751 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[6] 930 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/sizeDiff_pre[0] 1064 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[7] 1169 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState_ns_a2[3] 803 312
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[35] 1469 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_5lto23_5 1077 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe7_0_a2 771 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[15] 1228 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[2] 857 193
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[46] 1687 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/FifoNearlyFull_reg 912 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_lm_0[1] 954 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[70] 1687 274
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[50] 1682 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[53] 1002 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[26] 1267 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[3] 871 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[40] 1709 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[25] 1124 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_a2_0[5] 1063 327
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[29] 663 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[41] 1020 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[54] 849 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[10] 765 169
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[9] 618 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[21] 927 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][28] 682 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3] 828 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState[1] 903 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/tx_in_progress_RNO 971 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[38] 1940 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_1[8] 1076 294
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_sync_proc.un1_fsmdet 577 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[21] 1051 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][16] 688 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un7_sizeCnt_comb[2] 1091 300
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[40] 1372 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_shifted_Z[0] 881 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][27] 674 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE 892 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_RNO[4] 1091 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[62] 865 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rddata_start_d8_0 943 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[3] 807 190
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_state[1] 801 211
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C3/R_ADDR_0_inst 1141 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[51] 1825 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[30] 876 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_7_sqmuxa 1172 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[3] 783 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[119] 1199 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr_1[9] 965 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][22] 903 166
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[11] 748 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][27] 959 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[11] 1001 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m43 856 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[49] 1154 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState[0] 1571 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[50] 981 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_len_latched_1[2] 877 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[64] 776 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][30] 806 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg_d_1_RNI7AQ0K[0] 1170 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[19] 703 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[44] 954 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[22] 912 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[21] 756 151
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc3 869 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[19] 980 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIS7H42[1] 882 375
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/strtAXIRdTranReg_d_0_0 1158 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[23] 1256 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][30] 698 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[27] 1088 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[20] 1079 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a_RNO 890 195
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[11] 1691 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][7] 771 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][24] 921 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[10] 1073 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_0_1 1054 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[7] 1335 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIVIO17_0 806 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/master_valid_data_reg 1049 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE 784 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[5] 921 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[15] 1874 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][6] 799 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK 911 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc5 977 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un8_last_next_1 938 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_1[2] 1051 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_RNIJFKGR1[22] 858 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[1] 796 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][31] 680 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/un1_newDstAddrReg_d_0_sqmuxa_i_o2 1180 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[16] 900 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[36] 927 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[3] 842 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[96] 1143 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[60] 1560 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[66] 835 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[33] 1128 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[26] 929 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[10] 1897 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[27] 1756 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[10] 1083 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[52] 1120 346
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[0] 772 235
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][25] 953 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][14] 633 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[21] 690 159
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt[0] 910 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[69] 1185 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState[6] 904 325
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[45] 954 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[71] 972 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[63] 938 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][0] 811 160
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1 822 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat55 1683 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[31] 1675 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[35] 908 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/match 799 339
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.un1_sersta50_1_a5_2 593 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m3_1[0] 875 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WSTRB_reg[4] 993 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[73] 946 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m18 915 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[23] 707 180
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[25] 687 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/int_slaveVALID 1913 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_0_sqmuxa_1_1 1192 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24 782 153
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIDOKI8[6] 873 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[26] 864 168
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_0_sqmuxa 816 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[6] 943 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[10] 1179 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/un1_rdDoneReg_d_1_sqmuxa_0_o2 1192 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[30] 1399 292
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/PSELSBUS_i_0_o2_RNIAGUF3[0] 750 216
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[44] 1862 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[26] 905 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][13] 794 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoEmpty43_i_a3_0_1 990 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[1] 1944 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[66] 1012 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0[2] 886 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_10 1876 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[5] 809 292
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_RNI0OS1D[3] 764 201
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[18] 1970 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[1] 839 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[52] 1688 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[53] 840 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[47] 842 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID 861 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO 875 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[124] 1165 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram1_[1] 1124 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[28] 716 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[14] 1244 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[40] 997 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchThread20_2 774 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][4] 812 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[1] 1782 283
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[49] 922 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_2[7] 1165 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[30] 813 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[10] 1089 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][2] 812 160
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA_Z[0] 777 208
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[3] 944 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][4] 791 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID 821 196
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt20_s 885 300
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4_1[1] 594 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_0_a2[7] 1209 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[42] 1943 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/read_cntr[0] 937 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_2_sqmuxa 912 189
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[26] 1913 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[48] 1641 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[47] 1683 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m4_0_2_3_0 836 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[58] 821 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[70] 770 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[15] 873 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[52] 830 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[3] 2013 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[44] 1124 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[4] 798 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[8] 684 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[2] 989 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[17] 970 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_1[9] 1053 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[4] 774 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[24] 1085 336
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r_0[12] 931 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[32] 888 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState[1] 799 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO[5] 798 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][24] 755 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][23] 958 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[1] 1065 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or_0_0 900 189
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[23] 1537 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[5] 967 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstAXITranTypeReg_RNO[1] 1136 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[56] 1005 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[31] 716 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/un1_b_penable_1 859 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][3] 788 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[21] 1868 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/WrapLogLen_comb_pre[0] 876 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/intDscrptrNumReg_d_1_sqmuxa_2 1195 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[65] 1153 337
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_sresetn_4_i_i_o2_2 824 213
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[34] 882 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.d_fifoRdAddr[8] 1045 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr_1[4] 978 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[30] 749 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO_0[2] 756 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[4] 937 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/ASIZE_reg[0] 974 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][26] 804 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[26] 739 139
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData[0] 1058 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[2] 807 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[6] 770 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/numOfBytesInRd26_cry_2_RNO 1123 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/wrptr[0] 1100 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_length_1_ac0_7_0_1 968 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[45] 1722 273
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[7] 618 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][19] 691 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO 833 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[21] 746 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[39] 1580 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrExtDscrptrDataValidReg_d9_1_I_35 1178 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[26] 1120 358
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[1] 822 208
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAID[7] 828 319
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[0] 788 208
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0[2] 1216 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[25] 1071 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[5] 1097 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[28] 1397 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[60] 1156 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[19] 999 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[39] 806 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_RNO[8] 1050 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/wrap_mask_shift_1.SUM[0] 1149 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][4] 840 196
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_2[3] 750 201
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 764 216
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[10] 770 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[45] 929 348
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.N_926_i 567 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][6] 810 148
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_14[10] 1730 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][9] 818 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[11] 685 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_a 906 192
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[30] 793 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/configRegByte2[4] 976 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][9] 822 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN[5] 1158 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_currState_12 1178 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[40] 967 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0] 1052 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][16] 664 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[0] 1053 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[51] 941 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[5] 1099 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/un1_ctrlSel_1 1112 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[44] 1044 342
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[26] 691 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[26] 733 165
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_pkt_cnt_1.SUM[0] 870 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoSpace[6] 1146 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[31] 1023 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][14] 958 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_i_m2[13] 1029 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RRESP_next_0[1] 925 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[27] 1250 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1[4] 986 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat_30[9] 980 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[33] 852 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO[6] 1031 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/second_Beat_Addr_Z[0] 936 292
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[22] 709 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[1] 1223 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[17] 1140 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][3] 849 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[31] 894 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][26] 778 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc3 1951 270
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[30] 852 319
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load45_i 926 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[54] 912 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_len_latched_1[8] 884 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_32lto8_i_a2_3_0_0 1012 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[16] 920 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[27] 745 150
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[15] 1168 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][24] 711 151
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/reg_write.tx_hold_reg4_0_a2 774 216
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[13] 801 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNII6E4R2[0] 1005 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[6] 1087 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/currState_RNING2AN[1] 949 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[59] 869 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/ldExtDscrptrReg 1188 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d[1] 1212 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[27] 714 144
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[32] 855 343
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_o4_i_o2[4] 547 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrRdEn[0] 1125 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[46] 1191 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/slaveSize_one_hot_hold[1] 966 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[30] 849 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[28] 852 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[41] 1120 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO[2] 756 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[7] 886 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[22] 780 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/fifoWr 1185 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[32] 746 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/b_ready 785 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[75] 961 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control[0] 805 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a 885 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][12] 822 166
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_ack_0_sqmuxa_3_i_0 812 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue88 1223 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[32] 981 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[9] 889 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len[0] 1139 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readID[6] 763 307
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_RNITG3MM[0] 755 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrValidReg_4_489 1134 327
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[6] 742 232
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[61] 1842 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[12] 793 310
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1 729 259
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][18] 705 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][17] 712 142
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[23] 1986 285
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[0] 562 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[31] 1036 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/mask_wrap_addr_1[2] 975 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_i_o3[59] 974 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[44] 1347 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_m6[5] 1044 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[10] 860 159
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[9] 1078 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_ctrl_f1_RNIPAGP05 978 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[7] 1255 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[17] 1635 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoWrite_3_0 987 288
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNI7O6FH[0] 829 207
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[69] 1664 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[27] 1264 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_ns_i_m3_0_m2_i_m2[8] 995 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[24] 933 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][12] 747 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[22] 845 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched[4] 1150 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat85_rep2 1700 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BVALID_RNO_0 1036 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[13] 1140 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg_5_0[0] 1179 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[6] 1784 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/SEND_DATA_SM_comb.un1_SLAVE_WLAST 872 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrExtDscrptrDataValidReg_d 1253 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[43] 868 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[47] 749 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[9] 996 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ_RNO 761 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_34_i_i_o2_x 2002 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][9] 742 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[53] 831 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[54] 848 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1_RNO[0] 939 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][18] 922 169
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/busfree 818 211
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_9lto11_2 1098 357
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int 820 205
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[35] 1661 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][2] 823 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[18] 1108 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[7] 1255 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[62] 1838 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][3] 800 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[26] 1146 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[18] 917 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_pready 753 210
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[0] 988 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc3_RNID3EI41 988 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO[4] 762 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full 900 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[3] 810 175
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rddata_start_d 852 298
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[6] 559 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[42] 1122 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[43] 943 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[59] 856 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/currState_ns_0[1] 926 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un3_fifoRdAddr_1.N_15_i 853 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_90_iv_0_tz 803 195
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[4] 1983 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[46] 797 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[61] 973 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[27] 776 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[0].un1_openTransInc 771 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[68] 837 328
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/txrdy_int 762 232
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][0] 841 196
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[64] 2032 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[46] 875 316
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[31] 1666 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[25] 733 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un7_FIXED_MASTER_RDATA_next_0_a2_i_o3_a2_1[0] 954 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr[2] 1105 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg[0] 1148 328
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[8] 780 211
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_b 898 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[13] 949 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[26] 986 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeMax_extend_reg[0] 942 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO_0[55] 972 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[8] 1073 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 867 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][30] 690 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_RNIJ6TPN[25] 883 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI36PL7[3] 881 375
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[11] 800 150
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[55] 1718 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[7] 891 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[31] 945 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[24] 1118 349
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_2_sqmuxa_1_i_a2_2 833 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/next_addr_1[1] 1172 303
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[4] 916 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_1_0_0 803 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[60] 753 364
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/starto_en 820 211
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc3 2008 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_rep1_RNI6935B 1145 372
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[51] 1344 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[26] 1015 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 793 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[22] 913 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr_1[0] 983 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a 920 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_6lto10_0 1043 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[46] 1397 297
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta[3] 828 199
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[31] 1108 325
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[21] 1868 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][31] 927 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][22] 797 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un3_second_Beat_Addr_1.SUM_i_o2[2] 1067 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[1] 865 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[3] 963 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[21] 885 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[9] 1148 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[15] 1225 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_11lto11_1 1086 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[0] 905 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[113] 1187 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[17] 1058 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[16] 1086 327
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[7] 770 229
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[23] 1945 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[30] 1002 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un2[2] 949 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[46] 866 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_ss3 1076 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[22] 798 150
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[62] 1590 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[73] 1591 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[46] 1150 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[36] 1920 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ALEN[1] 1028 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[15] 1081 333
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[2] 767 208
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4[2] 593 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][31] 713 148
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer_RNO[0] 770 234
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[69] 769 349
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_write_proc.un1_seradr0_1 656 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_2_i_a3[10] 799 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/nextState_0[0] 1790 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/reqCnt_Z[0] 1181 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[52] 1154 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_RNIRA08D2_0[3] 995 354
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0[1] 822 207
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[2] 1561 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[14] 953 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_ctrl_f1_RNIBEIA21 978 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[29] 780 166
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_cnt.receive_count_3_i_o2[0] 758 219
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[49] 1052 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][31] 760 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][1] 839 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_3[16] 970 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_0_0[1] 1004 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full 1944 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_2_0_RNO_0 1134 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[4] 752 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[29] 752 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m1_0[4] 791 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[15] 1038 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_READ 878 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_RNIUV1M7[20] 1079 300
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[30] 2019 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][20] 889 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWVALIDReg_d_3_sqmuxa_0_a3_0_a2_0_a2 999 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/accept_data 876 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[18] 799 153
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[26] 1240 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[9] 1176 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[37] 1638 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un3_rdbeat_cnt_1_axbxc7_RNIDSQ49 976 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[21] 744 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrValidReg_4_2_453 1135 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 827 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][7] 801 148
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_parity_calc 758 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0[0] 1041 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24 873 174
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay[0] 810 214
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[26] 690 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS[14] 821 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd[8] 1046 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[4] 809 183
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt[3] 778 220
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C6/R_ADDR_1_inst 1141 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/rdAddr_RNO[1] 1078 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control[1] 847 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[3] 799 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[4] 1781 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[76] 762 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_8lto11_0 1101 357
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_o2[4] 804 213
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_openTransVec[3]_0_sqmuxa_0_a2_4_1 769 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[59] 1386 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[4] 1926 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat55 1916 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][10] 875 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[59] 837 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[25] 830 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[2] 1025 364
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta[1] 858 202
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[13] 1254 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/d_masterLAST_2_sqmuxa 795 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][20] 681 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[26] 1263 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[19] 1016 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[13] 1254 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[52] 965 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.d_fifoRdAddr[4] 1032 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/SLAVE_AVALID 803 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIR9HJS3[6] 1049 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_9[4] 1061 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[62] 1652 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[20] 989 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[52] 790 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[31] 660 153
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[24] 1662 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache1ByteCnt_Z[9] 933 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[17] 1023 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[2] 1776 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[61] 856 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[68] 1006 325
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_3_sqmuxa 823 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m2_0_2_1 1047 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[3].un83_wr_data_m 905 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[23] 876 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[26] 840 286
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3_3 835 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRd_numOfBytesInRdReg[1] 1147 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b_RNO 840 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[46] 1176 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1[1] 992 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[61] 862 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_5[1] 884 345
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned_load36 955 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/dscrptrNValidAck_0_a2 1172 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoRd 1965 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[27] 1602 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_axb_10_RNO_0 1024 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[24] 1255 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[22] 1145 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[1] 834 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[49] 1369 291
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[1] 555 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][1] 787 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[1] 742 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[4] 780 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[3] 1146 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[13] 847 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[57] 1765 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/read_data_cntr[0] 965 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[15] 913 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_intStatusMuxReg_d_0_sqmuxa_RNIDPMMA 1216 357
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[26] 862 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[65] 907 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WLAST_next 1058 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt_lm_0[2] 863 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[50] 935 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg_RNITBBRS[0] 977 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[43] 877 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[74] 1169 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[17] 1031 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][18] 687 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[4] 768 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_RNO[6] 1032 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc6 1000 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_0[0] 1072 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[46] 786 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI69EVA_0[2] 1963 276
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[6] 791 211
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[12] 756 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/second_Beat_Addr_Z[4] 970 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[43] 2016 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO[1] 802 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/un4_ctrlSelIntQueue 1114 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[32] 1220 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[18] 1230 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/rd_en_cmd_slv_iv_1 864 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNI421G2[2] 819 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d_4[3] 1102 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][28] 770 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[39] 1830 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[3] 1217 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[11] 765 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_34_i_i_a2 1156 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[39] 1801 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][22] 741 142
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[3] 1217 348
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[0] 912 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[16] 719 144
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[57] 1686 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[41] 895 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[18] 1084 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][0] 866 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[19] 2028 276
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[11] 750 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_1[2] 1030 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[20] 826 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO[3] 1022 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[23] 921 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[12] 773 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[7] 947 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3] 867 373
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i 1159 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_RNO[1] 880 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[35] 1136 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[22] 1145 352
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_NxtPrdata23_0_0_RNI745IH 779 216
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_5_1 1934 270
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[6] 918 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[43] 755 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[66] 767 364
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_write_proc.un1_seradr0_NE_2 803 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[103] 1196 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[34] 970 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[31] 866 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[48] 1684 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[15] 745 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK 834 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[62] 1929 286
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[0] 768 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[61] 815 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[32] 821 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][6] 777 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[5] 1049 301
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[55] 2029 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNION4QQ[4] 806 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[3] 877 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[132] 1184 343
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[27] 658 172
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1[11] 750 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[48] 1683 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[29] 828 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[71] 1573 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[45] 833 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[16] 1097 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[15] 1037 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[112] 1179 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[2] 879 193
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[21] 960 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[27] 1805 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[28] 1278 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[41] 1711 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/FPA/un1_clrReq 1191 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[20] 1925 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg_RNIHR5I5[5] 1092 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[1] 855 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[27] 1609 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_cnt_match_next_1 1076 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[35] 872 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_i_a2_8[0] 1204 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[9] 870 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][26] 872 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[36] 920 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[19] 745 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][30] 802 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][1] 779 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[55] 1183 349
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNIAR6FH[4] 848 198
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[0] 939 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[64] 1038 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[4] 1164 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][28] 975 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[43] 1160 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[69] 745 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[10] 771 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i 917 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/to_boundary_conv_9_RNO 884 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[31] 1000 310
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[6] 1785 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[56] 1128 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[32] 1124 361
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[0] 765 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[21] 1050 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[0] 869 187
set_location MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS_RNI1LN63_0 601 3
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[25] 1008 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXNegEdge 1130 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/un1_a_penable 845 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][6] 750 139
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][30] 904 172
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta60 846 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[11] 759 156
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrAddrReg[0] 997 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][24] 866 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_6lto11_2 1060 357
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[4] 816 208
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[14] 923 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[9] 1077 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][0] 929 184
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[5] 929 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[8] 1151 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[25] 1270 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[38] 1152 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[74] 1919 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[1] 853 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[50] 836 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[25] 1865 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_AID_reg[5] 1072 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[56] 800 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[33] 841 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrCache1Sel_d_0_sqmuxa_1_5 1207 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[62] 1837 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[26] 1263 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg_2[0] 1176 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.d_fifoRdAddr[0] 1013 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoWrAddr[5] 1014 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc4 2002 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[2] 773 192
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[29] 686 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[35] 1136 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/strtOpReg[3] 1142 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/rdptr[0] 881 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[43] 1818 283
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt[1] 779 220
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rd_number_bytes_r[2] 911 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[53] 959 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0_RNO 785 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][25] 706 139
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[9] 1238 333
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_SCLI_ff_reg_1_sqmuxa_1_0_a2_0 643 183
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.bvalid_mc 950 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[52] 1182 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[8] 793 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[21] 708 180
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[4] 790 217
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[62] 1746 280
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_3_sqmuxa 569 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[39] 1137 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[38] 796 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_2_sqmuxa 823 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[73] 840 327
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_dout_reg_Z[3] 770 214
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[45] 1833 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[5] 1242 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i_0 1182 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/mask_addr_reg[0] 983 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un14_sizeCnt_comb_P1[2] 1060 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNI2KAE8[3] 1088 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[15] 703 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[8] 1075 370
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[47] 1702 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][8] 685 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[13] 1001 325
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[47] 1680 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][21] 947 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_len_latched_next_5_sqmuxa 1121 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[3] 2037 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[2] 804 190
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState_RNI9B91F[1] 976 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNIFN28D[4] 807 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[23] 1632 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][4] 893 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[75] 765 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[7] 1051 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_54[2] 1094 288
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[28] 1609 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[35] 1721 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/FPA/nextState_1 1189 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[18] 1051 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][22] 712 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[40] 1119 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].un1_currTransID_2 797 321
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_ov_8_i_2 854 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_1 844 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[12] 846 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[23] 1218 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[53] 746 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[27] 910 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_ac0_3 975 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_a 832 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[14] 849 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/m4_0_1_1 1123 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/mask_mstSize_Z[2] 969 295
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_1[2] 834 201
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat85 1650 294
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[33] 889 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[19] 922 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/fixed_flag_comb_pre_RNO 888 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[44] 1143 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_RNO[0] 1191 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[32] 946 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_cry_2_0_RNO 1029 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[2] 848 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/to_boundary_conv_5 1122 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[60] 1017 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/wrptr_RNIV24CD[3] 905 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][2] 788 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][11] 700 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[18] 907 316
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta46_1 593 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[65] 752 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/SLAVE_AVALID 804 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoSpace[2] 878 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numCombRd[4] 977 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[65] 859 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[3] 850 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/nextState_0[0] 975 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][16] 869 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or_0_0 881 177
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.un1_RREADY_slvif_2_RNIJPK135 893 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[10] 845 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[15] 2021 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m8_m4_0 833 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/nextStateWr38_a_4_ac0_7_a0_0 1011 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[40] 750 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[21] 1115 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[31] 1074 345
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_0[1] 756 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[57] 1680 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_2[2] 1159 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata[4] 834 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[26] 1706 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][30] 688 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[59] 1896 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][6] 779 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[19] 1212 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[27] 1121 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[23] 1009 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][12] 929 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[42] 804 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[18] 684 159
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[13] 1021 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[38] 1731 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_openTransVec[0]_0_sqmuxa_RNI26AKB 793 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[60] 1631 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[125] 1207 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/pready_1_sqmuxa_0_a3_RNI13DSA 772 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[17] 867 159
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[32] 890 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[14] 838 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][18] 922 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[34] 1466 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[52] 806 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][10] 980 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][14] 835 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[3] 1073 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[13] 709 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][22] 748 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[18] 1036 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[87] 1143 345
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1 721 377
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[36] 1794 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeCnt_reg_lm_0[1] 920 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ 891 190
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_RNO[1] 815 204
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[46] 1375 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[74] 1709 294
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAInt 587 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg5_3_0_a2_0 810 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/rdptr_RNI387BE[1] 895 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[3] 912 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_2_sqmuxa 760 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[52] 967 325
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[31] 1980 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/nextStateWr38_a_4_axbxc7 1010 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[32] 997 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[16] 781 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][14] 839 157
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_8 784 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i 761 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/tx_in_progress_RNO 1042 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/externDscrptr_0_a3 1167 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoWrAddr_7_1.SUM_0[1] 824 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[53] 1836 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/strtBitReg[1] 1166 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[16] 814 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[112] 1179 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][4] 895 199
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[4] 1608 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[60] 940 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[1] 1071 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_6lto11 1059 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[27] 684 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[10] 890 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sieCntCtrl.un1_slave_accept 1041 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_ac0_3 828 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/slaveValidQual_pmux_u_i_m3_1_0 793 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_currState_6_i_a2_0_o2 1205 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i 874 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[29] 753 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[28] 1610 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][3] 830 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[56] 1938 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un13_numOfBytesInRd_axbxc5 1124 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN[0] 1160 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_69_m_1[0] 930 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][3] 918 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[0].d_activeThreadMask13 801 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk2[0].zero_strb_data_reg16_0 885 351
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync[1] 815 205
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][5] 805 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[53] 1860 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[18] 1007 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[16] 698 168
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[47] 1758 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/opDoneReg_d_iv 1219 357
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_load_10_7[4] 882 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[12] 1147 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[0] 833 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[45] 1398 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE 889 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][4] 837 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[33] 817 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[6] 915 319
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_3[0] 1312 259
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][16] 808 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[20] 1066 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[45] 1732 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[0] 1071 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[12] 1254 346
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[43] 952 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_2[3] 936 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[18] 696 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[12] 1083 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState_RNIQ2OP6[1] 833 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[6] 1929 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[37] 919 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr[7] 991 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE 920 184
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.sersta45_0_a2 845 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[17] 1108 336
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned_load38 953 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[57] 936 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[26] 673 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched[1] 893 277
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[25] 1644 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[60] 746 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/_l0.clrDataValidDscrptr_2[3] 1199 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[23] 769 150
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[15] 772 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram4_[0] 770 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ALEN_out[2] 1046 370
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[6] 2028 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[34] 957 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[126] 1152 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[22] 806 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_6_48_i_m3 1163 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[98] 1160 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1_RNIJE9N6 820 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[75] 948 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i 852 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ram_rdreq_cntr[8] 921 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_14[6] 1784 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[75] 889 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_34_i_i_o2 1157 288
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_8/U0_RGB1 726 286
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[2] 782 214
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[8] 751 183
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIKFTTG[23] 853 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrErrorReg_d_2 1226 360
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[47] 1758 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/re_RNINU929 891 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[7] 1244 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[30] 877 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[1] 1071 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[53] 889 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID[0] 797 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchThread53 801 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[19] 2028 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[49] 2025 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched[6] 1140 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[52] 1826 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_1[5] 1170 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc3_RNIJTBM61 987 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][7] 776 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID 844 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][12] 787 172
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_dout_reg_Z[5] 773 214
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[56] 2038 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[20] 852 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[125] 1203 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][27] 633 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[37] 1128 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][1] 915 193
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[44] 1213 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[7] 1067 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[79] 1150 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[0] 1007 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/slvdwc.genblk1.DownConverter_inst.readWidthConv.DWC_DownConv_preCalcCmdFifoWrCtrl_inst.un21_max_length_comb_8 872 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[55] 1838 280
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_i_a3[1] 796 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_sn_m5 1098 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][6] 789 157
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_sresetn_4_i_i_o2 808 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WSTRB_reg[5] 984 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_det_u 1055 315
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_3[7] 762 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_6_sqmuxa_RNIGHS281 1169 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[1][10] 1141 367
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_par_calc.rx_parity_calc5 761 225
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa 921 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[68] 868 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[28] 1609 283
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_13[0] 744 244
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[15] 1145 354
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1[3] 534 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg_d[3] 1128 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length_RNIREP3L[2] 883 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_2229_i 853 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[17] 962 310
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[62] 893 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[11] 746 142
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID 870 196
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.un1_AWBURST_slvif 937 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[31] 1818 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[35] 872 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[7] 947 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc5 907 375
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/currState_ns_0_2_RNIBT79M[0] 1069 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[0] 996 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[25] 666 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[31] 822 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[6] 1069 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[27] 708 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][24] 749 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[57] 1179 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_RNIQCHI3[9] 1220 366
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[2] 789 217
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[55] 1836 267
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[71] 1841 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[18] 993 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[22] 1104 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next[0] 1110 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[65] 828 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/un1_strtAddr_1_sqmuxa_2_i_a4_0 1202 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState[1] 1212 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchDataThread31_1 770 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[4] 914 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[87] 1144 345
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_RNIETKQ4 592 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[51] 836 340
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m8 762 219
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[29] 850 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[35] 1020 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[3] 1245 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[0] 663 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d12 1072 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[48] 1693 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[57] 800 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[35] 938 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[32] 896 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[3] 1062 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[60] 753 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIR85A5 768 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0[9] 1096 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[19] 692 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][3] 933 178
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/m76 771 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_1[2] 809 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_2[9] 1169 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[20] 1416 294
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[27] 652 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[7] 1853 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched[5] 1132 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[62] 791 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[73] 909 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[1] 873 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].activeThreadMask_21_f0[3] 782 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_4lto23_1 1115 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[56] 927 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrValidReg 1209 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[25] 1191 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/len_offset_pre[2] 1057 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[52] 1574 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState[1] 1791 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO 908 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd[0] 1039 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/masterID[2] 764 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[34] 803 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[21] 740 153
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[17] 1678 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c8 854 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/clrDataValidDscrptr_1[0] 1169 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[19] 894 175
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[20] 913 330
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[14] 1638 280
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_4_1[1] 609 186
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_PCLK_count1_ov_1_sqmuxa_1_i_o2_0_RNINCGMU2 530 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control[9] 885 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][2] 793 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_4_72_i_m3 905 372
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync[0] 551 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[15] 1335 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[20] 1160 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[25] 1272 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[38] 887 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[37] 1024 301
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[0] 737 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[39] 812 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_1[20] 1101 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_currStateWr_14_i_a2_i 988 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[131] 1170 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[119] 1191 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][1] 945 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][29] 798 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_WRITE 857 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l0.read_data20 663 171
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[49] 846 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][7] 901 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[17] 1634 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[5] 1927 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[70] 1127 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[23] 703 148
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_state_ns_0_x3[1] 801 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARSIZE[1] 1029 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][19] 779 151
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load39 908 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numCombRd[0] 973 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_3_0_RNO_0 1133 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[1] 1052 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[4] 887 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[56] 1013 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[18] 1081 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_3_1[1] 864 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID[2] 756 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[83] 1142 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[42] 946 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAVALID[1] 809 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[46] 1658 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[34] 2013 268
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[69] 1847 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[16] 1056 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][27] 965 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[28] 1974 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[67] 782 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[55] 1178 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c7_a0_4 1935 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[20] 672 160
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[62] 1384 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[21] 1244 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[5] 842 156
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[36] 1665 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[93] 1130 361
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[2] 761 211
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[5] 864 370
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[71] 1757 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0_0[53] 969 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[21] 668 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][2] 961 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[53] 2039 271
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[15] 1602 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[4] 841 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][10] 875 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[2] 668 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m3_1[2] 801 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[0] 1170 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1_en6 964 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[19] 1586 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[39] 845 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[18] 792 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i 1005 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[48] 2010 282
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_9[0] 749 244
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[3] 1219 348
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[4] 660 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[21] 708 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[43] 823 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_currState_3_i_a2_0 1212 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[18] 962 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[64] 908 330
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[13] 747 183
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc[6] 946 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[10] 1167 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[28] 756 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[12] 1085 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_14[1] 1783 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0_a2[9] 774 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[72] 979 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[9] 1072 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[31] 1915 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][0] 797 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WVALIDReg_110 956 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[17] 624 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[3] 828 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/we_RNIKCIB5 925 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[51] 1393 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un31_mask_wrap_addr_8 974 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[7] 943 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[47] 1680 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[28] 1052 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a_RNO 885 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/out_low_psel 738 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m8_m4_0 1013 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un3_rdbeat_cnt_1_axbxc4 920 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[4] 1241 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][15] 705 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][7] 692 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][18] 839 151
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[24] 1268 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO[4] 799 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[14] 776 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[31] 1038 337
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/last_bit[1] 774 220
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIR4OV9_0 801 159
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/zero_hold_reg_data_0_a2_RNIGCRD4[1] 918 351
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[32] 656 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[16] 1061 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][30] 696 145
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[54] 750 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[46] 949 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[6] 944 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[36] 921 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[4] 799 159
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[4] 1094 336
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[4] 935 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[20] 969 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[24] 743 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[53] 1836 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_5[6] 753 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][25] 837 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[28] 717 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[29] 845 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[23] 1467 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[1] 816 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk5[0].un1_end_cycle_1 905 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][8] 700 142
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sieCntCtrl.sizeCnt29_NE_1 1040 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[28] 1038 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_full 848 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[0][1] 1147 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[16] 805 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[9] 1062 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][23] 647 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_ARBURSTReg_d_0_sqmuxa_1_0_a3_i_0_o2_RNO 985 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/un1_a_penable 853 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[11] 752 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[8] 811 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache0ByteCnt53 940 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_RNO[6] 1085 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_beatCntReg_d6_3 945 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[7] 2019 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[2] 873 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[10] 985 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[10] 769 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][5] 947 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[60] 1647 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0_0[49] 963 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/wrap_mask_shift_1.SUM[1] 1146 303
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[41] 1860 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][26] 681 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[42] 799 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[23] 1158 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[12] 1060 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[7] 775 148
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_0[0] 753 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[28] 1261 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 895 186
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_framesync29_1 845 210
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[7] 758 232
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIPAGO3 682 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[6] 834 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][14] 908 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[33] 1952 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc2_RNIKN9EC2 844 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt[2] 981 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrAddrReg[2] 999 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[15] 985 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[37] 769 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_RNIETBV9[0] 790 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/grantReg[0] 1146 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[15] 979 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_1_0 1174 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[14] 1043 352
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/un1_rx_bit_cnt_1.CO1 768 219
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_a3_0_0[1] 1217 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[23] 950 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchThread75_1 796 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[52] 777 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/grantReg_d[1] 1025 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RRESP[1] 925 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[25] 846 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[10] 855 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[22] 1261 340
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.SCLO_int8_i 549 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_ac0_13 1014 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a3_0[25] 987 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m2[5] 864 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[27] 818 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[26] 1383 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/strtOpReg[0] 1075 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNINCR62_0 777 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg[7] 1056 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/visual_SEND_DATA_SM_next_1_sqmuxa 869 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_RNO[4] 880 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[66] 765 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[8] 1083 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/configRegByte2Reg_RNO[1] 1194 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_i_a2_7[0] 1201 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_read_cntr_5_1.CO1 938 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[61] 1921 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[47] 1393 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[18] 1241 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_RNIR3UA7 1222 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[20] 785 147
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[52] 829 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_visual_SLAVE_ALEN_next342_1_RNI8Q0QT 910 282
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[8] 669 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr[1] 980 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoEmpty 1019 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[51] 829 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[23] 954 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[9] 735 147
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[37] 892 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[5] 1928 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[3] 1056 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[31] 828 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[2] 889 342
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3[4] 764 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[26] 1917 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[82] 1175 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[1] 843 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[133] 1185 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[100] 1035 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[31] 1803 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/extDscrptr_intExtDscrptrCache_4[1] 1202 327
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[1] 769 235
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[7] 786 217
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_o2_1[3] 847 198
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc_4[0] 950 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[2] 1006 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_0[2] 1075 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c8 1162 288
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[11] 1645 279
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[23] 649 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1_RNI6MHMJ 1040 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt[2] 958 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[4] 945 369
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[32] 1587 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[56] 2028 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/WrapLogLen_reg_RNIV4NHK[1] 1145 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv[5] 881 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[32] 1660 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[30] 941 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or_0_0 848 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNO_0[2] 777 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[28] 1037 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[17] 1226 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[17] 802 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[22] 1046 348
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1[1] 866 199
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m6_m4_0 1035 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[40] 847 345
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns_i_x2[3] 775 225
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[13] 1628 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[31] 1265 345
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[24] 711 183
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[25] 826 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].activeThreadMask_28_f0[0] 762 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[23] 768 168
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[71] 1733 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[18] 1059 330
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[61] 889 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[3] 1133 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[16] 1107 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][6] 640 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][13] 651 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoOneAvail74_2_i_0 1018 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[62] 750 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1[5] 1105 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][19] 836 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc5 1146 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[1].un1_openTransInc 773 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/bchan_data_ctrl_next.MASTER_BRESP_next14.ALTB[1] 980 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState[0] 837 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[26] 965 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveALEN[7] 832 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_0 851 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[34] 951 336
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_12_iv_1 807 198
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[26] 1677 292
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.sercon21 717 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WVALID_RNI2LDB3 1061 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNID3US2[4] 821 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_AREADY_0_a3 937 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[28] 955 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO_0[6] 763 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[17] 685 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[42] 757 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc4 834 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[0][3] 1132 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_2_sqmuxa 799 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[60] 871 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_sizeCnt_1_sqmuxa 943 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[12] 908 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARSIZE_RNIKQ1KL[0] 1030 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[19] 760 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[26] 892 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[6] 740 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1] 1873 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[0] 783 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[2] 769 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][11] 703 142
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[25] 1677 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[1] 1075 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg_d[7] 1143 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[31] 1006 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1 801 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_unaligned_fixed_burst_count_next_1_sqmuxa_1 1076 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_18_iv_0_tz 891 192
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[5] 678 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[40] 2019 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[55] 753 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[50] 1154 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[21] 690 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[59] 1788 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[38] 919 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[38] 930 330
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[48] 2010 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[31] 1818 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoSpace[6] 990 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[6] 1049 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO 866 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ASIZE[1] 887 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_1_0 1993 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[18] 1104 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata[6] 878 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][25] 674 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_2lto23_1 1056 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][0] 793 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty 813 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[3] 1066 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][21] 940 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[29] 2004 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[56] 1536 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][9] 885 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 792 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/wrap_addr[3] 961 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchThread31_1 775 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_6_sqmuxa_RNIKBGJIT 1204 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[2] 831 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/intFetchAck_0_a3_0 1143 327
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[16] 709 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[31] 1656 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[9] 1010 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 819 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[20] 1140 322
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta[0] 581 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16[2] 1183 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/strtOpReg_18[2] 1070 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][13] 733 145
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[56] 1842 276
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[61] 1747 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[5] 1097 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[54] 822 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO 886 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][5] 904 196
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[50] 1663 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[32] 1194 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/reqCnt_RNI2GCH5_0[1] 1206 372
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_0[0] 567 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_RNIU953C_0[1] 1130 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[4] 871 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat95_rep2 1683 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[17] 780 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg[5] 791 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0__RNICKN54[6] 1127 372
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[42] 804 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[19] 1227 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[54] 1639 289
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_1[1] 761 210
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/wr_data[1] 910 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_ns[2] 1151 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][20] 876 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 855 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[19] 1227 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[4] 813 190
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/nedetect 822 199
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[47] 823 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[40] 1865 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[27] 1125 333
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wrdone_i_0 941 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 1040 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90s2 785 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[8] 1410 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat95 1417 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[60] 1792 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WLASTReg_d5_NE_1 1011 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[73] 780 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoWrAddr[6] 1015 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[6] 769 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[48] 793 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState[2] 1194 355
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLO_int_RNIOELN7 545 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[65] 838 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1_RNI0QFOI 1048 294
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[3] 814 214
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[70] 2045 274
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[62] 1588 295
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[56] 926 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m6_m7_0_x2 843 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO 867 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[14] 870 309
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[28] 692 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[8] 813 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg_d_1[0] 1157 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[14] 1050 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[19] 1111 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][12] 651 169
set_location FIC_3_PERIPHERALS_1/fabric_sd_emmc_demux_select_0/register_1[0] 749 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_RNI80TN7[6] 1063 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[64] 923 328
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[1] 868 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoEmpty43_i_a3_0_6 989 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[68] 1034 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[35] 1807 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][27] 894 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][29] 888 166
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_0_0[6] 561 177
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/nedetect_0_sqmuxa_1_i 542 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[3] 913 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_next_0_.m4_0 1096 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_a2_0[0] 1201 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[55] 745 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInRdBurst[7] 1099 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[3] 1406 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[61] 843 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[24] 820 169
set_location FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1] 777 202
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[38] 945 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[20] 719 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[51] 1010 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[88] 1122 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_tmp_0_sqmuxa_1 621 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length[0] 910 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63[0] 859 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[29] 1615 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[26] 1269 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/strtBitReg_13_iv[2] 1173 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[31] 871 159
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_14[1] 927 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d[5] 1067 363
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[20] 624 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_m2[5] 846 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[76] 960 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_RNO[20] 1066 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][9] 884 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[41] 2023 267
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[35] 933 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[12] 1082 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[47] 1824 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[15] 797 150
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_tmp_0_sqmuxa_3_0_a2 652 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[59] 979 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[7] 896 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][18] 736 139
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[2] 875 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0[2] 1120 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][4] 853 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[8] 1228 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[15] 763 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[22] 740 177
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack_bit_0_sqmuxa 620 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[42] 945 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[46] 1708 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][14] 953 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[20] 764 156
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_sm.rx_byte_2[7] 780 216
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[14] 681 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.aSLAVE_WVALID[1] 915 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN[7] 967 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_5_sqmuxa_RNI1CJA83 1207 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv[9] 876 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/wrptr_RNI24U8H[1] 890 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[20] 2015 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[8] 692 150
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[32] 1711 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[4] 1096 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control[2] 828 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[3] 908 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[8] 1071 298
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3[1] 822 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[13] 956 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO 838 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[1] 804 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_19_i_a2_0_1 1013 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][22] 699 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[27] 836 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[36] 996 328
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_6[3] 766 204
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.sercon_write_proc.adrcomp17_0_a2_0_a2 570 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[10] 678 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[25] 748 186
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_2_sqmuxa_1_i_a2_2_1 835 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_SLAVE_ALEN_next_1_sqmuxa 1110 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[6] 759 319
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[5] 850 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata[5] 794 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[32] 1670 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNII6E4R2_9[0] 992 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[12] 858 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNO[0] 861 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[14] 967 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[34] 1673 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc6 984 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[65] 1158 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[14] 709 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][12] 941 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[26] 841 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][27] 694 157
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[45] 1689 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[24] 1161 355
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_a2_7[31] 752 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram21_[1] 814 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[19] 769 330
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_5_i_0_RNIDU6621 536 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/DERR_RVALID_RNO 795 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[38] 1733 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][2] 865 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[21] 810 168
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3_1[2] 595 174
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_o4_0[4] 805 210
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[41] 788 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[15] 1228 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[8] 1086 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][30] 854 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[44] 961 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_ctrlIFMuxCDC/un8_m2_e 1106 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[20] 1679 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrValid_DscrptrMux 1151 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[15] 1228 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WSTRB_reg[1] 992 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[31] 836 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[22] 935 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[52] 885 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control[7] 837 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[10] 715 171
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[42] 1538 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[68] 866 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[62] 968 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[30] 820 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[50] 844 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[70] 869 301
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR 1309 162
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_o3_0_0 812 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[29] 1240 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[16] 914 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/incr_addr_i_o2[0] 945 282
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[4] 772 229
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[14] 794 156
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[20] 1096 349
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[25] 858 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[25] 959 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[38] 893 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[0] 875 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[56] 870 352
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[15] 634 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[31] 928 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[48] 954 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[44] 956 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState[6] 1156 361
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[7] 808 205
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[21] 859 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_16[1] 761 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[56] 1731 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[18] 1216 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[8] 909 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[23] 968 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_0_sqmuxa_0_a3_0_a3 835 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg[4] 1091 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/SLAVE_WVALID 875 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[3] 1070 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[102] 1194 337
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_write_proc.un1_seradr0_NE_1 653 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[0] 1930 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState[0] 1078 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[7] 1230 348
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta39_RNO 844 204
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_load_10_3[5] 900 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_RNO[0] 1088 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[3] 937 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a2[11] 782 168
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2_0_1_0[3] 814 204
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/size_out[1] 906 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/maskedReq[2] 1190 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_en_cmd_2_sqmuxa 956 372
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ASIZE_out[1] 996 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][8] 935 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/SLAVE_ARLEN11_5 1017 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][6] 902 175
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_a2_6[31] 755 210
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[45] 1933 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[62] 852 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt[1] 954 289
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[43] 820 346
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIFBUTG[24] 879 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk5[0].un1_end_cycle 882 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AADDR[2] 973 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[44] 827 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[30] 1084 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[9] 1238 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[13] 1029 346
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_RNIJ0VBC[5] 808 213
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[48] 966 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_1 888 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/wrptr_RNIAM69Q[2] 904 288
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[18] 1416 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[60] 1842 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[4] 807 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[13] 1256 336
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[0] 939 306
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc_4[4] 958 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[7] 768 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[59] 1000 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/second_Beat_Addr_Z[5] 941 292
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLInt_write_proc.un1_serdat53_1 550 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/nextState_0[0] 924 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[13] 925 297
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_10[0] 757 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[4] 901 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][12] 906 199
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un8_last_next_4 944 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[10] 1058 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[83] 1130 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[60] 1705 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[2] 864 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[0] 1170 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un37_tot_len_axb_11_1 869 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[16] 1056 331
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[38] 1882 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[6] 738 147
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.sersta41_2 843 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[62] 761 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dstDataReadyReg[1] 1167 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[24] 1924 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[42] 2069 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[0] 908 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[29] 1102 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_RNO[9] 1167 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[45] 990 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[70] 1684 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[20] 994 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[31] 1074 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_VALID_1 880 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1] 1924 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[3] 1964 289
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[21] 1417 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr[1] 1083 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[34] 872 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[30] 1280 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/nextStateWr28_a_4_cry_3_RNI2BCL9 1007 372
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[59] 1329 280
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_2[2] 591 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WSTRB[0] 994 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[56] 903 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][21] 708 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[15] 734 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[18] 1175 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[25] 1041 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[37] 992 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[15] 970 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un1_ctrlWrStrbsReg_d_0_sqmuxa_2_0 1099 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][14] 910 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[24] 867 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][0] 858 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][17] 953 169
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2_0[3] 786 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[31] 2011 267
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[25] 2017 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[4] 861 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RVALID 932 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[52] 762 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[6] 1246 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[18] 1002 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][9] 767 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState_ns_0[1] 1568 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[12] 1044 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][13] 777 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/un1_a_penable_1_1_0 860 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_sqmuxa_1_0_a2_RNIASC6I_0 943 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/nextState_0[0] 770 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[2] 788 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90[5] 810 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[75] 790 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un3_fifoRdAddr_1.m16 856 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un8_last_next_2 947 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[1] 841 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[1] 1133 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[63] 927 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/strtAXIWrTran_reg6 976 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_9 806 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE 813 193
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ALEN_out[3] 1047 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_19_i_a2_0_3 1035 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARVALIDReg 984 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RRESP_MAX_2_sqmuxa_i_a3_0 928 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[22] 1064 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[49] 1669 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[19] 927 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[14] 1013 333
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc[4] 958 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[44] 956 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/len_offset_0[2] 1043 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][7] 911 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[36] 873 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/requestorSelValid 791 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_RNIEA54CE[0] 935 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram29_[1] 768 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][18] 843 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW[3] 1155 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[38] 878 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram27_[0] 815 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_0_1[9] 1206 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata[9] 828 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[8] 1012 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[39] 844 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i 933 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[2] 1089 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[1] 1213 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[39] 927 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[31] 991 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45[3] 777 195
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_RNO[6] 813 210
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[6] 1664 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[4] 869 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[9] 679 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveASIZE[0] 789 328
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack 814 199
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[131] 1169 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/d_sValid_0 881 333
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[13] 622 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_63_iv_0_tz 830 195
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[41] 1710 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].un6_validQualVec_RNITH5CJA 810 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0] 936 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d21_0_a2_RNI8207F 1175 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstOp_wrTranQueue1[0] 1187 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoRdAddr[1] 997 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/tx_in_progress_RNI5GBKF 1038 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un24_d_DERR_RLAST_a_4_c6 781 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[14] 1404 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI8IHMJ1[6] 820 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[30] 1866 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS[8] 751 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_11_0 868 375
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNO[1] 789 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[66] 756 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[99] 1128 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[22] 890 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[21] 716 156
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[29] 1422 295
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_14[0] 1301 259
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[5] 1189 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[11] 872 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[18] 933 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[127] 1180 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[72] 952 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[57] 800 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[16] 1061 330
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[59] 2047 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][28] 976 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[23] 699 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control[3] 883 190
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.number_bytes_r[3] 939 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[9] 960 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[31] 888 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/currState_ns_0_a4_1[1] 1190 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[19] 923 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/zero_hold_reg_data_0_a2_RNICQS535[2] 919 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_1 1943 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[14] 763 153
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[45] 937 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[58] 835 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][6] 803 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[66] 1741 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI2JQA5_0[2] 1901 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg_d_1_RNIADQ0K[3] 1175 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[20] 1096 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[0] 1029 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[27] 673 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/incr_pkt_cnt 879 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[17] 1111 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][11] 955 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_7 1962 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[28] 1038 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_wrCmdFifoEmpty_reg 1034 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/slave_wrdone_f1 1054 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[29] 762 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/int_slaveAREADY 805 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[69] 851 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[71] 1183 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/next_addr_1[2] 1131 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][3] 895 178
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1[5] 756 192
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count2[3] 571 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[26] 772 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[98] 1160 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[16] 1985 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/dscrptrData_DMAArbiter_u[10] 1182 333
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count2[2] 570 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][0] 863 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[49] 869 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptr_intStatusMuxReg_d_1_sqmuxa_1 1220 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][4] 909 199
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[1][8] 1125 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][24] 925 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[74] 839 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState_RNO[7] 800 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[22] 1144 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[21] 779 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[4] 963 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoSpace[0] 780 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[33] 931 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[59] 1177 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length_RNI3NP3L[6] 882 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe30_0_a2_0 778 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][6] 903 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoSpace[2] 1142 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[109] 1183 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[63] 926 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/rdptr[1] 895 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][4] 936 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[55] 1006 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[48] 926 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[4] 770 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/we_i_0 1076 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][17] 755 154
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_RNI3L7CN[0] 790 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[8] 969 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO[2] 792 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][5] 903 196
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[43] 1161 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len[4] 1132 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[41] 798 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/WrapLogLen_reg_RNIEEL2C[1] 1140 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_3_0_RNO 1132 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[52] 829 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_ctrlIFMuxCDC/ctrlRdData_sn_m1_0_a2 1100 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[0] 1168 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[31] 1097 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID[5] 915 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m1_0[4] 813 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[55] 953 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt[0] 1028 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN[2] 976 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_1_RNIF7L5U 927 372
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[61] 1585 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_63_iv_0_0_tz 894 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt[5] 957 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState[1] 1076 310
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[46] 931 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[1] 924 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[0] 823 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[1] 1780 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[63] 806 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2_i_m3[20] 960 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_extDscrptr_intStatusMuxReg_d_0_sqmuxa_1 1221 357
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_17[0] 754 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr[6] 1110 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[27] 1699 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/nextState_0[0] 945 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[74] 981 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[60] 1602 274
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[51] 1543 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][15] 930 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d_4[4] 1095 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[26] 713 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[5] 735 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[67] 830 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][19] 755 160
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[46] 1544 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][19] 928 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[71] 931 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[54] 828 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo_15_0_iv_0_44 918 354
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta[1] 606 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[34] 1790 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[12] 1084 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[11] 755 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[8] 1056 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[27] 848 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_full 906 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[69] 1916 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[17] 717 159
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[4] 832 301
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[62] 1795 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd[3] 1030 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[0].un1_openTransInc_RNIL2R8F 764 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[67] 1135 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[19] 1090 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[15] 1082 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_visual_len_latched_next_1_sqmuxa_1 1112 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SizeMax_reg[0] 1082 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[7] 786 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState[1] 1783 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_visual_CmdFifoWriteCtrl_next_1_sqmuxa_8 1075 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[70] 842 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/mask_addr_pre_1[2] 994 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/SLAVE_BREADY_0_a2_RNI951I6 1103 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[50] 1656 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[26] 1986 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[28] 1044 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/FifoNearlyFull_RNIF43V3 1109 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[128] 1163 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][22] 904 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty 1923 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[44] 967 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[7] 902 331
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[46] 1186 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[6] 775 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][31] 877 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/intDscrptrNum_intStatusMux_d_1_sqmuxa_0_a3 1175 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[3] 1166 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[51] 850 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c7_a0 906 375
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[7] 809 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[31] 942 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[18] 991 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2_i_m3[20] 858 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[55] 858 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrEnReg_fast 951 367
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[9] 961 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un34_invalid_rdaddrlto6 1057 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[2] 1724 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][20] 693 169
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNIV44IB[0] 592 183
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_tmp_1_sqmuxa_1 653 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_b 894 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[61] 752 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[41] 831 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][16] 938 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[75] 831 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[47] 866 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[18] 1970 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[61] 978 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[7] 963 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][26] 804 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[46] 805 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[36] 805 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt_plus_1[6] 1091 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans_lm_0[0] 1161 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[10] 710 180
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[29] 662 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO_0[3] 758 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/SLAVE_RREADY 849 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_0_a2_3_1[9] 1188 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[15] 852 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWSIZEReg[1] 940 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_0 796 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][5] 952 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans[5] 1159 313
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2] 1874 283
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[24] 945 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[5] 1158 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][15] 689 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[23] 1156 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][1] 795 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][21] 889 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[27] 1000 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control[3] 805 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[30] 1362 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc6 836 291
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2_1_2[3] 813 207
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[2] 772 202
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram24_[0] 789 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/sizeDiff_reg[1] 1058 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[14] 846 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/unaligned_fixed_burst_count[1] 925 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[5] 833 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[7] 1015 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[12] 970 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[14] 1035 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[30] 697 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[12] 704 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m2[2] 795 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0_RNO[5] 1107 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/un1_CH2_MSG_PRESENT_IRQ 835 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE 814 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0[2] 880 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[23] 977 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[3] 1719 271
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[13] 645 172
set_location FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/GPOUT_reg_0_sqmuxa_0_a2_2 754 219
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m4 1066 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][17] 676 172
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_6[0] 1323 259
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[11] 782 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[53] 961 307
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/iPSELS_0_a2[15] 749 219
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[54] 1567 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[24] 1693 286
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNIDOPKB_0[0] 855 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_cry_0_0_RNO 1055 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/unmaskHigherPriReq[2] 1022 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[38] 795 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[47] 820 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[7] 1048 355
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[13] 925 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un7_sizeCnt_comb_RNO[1] 1085 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[4] 807 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[50] 1162 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][4] 943 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[20] 1113 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full 895 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[26] 1093 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[50] 835 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0[1] 1212 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc5_a0_RNI1O4QH 1034 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][18] 639 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][8] 778 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un8_ctrlSelIntlto9_0_0 1112 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0_0[6] 1054 354
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta[4] 654 184
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15_rep[0]_GB_DEMOTE 1303 259
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[20] 1668 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/len_offset_0[4] 1100 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/un1_extDataValidReg_d_1_sqmuxa_1_i_0_o2_0_a2 1193 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[33] 1682 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[58] 943 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].matchThread86 798 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[15] 734 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][10] 761 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoSpace[8] 992 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_RNO[2] 795 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[14] 1076 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[44] 1055 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe24_0_a2_0 785 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[17] 1098 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[9] 1405 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[17] 804 361
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_ov_8_i_2 572 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[11] 1086 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat35 1781 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_ASIZE_out[0] 1095 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][17] 803 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[18] 1701 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 866 189
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[65] 1572 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_visual_CmdFifoWriteCtrl_next_1_sqmuxa_2_RNIUBU1C 1107 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[17] 1225 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[9] 1963 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[1] 1066 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN[4] 1161 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0] 934 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/un1_newDstAddrReg_d_0_sqmuxa_i_o2_RNIQ7RP4 1113 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[19] 1051 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un2_to_boundary_conv_1.SUM_0[2] 1098 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[59] 786 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/wrptr_3 890 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_RNIL70R7[5] 1169 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][26] 912 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn[1] 1114 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][11] 951 166
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[2] 795 217
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo[0] 856 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_1[19] 980 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[30] 1987 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_RNO[1] 879 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[69] 1346 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[1] 1417 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrFetchReg_d26_0_a2_0 1164 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[3] 917 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/currState[0] 1173 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[44] 830 355
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_0[4] 552 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat25 878 333
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 784 213
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[23] 885 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_RNO[4] 1038 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[5] 894 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[14] 776 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[2] 1080 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/next_addr_1[0] 1137 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[59] 876 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[67] 2050 274
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[1] 674 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[4] 1592 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/tx_in_progress_RNIBDD9I 1041 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_Hold_Reg_Ctrl/hold_data_valid 1054 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un3_master_ADDR_masked[2] 946 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[42] 834 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[56] 941 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un402_ctrlAddrDec_1_0_.m6 1111 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][23] 895 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[8] 1065 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 953 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[30] 1279 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9[4] 871 183
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_2[6] 760 192
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[65] 1904 267
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[61] 938 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[62] 849 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currStateAWr[0] 1133 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[8] 950 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/writeID[7] 921 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2_i_m3[21] 926 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_53_i 912 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_1 1933 270
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[5] 1849 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_5_0_RNO_0 1147 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[16] 1166 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoWrAddr[7] 1016 316
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[38] 964 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/wrptr[0] 888 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[7] 821 153
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[37] 1130 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[0] 805 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr[1] 1130 313
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE 820 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_Z[5] 885 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/nextState_0[0] 746 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[8] 1065 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[31] 1265 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[39] 1718 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_3_RNIOH9N6 1902 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[7] 1134 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][28] 797 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[43] 1563 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[7] 1078 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[65] 2050 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/sizeDiff[0] 902 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchThread9_3 776 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[85] 1124 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[6] 763 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_b 806 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[11] 963 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[16] 691 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45[2] 779 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_0 818 177
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10[2] 835 207
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][12] 765 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][26] 805 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 856 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_masked[22] 995 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control[4] 833 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr[5] 978 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[3] 789 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[72] 1179 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_1_0_a2[0] 1080 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[38] 829 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][12] 939 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][24] 788 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[4] 1002 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][28] 811 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][16] 770 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc8 1006 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchDataThread64_0 786 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[29] 1845 271
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[9] 921 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXMskReg[1] 1069 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[11] 1060 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[13] 753 165
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[35] 1664 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[42] 793 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_34_i_i_a2 858 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_15_i_o3_RNICN1JH 1013 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][5] 875 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[24] 1269 340
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[17] 1909 268
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[46] 1982 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[22] 830 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[30] 868 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[51] 823 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/extDscrptr_intExtDscrptrCache_4_2[2] 1201 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m3_1[2] 870 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][17] 741 151
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[13] 800 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[51] 780 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[73] 1106 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 798 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoWrAddr_7_1.N_33_i_i 822 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[0] 828 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/DWC_DownConv_Calc_Hold_Reg_Ctrl/pass_data 959 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[4] 1236 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][19] 962 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un7_sizeCnt_comb_RNO_0[0] 1089 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un16_invalid_rdaddr_7 1066 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length[2] 905 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[46] 2030 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe18_0_a2 780 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[26] 713 144
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_d[2] 981 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[72] 973 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[9] 1550 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][20] 890 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_rdDoneAck_DMARdTranCtrl_1_sqmuxa 1170 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[125] 1206 342
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[25] 651 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[61] 822 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C3/BLK_EN_inst 1186 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[68] 1119 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO 847 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_1_124_i_m3 800 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchDataThread64 768 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[26] 1133 354
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_0[4] 756 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[7] 912 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE 812 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_MSG_READ 824 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[72] 1734 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[6] 899 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[70] 1138 337
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_1_sqmuxa 826 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[27] 1124 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[18] 762 156
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[8] 1409 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[5] 862 193
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[19] 1174 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[21] 699 183
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.ren_sc_d1 911 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_MBX_WRITE 869 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[2] 903 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[6] 974 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg[0] 1177 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_19_i_a2_0 1012 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[9] 996 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[1] 839 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[38] 978 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WSTRB[5] 950 330
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[23] 762 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat95_fast 1920 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/un1_b_penable_1 857 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][31] 878 160
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[2] 756 208
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c3 812 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_4lto23 1011 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[4] 1164 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[23] 854 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[39] 1581 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt[3] 982 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63[3] 867 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3[1] 873 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrEn 1161 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv[8] 814 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m44 852 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[126] 1171 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAID[5] 784 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_fast_rep2 1133 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_RNIAR5NM_1[1] 1674 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[16] 1041 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_RNO[6] 993 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[6] 870 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[42] 1226 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[6] 933 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[26] 804 171
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[3] 775 211
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_posedge_reg_0_sqmuxa_0_a2 707 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[72] 798 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[69] 1139 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][25] 860 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[13] 1063 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[5] 809 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[32] 1384 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0_RNO[0] 1109 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/nextState_i_i[8] 1190 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[39] 954 324
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA_Z[3] 779 214
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/FPA/currState 1189 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg5_3_0_a2_0_1 792 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][27] 807 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_masked[3] 968 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][18] 869 157
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0_RNO 1023 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[2] 780 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][11] 800 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len[2] 904 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg_2[1] 1186 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[44] 832 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[31] 791 331
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_ov_8_i_a2_0_0 861 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc8 814 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[33] 831 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i 892 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[26] 1986 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/valid_data_reg_RNIIOPFI 1049 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][29] 796 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[2] 752 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_5lto23 1076 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current_RNIF4NF41[0] 894 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[11] 1179 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[4] 1982 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[72] 843 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[39] 1218 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo[2] 1048 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[89] 1176 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.d_fifoRdAddr[5] 994 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[40] 1370 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[1] 1063 316
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta39_1_0 593 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][17] 941 184
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[6] 919 331
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_RNO[4] 553 180
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4[1] 779 219
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[30] 657 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[8] 774 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3[4] 872 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[9] 863 160
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[70] 1753 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[47] 1951 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[44] 956 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_a3[8] 1200 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][15] 945 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[40] 1651 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[90] 1048 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[5] 745 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[14] 917 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1_RNIFP6AB 819 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[54] 1713 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_visual_CmdFifoWriteCtrl_current 1074 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[58] 1735 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_3_RNI1CCPF 1961 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[25] 984 318
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_comb_proc.fsmsta_nxt25 833 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ram_rdreq_cntr[4] 917 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[63] 1042 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[32] 1138 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][10] 825 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[0] 776 192
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[67] 793 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[42] 1819 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][7] 777 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc4 1995 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l0.read_data20 856 177
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[23] 650 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[42] 1225 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][2] 663 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[7] 769 153
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_write_proc.serdat5_1 745 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[4] 993 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_5 1039 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[28] 1124 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[4] 922 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][6] 911 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState_RNIF27LC_2[1] 1633 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0[1] 879 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we 1181 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[85] 1118 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[5] 1242 334
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[20] 708 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[44] 779 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[31] 928 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[4] 865 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[9] 867 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg[3] 1151 310
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[66] 1385 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[54] 1946 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[36] 920 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[10] 1073 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoRdAddr[3] 1119 316
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[20] 714 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/visual_SEND_DATA_SM_current[0] 864 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[15] 1046 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack_12 646 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[7] 821 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[18] 706 165
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[36] 865 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[33] 800 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[4] 1240 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[14] 750 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][18] 868 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][29] 626 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un7_sizeCnt_comb[3] 1090 300
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[32] 1220 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/fifo_nearly_full_RNO_0 1035 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[50] 1349 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[40] 1662 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b 901 190
set_location CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160 656 2
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_sm3_i_0_a2_i 819 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[38] 1721 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[19] 1154 375
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[6] 998 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][1] 822 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[62] 1939 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[23] 714 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[23] 923 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[2] 937 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/rdptr_RNO[1] 1113 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[70] 859 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[1].d_activeThreadMask51 791 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[17] 753 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[28] 768 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[23] 1029 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[49] 1712 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[7] 948 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1[6] 1111 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[26] 751 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/wrptr_RNO[0] 907 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/FifoNearlyFull 1068 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_clrReq_iv[1] 1201 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0_RNO 1935 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc3 802 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[21] 1356 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/incr_addr_i_0[0] 974 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrFetchReg_d25 1189 363
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync[0] 804 205
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[36] 890 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[35] 1139 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[16] 1083 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[27] 684 156
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[57] 1963 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[27] 630 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[48] 823 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[27] 871 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[4] 1018 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[26] 2004 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[0] 1009 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState[1] 928 322
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns[2] 754 225
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[76] 841 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m58_1_0 871 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C0/R_ADDR_1_inst 1253 334
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[12] 957 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_RNO[1] 903 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/int_slaveWREADY 1062 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoSpace[2] 1010 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[18] 1584 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[54] 954 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[23] 921 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[10] 1422 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[45] 1726 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/slaveSize_one_hot_hold[2] 964 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[23] 852 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[13] 1065 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[22] 946 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[8] 992 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState[0] 904 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[16] 813 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[24] 1027 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[26] 1143 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_o3_3_s_xx_mm 791 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/strtBitReg[2] 1173 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[21] 2012 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNICORP5[1] 818 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m2[4] 861 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[22] 752 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][31] 788 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45[4] 780 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[58] 918 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr[8] 995 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[23] 769 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_0_sqmuxa_0_a3_0_a3 898 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[17] 710 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_50_i_i_o2 996 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ALEN[4] 1029 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[0] 1177 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[12] 732 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[56] 953 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un37_tot_len_axb_9_RNO_2 828 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo[1] 1055 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[15] 1210 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[41] 1669 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[60] 843 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[2] 856 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un11_SizeMax_axbxc2 934 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb[6] 892 279
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIHDUTG[25] 825 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][25] 830 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_AID_reg[4] 1075 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNINQL5T2[3] 855 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[74] 857 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[4] 938 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[5] 1024 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[43] 935 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m36 898 321
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4[3] 821 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[45] 959 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/un1_currentAddrW92_0_a3_0_RNIKU8RB 1128 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[48] 849 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[21] 1634 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[37] 794 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[14] 822 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full 891 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[30] 997 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[3] 904 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0_RNO[2] 1119 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[2] 852 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[43] 817 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID 822 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/wrCmdFifore_1 1067 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc6 810 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[42] 768 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[66] 1750 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/d_currDataTransID_0[7] 845 306
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_bsd7_tmp_0_sqmuxa 810 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[64] 1957 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[62] 876 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg_d_fast[20] 1113 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[32] 1572 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[29] 998 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[7] 2022 276
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[0] 604 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][10] 688 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[23] 1106 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[18] 1670 277
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[13] 968 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[49] 955 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[58] 818 364
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_RNO[4] 654 183
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2_1_2_0[3] 812 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1[2] 788 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 2010 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[26] 908 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un20_d_DERR_RLAST_RNO 787 306
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay_5[1] 837 216
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[31] 888 367
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNIU34IB[0] 592 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[20] 1986 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_slave_accept_2_0 1031 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNO_0[3] 785 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk5[0].un1_accept_data 902 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ 816 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][23] 807 154
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[11] 923 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][26] 913 175
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[1] 773 211
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.un1_ARVALID_slvif 935 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_3 905 375
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[8] 803 150
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[25] 1142 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[44] 1124 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/writeID[5] 920 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][9] 777 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[69] 1123 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[46] 1797 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[6] 1923 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[14] 840 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][3] 856 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][3] 904 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[60] 827 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState[6] 1164 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].matchThread42_5 763 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[39] 1025 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[75] 1116 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[25] 1088 354
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_o3_RNIUBDEN[2] 591 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_a3_0_1[8] 1208 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[8] 773 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][16] 843 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/dataValid_rdTranQueue1 1179 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[12] 908 177
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIF9STG[16] 903 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[8] 892 373
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[50] 1187 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[4] 1004 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[20] 1809 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un3_fifoRdAddr_1.N_7_0_i 862 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAID[7] 785 340
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_7[2] 743 204
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[9] 643 175
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[1] 786 214
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][19] 758 142
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[19] 894 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/dataTransID[6] 919 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[22] 1148 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][15] 852 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[56] 775 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[0] 810 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[25] 833 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK 907 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState_RNIUMKLN_1[1] 1977 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[23] 975 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_3 761 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[22] 1054 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[70] 818 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[19] 806 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_5_0 777 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[38] 1252 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW[5] 1175 307
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/INVBLKY1[0] 898 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveABURST[0] 789 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[4] 1065 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[20] 903 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[43] 930 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[7] 1089 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[24] 858 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[28] 1127 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d_iv_i[2] 1087 363
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.un1_sersta50_1_0 656 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNI4DUJR[1] 895 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[27] 1784 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID[2] 918 295
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_1[2] 759 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[50] 909 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AVALID_RNIOLKI8 938 282
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[27] 652 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control[8] 842 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[17] 624 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo[4] 1081 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_ns_o2[8] 1116 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[21] 781 156
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta_2_4_0_.m15_1_0 852 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_69_m[0] 929 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0_1[0] 963 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][11] 943 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[13] 752 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchDataThread9_6 770 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoEmpty_RNIK1K0M 975 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/widthConvWrite_comb.un5_SLAVE_WLAST_next_2 1066 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[62] 812 339
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 1997 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_4_0_a2 789 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[47] 1249 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][1] 854 157
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_load_10_3[1] 910 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[58] 816 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][10] 925 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[37] 859 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[72] 756 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[55] 1537 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/mask_slvSize_RNITJAUC[1] 951 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState[0] 1397 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[22] 965 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[21] 811 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_1lto8_i_a2_3_0_1 1058 357
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0[0] 820 207
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_1_RNIK08QA 817 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt_lm_0[0] 957 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[28] 1263 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a2_i[6] 758 168
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_PCLK_count1_ov_0_sqmuxa_i 535 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_0_0_6 792 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d_0_a2[20] 1023 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][31] 677 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[67] 1544 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_19_i_a2_2 1010 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[0] 810 159
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[44] 1044 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][7] 779 157
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[53] 1181 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[76] 829 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[45] 1258 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[22] 1044 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/_decfrac1_a4_0 1066 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_1 833 195
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_1[1] 2012 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdRegrff_0_RNIGLPNA 1147 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[7] 1245 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[67] 1129 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[53] 875 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv[8] 792 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_Z[3] 1090 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][11] 686 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[47] 883 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[19] 698 153
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[1] 925 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[19] 962 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[101] 1168 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[48] 1694 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control[5] 880 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[18] 739 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[29] 938 330
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_9[0] 1311 259
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][19] 932 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[25] 738 340
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/m73 777 201
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_o3[3] 606 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[4] 938 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[37] 1004 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[59] 748 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[62] 835 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[11] 1249 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[25] 1921 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m3[61] 901 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[23] 1104 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[26] 1007 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrNumOfBytesInRd_u 1184 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdAddr_d_iv_0[1] 1136 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/un1_extDataValidReg_d_1_sqmuxa_1_i_0_o2_0 1165 360
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[63] 1328 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][5] 834 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[5] 1908 267
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count2[1] 567 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[32] 1385 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[30] 1026 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[69] 1331 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo[2] 893 343
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[13] 971 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][11] 821 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[2] 955 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[9] 765 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_1_RNICE9O5 819 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][2] 808 196
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_ldmx[3] 1566 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/fifo_empty_RNIQQ1T91 1037 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[18] 836 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[38] 1670 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[26] 964 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[20] 2006 268
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[53] 779 325
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_5_i_o2_RNI687FC1[2] 863 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoRdAddr[7] 1123 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AVALID_next_0_sqmuxa_0_a2 928 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][23] 894 166
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state[1] 758 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrite_f1 1139 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_fast[14] 951 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[2] 1237 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdNumOfBytesReg[0] 946 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][19] 974 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[71] 2046 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len[8] 1135 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[46] 797 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[66] 1960 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[10] 1182 346
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[28] 637 184
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_ack_3_sqmuxa 808 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[2] 902 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[40] 1709 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[7] 931 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m2[0] 825 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[19] 981 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk5[3].zero_hold_reg_data70_0_0 901 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[29] 1175 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[19] 703 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][21] 888 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[49] 788 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[5] 1103 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[22] 1121 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState[0] 782 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[15] 1213 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[9] 1738 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_7[1] 867 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[28] 766 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_RNINRIHF5[4] 1154 306
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/pedetect 823 199
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[36] 824 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[66] 2035 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg_d_iv[9] 1115 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[0] 1081 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][10] 738 145
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[4] 944 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP 904 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length_RNINAP3L[0] 893 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[44] 967 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_14[2] 929 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[3] 983 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[4] 1082 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/un1_b_penable_1 790 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState_RNI7JU2E_0[1] 1796 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][14] 687 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[15] 654 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[58] 941 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[11] 1086 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[11] 930 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0_1_0[21] 1047 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[4] 814 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[24] 811 361
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/PSELi_0_a2[0] 748 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[63] 791 312
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[18] 1196 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[7] 1238 336
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNISIJ9N[0] 838 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.d_fifoRdAddr[2] 1005 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_RNIQRU04[6] 1122 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rd_number_bytes_r[1] 905 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/extDataValidReg 1175 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AVALID 1103 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc5_0_0_RNI8G6E22 1033 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat_Z[5] 859 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState[3] 1100 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID 825 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][20] 918 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1[3] 787 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][24] 924 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[16] 854 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[4] 1077 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[16] 1239 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[2] 808 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[18] 851 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[7] 1995 282
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta46_1_0 843 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[30] 813 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata[4] 864 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[3] 1060 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][16] 805 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un7_sizeCnt_comb[4] 1084 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_eq_0_4 946 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[0] 1002 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[1] 1123 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[27] 1728 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][1] 794 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[34] 983 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchDataThread64_2 779 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/mask_mstSize_Z[5] 948 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_wrByteCnt_cry_23_RNISNUGI 991 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[94] 1153 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[27] 931 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/addr_out[2] 888 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[10] 707 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][0] 928 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[24] 1926 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 1069 312
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i 854 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat135 1092 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[23] 1117 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[22] 1046 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/rxCount[3] 772 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[15] 1054 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[11] 678 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[7] 795 150
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_1_0 899 297
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[32] 885 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[35] 843 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[28] 1118 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][0] 828 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[29] 1542 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[15] 1059 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[4] 1612 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched_RNO[8] 908 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[7] 795 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[31] 770 168
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[40] 2027 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][19] 813 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[35] 1008 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/rdptr[1] 892 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_1_RNIBCOJO 1038 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[31] 952 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c4 1948 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoEmpty 1137 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m2[4] 803 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_2[0] 1108 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/dataValid_rdTranQueue0 1178 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][10] 871 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[31] 924 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[3] 1060 331
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.un1_sersta50_1_a5_0 842 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[5] 1062 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[12] 1060 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_ASIZE_reg[0] 1118 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[25] 1138 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[51] 1009 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_RNI4SSN7[4] 1083 348
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/framing_error 746 229
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[4] 1139 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_10 1022 291
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_1_sqmuxa 578 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][19] 958 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AVALID 907 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[47] 1684 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[14] 1013 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[45] 1248 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/_decfrac1_a1_1_0 1047 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[13] 1081 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd[5] 1029 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[63] 920 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_4lto23_5 1019 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[30] 1360 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[35] 871 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache0ByteCnt49 950 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[31] 817 165
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[69] 1916 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un14_offset_0[2] 891 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[20] 1651 277
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_framesync29_1 587 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[31] 1914 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[37] 2008 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un37_tot_len_axb_10_1 871 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK 910 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[4] 1592 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_7[19] 1121 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[38] 868 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[7] 684 151
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[1] 758 211
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[2] 1216 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO 846 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/wrptr[1] 911 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr[6] 1027 310
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[30] 1616 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[1] 826 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_a2[0] 1190 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[21] 926 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[34] 1238 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[39] 1840 268
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[21] 1610 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[21] 884 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_6_48_i_m3 860 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][19] 972 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[22] 1616 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[3] 1242 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoOneAvail34_2_i_a2_4 1150 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoRdAddr[3] 862 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_s[2] 1050 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[131] 1170 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[3] 912 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[1] 814 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][10] 879 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[22] 1111 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][31] 692 145
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_5 851 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[18] 998 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][16] 684 148
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[65] 1332 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[12] 1093 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_m2[0] 845 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[35] 2007 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[28] 1109 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][18] 867 157
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[45] 892 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SizeMax_reg[0] 935 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[19] 755 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][0] 778 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_ctrl_f1_RNIH141P 958 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[6] 1957 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][15] 742 142
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[54] 822 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][18] 912 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[63] 998 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[10] 944 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[18] 1008 367
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel_RNO[1] 768 225
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[53] 925 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDataValidNSetAck_RNI6PO482 1195 369
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[13] 935 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[61] 842 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_1[19] 1106 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][9] 789 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[10] 1224 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][2] 865 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrNumOfBytesReg_d_1_sqmuxa_i_o2_0_o2 975 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_3_2_1 821 189
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_5[7] 761 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/_l2.reqStore23 1166 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[34] 1129 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[1] 1192 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/dataTransID[3] 874 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[30] 1083 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE 820 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[64] 921 310
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_14[7] 1777 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[69] 780 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO[6] 759 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AADDR_next_1[10] 970 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[23] 1072 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeMax_extend_reg[1] 941 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoWrAddr_n1 772 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/un2_ctrlRdData 1110 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[40] 997 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[29] 938 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[77] 1063 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][27] 804 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_12 783 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/hold_data_valid_RNIED8MO 920 282
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[3] 551 184
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[6] 673 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[69] 1915 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[38] 1146 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[18] 919 304
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[18] 716 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[46] 1396 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a2[13] 833 153
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc5 842 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[52] 838 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[10] 851 166
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/PSELSBUS_i_0_o2_RNIAGUF3_0[0] 745 219
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[10] 665 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc7 834 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[21] 1234 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[26] 1195 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][25] 954 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[15] 922 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[21] 1234 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_0_2[9] 1197 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_RNO_0[4] 931 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[120] 1194 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[4] 1236 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[24] 939 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[19] 756 144
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[47] 1740 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/SLAVE_WLAST_RNO 867 348
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.un1_sersta50_1_0 839 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len[9] 1133 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][16] 938 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/lastTx_reg 1055 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/SLAVE_AVALID 908 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[20] 969 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/sizeCnt_reg[0] 1118 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[8] 909 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState_RNIUMKLN[1] 1948 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[20] 711 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[4] 863 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[56] 1601 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[27] 857 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXClrReg[3] 1068 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][0] 842 196
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[0] 864 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_RNI5O2VC_2[1] 2025 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][6] 887 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/rdptr[2] 1108 301
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[18] 648 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[58] 997 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][20] 902 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[47] 1582 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16[1] 1037 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID_RNO[0] 917 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[21] 987 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_4_0_RNO_0 1146 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_2_sqmuxa 803 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[31] 748 174
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_0_1[6] 827 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[21] 808 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrAddrReg[4] 1001 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[4] 1001 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_2_RNIPB0BP1 783 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[16] 1161 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[2] 1184 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[29] 1052 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrRdEn[2] 1121 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[22] 741 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[9] 1861 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO 783 195
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[57] 1897 268
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta46_1_RNO_2 841 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_16_1_RNO[0] 1060 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[46] 1176 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNIIEFUK[1] 894 336
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[6] 786 208
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[47] 841 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/rdptr_RNIKMQMA[1] 926 360
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[15] 624 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[65] 1658 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[10] 826 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[17] 1370 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[12] 924 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_16[6] 752 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[38] 941 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr[5] 980 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 958 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[71] 1183 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[2] 1088 364
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[5] 1912 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[22] 733 141
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[2] 1126 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[22] 750 160
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_10[0] 1310 259
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[51] 1597 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[11] 936 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[15] 744 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd[0] 1008 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[74] 756 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[11] 1981 289
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[23] 1417 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[11] 1333 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[59] 1742 271
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[5] 900 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[11] 759 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/DWC_DownConv_Calc_Hold_Reg_Ctrl/hold_data_valid 934 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_extFetchReg_d_0_sqmuxa_2 1214 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_dataloc[2] 1057 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[36] 1422 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_1_1_a2_0[3] 1056 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_0[10] 965 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[133] 1178 342
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_cnst_0_0[1] 584 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[44] 744 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/IRQ 810 192
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_5[0] 886 345
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4[3] 778 219
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[7] 1960 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[9] 738 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24 805 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[22] 744 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNO[2] 782 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[28] 818 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_6[3] 1031 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][29] 905 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[35] 1719 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[62] 828 340
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[27] 1912 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata[6] 802 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_5_0_RNO 1145 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_1_0 1940 270
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_enable_reg1_1_sqmuxa_0_a2_0_1 737 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[29] 774 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[41] 1656 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd[4] 1031 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_2230_i 854 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d[3] 1055 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/length[5] 1145 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][0] 782 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[20] 1159 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][24] 909 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[4] 1096 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][16] 863 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_6_RNIFS4RC[3] 875 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoWrAddr_RNO[0] 769 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[60] 1789 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[58] 1794 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[73] 854 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out_9_u[32] 917 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoEmpty43_i_0 995 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 1950 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv[1] 838 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[1] 788 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[107] 1198 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[2] 881 193
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[13] 1114 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[73] 801 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[26] 772 165
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[70] 1323 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_fast[1] 1003 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 757 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_1[2] 833 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[110] 1209 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[10] 1105 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[9] 1016 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][18] 758 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNO_0[3] 775 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[31] 915 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[17] 985 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd[2] 1021 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0[6] 1126 291
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[5] 665 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[45] 833 351
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[31] 853 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[4] 1020 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[68] 1701 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN[4] 1133 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/configRegByte2Reg[4] 1186 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[20] 631 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_SEL_Z[0] 864 142
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[45] 1560 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[11] 952 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][21] 698 139
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[15] 1106 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m75 855 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/fixed_burst_reg 922 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/zero_hold_reg_data_0_a2[1] 915 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[71] 1340 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[4] 987 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[111] 1168 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[4] 1269 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[30] 1617 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[34] 864 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[36] 1004 301
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[41] 1396 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[7] 1930 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[59] 1752 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_intDscrptrNum_intStatusMuxReg_d_0_sqmuxa 1223 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram15_[0] 799 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[10] 951 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[47] 828 345
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[3] 612 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/un1_a_penable_1_0_a3 844 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_len_latched_next_2_sqmuxa 1096 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_o2[3] 1009 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc5_0_0 1022 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[8] 769 156
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[27] 763 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[25] 1266 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[3] 1247 340
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[11] 1411 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m5_0_0_tz 883 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[31] 1123 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][6] 677 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SizeMax_reg[2] 1091 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_3_0_RNO_1 1131 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_RNO[7] 1080 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[29] 774 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[25] 1128 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][7] 934 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[17] 910 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/fifoFull_1 1137 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[42] 875 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_ASIZE_reg[1] 1126 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[19] 771 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0[17] 793 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR[2] 1138 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ_RNO 826 174
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_1 771 219
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[21] 1543 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[68] 1577 283
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2_0[2] 545 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m2_0_2_2 857 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_AID_reg[3] 1084 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdErrorAck_DMARdTranCtrl_iv 1193 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][2] 901 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[13] 950 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_fifo_nearly_empty[0] 868 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_dataloc_reg[1] 1062 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][13] 658 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0_[3] 1131 373
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[14] 674 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[2] 1118 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[3] 837 364
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_a4[6] 808 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[1] 788 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[13] 1021 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[0] 914 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[67] 1320 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[3] 942 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[21] 1048 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/reqCnt23 1206 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[0] 787 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr24 962 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[18] 1093 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AADDR[5] 978 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[25] 818 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[48] 848 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[61] 753 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[22] 810 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[67] 793 324
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_o4_0[4] 542 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ_RNO 922 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[13] 786 156
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[40] 1938 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16[3] 1034 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_masked[18] 995 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/out_high_psel 732 189
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIRR2UG[46] 882 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[42] 817 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_RNO[2] 1032 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR[9] 1142 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18[0] 877 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un8_ctrlSelInt_i 1109 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[19] 824 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 1926 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[68] 828 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[43] 833 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][19] 926 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[11] 907 331
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.N_432_i_1 548 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[60] 746 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[54] 1128 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[3] 1123 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[19] 1099 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readLen[6] 783 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO[3] 800 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg[6] 1066 364
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[19] 1386 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[19] 1107 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_cnt_match_next_2 1065 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO_0 865 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr[5] 1104 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv[5] 1120 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[67] 843 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[64] 1428 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[64] 768 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[30] 1162 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[15] 705 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[31] 1117 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[71] 806 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[2] 1088 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][17] 865 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[57] 933 331
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[17] 677 175
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[5] 850 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[30] 913 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoEmpty43_i_0 1134 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo[0] 1069 313
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO 853 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[57] 884 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[16] 854 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[56] 947 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/chain 1184 354
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_1[6] 807 213
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[1] 859 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[25] 1696 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a3_RNO_2[39] 966 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/d_masterLAST_0_sqmuxa_0_a2 778 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[12] 655 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[4] 841 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_1 872 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[51] 782 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_9lto7 1085 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[22] 1023 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_8 988 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState[0] 1619 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un170_visual_len_latched_next 923 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control[9] 795 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_shifted_RNIUVV6P[1] 892 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[28] 1051 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[44] 1574 297
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2_2_0[3] 845 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[7] 1069 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[58] 1185 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_1 831 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][5] 851 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO_0[3] 803 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_7 796 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[51] 1137 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[2] 1229 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_4[3] 746 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[24] 1614 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXClrReg_3[1] 1068 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/un298_ldDscrptrNum_i_a2[0] 1142 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][22] 805 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[7] 1088 346
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_0[1] 832 201
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta[3] 657 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[4] 987 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[73] 761 310
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[28] 632 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[20] 863 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr_15_axbxc3 1134 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][28] 787 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[0] 883 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[66] 1154 328
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[31] 709 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c7_a0 1145 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram9_[0] 794 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0_RNO 1875 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg45 1182 324
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[6] 783 217
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[17] 1420 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0_RNO 1934 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/currState_ns_0[1] 794 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[2] 1215 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[31] 1252 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][4] 808 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][18] 707 151
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[64] 924 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdAddr_d_iv_0[0] 1131 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr[4] 986 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_9[0] 1050 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_RNIQCHI3_0[9] 1219 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][7] 931 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[21] 1118 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[6] 1097 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[19] 812 355
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4_1 722 377
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[32] 1583 298
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2] 761 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/SameMstSlvSize_pre 911 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[29] 873 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[38] 793 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][3] 821 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3] 1947 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_en_data 958 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[19] 937 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP 813 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[42] 972 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1 874 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[3] 1222 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][5] 936 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[41] 902 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS[2] 738 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][2] 907 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[74] 851 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[53] 802 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData[25] 1112 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[1] 942 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[17] 1153 375
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[30] 977 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[7] 962 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchThread75_0 818 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m57 1065 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[37] 1710 270
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_shift.rx_shift_11_fast[8] 781 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[27] 837 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[54] 954 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[61] 856 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[27] 1800 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstBurstTypeReg[0] 1049 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[14] 1245 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[55] 948 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/openTransDec[0] 861 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[17] 1056 334
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_fsmmod_2_0 831 210
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[2] 556 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[3] 1085 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[21] 838 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[35] 1029 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO 906 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[7] 1238 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[117] 1179 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/nextState_1_sqmuxa_1 1198 369
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[2] 902 295
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_a3_1_1[0] 605 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[48] 1932 268
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10[1] 585 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[42] 1675 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[79] 1141 342
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[30] 880 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[59] 860 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[26] 844 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[25] 1090 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][5] 661 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO 845 189
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[7] 874 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/extFetchValid_AXI4INITIATORCtrl_2_0_0 992 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 893 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un9_SameMstSlvSize_a_4_cry_6_0_RNIVMCFT 1066 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[4] 1071 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_o2_1[3] 1010 369
set_location MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS 737 377
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO 878 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/currState_ns_o3[2] 1175 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/nextState_0_0_0[0] 902 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][17] 839 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[37] 1953 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[19] 1812 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/rdptr_RNINJEQ5[1] 924 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_MSG_READ_RNO 818 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len_1_axb_0_1_0 899 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[13] 898 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[29] 792 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un4_invalid_wraddr_0 1108 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_0_sqmuxa_1_0_a3_0_a3 784 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][25] 765 151
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta[2] 835 208
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[2] 866 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[44] 774 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[3] 788 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[51] 829 354
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.PWM_int13 611 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd_RNIHVL1D[1] 1023 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_8 1021 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un6_SLAVE_ALEN_P1_axbxc6 1001 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0 909 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].activeThreadMask[3] 782 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][12] 887 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un3_master_ADDR_masked[0] 962 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[12] 775 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24 826 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_MSG_READ_RNO 886 177
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[5] 759 229
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[34] 877 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[18] 710 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[29] 1165 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][8] 926 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[20] 1001 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_34_i_i_a2 2000 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[64] 1431 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_9_0_RNO 988 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][13] 902 199
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[44] 1861 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[34] 776 324
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[3] 787 217
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[8] 960 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][11] 960 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[58] 1321 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[30] 1081 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[0] 1950 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE 895 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[3] 834 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoWrAddr[0] 1009 316
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc_4[6] 918 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[35] 923 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][20] 786 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[70] 1566 285
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr_RNI5PVQH[3] 857 300
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[11] 930 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[14] 710 156
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[5] 1199 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][10] 790 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[31] 1123 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[49] 749 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[17] 780 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[27] 1248 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoSpace[0] 984 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[19] 853 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[17] 798 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[14] 740 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.d_fifoRdAddr[6] 1006 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][19] 806 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m1_0[1] 843 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/wrptr_RNO[1] 911 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd_RNIMS1KL[3] 1029 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[6] 1173 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE 912 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[20] 1098 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[11] 779 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_0_sqmuxa_0_a3_0_a3 876 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[48] 1764 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[12] 811 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[31] 1675 271
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_ov_8_i_a2_0_0_RNICEG2Q1 568 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_2_sqmuxa_i_x2 1963 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[10] 667 156
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[33] 1640 276
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_19[1] 533 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0_a1[3] 1107 291
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_pready_i_a2_0_RNIV29PJ 749 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][9] 865 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[59] 1649 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[5] 1073 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][12] 884 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[19] 767 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[3] 830 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][14] 686 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[11] 951 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/N_2307_i_i 798 192
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/int_slaveAREADY 1957 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[19] 1154 376
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[57] 1837 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[13] 970 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_UpConv_Hold_Reg_Ctrl/hold_data_valid 904 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[122] 1154 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[49] 750 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/pass_data 773 339
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_6[0] 755 244
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[21] 908 304
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rlast_mc 884 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/asize_mst[1] 893 352
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_0[2] 604 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR[0] 1128 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control[5] 830 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][7] 788 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[18] 847 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[69] 957 331
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[41] 1577 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][11] 798 148
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[8] 862 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK 901 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[59] 942 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[22] 2009 271
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 1179 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_len_latched_1[1] 1119 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[1] 1231 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][3] 797 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[7] 798 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[11] 1179 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[38] 904 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 851 369
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta[0] 829 199
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[44] 835 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_shifted_RNIJEVDA[0] 899 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[33] 1026 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/visual_SEND_DATA_SM_next_3_sqmuxa 871 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[27] 745 153
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[16] 1080 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/we_RNIU4GM7 1046 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][5] 857 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/wrAddr_RNO[0] 1077 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WVALID_RNI1NEQV1 1047 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/un1_b_penable_1 819 192
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[30] 654 177
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_2[13] 751 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[54] 1178 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 2007 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[33] 929 334
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_2[12] 749 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveABURST[1] 816 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[17] 844 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0_RNO 833 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[37] 810 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoFull 1134 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[0] 1071 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/intOnProcess_wrTranQueue0 1180 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrCache1Sel_d_1_sqmuxa 1186 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][20] 832 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][15] 929 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][1] 916 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m5_0_1_0 882 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[26] 821 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[45] 828 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/BREADYReg 985 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO[8] 1145 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[18] 1235 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO_0[2] 887 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[7] 999 322
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[19] 685 178
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[5] 882 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][17] 928 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[34] 1646 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[72] 834 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_WREADY_2_3_0 906 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[27] 1070 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][11] 961 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv_RNO[24] 798 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[37] 857 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/un1_A_CTRL_WRITE30_1 891 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/un7_threadAvail 775 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNI2KAE8_0[3] 1080 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/un1_b_penable_0_a2_i_o2 856 195
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[1] 2023 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l0.read_data20 781 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[54] 991 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][23] 931 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[4] 874 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[17] 1229 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[9] 951 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[47] 1161 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[18] 787 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[35] 1679 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[3] 808 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/wrptr_RNIU02SB[3] 1099 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[34] 1593 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[69] 2043 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoRdAddr_0_sqmuxa_i[0] 994 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0_0[4] 1145 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[22] 964 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[14] 967 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel 1197 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg_5_0[3] 1176 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[127] 1186 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[20] 1786 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchThread64_2 774 321
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_o2_RNI8I5MQ[3] 551 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[22] 956 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a2[40] 977 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/enCtrl2_0_a3_0 1136 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ram_rdreq_cntr_RNIDUQ5J[5] 975 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[16] 1255 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAID[4] 790 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[53] 1181 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][19] 800 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData_1[0] 1079 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[30] 696 156
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[1] 1553 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[2] 926 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[59] 1741 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[18] 870 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[21] 748 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrRdEn[1] 1138 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[28] 1584 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[59] 1645 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[40] 960 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[41] 1144 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[53] 1686 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sieCntCtrl.sizeCnt29_NE_0 1028 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full 1181 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[44] 798 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[0] 1214 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[26] 1262 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[3] 660 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[13] 810 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[22] 832 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][22] 844 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[24] 1105 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/fixed_flag_0 889 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[26] 1262 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[34] 1084 358
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0_RNO 1874 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[19] 1200 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[45] 1542 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[1][4] 1133 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[53] 1137 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_3[3] 869 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID[4] 767 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState[1] 967 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/sizeCnt_reg[2] 1123 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[6] 942 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_dataloc[0] 1067 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[25] 1003 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_ctrl_f1_RNIOQAPE1 965 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_out[0] 908 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[30] 982 349
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/m76 760 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[6] 1232 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[0] 994 340
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[39] 1720 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[1] 1172 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_length_1_axbxc2 976 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][14] 740 142
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_RNIPMH7B[1] 1652 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[20] 1416 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[49] 943 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0[3] 1052 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[28] 1059 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[6] 1050 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[36] 1846 271
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[65] 1838 276
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[62] 1651 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_MSG_READ_RNO 884 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[24] 821 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[23] 860 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[63] 1328 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[1] 780 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.SLAVE_WREADY_pmux_u 919 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[1] 1060 334
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[3] 783 214
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/busfree 581 184
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[27] 663 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/un1_CH1_MSG_PRESENT_IRQ 814 192
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[55] 749 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[47] 874 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[69] 949 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[16] 785 331
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/fifoRd 1915 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_6_0_RNO_1 1144 300
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rd_number_bytes_r[3] 905 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[8] 1085 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[23] 762 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1_lm_0[5] 991 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[29] 805 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[40] 1865 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[33] 1682 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0_[4] 1120 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_d_i_0_m4[2] 1239 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[20] 852 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[6] 806 294
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10_1_0 604 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_1lto1 1022 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0_0[1] 1001 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[6] 942 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg_d[9] 1118 369
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[0] 660 184
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAI_ff_reg[0] 580 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/pready_1_sqmuxa_0_a3 840 192
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[3] 1956 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[19] 1107 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc6 849 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[29] 889 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_7_RNI7VA76 1914 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[2] 927 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_1_sqmuxa_6 1167 372
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[20] 656 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[7] 1058 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[31] 773 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_3_sqmuxa_0_a3_0_a3 879 183
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_RNO 813 198
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[48] 955 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[32] 1660 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i_a2_3 797 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2_i_m2[54] 948 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[21] 949 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/int_slaveAWREADY_0_a2_0_a3_RNI11J73 1139 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_i_a3_0_0[25] 1004 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[57] 1397 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[6] 1244 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/un1_b_penable_1 704 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[26] 1142 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[75] 850 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[35] 918 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l0.read_data20 795 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][27] 779 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_3_84_i_m3 875 366
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_0[7] 759 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[70] 795 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[9] 795 313
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[5] 794 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_5_RNI1P5SA 1047 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i 895 372
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[44] 1878 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[35] 744 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[6] 1185 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[10] 1090 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[15] 1063 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[57] 1000 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/fifo_full_ldmx 957 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/reqCnt_RNILMM75[0] 1203 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[11] 1248 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][10] 981 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][32] 877 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[30] 1082 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[1] 914 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][11] 782 166
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_5_i_0 856 198
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[8] 932 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd[2] 1033 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[27] 1014 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m42 867 321
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[0] 771 235
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[4] 1868 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[27] 2008 271
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[20] 666 177
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIQR3UG[49] 847 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][7] 930 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_VALID 880 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/un1_no_req_masked 906 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd_RNI3RBI8[2] 1026 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[38] 883 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_RNIAN0MM_0[1] 791 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[18] 1226 327
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[7] 790 211
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_MSG_READ_RNI77BKV 868 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/un1_b_penable 856 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][17] 798 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_22_i_m3_1[2] 1199 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[15] 690 156
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[70] 1322 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[8] 844 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID 897 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[15] 1334 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/un1_strtAddr_1_sqmuxa_2_i 1206 354
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_ack_1_sqmuxa_i_0 815 201
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[72] 834 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][4] 946 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS_raw_11_0_a2_1[0] 743 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_5_sqmuxa_i_0_0 873 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_m5s2 1071 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][2] 908 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][31] 819 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[58] 1584 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr[2] 847 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[16] 1083 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[70] 2046 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_ABURST_reg[0] 1127 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoWrAddr[0] 821 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[74] 771 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_0_a2 780 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[4] 1172 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[58] 1133 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[29] 1541 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[11] 1103 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[18] 763 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][28] 809 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/currState[0] 796 304
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[5] 1590 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0_1[3] 1106 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[22] 794 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNIVRK0B5[17] 962 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[35] 913 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[14] 1112 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[16] 1625 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[0] 877 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[1] 874 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[20] 1227 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[9] 1110 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoOneAvail34_2_i_a2 988 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState[0] 1204 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[28] 766 367
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_6[6] 785 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[14] 1011 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][22] 753 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoSpace[4] 880 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[30] 814 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc7 989 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[26] 818 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_6_0_RNO 1000 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID 827 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][13] 903 199
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_pready_i_a2_0 747 207
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[72] 1847 274
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[61] 846 315
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r_0[10] 908 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[44] 880 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[38] 1669 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[12] 877 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_currState_4_i_a2_RNI5HSN8 1233 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[23] 713 168
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[33] 1811 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/to_boundary_conv_12 1122 291
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[30] 1633 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[107] 1193 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[101] 1164 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[47] 1254 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[12] 792 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[9] 1106 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[30] 1362 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[52] 1014 328
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.sercon21 785 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][22] 706 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control[0] 847 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[12] 930 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNI1L6085_1[0] 985 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[20] 1158 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[44] 1719 274
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[35] 1713 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrAddr[1] 1158 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState_ns_o3[4] 1096 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][17] 869 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[17] 714 159
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[15] 748 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/we_i_0 1051 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control[6] 801 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[17] 892 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[9] 826 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrAddr[0] 1123 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/strtOpReg[1] 1140 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][4] 854 151
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[28] 822 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[20] 817 159
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_1_0[0] 1200 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_RNO[24] 1058 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[43] 1141 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[6] 1084 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[19] 996 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[4] 1063 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/rdptr_RNO[3] 1087 306
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIPP2UG[45] 853 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[56] 982 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrReq_d10_i_0 1116 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[21] 2012 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/SLAVE_READY 1961 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[49] 832 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][30] 749 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un3_fifoRdAddr_1.N_1915_i 860 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[9] 1187 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched[2] 1137 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un6_wrap_mask_shift_1.CO2 964 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/currState[1] 1188 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[1] 1122 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[5] 833 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[34] 1089 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[25] 954 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[7] 1048 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[24] 1392 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[50] 922 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[69] 1740 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS[4] 736 186
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta[2] 605 187
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4[0] 770 219
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[13] 898 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[18] 1224 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][22] 917 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[28] 973 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[3] 878 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/fixed_burst_pre 1068 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/responseCombi[1] 1098 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[0] 1221 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[0] 1142 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[31] 847 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[32] 832 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/DERR_WREADY 923 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[12] 858 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[16] 1166 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[30] 876 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_axb_2 1073 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/len_offset_pre_RNO[0] 1056 369
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_a4_1_1[0] 818 213
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readLen[1] 790 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][9] 699 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[94] 1150 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[40] 800 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/rdptr[3] 900 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_ns_0[1] 1690 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoSpace[7] 1039 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/MASTER_WREADY 887 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc5 813 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][15] 935 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[27] 1783 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[55] 1837 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_nearly_full_RNO 916 354
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk1.RXRDY_RNO 770 216
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[12] 1195 343
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[54] 931 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[13] 898 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[20] 672 159
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_9[3] 1068 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[70] 940 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[22] 1091 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[94] 1153 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_RNO_0[0] 882 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[7] 769 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[34] 866 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[4] 2035 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_7_1 782 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[15] 970 297
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg[2] 546 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][6] 788 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][25] 707 142
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[0][6] 1116 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[7] 1238 340
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[11] 666 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt_eq_0 1087 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[6] 1062 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][21] 842 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[49] 961 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[36] 1579 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[52] 869 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_6_48_i_m3 895 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/currState[0] 1170 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_6_sqmuxa_RNIFRFFK2 1205 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[62] 945 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[26] 1039 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[12] 1087 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[31] 1256 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[70] 817 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata[2] 828 190
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[23] 1114 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[29] 847 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[40] 1133 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_1[3] 940 285
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[14] 740 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[54] 799 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_out[1] 1059 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[53] 791 340
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc5 841 297
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[50] 917 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0_RNO 987 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_extDscrptr_intStatusMuxReg_d_0_sqmuxa_2_i_o3 1209 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[9] 744 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/len_offset_reg[0] 1065 370
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[41] 920 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[3] 666 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[33] 834 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[51] 858 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].matchThread42_0 768 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat115 1183 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[59] 747 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState_RNIUMKLN_2[1] 1949 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[60] 2044 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m8_m5_0_a2_3 1012 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_rep1_rep2 1142 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_i_m3[0] 999 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a3_RNO_1[39] 976 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_0_sqmuxa_1_0_a3_0_a3 831 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][6] 775 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c3 1144 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[0] 933 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe10_0_a2 785 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/we_RNIEDN68 900 336
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[24] 684 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[11] 774 156
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty 937 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[49] 831 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][13] 831 151
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[46] 1866 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState_ns_0[1] 1791 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_0_1[1] 1220 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[23] 1735 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_9_1 1060 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[11] 890 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[62] 1590 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un7_FIXED_MASTER_RDATA_next_0_a2_i_o3_a1[0] 953 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[27] 1149 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram2_[0] 776 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][12] 924 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[58] 882 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[12] 637 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/priorityMask[2] 908 322
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[4] 664 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[58] 1589 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][0] 929 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_sqmuxa_1_0_a2_1 923 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0[7] 883 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/reqCnt_RNI1TOVL6[1] 1204 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[70] 834 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[75] 766 346
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[29] 633 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][17] 842 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[10] 1914 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/slaveLen_M1_Z[3] 1070 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[10] 881 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[69] 781 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_0_a2_6 790 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[57] 824 348
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[0] 754 229
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[50] 787 331
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[42] 2037 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[22] 914 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][19] 886 154
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[54] 1841 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_fast_fast 1157 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[53] 819 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[20] 1062 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un1_fifoEmpty66_i_a3_0_5_0 1043 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[8] 1219 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][28] 742 139
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/int_slaveAWREADY_0_a2_0_a3 1137 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[25] 872 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/un1_a_penable_1 843 186
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[3] 807 208
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.d_fifoRdAddr[5] 1051 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[28] 818 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][27] 868 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_MBX_WRITE 872 190
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIRP0UG[38] 930 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARBURST_RNIB1P1N[1] 1042 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/ASIZE_reg[1] 1116 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[21] 1173 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[0] 841 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_axb_11_1 1083 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata[7] 788 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[13] 2034 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/valid_data_0_sqmuxa_RNIUTAH21 1053 315
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAI_ff_reg_RNO[2] 809 198
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_a4_0_4_0[3] 811 210
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/wrptr[1] 894 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn_d_iv[2] 1126 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[20] 1112 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoSpace_0_sqmuxa_i_o3_0_0 790 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO_0[2] 1022 369
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[49] 1711 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[17] 1369 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[20] 2011 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_Z[5] 804 346
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_Z[0] 774 208
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[61] 900 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[25] 847 310
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[12] 674 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[57] 1901 268
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[4] 808 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0_[7] 1116 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_i_a2_d_0_1[57] 998 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_i_m2_i_m2[2] 1000 351
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[27] 705 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][24] 930 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][10] 924 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][5] 806 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0_0[48] 965 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][13] 802 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ABURST_out[0] 1006 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[1] 1098 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[115] 1166 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[42] 835 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[45] 920 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_RNO[9] 828 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[41] 953 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState_ns_0_1[0] 1166 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[42] 938 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[12] 1980 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_fast[2] 961 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_0[9] 1141 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[5] 966 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a3_RNO[39] 975 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[1] 890 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[69] 946 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][12] 820 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[39] 1597 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg[9] 1115 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[24] 742 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[36] 1669 270
set_location CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT/U0_RGB1 1890 231
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[26] 691 159
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[3] 762 211
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[72] 2031 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i_a2_0_1 815 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_full 897 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[19] 759 343
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2_0[2] 808 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[13] 733 139
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[69] 845 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN[3] 1154 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_next_1_sqmuxa_3 924 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt[8] 1077 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_4_0_RNO_0 1000 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[23] 714 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_Z[0] 866 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/un1_unitCnt_1.ANB0 1133 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn_d_iv_RNO[3] 1119 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[31] 849 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[29] 842 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[66] 1956 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[0] 660 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[6] 930 370
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[4] 675 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[55] 1845 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[17] 947 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[5] 1025 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg_d_1 1156 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[63] 1963 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO[4] 1125 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_RNI29UMV2[1] 996 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoWrAddr[4] 820 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[11] 746 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/grantAck_0_o3 1171 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_next_0_.m7_i_a2_0 930 282
set_location FIC_3_PERIPHERALS_1/fabric_sd_emmc_demux_select_0/registerce[0] 744 207
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[17] 1902 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[14] 667 159
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[44] 1049 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m2[3] 858 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][17] 718 142
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72s2 809 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[25] 732 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.d_fifoRdAddr[3] 1046 333
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[2] 879 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[61] 1177 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i_0 1958 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[3] 1037 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[7] 778 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[52] 744 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 822 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[22] 829 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[2] 1081 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[18] 1153 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/pready_1_sqmuxa_0_a3_2 851 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[7] 1183 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][25] 748 151
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[26] 657 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][26] 793 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[30] 846 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_addr_offset_0_1.ANB1 897 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_1[3] 894 342
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync_sync_proc.un1_sersta50_1_1 840 207
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState_RNIUMKLN_0[1] 1941 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][25] 853 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[54] 1023 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[6] 1055 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo[2] 1077 313
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns_i_a2[3] 779 225
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[29] 1613 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[50] 835 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[5] 941 343
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[3] 650 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[29] 872 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[54] 788 339
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[59] 2047 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNI1L6085_0[0] 986 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_5_sqmuxa_i_0_0 843 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrEn[0] 1131 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg[10] 1110 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[57] 944 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[33] 1641 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_cZ[0] 1191 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[7] 1183 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[26] 854 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/master_ADDR_masked_RNO[1] 1065 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_ARBURSTReg_d_0_sqmuxa_1_0_a3_i_0_o2 994 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/currState_ns_o3[0] 1165 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][11] 760 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[27] 745 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][30] 924 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[42] 937 301
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[60] 964 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[16] 930 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][5] 953 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[70] 969 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un6_len_offset_0_0[4] 855 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_5[3] 763 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1] 1945 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI27EDL2[1] 926 372
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_write_proc.serdat5 784 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[102] 1194 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[42] 1145 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[8] 962 342
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count_RNO[3] 787 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[61] 996 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[64] 781 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[27] 880 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/un17_matchlto28_1 799 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[62] 813 340
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNIE5IT71[2] 772 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_0[5] 1227 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[22] 1058 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa 846 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[27] 786 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_i_o3[6] 887 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[3] 1188 343
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[5] 766 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/pready 832 190
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/fifo_read_en0_RNI52281 760 219
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt[7] 1076 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[25] 1063 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][30] 704 145
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState[10] 1185 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[12] 1082 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[31] 775 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNII6E4R2_5[0] 1002 303
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_PCLK_count1_1.CO1 537 183
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[28] 691 184
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta[1] 585 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[6] 770 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchDataThread9_3 772 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[52] 1136 334
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_SDAO_int22_1 584 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][27] 952 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIL48N5[7] 1046 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache0ByteCnt_1[0] 941 360
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[4] 1927 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[28] 1584 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[67] 1118 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[0] 861 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/SLAVE_READY 874 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1[3] 786 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[4] 863 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcMaxAXINumBeatsReg[0] 1100 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[23] 1754 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[0] 920 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[66] 835 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[69] 1320 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[35] 2065 279
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[4] 838 216
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc_4[10] 924 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m66_1_0 865 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[5] 855 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[31] 833 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[1] 888 352
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAI_ff_reg_RNO[1] 815 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[18] 1204 337
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wbyteen_sc[7] 940 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[1] 886 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[123] 1200 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_1 825 171
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[63] 758 340
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLKint_p1 817 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_iv[0] 785 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_Hold_Reg_Ctrl/hold_data_valid 951 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[5] 932 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[31] 712 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0_a3[2] 954 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/m1_0_0 966 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[62] 1159 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAID[6] 791 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[11] 1042 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a2_RNO_2[40] 976 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[2] 915 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un11_SizeMax_axbxc4 931 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/N_83_i 890 321
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[9] 669 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[19] 939 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un1_fifoRdAddr_0_sqmuxa_i_o2[0] 883 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[55] 932 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[6] 1120 336
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3_2[3] 594 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][9] 913 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN[6] 1139 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_10 986 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_16_0[2] 1063 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/wrptr_3 925 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][13] 811 166
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_sel.tx_4_u_1_0 733 231
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[13] 795 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][13] 915 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO_0[5] 765 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[25] 1095 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].activeThreadMask_9_f0_0_a3[1] 807 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[61] 1843 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 941 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[5] 864 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/to_boundary_conv_11 1092 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/un1_currState_i_o3 1195 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[26] 1707 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[61] 817 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[16] 962 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[48] 951 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdDone_hold_reg[0] 1195 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE 896 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr[3] 1134 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg_d[10] 1150 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][22] 819 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][14] 865 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[48] 744 355
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[24] 946 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[13] 1155 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[123] 1202 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_RNI792M7[24] 1084 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][26] 615 172
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[30] 701 178
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4_RNO_0[2] 844 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][14] 700 145
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1] 1045 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][14] 834 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrEn_d_fast[0] 1131 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[27] 931 343
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta[0] 607 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[11] 762 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[28] 937 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[27] 747 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[7] 1051 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[3] 878 181
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_0[6] 824 207
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[25] 678 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_visual_len_latched_next_5_sqmuxa 1130 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[2] 1187 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][16] 940 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un10_sizeCnt_comb[1] 884 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[39] 2038 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[24] 679 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][0] 770 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[2] 1122 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/len_offset[3] 1068 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[60] 1646 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[59] 805 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[93] 1141 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[56] 1153 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/currStateRdSD_RNO[0] 974 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[88] 1122 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_ns_a3_0[11] 1124 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg[6] 1085 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][5] 850 196
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_a2_11_2[31] 747 216
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[58] 798 357
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.PWM_int20 602 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[53] 1765 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[14] 749 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/SLAVE_AVALID 1960 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[33] 980 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[7] 769 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[29] 812 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_15_0 788 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/noOpDstReg 1190 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram10_[0] 784 373
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState[0] 1788 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[4] 1067 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[54] 991 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/currState_ns_0[1] 1191 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoRdAddr[4] 1036 334
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[25] 694 175
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[20] 913 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram1_[6] 1127 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][30] 927 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[4] 862 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[18] 830 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/mask_addr_out_1[0] 908 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[33] 1683 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg_d_fast[12] 1146 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[15] 966 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[27] 796 150
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[55] 2029 267
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[73] 1690 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[25] 990 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un3_master_ADDR_masked[5] 945 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[11] 1249 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][27] 766 160
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr11 933 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[32] 972 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[28] 717 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[49] 931 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[9] 738 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[21] 743 148
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[14] 1667 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/nextStateWr28_a_4_cry_7_RNIKRE5O 999 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata[9] 813 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[40] 758 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR[6] 1123 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[1] 1240 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[29] 1001 310
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.fsmsta44 826 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[23] 762 168
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[32] 835 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[75] 848 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[24] 787 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[17] 1207 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[31] 903 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][25] 943 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg[0] 1047 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_6_0_RNO 1143 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_9_0_RNO_1 987 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.SLAVE_WREADY_pmux_u_1_0 922 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[4] 979 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[41] 1830 279
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[53] 923 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/sizeCnt_comb_EQ_SizeMax_2_NE_1 1056 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNO[3] 787 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState[0] 1653 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[27] 852 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/slvdwc.genblk1.DownConverter_inst.readWidthConv.DWC_DownConv_preCalcCmdFifoWrCtrl_inst.un21_max_length_comb_11 926 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNI1L6085_2[0] 992 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[60] 804 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[9] 1101 352
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[29] 689 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[25] 740 180
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2 773 225
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[28] 1974 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[8] 1154 367
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_comb_proc.fsmsta_nxt125 799 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[67] 937 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP 838 190
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/extDscrptr_intExtDscrptrCache_4_2[0] 1204 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[64] 1901 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[55] 901 316
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_2[2] 820 201
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI69EVA[2] 1960 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[11] 968 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe13_0_a2 780 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[11] 1249 349
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNI3QHRK[1] 776 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN_P1_ac0_1 1160 303
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_2_i_o2_RNI5MBQ31 539 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_3_2 784 198
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_o2[2] 813 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[3] 872 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[51] 1394 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[64] 908 331
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg_4[2] 817 198
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[60] 963 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[8] 777 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[54] 747 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a2_1[57] 985 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[27] 1032 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[54] 1001 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_visual_SLAVE_ALEN_next342_1_RNIG21QT 927 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[37] 914 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0[2] 1020 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[14] 1150 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[34] 1836 271
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full 922 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/tx_in_progress 1095 310
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[44] 1574 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/length[8] 1148 292
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIG9RTG[13] 860 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ABURST[0] 895 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg[4] 1126 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][7] 784 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[40] 799 312
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i 935 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[0] 812 190
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0_write_proc.seradr0apb5_0_a2_2 746 216
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrValidReg_4_1_465 1137 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[26] 870 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[43] 781 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_2_RNO_2[6] 1022 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_5 922 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_9[6] 1045 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[24] 934 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[41] 810 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][4] 806 160
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[64] 1428 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[18] 804 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[43] 1727 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg_lm_0[4] 1029 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16[3] 1155 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[17] 957 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[84] 1116 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[2] 969 322
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2 763 225
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[3] 807 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[1] 859 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[0] 836 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[53] 1177 298
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count[2] 763 220
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[27] 750 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[5] 1228 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0_RNO 788 303
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[75] 1710 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/grant[1] 904 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[27] 1121 333
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/framing_error_int 763 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_0_a2_RNIU83FH[2] 795 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[19] 1212 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[50] 882 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[21] 668 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[19] 867 315
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[1] 605 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/currState_RNO[1] 1188 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][31] 663 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo[2] 851 370
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[53] 1629 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[13] 1274 339
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[34] 1836 270
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wbyteen_sc[2] 943 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[10] 803 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un20_d_DERR_RLAST_RNO_0 784 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[6] 768 357
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[26] 658 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[45] 791 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[7] 787 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchThread9_1 774 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_CTRL_READ 905 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoEmpty43_i_a3_0_1 1138 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[130] 1155 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[24] 1063 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_0_sqmuxa_0_a3_0_a3 833 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[7] 637 178
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7 808 199
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_5_0_RNO_1 999 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[8] 898 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr_RNIT2GL31[3] 1088 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNI823N2[2] 780 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[22] 807 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[20] 1143 352
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[7] 653 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[24] 798 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo[1] 929 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[18] 751 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[1] 924 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][5] 951 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[25] 1157 324
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg_0_sqmuxa_0_a2_0 745 228
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[16] 696 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[3] 867 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C7/R_ADDR_0_inst 1141 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrAddrReg[5] 1002 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[48] 848 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[28] 973 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[68] 784 310
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[50] 916 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[65] 780 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[18] 707 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO 812 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[29] 739 147
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[12] 784 211
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[25] 1282 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][7] 884 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID[0] 917 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[28] 1050 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/un1_b_penable 863 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_Z[3] 869 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[58] 937 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/to_boundary_conv_12 881 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe3_0_a2 783 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_1[2] 1117 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_m1_0_a2 1078 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].un1_currTransID_7 800 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][28] 779 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][18] 917 178
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIC5RTG[11] 891 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/WrapLogLen_reg_RNISCL6U[0] 1142 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[35] 981 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[75] 790 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[86] 1149 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[30] 753 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[62] 1928 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[77] 1151 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState_RNII3TV4[1] 923 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNIF9EUQ2[3] 893 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_5_0_RNINKHGF 1132 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[50] 985 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[28] 739 339
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[2] 835 217
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns_a3[5] 770 225
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3[29] 873 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[5] 1949 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[9] 888 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_0_sqmuxa_0_a3_0_a3 687 177
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_PSEL 774 198
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[13] 1368 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo_RNO[0] 856 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][13] 964 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C4/R_ADDR_0_inst 1183 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][0] 906 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d[0] 1042 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rddata_start_d8 958 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/configRegByte2Reg[1] 1194 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][22] 734 142
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[61] 1187 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[51] 2008 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[30] 844 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[41] 764 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[23] 1671 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk2[0].zero_strb_data_reg[0] 884 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[1] 769 337
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAI_ff_reg[1] 582 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO 829 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[27] 737 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[15] 1153 376
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[11] 1552 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].matchThread42_6 770 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un3_rdbeat_cnt_1_axbxc2 918 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[24] 1075 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][17] 886 160
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[3] 607 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[22] 925 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][6] 746 139
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_0_sqmuxa_0_a3_0_a3 832 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[18] 1106 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/IRQ 835 189
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[12] 1392 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[21] 704 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[7] 794 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next341_0_a2_RNIJOR2A 897 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_Z[3] 805 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][29] 687 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m2_0_2_0 881 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/DWC_DownConv_Calc_Hold_Reg_Ctrl/get_next_data_src_0 932 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[4] 1083 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrErrorReg_d_2_3_1_RNI2AKQD1 1219 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[24] 660 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_SLAVE_ABURST_next[0] 1125 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveASIZE[1] 791 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[28] 1049 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][23] 710 142
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNI01OS6[3] 618 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[10] 715 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram3_[0] 793 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[28] 1251 346
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[1] 671 184
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.un1_RREADY_slvif_2_RNIU8S945 932 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[38] 1344 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[62] 944 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[12] 968 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[123] 1200 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[21] 1222 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/intDscrptrNum_rdTranQueue1[0] 1184 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[45] 1136 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/reqCnt_Z[1] 1182 358
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_PCLK_count1_ov_1_sqmuxa_1_i_a2_1_2 855 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE 807 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[0] 877 193
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[31] 1189 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr[8] 1030 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[11] 1272 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][18] 798 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[10] 780 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][15] 887 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[44] 744 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstOp_wrTranQueue1[1] 1176 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[14] 1050 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/int_slaveVALID 1424 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_RNI2QSN7[3] 1069 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/len_offset_reg[2] 878 361
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/nedetect_0_sqmuxa 547 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/ctrlRdData_3[7] 1061 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[37] 810 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][3] 931 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_8_0_RNO_1 1142 300
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[56] 926 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[19] 905 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[3] 870 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][18] 845 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[24] 1081 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][27] 808 151
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState[1] 1945 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/pass_data 1073 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[23] 905 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[38] 801 364
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[18] 654 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdDoneAck_DMARdTranCtrl_0_sqmuxa 1197 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[69] 781 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc3_RNITPD79 818 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_6lto11_1 1057 357
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[31] 654 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_extFetchReg[0] 1204 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][25] 758 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[47] 2034 270
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[20] 1730 276
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[36] 1669 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[28] 976 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[12] 1270 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[23] 716 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoSpace_0_sqmuxa_i 789 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchThread31_5 778 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[23] 1115 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_RNO[7] 1131 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdbeat_cnt_9_2 904 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[26] 999 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[7] 766 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState_ns_0[1] 1184 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[2] 937 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[34] 964 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted[2] 880 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[132] 1176 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[28] 853 336
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2[2] 823 213
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[6] 883 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[3] 943 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[6] 918 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[3] 798 292
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[36] 923 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[2] 1057 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoWrAddr[1] 772 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[70] 1176 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[54] 1001 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[4] 938 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[23] 812 165
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_RNIHF1N9 802 216
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/pready_1 846 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[18] 1124 360
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/p_CtrlReg2Seq.controlReg25_0_a2 781 213
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[40] 773 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[0] 815 190
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[26] 1423 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[26] 809 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[31] 1080 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[56] 745 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[33] 923 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNII0GIN_0[3] 845 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[73] 980 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un7_FIXED_MASTER_RDATA_next_0_a2_i_o3_1[0] 952 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RRESPReg_d[1] 1082 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we 922 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[14] 1548 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[28] 1585 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[15] 1106 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[12] 1267 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/IRQ_0 851 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[55] 873 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m2[0] 869 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[38] 876 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[44] 1718 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i_a2_0_3 808 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[50] 835 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][8] 815 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[27] 927 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg[7] 785 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO 844 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_0_8 812 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[12] 648 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0[3] 1144 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg[7] 1143 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_0_sqmuxa_5_RNIG4UFA 1206 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[71] 962 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[34] 906 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_19_i_o3 1007 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][9] 641 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_axbxc6_0 1091 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[58] 943 336
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[18] 700 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[6] 768 303
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[20] 1668 271
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[5] 1965 289
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[52] 1685 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[56] 1689 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or 836 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][0] 786 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[5] 1170 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[37] 1648 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[20] 1169 363
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i 774 219
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[47] 1721 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/unaligned_fixed_burst_count[2] 1058 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_o3[6] 1192 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO_0 819 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][31] 932 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[5] 810 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numCombRd[2] 975 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd[9] 1055 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[50] 752 328
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/p_CtrlReg1Seq.controlReg15_0_a2_0 771 216
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[30] 2021 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/reqCnt_0_sqmuxa_1_a0_0_RNIING4T4 1201 372
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_21[0] 771 192
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[3] 640 172
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_24[0] 746 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_2 832 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][15] 696 139
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt_eq_0_RNI293GA 1051 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[11] 907 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[29] 767 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[71] 1841 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[19] 1079 319
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync[2] 550 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SizeMax_reg[1] 924 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[7] 991 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[13] 795 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[11] 1875 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[28] 1127 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[9] 1159 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[20] 923 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[56] 1127 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a3[12] 687 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[2] 671 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[41] 841 351
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[22] 631 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeCnt_comb_EQ_SizeMax 928 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_ds2 1071 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[50] 976 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[18] 851 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[16] 1104 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[7] 891 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[32] 906 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[9] 643 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[28] 901 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata[5] 829 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_3_sqmuxa_0_a3_0_a3 899 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[21] 1969 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_m5_0[2] 1075 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ_RNO_0 866 195
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_ns_0[1] 2016 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr_15_ac0_7 1130 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdDoneAck_DMARdTranCtrl_1_sqmuxa 1199 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdNumOfBytesReg_5[0] 946 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_16[2] 777 192
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[10] 2030 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i_a2_0_3 1009 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_5_0_RNO_0 998 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[64] 1001 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][19] 801 172
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_4[1] 606 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[36] 1648 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[28] 1010 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[57] 881 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[7] 1081 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[23] 1270 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoWrAddr_7_1.SUM_0_o2_0[1] 885 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[42] 1225 294
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_o2[3] 591 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_1 824 195
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[26] 630 181
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 729 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt[2] 1071 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/full_flag 934 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/mask_mstSize_Z[0] 968 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[17] 803 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState_RNIENVP8_2[1] 1951 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[13] 756 159
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[10] 1230 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[37] 1490 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[30] 918 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[38] 753 334
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[23] 627 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[26] 1734 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][11] 950 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[56] 1327 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[7] 1937 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[73] 1107 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/nextState_0[0] 1002 333
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_o3_RNIDR26N[2] 843 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[29] 1422 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][9] 819 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[25] 787 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3] 1899 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un1_fifoEmpty66_i_a3_0_8 1047 327
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[27] 912 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][16] 752 139
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[25] 1620 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[13] 649 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt[5] 907 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[3] 776 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][10] 829 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo_23_0_iv_0_44 852 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[80] 1121 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[27] 1250 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][19] 930 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveALEN[0] 829 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[9] 1000 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[17] 717 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[9] 1698 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/valid_fixed_flag 894 348
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[11] 917 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[80] 1124 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un14_sizeCnt_comb_P1[4] 1059 312
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[21] 818 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata[4] 798 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d[7] 1064 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt_lm_0[1] 910 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_full_RNO 841 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][7] 689 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_d[10] 1001 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WSTRBReg[2] 987 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_1496_fast 863 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/extDscrptrAddr[1] 1219 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[6] 779 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AVALID 931 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrEn_d_fast[2] 1130 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][12] 948 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO[5] 796 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO_0 908 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[45] 794 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][3] 789 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[33] 920 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc7 1941 270
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[53] 2029 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[37] 2005 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNISDPP03[4] 991 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][13] 657 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[42] 977 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[117] 1171 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg[5] 1084 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAVALID_3[0] 808 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3] 830 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][22] 871 151
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[15] 675 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[18] 807 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[17] 1225 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[3] 1117 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][11] 874 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore[1] 1191 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[30] 848 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[19] 1122 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[1] 1135 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[5] 810 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[31] 756 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[82] 1144 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[11] 2031 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[20] 804 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/widthConvWrite_comb.un5_SLAVE_WLAST_next_6 1063 318
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[1] 562 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[58] 941 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState[1] 907 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_visual_SLAVE_WLAST_next92_1_RNIVD8IG 870 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_1_0 892 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][3] 863 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C1/R_ADDR_1_inst 1145 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[129] 1188 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[9] 709 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/slaveValidQual_pmux_u_i_m3 797 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_2_0_a4_0_m2_0_RNI3RB8L[0] 974 300
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[16] 676 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/slvdwc.genblk1.DownConverter_inst.readWidthConv.DWC_DownConv_preCalcCmdFifoWrCtrl_inst.un22_m11_i_a4 866 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[24] 761 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO 814 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[36] 746 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[47] 785 325
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[72] 1333 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoEmpty89_i_a3_0_5 1016 303
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[7] 642 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[10] 824 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AADDR[0] 977 280
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[24] 702 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][26] 704 175
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3[2] 831 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][14] 665 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d11 1074 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[43] 1716 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState_RNI3BJRP[1] 906 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchThread64_4 787 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/un1_a_penable_1 854 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[65] 910 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[47] 828 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d21_0_a2 1172 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/addr_out_RNO[2] 955 369
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc_4[3] 925 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_1[3] 846 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[115] 1166 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[92] 1147 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState[0] 1186 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/arbEnable_0 814 321
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/busfree_write_proc.un1_fsmdet_1 830 210
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[43] 1596 298
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta_2_4_0_.m7 860 201
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[1] 1560 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[3] 903 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[20] 1169 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[40] 816 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[29] 1005 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[53] 745 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[49] 872 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[45] 780 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/countResp[7] 1100 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][28] 782 148
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_s2_0_a2 759 225
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[43] 903 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[26] 708 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[8] 1005 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[6] 1069 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_3_1 820 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[24] 709 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg5_3_0_a2_0_2 806 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[25] 697 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_MBX_WRITE 888 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR[5] 1129 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[64] 757 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn_d_iv_RNO[1] 1128 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[10] 853 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[57] 919 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[16] 750 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[47] 1060 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchThread9_6 778 342
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[22] 926 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[4] 818 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[47] 1703 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt_lm_0[0] 866 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ASIZE[0] 961 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[19] 1067 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[85] 1140 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[43] 1377 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_Hold_Reg_Ctrl/hold_data_valid_RNI4TAI4 1051 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[27] 1396 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[32] 1384 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWriteCtrl_next84 911 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[28] 672 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[50] 1841 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un6_len_offset_0[4] 854 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[6] 944 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat45 854 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[36] 879 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[35] 794 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un3_invalid_rdaddr_1 1067 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[18] 933 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[28] 1021 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[28] 1473 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][31] 821 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_15_i_o2 1090 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[12] 781 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_bc 916 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[36] 793 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[22] 857 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1] 831 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_len_latched_1[5] 889 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[7] 989 322
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[10] 754 183
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.sercon_write_proc.adrcomp17_0_a2_0_a2 806 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[35] 806 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[30] 1071 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[25] 846 166
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1[14] 732 183
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[26] 903 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[0] 937 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[0] 877 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans_RNIKFN61[0] 1160 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/currState_RNI57PQA[0] 1166 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][17] 840 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[41] 2064 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoRdAddr[1] 861 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[50] 1661 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[21] 829 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[10] 1024 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[55] 822 340
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[7] 760 198
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[19] 809 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[2] 1060 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[58] 882 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currWrState[0] 1121 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata[8] 887 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/wrptr_RNO[1] 932 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][25] 955 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[52] 877 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[5] 887 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[10] 632 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[46] 1376 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[20] 744 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/MASTER_WREADY[0] 914 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[0].d_openTransVec[0]18 816 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[0] 852 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[4] 906 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[26] 825 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg[4] 786 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[16] 917 334
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3_2[0] 593 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][1] 942 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_i_0 813 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[10] 770 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[41] 936 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[15] 1091 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[56] 1718 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[111] 1173 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr[1] 972 286
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[8] 920 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or 845 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat45 1918 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[26] 840 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[29] 807 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAVALID[0] 808 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control[0] 835 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[34] 879 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram1_[8] 1123 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][7] 792 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_1_0[20] 996 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[39] 914 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_28lto23_RNIQINCN1 966 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[70] 943 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_visual_CmdFifoWriteCtrl_current_i_a2 928 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m6_m2_0 858 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState[1] 1668 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un11_SizeMax_c4 924 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_RNI01QUJ[5] 783 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_Z[1] 812 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[1] 1217 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_2_sqmuxa_i_x2 1914 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeCnt_comb_P1_Z[0] 925 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[18] 792 151
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNI6LTKG[0] 842 321
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[13] 675 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[10] 1421 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[20] 999 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[67] 936 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[16] 697 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState[1] 911 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[71] 1897 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_RNO[59] 982 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[23] 865 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[35] 821 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[19] 870 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BVALID_RNI1ABBC_0 1039 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoRdAddr[2] 998 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[4] 1867 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoEmpty_RNO 986 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[48] 880 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[68] 785 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[30] 1091 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[15] 776 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_Z[4] 927 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState_RNIU0ILC[1] 771 339
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.awready_mc8 956 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc3 916 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[62] 1583 283
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[68] 1438 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[1] 804 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt[4] 979 355
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.N_52_i 529 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[35] 1589 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat15 1798 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt_lm_0[4] 1030 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[6] 1149 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_a2[17] 1068 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/un1_a_penable_1 863 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un16_invalid_rdaddr_3 1058 285
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_6[7] 759 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_axb_9_1_RNO 1060 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[33] 800 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_a3[3] 1230 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][22] 713 139
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 1020 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[49] 832 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[2] 944 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/extDscrptr_intExtDscrptrCache_Z[1] 1202 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[24] 836 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/match_3 804 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[53] 745 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[5] 1097 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[73] 1743 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[49] 967 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[57] 801 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[39] 984 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/SLAVE_WLAST 869 346
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_indicator.fifo_write_9_i_0 779 222
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_visual_SLAVE_ALEN_next167_1 1099 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIRQR87 822 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[39] 1117 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_3_0_RNO_0 997 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[69] 980 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[24] 1617 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_0[5] 1070 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[17] 1158 376
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][1] 843 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current_RNIQKHSR2[0] 891 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_m1_0_a2_1 850 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/un298_ldDscrptrNum_i_a2[1] 1146 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_1lto8_i_a2 1070 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat95_fast 1676 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[19] 1326 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][19] 846 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[4] 1171 369
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta46_1_0 595 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[58] 938 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/fifo_nearly_full_RNO_2 1083 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][24] 920 166
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_7_u_i_m2_2_0 822 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][13] 732 145
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[6] 2004 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[47] 1687 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][21] 855 154
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[2] 765 211
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[48] 959 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[20] 881 295
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_0[2] 820 213
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[18] 1781 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[11] 1011 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrCache1Sel_fast 1165 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[71] 1062 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[16] 1243 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_beatCntReg_d6_3_1 944 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_len_latched_1[4] 890 273
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[10] 782 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[65] 756 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg5_3_0_o3_1 808 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[16] 690 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[15] 1016 364
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_2_sqmuxa_1_i_o2_1_1 573 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoRd 959 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[7] 1337 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[44] 957 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/IRQ_3 885 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[23] 1619 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BID[7] 1011 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[14] 750 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][8] 663 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[39] 991 303
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[25] 1393 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/pready_1_sqmuxa_0_a3_RNI0VL4A 794 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[7] 768 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][16] 771 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrValidReg_d 1209 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[26] 1267 336
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_sync_proc.fsmsta20 580 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[0] 1074 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[3] 914 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][20] 756 142
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[3] 796 202
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/AWBURST_slvif_Z[1] 937 322
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_0_0_1[0] 563 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState_ns_0[1] 1416 291
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[50] 1943 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[52] 1940 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[55] 795 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SizeMax_reg[5] 934 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[10] 922 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_3_0_0 794 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrAddrReg[3] 1000 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[32] 845 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][8] 699 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[17] 757 153
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[29] 860 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[14] 846 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[36] 794 313
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[11] 1411 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[26] 843 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[48] 1764 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[1] 841 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i 883 195
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[4] 1092 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l0.read_data20 798 159
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[22] 1804 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc7 1002 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoSpace[3] 783 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[60] 823 349
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx 755 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[8] 882 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][2] 796 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE 808 193
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[23] 912 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[13] 886 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[0] 1074 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0[5] 956 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo[3] 888 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[19] 700 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[57] 1963 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[29] 1047 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched_RNO[4] 910 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][4] 777 355
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[52] 944 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[1] 900 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[34] 926 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoSpace_0_sqmuxa_i_o3_0 791 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID 801 196
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[54] 818 339
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[17] 671 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][7] 924 160
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_4_1[1] 856 201
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[37] 1804 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[22] 806 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_m2[3] 903 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/grant4 903 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[41] 1102 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[20] 1141 351
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_a4_2[2] 562 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[10] 845 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_axb_10_1_RNO 1081 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[65] 859 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_3_84_i_m3 846 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[16] 1113 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_5_sqmuxa 1168 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m4_0 880 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[26] 844 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][9] 923 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[14] 984 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][22] 651 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState[1] 911 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_RNIUF5BT[0] 1203 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_o2_4_RNO[3] 1008 372
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[61] 765 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][9] 716 139
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c7_a0 844 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][2] 907 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45[0] 832 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/nextState_10_sqmuxa 1185 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/to_boundary_conv_10_RNIEUJ392 879 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/FifoNearlyFull_reg 1068 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[0] 927 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un8_sizeCnt_comb_P1_ac0_1 1058 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[30] 934 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[2] 744 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXMskReg[3] 1078 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[19] 745 159
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[44] 1788 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[73] 982 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache0ByteCnt48 942 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[55] 799 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[29] 2009 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[42] 937 300
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLInt_write_proc.un1_serdat53_1 818 198
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_ack_3_sqmuxa 617 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[26] 900 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ_RNO 816 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[25] 1156 324
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAI_ff_reg_4[0] 580 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[84] 1116 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[18] 757 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m2[5] 871 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[9] 1132 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[24] 1926 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg_5[0] 1177 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/_l0.clrDataValidDscrptr_2_0_0_21[3] 1160 366
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_cnst_0_a4[2] 586 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[1] 997 352
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[17] 668 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[30] 1682 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_rdCache1Sel_d_1_sqmuxa_0_1 1218 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[27] 1985 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/wrCacheSelDMAArbiter 1169 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoRdAddr[2] 1118 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d[0] 1045 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[24] 805 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[0] 1220 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_1_1_a2[2] 1063 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[27] 1248 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0_[1] 1143 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][18] 838 151
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[58] 821 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[33] 1644 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[24] 892 334
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3[7] 762 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData_1[1] 1075 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d19_0_a1_0 1082 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[2] 1141 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[18] 684 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN_RNIPKJAM[6] 1159 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][0] 837 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[23] 1252 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][27] 772 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[2] 913 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[35] 1927 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[40] 967 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[65] 1161 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[23] 1252 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[71] 772 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[0] 805 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[1] 1657 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[22] 794 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[32] 767 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[8] 967 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[22] 655 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c7_a0 2006 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/pass_data_RNI7EL2H1 891 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXMskReg[0] 1079 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[3] 946 343
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[3] 552 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[48] 1684 279
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[5] 609 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][29] 776 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[7] 1233 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/SLAVE_READY 941 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[74] 759 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[76] 1753 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr[10] 984 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg[0] 1083 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[1] 892 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][5] 809 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[62] 996 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[20] 794 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[4] 808 177
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[2] 778 229
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[63] 894 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE 859 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[16] 1407 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[4] 1101 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][18] 805 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[31] 1117 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[32] 1988 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe22_0_a2 777 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0] 1881 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[19] 719 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[0] 859 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_nearly_full_23_iv_0_18_i_a3_0_1 853 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[2] 1212 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[8] 1143 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr[0] 982 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[28] 1048 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_25_I_4 1100 297
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[10] 637 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_15_i_a2_0_1_0 1075 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[7] 886 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState[3] 1223 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_10_1 791 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_0 818 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[20] 1206 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[9] 957 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[30] 1260 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRd_numOfBytesInRdReg[5] 1128 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/currState[0] 1193 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_3_0_a3_RNIG62KV3[0] 788 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_o2_i_o2[0] 1189 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[51] 1699 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_3_1[1] 1067 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[51] 755 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/currState_ns_0_a4[1] 1198 372
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[29] 758 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[54] 930 327
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2_2_0[3] 592 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/_decfrac1_0_2 1050 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_empty_RNO 897 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][25] 754 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[28] 824 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/we_i_0 844 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[55] 997 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[40] 752 316
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0[5] 564 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[61] 1342 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/currState[3] 1191 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNIEV4BH[3] 1042 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/opDoneReg 1219 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[53] 792 357
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_byte_in_0_a2[0] 772 207
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[1] 1423 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][17] 803 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_ac0_7_RNI0BL2F 987 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][1] 868 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[25] 896 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_RNIPMH7B[1] 1855 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc6 832 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_openTransVec[3]_0_sqmuxa_0_a2_4_0 776 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[2] 1136 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[4] 805 159
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[26] 1628 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[4] 910 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_m5[2] 1073 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdBeatCntReg_d[0] 977 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[32] 1676 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_fixed_flag_next_13_u_0_0 930 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[20] 853 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[3] 1072 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_3_2[3] 866 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram6_[0] 765 370
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[34] 1465 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[36] 1421 298
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[3] 900 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIPAGO3_0 812 180
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[45] 854 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_cry_7_RNO 1087 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[20] 1157 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_RNIP0RJ8[0] 960 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdNumOfBytesReg[2] 936 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[30] 753 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE 816 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN_P1_axbxc5 1158 303
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[41] 1664 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][6] 819 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIFU7N5[4] 1037 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[6] 672 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNID6ONV2[2] 892 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW[6] 1176 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[78] 1129 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[41] 763 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrValid_AXI4INITIATORCtrl 1201 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[60] 975 316
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[40] 1229 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans_lm_0[3] 1156 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/ASIZE_reg_RNI6UQFG_0[0] 986 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[75] 1902 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_0[8] 960 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE 862 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[0] 1061 336
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNISV5UG[58] 855 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[12] 793 309
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[43] 951 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length[1] 902 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[0] 1175 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[19] 1694 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_eq_0_out 946 373
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[27] 1217 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[42] 961 337
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[13] 1717 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[19] 943 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[22] 850 165
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc7 1993 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[31] 775 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[31] 1079 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_0_0[7] 991 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/WrapLogLen_reg[2] 1149 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[26] 1107 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[85] 1141 345
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_a4_0[5] 826 207
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[0] 917 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_5_60_i_m3 872 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[23] 1268 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram26_[0] 789 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[21] 1244 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/fifo_nearly_full_RNO 946 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][31] 876 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][9] 785 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[21] 829 324
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[6] 799 202
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_0_0[0] 562 183
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns[4] 776 225
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/SLAVE_READY 888 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[25] 2024 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR[1] 1148 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[21] 1105 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrExtDscrptrDataValidReg_d_rep1 1252 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[41] 889 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[17] 1028 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_len_latched_next_0_iv[5] 894 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData[31] 1102 327
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_11[0] 1322 259
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[34] 1987 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i 807 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un2_to_boundary_conv_1.SUM[0] 1093 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][17] 823 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_3 900 372
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[32] 767 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_11 1925 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[8] 762 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/d_currDataTransID_0[1] 840 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[59] 761 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[58] 761 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sieCntCtrl.sizeCnt29_NE_2 1039 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[33] 1396 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[5] 960 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState[2] 1154 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][7] 747 139
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[14] 953 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m6_m7_0_x2_0 842 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[20] 1120 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d18_RNIHNQ541 1087 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0_RNO 790 303
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[55] 1723 285
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[4] 918 330
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[3] 779 213
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c6 1143 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[62] 828 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[15] 1166 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0[28] 798 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][6] 883 169
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2_1[4] 771 207
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[18] 698 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[11] 1111 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[33] 1214 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_1_0_0_1 797 318
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3 592 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_0[12] 974 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[4] 965 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][23] 682 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[59] 920 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr[0] 846 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/rdptr[1] 1090 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[30] 1266 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[16] 678 156
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[2] 1879 271
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_a4_0[1] 572 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[34] 1420 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[26] 1016 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[74] 1113 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[71] 1704 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][18] 814 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 850 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNIUU9IN_0[0] 905 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0_a2[12] 773 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_m1_e 1962 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNII6E4R2_4[0] 1007 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO 793 195
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[49] 1724 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1] 865 373
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[73] 1771 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[0] 1167 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_7[20] 1162 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_d_i_0_m4_1[2] 1237 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[26] 708 150
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[43] 1682 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un5_wrEn 1210 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[59] 1923 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe17_0_a2 790 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_1lto10 1045 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][23] 768 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][8] 840 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc8 894 372
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[36] 1387 283
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNI8NTKG[1] 842 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARSIZEReg[1] 1027 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[21] 756 150
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[35] 1224 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[10] 772 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_AID_reg[2] 939 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[24] 836 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18[5] 878 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr[7] 1136 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr[6] 962 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[56] 820 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans[1] 1162 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[59] 1907 268
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_3_84_i_m3 1928 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[14] 902 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27_1[2] 856 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[24] 1127 355
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 770 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_2_sqmuxa_1 961 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[44] 823 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[12] 840 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][0] 810 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_axb_1 1072 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[36] 811 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[30] 758 171
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[11] 948 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/rdptr_RNICVBOR[1] 892 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[2] 856 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixburst_validdata.un1_wrCmdFifoRdData 1046 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[55] 799 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[69] 2042 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR[8] 1145 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[11] 1180 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[39] 924 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_tx_in_progress_next_u 1095 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqPri0[1] 1182 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_RNISJSN7[0] 1074 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg[3] 1089 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[56] 829 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][16] 959 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/strDscrptr_DscrptrSrcMux_m 1161 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[26] 737 165
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[40] 1676 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/requestorMasked[1] 901 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeCnt_reg[2] 922 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/rdptr_RNIAO79A2[0] 903 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[31] 890 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[59] 919 336
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load34 905 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_reg[1] 1048 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt_plus_1[3] 1087 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[14] 1153 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[3] 1008 348
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_19[1] 866 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[11] 1990 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un9_to_boundary_conv_1.SUM_1[1] 883 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[22] 1080 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][22] 719 148
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[1] 936 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[4] 781 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ 823 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo[2] 935 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[62] 831 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_36_iv 920 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram23_[0] 814 373
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_bsd7_tmp_0_sqmuxa 647 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][2] 801 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[6] 984 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[38] 903 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoEmpty7_0_a2 890 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ_RNO 868 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[2] 882 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][26] 718 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/un1_b_penable_1 857 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[35] 1601 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[61] 1007 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[43] 836 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[67] 1962 286
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_ack_0_sqmuxa_3_i_a2_0_0 616 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[73] 910 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[1] 872 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[63] 1561 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[2] 1023 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/valid_data_reg 1046 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_LAST_u_RNID8CQG 782 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[20] 814 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[70] 770 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][16] 753 139
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[31] 1991 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[11] 757 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un71_visual_len_latched_next_4 1063 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[25] 750 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].un1_currDataTransID_7 795 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[2].un1_openTransInc 770 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[21] 2027 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[31] 804 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[28] 775 337
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[5] 798 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[33] 802 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/d_currDataTransID_0[4] 841 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[22] 732 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[7] 1017 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_RNO[16] 1122 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr_15_axbxc6 1135 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[68] 811 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[4] 922 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/FPA/priLvl[0] 1181 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[16] 2017 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[19] 871 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[31] 911 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoSpace[9] 1017 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[81] 1148 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[26] 1819 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[105] 1189 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_18_RNI0JOCF 1064 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[52] 1750 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[5] 868 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][28] 915 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[23] 1024 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[23] 1049 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_ns_a3_0[8] 1121 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_1[8] 1159 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[47] 753 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[4] 782 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[6] 879 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[34] 964 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO 848 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_11 1937 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[49] 800 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[57] 1142 334
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNILN4UG[51] 901 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_RNO[2] 926 291
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned_load45 952 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrErrorReg 1224 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[6] 1119 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[24] 814 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_a2[2] 1221 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData_1[3] 1060 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[12] 1040 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[2] 856 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[4] 861 193
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdRegrff_0_RNIINPNA 1142 372
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[22] 1388 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty 875 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdNumOfBytesReg_5[1] 937 360
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2[5] 760 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNINMNT4 831 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/int_slaveVALID 1959 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[16] 655 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[24] 925 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[18] 998 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrRdEn[4] 1116 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_visual_SLAVE_ALEN_next342_1_RNIE01QT 902 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[31] 1232 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][12] 666 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][6] 680 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[24] 1127 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[1] 1340 282
set_location CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0 2466 239
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[67] 841 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[10] 942 301
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync[1] 546 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN[1] 1159 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[23] 841 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[11] 637 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[46] 911 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[52] 965 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un34_invalid_wraddrlto9 1107 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][28] 735 139
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[12] 752 159
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[34] 1680 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][8] 695 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[24] 1254 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[9] 1025 334
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[25] 685 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un3_rdbeat_cnt_1_ac0_13_RNI76TEK2 974 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[3] 1090 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[27] 927 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][10] 807 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[3] 886 171
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[20] 935 316
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[54] 1841 274
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[37] 1708 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[25] 743 168
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[64] 1696 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][30] 910 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_i_0 959 321
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[15] 679 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK 902 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[51] 1797 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[11] 861 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoRdAddr[3] 787 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/slaveSize_one_hot_hold[3] 962 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][14] 764 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][24] 813 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[66] 836 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_1_iv_RNI79CLL[0] 1186 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_RNO[2] 818 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[36] 815 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[26] 686 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m2[1] 807 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_4_sqmuxa_i_0_0 918 183
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIRT4UG[54] 941 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI7T821[5] 867 375
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[76] 1731 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[27] 925 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_iv[0] 874 183
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_18[0] 751 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][24] 900 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[33] 796 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/rdptr_RNIKD4QC[1] 1094 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m8_m5_0_a2_5 844 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[50] 2005 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/sizeDiff_reg[0] 1063 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[13] 1161 367
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA_Z[2] 764 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWSIZE[1] 1173 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/un1_rdDoneReg_d_0_sqmuxa_0_o2 1188 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[73] 1325 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][26] 867 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[28] 770 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata[1] 838 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[68] 917 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[3] 793 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_7_RNIG7K0D[1] 868 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[4] 1184 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[23] 997 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[2] 1233 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_28lto23_13 1011 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_0_sqmuxa_0_a3_0_a3 887 192
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_RNO[0] 551 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/priLvl[0] 1176 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_d[5] 975 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][4] 940 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][8] 693 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[65] 2041 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BVALID_RNI1ABBC 932 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[13] 874 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un8_SizeMax[2] 1069 300
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_1[0] 603 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[28] 841 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[32] 1654 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr[6] 1135 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched_RNO[10] 1141 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[2] 2010 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[28] 968 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg[0] 1130 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[100] 1149 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_d[8] 998 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][27] 682 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/visual_slave_beat_cnt_next_1_sqmuxa 866 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[20] 817 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[31] 710 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[44] 1691 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[33] 817 345
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count2[3] 863 205
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[19] 660 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[25] 868 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un8lto6_3 935 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][27] 685 145
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[23] 1209 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[27] 630 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_len_latched_next_0_iv[7] 1149 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[19] 989 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[24] 1062 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[21] 1813 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_iv_0[0] 789 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[66] 929 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN_P1_ac0_13 1157 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_addr_offset_m_1[0] 901 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][20] 863 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv_RNO[11] 750 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchThread31_3 775 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[21] 1105 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_full_flag_2_0_0 934 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/widthConvRead_ctrl.MASTER_RVALID15_NE_3 943 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/wrptr_RNIA83BC[2] 1093 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[19] 760 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[16] 1251 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[41] 910 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][2] 791 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 917 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[45] 1096 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[24] 1168 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[54] 1248 289
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[27] 2021 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/un1_a_penable 820 192
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk1[0].wr_en[0] 886 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[23] 1037 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[17] 1057 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/d_currDataTransID_0[0] 827 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[12] 700 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][3] 870 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][16] 874 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[34] 1132 351
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[5] 947 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRd_numOfBytesInRdReg[7] 1142 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[73] 1913 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 841 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/wrError 1072 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_0[11] 961 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[40] 817 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[11] 1552 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[71] 875 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[6] 1050 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrEn[4] 1137 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[14] 1174 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[6] 1069 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][4] 873 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][30] 686 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[41] 1003 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[35] 822 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_32lto8_i_a2 1011 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_m3_1[1] 844 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata[2] 811 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[14] 932 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/fifo_nearly_full_RNO 1043 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcAXITranTypeReg[0] 1152 361
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[6] 821 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[26] 909 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[30] 740 339
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c7_a0_4 1142 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNIKOV2S[2] 891 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/fifo_nearly_full_RNO_0 947 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[17] 841 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/un1_a_penable_0_a2_0_a2_0_a3 853 195
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[26] 1199 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[30] 966 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[11] 779 153
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[33] 1736 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_fast_0 1139 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[68] 1579 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/chain_dec_3 1186 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[17] 920 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[40] 882 330
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[33] 1736 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[18] 1086 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[25] 817 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoRdAddr[0] 1008 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[20] 970 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[13] 1104 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[27] 1728 276
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[27] 1756 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/un1_nextStateResp_0_sqmuxa_1_i_0[0] 1097 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[40] 1663 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SizeMax_reg[1] 1089 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[18] 936 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/we_i_0 914 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchDataThread31_0 768 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][10] 791 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo[0] 930 367
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_i_a3[4] 844 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[95] 1043 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[20] 1155 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[7] 771 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[0] 1021 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/rdptr_RNO[3] 900 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][14] 684 145
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[4] 669 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_RNIL1EDNH 828 321
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_0[0] 776 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_AID_reg[7] 916 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[45] 780 325
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_0_0_o2_1_0[0] 558 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrExtDscrptrDataValidReg_d_rep2 1259 345
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[9] 929 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[45] 834 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[70] 816 328
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_RNO[3] 772 225
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched[4] 910 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[74] 759 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].activeThreadMask_40_f0[2] 781 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdValidReg[0] 1128 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[24] 932 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWSIZE_RNIA74LB1[0] 1164 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[17] 830 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[25] 630 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][5] 660 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg_d_fast[22] 1141 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un8_sizeCnt_comb_P1_ac0_5 924 285
set_location CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX 725 1
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][8] 930 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/slvdwc.genblk1.DownConverter_inst.readWidthConv.DWC_DownConv_preCalcCmdFifoWrCtrl_inst.un22_m11_i_a4_1 841 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_enCtrl1_1_0 1138 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3[30] 867 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[21] 700 183
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1[10] 753 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoSpace[7] 1147 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[10] 890 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[12] 943 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[18] 798 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[75] 831 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/maskReg[2] 1163 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/len_offset_pre_RNO[1] 1059 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][4] 899 199
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r_0[13] 929 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[30] 922 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[86] 1059 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[27] 1100 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[26] 853 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrExtDscrptrDataValidReg_d_rep1_RNIFB9HB 1214 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt[7] 909 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/to_boundary_conv_6 1121 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[50] 1954 268
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[67] 1398 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[2] 1078 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1[9] 1097 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[62] 1939 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/N_151_i 864 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt[3] 919 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/mask_mstSize_Z[1] 965 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[8] 774 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[20] 909 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[1] 1190 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_1 824 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C4/R_ADDR_0_inst 1250 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0 889 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[27] 1070 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24 852 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[5] 860 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][3] 772 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[21] 745 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr[4] 1093 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_5lto10_1 1125 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[26] 1003 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[12] 1266 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next215_RNI0GVC61_0 927 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_openTransVec[1]_0_sqmuxa 774 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][0] 898 199
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat75 1779 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[18] 1208 336
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_12_iv_i 650 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[29] 827 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[16] 1916 268
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[5] 872 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeCnt_reg[3] 921 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[12] 1107 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_rep1_RNIU035B 1144 372
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[21] 959 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_16_i_a2_0 1010 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO 797 198
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[60] 931 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr[5] 1137 313
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[67] 1962 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[23] 1733 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[26] 919 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RLAST_RNIIH7O9 930 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[2] 1418 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt[0] 1069 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][6] 783 157
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[69] 1581 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[26] 1061 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[2] 1058 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState[0] 770 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[20] 811 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[48] 975 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ASIZEce[0] 879 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][4] 933 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[11] 1253 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][11] 777 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[26] 1095 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[6] 1226 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[5] 782 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[24] 1981 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[21] 1075 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[10] 754 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0[13] 799 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[52] 777 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[3] 1005 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[60] 1903 267
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[41] 2067 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[38] 1001 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_ns_0[1] 1863 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[69] 894 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_current_addr_1_sqmuxa_1[0] 970 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_2[3] 1082 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_m3 779 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdRegrff_0 1141 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[4] 830 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[17] 752 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[20] 768 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[42] 1723 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState_ns_0[1] 744 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_ac0_7_RNIVEV3B 976 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc1 838 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[2] 1166 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[21] 1086 324
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta61_0 606 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[23] 636 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[10] 1051 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIPKCF6 806 168
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10[0] 834 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/nextState_0_0[0] 843 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans[6] 1161 313
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[71] 1184 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[19] 699 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd[1] 1037 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[2] 865 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[4] 850 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[35] 1224 294
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[10] 933 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[54] 764 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[13] 1190 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[5] 755 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len[11] 1131 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[55] 883 333
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_a3_0[2] 554 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/fifo_nearly_full_RNO_2 937 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_wrError_DMAWrTranCtrl_i_a2 1189 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[18] 1669 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[46] 997 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/hold_data_valid 947 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[6] 1185 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[14] 1090 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][14] 948 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/d_sValid_0 1598 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[23] 819 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[48] 1361 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0__RNIIQN54[9] 1117 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[48] 954 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[24] 856 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[10] 1228 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][7] 844 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[2] 1946 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[67] 1122 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[0] 774 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[7] 1064 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoRdAddr_RNO[0] 1008 288
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[45] 1248 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWBURSTReg_d_0_sqmuxa 1045 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[40] 1648 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/currState_RNIFHUFD_0[0] 1169 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intStaValidReg 1203 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[58] 2049 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[4] 917 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[40] 840 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[20] 762 207
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[53] 1765 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_WRITE8_0_a3_0_a2 862 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/un1_fifoWrite_3_i_a2 781 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][26] 879 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/FPA/intDscrptrNum[1] 1186 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[36] 1661 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[52] 1772 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[66] 764 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[26] 818 168
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[59] 1657 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo[4] 908 343
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_a4_0_0[2] 553 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[54] 746 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/IRQ_2 805 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[44] 823 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[69] 1587 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][2] 944 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[71] 765 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/chain_rdTranQueue0 1185 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/ctrlRdData_3[9] 1059 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[52] 1182 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/numOfBytesInRd_i_i_a2[6] 1121 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_ac0_7_RNIAI9K1 839 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[48] 803 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[29] 1102 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/IRQ_3 833 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/extDscrptr_intExtDscrptrCache_Z[3] 1206 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[3] 822 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[40] 886 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][1] 805 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/intOnProcess 1180 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE 854 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNI1L6085[0] 993 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[45] 920 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr_1[3] 964 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m2[5] 868 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[75] 1576 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[8] 747 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[14] 1155 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[24] 1027 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m26_e 899 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[59] 790 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_11 1936 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[30] 740 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0[3] 968 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[124] 1174 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[28] 1059 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][20] 892 169
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync[3] 805 205
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_13_0 776 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i 911 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[48] 804 328
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_4_axb_4_1 901 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_2[7] 1039 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_RNO[3] 1089 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNICORP5_0[1] 1899 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/wrptr_RNO[1] 1101 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_ABURST_out[0] 892 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd[6] 1035 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[6] 1225 348
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_cnt.receive_count_3_i_x2[3] 761 219
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][8] 662 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[10] 678 177
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack_3_sqmuxa 615 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[43] 799 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[53] 881 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO[7] 758 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[47] 954 346
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wready_mc 941 322
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[4] 655 186
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[19] 669 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[43] 1671 283
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_write_proc.fsmsta_nxt117 654 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[24] 912 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[17] 937 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[106] 1197 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[9] 1065 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/read_data_cntr[1] 966 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[33] 990 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i_0 908 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[7] 912 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE 826 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/requestorSelValid_6_i_o3 790 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[9] 703 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][19] 761 142
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[4] 933 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][9] 883 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[24] 858 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SizeMax_reg[4] 935 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr[10] 1106 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[28] 1124 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[27] 1121 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_ren_sc_d2_2 970 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[39] 1008 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][0] 803 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[32] 1684 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][17] 712 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[21] 1979 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO_0[0] 779 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[46] 830 339
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[49] 1788 274
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_RNI7P7CN[2] 768 201
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[68] 1579 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[72] 856 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[28] 816 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AADDR_next_d[8] 969 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[3] 1119 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un1_fifoRdAddr_0_sqmuxa_i_o2_RNIH6VME[0] 891 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[10] 1224 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[29] 755 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[46] 839 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[8] 1051 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[19] 809 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/m2_0 1120 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_reg_en_ctrl_3 962 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/rdptr[0] 1110 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[3] 916 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_MSG_READ_RNO 821 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[0] 1019 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[24] 824 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[5] 1236 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoWrAddr_n2 770 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[29] 1249 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[24] 1138 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState[0] 1771 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdDoneAck_DMARdTranCtrl_2_sqmuxa 1171 372
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[60] 1182 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[52] 1214 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[29] 1249 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeMax_extend_chng8_0_1_0 942 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[31] 1243 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[54] 913 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i 891 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_WRITE_VALID 868 190
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[23] 863 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO 789 183
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.framesync29_0_a2_RNI19JB21 590 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[3] 1850 279
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_RNIAII9B[5] 546 183
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_8[0] 760 204
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[66] 1338 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg_RNIQGAUC[0] 975 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[20] 1158 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[4] 1107 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[13] 801 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[4] 930 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54[3] 843 180
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_4_axb_6_1 911 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[16] 754 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[53] 823 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_RNO[3] 1083 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[28] 1271 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[34] 1645 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr[1] 844 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[27] 966 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO_0[1] 885 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[0] 937 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState_RNIN6G3S[1] 745 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[27] 852 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[64] 998 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[34] 1420 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_m4_0 831 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_RNICKQ0G[2] 817 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[26] 819 159
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[29] 1615 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[22] 798 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/nxtDscrptrNumAddr[0] 1221 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[13] 756 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc5 1992 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][6] 929 160
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNILL2UG[43] 897 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[32] 959 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[97] 1152 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_11 1913 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRd_numOfBytesInRdReg[9] 1120 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[15] 1100 327
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[18] 622 181
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLO_int_RNIR7TE2 787 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[20] 631 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[12] 775 171
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[46] 756 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache1ByteCnt_0_sqmuxa 948 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.d_fifoRdAddr[4] 1041 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/un17_matchlto28_12 795 339
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo_15_0_iv_0_44_RNO 913 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_54_iv_0_0_tz 823 195
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[25] 1266 295
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[4] 866 298
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[18] 666 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[61] 1749 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc4_RNIHMCQP4 863 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][31] 937 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[41] 842 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control[3] 815 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[10] 714 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[26] 691 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[62] 1928 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[20] 853 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[22] 752 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[21] 872 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_openTransVec[0]_0_sqmuxa 799 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[24] 679 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/N_302_i 882 177
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[6] 819 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][2] 924 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[15] 945 325
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[23] 1614 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[53] 890 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[37] 829 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[36] 746 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[31] 799 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_RNIBEGDB[1] 902 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[40] 758 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_1_0[10] 1047 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WVALID 1065 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO[2] 776 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO_0[3] 797 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[30] 1024 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[61] 772 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][30] 829 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoSpace[1] 877 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[32] 1132 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrValidReg[1] 1135 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata[7] 838 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[42] 1581 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/un2_ctrlRdData_1 1106 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_RNO[16] 1062 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][22] 915 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[51] 940 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/reqCnt_0_sqmuxa_1_a0_0_RNI6261GA 1207 372
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[35] 1928 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 868 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[5] 918 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[22] 807 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m2[5] 666 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc6 845 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][28] 899 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_13lto3 1090 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[7] 886 321
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[10] 862 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][24] 833 160
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_0_0_o2[0] 817 213
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[10] 1697 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][11] 967 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][7] 768 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][25] 679 154
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1[0] 867 199
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_0[2] 851 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_ac0_3 838 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE 795 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoWrite_2_0 1009 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[25] 1267 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1] 970 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[25] 1267 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[2] 662 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][22] 698 148
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[31] 905 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[63] 1136 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][24] 831 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_3_0_0_RNI1GL7E 800 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData[9] 1062 324
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[34] 887 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/un1_a_penable 842 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1] 972 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un6_len_offset_0[3] 870 285
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_pready_i_o2 748 219
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[58] 1735 280
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/framing_error_0_sqmuxa 746 228
set_location FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/PCIE_COMMON_INSTANCE 2466 230
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[43] 827 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[75] 1138 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[41] 1219 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][26] 706 148
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[25] 809 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0[6] 1232 360
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[1] 750 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][9] 818 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[68] 905 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[97] 1148 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[6] 1232 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][11] 952 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][31] 860 172
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_a4_0[5] 568 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[58] 880 334
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[1] 552 184
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[52] 924 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[7] 1951 274
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[28] 2023 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[2] 1218 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[74] 978 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/un1_a_penable_1 825 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[14] 1076 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[16] 1069 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[24] 835 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[33] 757 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_22_i_a3_0[0] 1195 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/un1_CH3_MSG_PRESENT_IRQ 835 186
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA_Z[1] 766 211
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[57] 1004 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/un1_a_penable_1 858 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][4] 894 199
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_adrcomp_1 844 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_RNO[3] 930 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[31] 840 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[61] 2029 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[62] 970 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[14] 743 159
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[11] 1253 352
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr_RNIUGLO7[4] 862 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_RNO[9] 1044 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt_plus_1[4] 1084 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][3] 936 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[37] 792 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_4 770 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][9] 882 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][26] 809 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[29] 1975 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SUM_i_o4_0[3] 964 300
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[17] 1420 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.d_fifoRdAddr[7] 993 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/visual_SLAVE_AVALID_next.m3_0 969 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_2lto23_10 1104 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[25] 857 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dataValidReg_Z[1] 1176 364
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_4[5] 762 192
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_3[3] 758 204
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10[4] 577 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata[9] 845 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[38] 1940 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[51] 921 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numCombRd[1] 974 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readLen[5] 784 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[8] 1175 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_RNO[63] 1002 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_6lto3 1028 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[27] 738 142
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[69] 945 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNI1L6085_4[0] 968 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[62] 774 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_54[3] 1102 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[22] 1264 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[31] 2011 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.d_fifoRdAddr[1] 1031 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_RNO_0[58] 987 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoSpace[3] 879 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[85] 1124 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[25] 775 166
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[25] 698 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeMax_pre_Z[2] 1069 301
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[59] 1644 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[12] 1258 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[11] 1147 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[56] 864 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[21] 1258 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt[0] 997 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState_RNIVQ1EF[1] 847 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[21] 853 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_nearly_full 846 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_last_next_5 936 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[30] 1264 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][11] 774 343
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_dout_reg_Z[1] 772 214
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr_1[2] 975 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_ac0_5_0 904 375
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[31] 840 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc5_a0_RNI65L2B1 1032 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][20] 877 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[14] 1008 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][7] 910 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[6] 870 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[35] 938 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/last_slave_beat_i 924 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[0] 1881 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d_iv_i_RNO[2] 992 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_10 1933 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[56] 2028 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[19] 873 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[47] 804 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[27] 819 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_visual_len_latched_next_1_sqmuxa_1_RNO 1108 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[29] 936 289
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc[9] 956 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[3] 798 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[9] 1095 358
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state[6] 744 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[1] 896 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[17] 892 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_MSG_READ_RNO 890 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[42] 834 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[13] 656 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][28] 834 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchThread64_1 783 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_0_sqmuxa_2 1222 360
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[4] 1409 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState_ns_0[1] 1076 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[11] 1123 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[32] 986 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m63_i 925 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[30] 704 153
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[61] 1959 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sieCntCtrl.sizeCnt29_NE_0_RNI0909I 1032 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[8] 914 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[20] 1731 277
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[26] 649 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[4] 1064 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/sizeDiff[1] 908 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ALEN_out[6] 1050 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_wrCmdFifoEmpty_reg_1 1052 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_5 880 375
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WLASTReg_d5_2_RNI8F1JA 963 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_len_latched_next_2_sqmuxa_0_a2 932 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[0] 966 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/countResp[2] 1095 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg[3] 1144 328
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc_4[8] 919 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[67] 764 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[18] 1204 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc1_RNIANRSJ 868 282
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/m69 768 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[33] 893 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[2] 898 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[20] 774 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[43] 1795 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched_RNO[12] 1145 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][15] 650 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_3_RNIVV85D 1959 276
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[37] 1723 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[74] 762 310
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_12[0] 1300 259
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[11] 1102 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO[9] 1142 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[35] 1029 306
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[6] 768 229
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m3_0_1_1_tz 879 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[20] 1245 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][2] 773 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[6] 1074 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[54] 1681 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[30] 1014 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/chainReg_420_0 1166 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[64] 762 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_3[4] 986 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/wrptr[0] 925 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[0].un1_openTransInc 756 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO 900 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv_RNO[18] 803 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc3 794 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv[9] 813 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[16] 912 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[30] 702 174
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2[5] 812 213
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[60] 825 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[27] 1120 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[60] 1843 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat85 801 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g1_0_0_1 817 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/nextStateARd_0_sqmuxa 993 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63[1] 874 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState_ns_0[1] 799 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][8] 791 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[76] 1728 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[13] 1063 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[6] 1073 370
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/un1_parity_err_0_sqmuxa 772 222
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.d_fifoRdAddr[2] 1043 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[7] 941 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/mask_wrap_addr_1[5] 963 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[3] 1094 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][0] 935 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[34] 810 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_7[18] 1137 294
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_cnst_0_a4_0[1] 828 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr[3] 1025 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[21] 1212 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[55] 953 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[29] 806 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlWrRdy_0_sqmuxa_i_RNI5HLPB 1084 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[16] 992 340
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[53] 1187 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un3_fifoRdAddr_1.N_1916_i 859 327
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA_Z[7] 768 214
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[23] 1130 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i 889 363
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack_bit_0_sqmuxa_1 612 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[61] 1393 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/nextStateResp5_NE_RNIK1Q8A1 1089 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[50] 920 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[0] 1588 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_RNILPKQA4_0[1] 744 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchDataThread9_1 775 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[11] 1166 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_11 853 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][0] 810 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un14_sizeCnt_comb_P1[4] 933 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[19] 1166 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/MASTER_BVALID 962 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][10] 735 151
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[24] 1672 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 1074 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[5] 807 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[18] 732 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_1_iv[1] 1184 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][18] 874 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt[1] 951 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[31] 711 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[36] 909 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[132] 1184 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[62] 962 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[32] 746 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_MSG_READ 898 190
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAI_ff_reg_RNO[2] 578 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[25] 809 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_Z[2] 1085 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_m5s2 1071 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[9] 735 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[31] 1096 342
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10[1] 830 207
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[21] 1610 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[33] 774 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i_0 912 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[25] 998 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[9] 1076 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[1] 663 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[49] 1217 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un12_current_addr_1.SUM[1] 1052 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIH9RK3[6] 814 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[48] 966 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[48] 1353 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_81_iv 823 177
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/full_3_RNIKGT7C 762 231
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[41] 1860 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[14] 851 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/rdptr_1 931 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/read_cntr_4[2] 941 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[2] 903 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc3 1173 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[61] 1898 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_ASIZE_reg[2] 1114 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/sizeCnt_comb_P1_Z[2] 1060 313
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[51] 758 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][7] 793 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[12] 883 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][2] 815 160
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.un1_BREADY_slvif 958 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][16] 790 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/N_28_i 785 309
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[9] 856 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un1_RDATAReg_d_1_sqmuxa_0_o3 1092 318
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLKint_p1 555 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[23] 1108 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[26] 2005 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc1_RNI1LNNC 1054 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt_Z[6] 954 364
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[20] 707 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[62] 2037 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[1] 925 289
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_mst[2] 992 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[20] 824 342
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_3_sqmuxa 829 210
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[56] 1162 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[23] 975 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK 900 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[16] 1373 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[7] 964 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_visual_CmdFifoWriteCtrl_next_1_sqmuxa_2 1106 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[26] 1100 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[43] 1112 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[4] 1262 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[5] 759 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/we_i_0 849 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[10] 1914 268
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[69] 1177 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[39] 928 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_ASIZE_reg[1] 962 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram15_[1] 799 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[5] 1069 322
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0 732 377
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[10] 824 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/to_boundary_conv_8_RNITV3CB2 891 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrNumOfBytesReg_d11_cry_8_RNO 1062 369
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[6] 779 229
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[40] 1677 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[6] 795 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[22] 1058 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][7] 906 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[69] 1362 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/WrapLogLen_reg[0] 970 280
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_pready_i_a2_1 753 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN[2] 886 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn_d_iv[3] 1120 327
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[9] 971 325
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_fsmmod_2_2 579 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[49] 2009 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_o3_9 771 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[21] 1048 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[14] 1139 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[46] 912 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[31] 836 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[27] 980 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[21] 864 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/WrapLogLen_reg_RNISCL6U[2] 1150 303
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[9] 1411 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[54] 870 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[27] 1119 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoRdAddr[2] 854 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[27] 1126 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoFull 1062 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstMaxAXINumBeatsReg[0] 1113 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/extDscrptr 1179 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[72] 1741 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/noOpSrcAck_u 1182 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/maskReg[2] 1188 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_1 2017 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m35 896 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[36] 1668 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[19] 867 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/wrptr_RNO[2] 902 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[28] 1270 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[3] 866 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[7] 1082 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[20] 715 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[54] 954 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_2[5] 1118 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[0] 1163 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState_RNIVNVKJ[0] 961 357
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_4[0] 756 244
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[11] 765 156
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[51] 900 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[34] 977 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[31] 1095 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[1] 880 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][9] 977 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WSTRB[7] 895 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[23] 703 147
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[45] 925 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoWrAddr_n3 768 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[5] 1173 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID[2] 795 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[45] 1680 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][4] 799 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[71] 930 325
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[27] 1695 286
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[0] 932 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_RNIFPQLS1[1] 1032 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[19] 1122 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][29] 774 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIAVP9Q[7] 1045 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[38] 1373 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][5] 967 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[8] 1072 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[22] 741 168
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[8] 1988 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN[5] 877 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[66] 835 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[8] 1244 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[17] 1117 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[44] 924 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[70] 757 310
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[28] 931 330
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[14] 1911 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[9] 1079 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[72] 1738 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[70] 976 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[46] 1375 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/widthConvRead_ctrl.MASTER_RVALID15_4_0_o2 944 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][24] 918 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[39] 812 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_RNIL1EDNH_0 816 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo[0] 914 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[28] 1125 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt_lm_0[3] 1029 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/entries_in_fifo[1] 1074 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv_RNO[28] 786 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][9] 766 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[10] 632 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/ASIZE_reg_RNIS6NEC[1] 1116 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/rdptr_RNO[0] 1110 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[1] 996 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/second_Beat_Addr_Z[1] 947 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[73] 786 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[2] 1151 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[65] 907 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState[9] 1193 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][35] 882 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_1_124_i_m3 1030 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoSpace[5] 1013 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[38] 1669 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[23] 1010 331
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[25] 2024 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/b_ready 895 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_RNIL1EDNH_1 828 318
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[24] 688 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[15] 700 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C0/BLK_EN_inst 1075 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][1] 864 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[128] 1168 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_RNIAR5NM[1] 1675 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[41] 811 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][14] 872 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO_0[1] 1027 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[31] 781 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][28] 808 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[20] 940 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/currState_RNI7F5OR[3] 1203 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[10] 1786 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[54] 817 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[45] 940 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[36] 1260 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrite_f1 1046 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/currStateARd_RNO[0] 1013 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[40] 1565 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[49] 1791 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXClrReg[0] 1077 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][19] 929 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoSpace[1] 985 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[20] 1001 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS_raw_11_0_a2_0[0] 741 189
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[57] 1665 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un37_tot_len_axb_9_RNO_0 872 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_2[2] 1024 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36[4] 919 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 1045 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[40] 922 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[8] 865 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][12] 697 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un6_SLAVE_ALEN_P1_ac0_11 999 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[87] 1118 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[58] 1925 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[21] 998 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[38] 1660 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptr_intStatusMux_d_0_a3 1152 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr_RNI8Q73T_0[1] 1087 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[1] 663 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current_RNI6FGJP1[0] 878 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[9] 888 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_RNO[0] 1174 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][6] 681 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_2[7] 1077 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[21] 734 153
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[5] 1093 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[37] 1800 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currStateResp[0] 1097 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][29] 816 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[5] 857 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[56] 1939 268
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[42] 797 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[28] 774 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[7] 794 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0_RNO 1873 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[18] 1873 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_RNO[18] 1148 321
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNI55D851[2] 758 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[110] 1205 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][19] 885 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 1945 270
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[22] 863 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[5] 1927 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_nearly_full_23_iv_0_18_i_a3_0_1 926 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][5] 776 181
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_Z[4] 772 208
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33[22] 1085 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[49] 1026 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[59] 816 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][22] 961 169
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[4] 797 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un31_mask_wrap_addr_4_1 973 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_full_RNO 890 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrValidReg[3] 1133 328
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_4[2] 736 204
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNIEPPKB[0] 836 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[15] 945 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/pass_data 942 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr[2] 855 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/srcDataValidReg[3] 1157 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[38] 1578 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/mask_addr_pre_1[0] 877 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[27] 1108 346
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r_0[11] 917 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[50] 838 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[27] 1256 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatCntReg[8] 1006 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[9] 1116 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[9] 1000 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[45] 1049 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][21] 702 139
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[75] 1930 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_SizeMax_c3 1078 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[12] 968 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[8] 807 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[7] 896 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_5[1] 762 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[11] 971 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/reqCnt_Z[1] 1208 373
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[57] 1716 286
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[15] 940 316
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[31] 640 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc2_RNIBTDO11 874 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[8] 994 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID[0] 773 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0_a2[20] 771 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[35] 819 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[22] 770 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[26] 1627 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[71] 1728 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[69] 846 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[17] 752 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[30] 666 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d[9] 1049 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[49] 950 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[15] 1165 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[42] 1538 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[31] 666 157
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/busfree_write_proc.un1_fsmdet_1 568 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[4] 670 187
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_Z[3] 778 208
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState[1] 744 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[10] 966 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[59] 747 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_2_96_i_m3 868 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/maskReg_4[3] 1198 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[30] 963 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[11] 1057 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[4] 1253 348
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[5] 755 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[26] 808 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_1lto11_0 1069 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[26] 1243 289
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc_4[7] 913 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[13] 750 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][20] 786 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][23] 716 142
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_28lto23_6_0 1014 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[13] 750 165
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[33] 1215 289
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[5] 869 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[70] 794 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[14] 1548 279
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10_2[4] 836 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[28] 886 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[22] 808 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_length_1_axbxc3 974 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_ac0_13 851 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_ALEN_out[0] 885 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[74] 1910 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][5] 851 196
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[7] 769 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[6] 857 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr[5] 1027 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.d_fifoRdAddr[2] 1126 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID 889 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_Z[1] 1087 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[8] 968 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[26] 732 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 1021 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_accept 947 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.d_fifoRdAddr[0] 1135 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full 812 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[32] 840 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[38] 834 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][6] 831 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45[5] 831 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDataValidNSetAck_RNIFFRKB 1217 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNO[2] 796 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[30] 1122 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[26] 625 171
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[55] 1956 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[48] 902 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr[2] 906 337
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[8] 931 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[73] 801 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoWrAddr[2] 770 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv[9] 803 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[11] 781 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][0] 905 199
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW[1] 1184 307
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[0] 566 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN[1] 1132 313
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[3] 1098 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[56] 836 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[55] 1721 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_RNI4NT4O4[3] 1035 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_i_a3_0_0[24] 1001 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[18] 1896 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un6_invalid_rdaddr_2 1065 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[21] 666 168
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[16] 716 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[67] 937 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO[1] 774 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg[2] 1183 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc5_0_RNI00K1I 1021 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][0] 927 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m2_0 878 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_14 1034 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 796 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_VALID_9_iv 877 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][22] 918 172
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/ram256x8_g5/INV_1 791 216
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][23] 671 157
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[26] 695 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[19] 1331 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/unaligned_fixed_burst_count[4] 1060 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[25] 862 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[3] 733 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[23] 893 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[11] 885 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[52] 1181 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[52] 971 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[4] 865 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[0] 1045 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[15] 962 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_1 778 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or_0_0 872 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO 843 189
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack_3_sqmuxa 809 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_6 769 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[2] 936 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[2] 779 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched[12] 899 277
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[67] 855 309
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[12] 644 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_a2_0[2] 1077 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_3_i_a2[1] 1171 312
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][24] 908 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[19] 975 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[5] 1085 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[31] 871 160
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[22] 739 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[64] 777 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt_lm_0[7] 909 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[1] 1086 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[19] 1149 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[21] 762 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_m3_0_a2_1_0 1013 294
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[22] 658 181
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_sresetn_4_i_i_a2_0 816 213
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1 1036 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[76] 785 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[55] 1014 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][27] 960 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[38] 974 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI7UIH9_0[4] 933 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_empty 899 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[7] 1061 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[30] 935 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[4] 670 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][11] 693 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[4] 785 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/chainReg[3] 1174 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[0] 907 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[61] 823 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO 834 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[9] 774 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/ASIZE_reg_RNI6UQFG_1[0] 985 279
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[30] 706 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ 904 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO 873 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][19] 876 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[10] 1229 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 798 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[13] 744 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[6] 1069 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState[2] 801 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/incr_rd_src_0_RNICJD9E 954 372
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/d_sValid_0 1794 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[30] 1034 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[11] 1251 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[25] 678 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[31] 844 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_6_0_RNO_0 998 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[69] 1836 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 1048 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ 844 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[35] 832 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d_4[5] 1096 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[59] 1752 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[28] 760 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[15] 1047 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat65 2017 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][10] 614 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[60] 824 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc4_RNI69OIA2 857 279
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0_write_proc.seradr0apb5_0_a2_0 747 210
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_0_sqmuxa 587 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54[5] 842 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[25] 847 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[6] 2039 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc_4[2] 924 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt_5[3] 921 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_4[0] 791 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_beatCntReg_d6 955 354
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_shift.rx_shift_11_fast[7] 787 216
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[37] 1488 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[75] 842 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[24] 1070 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[59] 878 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[69] 846 325
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.sersta45_0_a2_0_RNIBBLOO 842 204
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[10] 920 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_9_0 918 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[23] 1125 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoRdAddr[0] 1130 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[1] 1190 337
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[20] 670 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[14] 840 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/unmaskHigherPriReq[3] 1193 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[65] 956 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[36] 1980 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_9 867 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata[5] 829 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_5 777 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[20] 756 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[5] 1106 301
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[6] 810 202
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[38] 1163 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[33] 1982 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatCntReg_RNIC8EN9[0] 1009 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[50] 934 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][3] 925 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[18] 1896 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_axbxc4_0 1161 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/tx_in_progress_RNI5GBKF_0 1035 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[15] 1232 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[9] 1062 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram17_[0] 813 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[35] 819 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore[0] 1198 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched[1] 1144 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][15] 866 336
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[14] 921 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][25] 788 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ_RNO_0 897 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[48] 926 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[16] 1917 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDataValidNSetAck_RNINSJFF 1205 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_2lto23_3_i_a3 1033 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un7_sizeCnt_comb[5] 1089 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[6] 841 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[9] 790 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr[3] 841 364
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_34_i_i_a2 1931 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][21] 856 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_1 855 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][24] 746 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[3] 662 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_masked[1] 1005 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[21] 1947 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[1] 2016 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[18] 980 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[4] 837 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[31] 679 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[16] 1253 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[42] 792 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[59] 1755 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_shifted_RNIRIU2M1[0] 890 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[64] 1163 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/fifo_nearly_full_RNO_1 1041 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[8] 1661 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][33] 870 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[24] 787 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre_RNO_0[0] 1057 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata[3] 806 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO 874 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][0] 909 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[6] 844 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[28] 1022 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[2] 1332 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo[4] 942 286
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[6] 662 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[16] 1373 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt_Z[3] 951 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[14] 1090 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[11] 946 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[64] 833 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/un1_unitCnt_1.SUM[2] 1129 318
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2[3] 806 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/currState[1] 926 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[27] 1596 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[59] 1328 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_ABURST_reg_RNI2VT972[1] 1136 303
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_comb_proc.fsmsta_nxt125 578 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[5] 665 187
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[10] 960 325
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.sersta45_0_a2_0 841 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[12] 1110 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE 816 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[69] 1734 286
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[7] 611 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_a2_1[30] 1076 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3] 807 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[69] 1667 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[108] 1194 346
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/m85_0 746 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[9] 786 331
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[70] 1936 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[47] 978 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[55] 1719 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[39] 990 303
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[68] 2040 271
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_write_proc.un1_seradr0_NE_0 756 225
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[22] 845 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[31] 1036 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[6] 781 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[0] 903 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState_ns[5] 906 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_slave_accept_2_1 1060 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[16] 1008 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[1] 902 192
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[7] 947 369
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_2_sqmuxa_1_0_RNI6AA2O 843 210
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[31] 893 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[28] 983 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][25] 838 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[12] 1271 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWVALIDReg_d_1_sqmuxa_i_o3_i_a2 1048 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][10] 874 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_RNO[3] 869 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[0] 1047 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[18] 868 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[25] 999 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[13] 1115 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[12] 1271 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][29] 848 160
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[18] 627 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[122] 1160 343
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.sersta45_0_a2 591 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[50] 948 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[11] 678 168
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[75] 1573 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][3] 872 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[38] 2030 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[75] 1772 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[9] 843 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/_l0.dstDataReadyReg_6[0] 1168 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][24] 919 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoSpace[5] 881 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[48] 1129 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[23] 1946 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[9] 1069 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[1] 1118 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[40] 1228 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[26] 909 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[12] 738 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeMax_extend_chng_RNIE9HUC 936 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[41] 1141 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_2[10] 1053 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[32] 1686 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][4] 871 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[1] 812 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][14] 870 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current[0] 1093 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram1_[9] 1119 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[27] 965 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[10] 884 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un14_sizeCnt_comb_P1[3] 1064 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[20] 1111 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[5] 806 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/readID[0] 779 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/fixed_flag_out 894 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[7] 1081 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[99] 1133 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[19] 1976 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[12] 828 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][2] 844 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[4] 758 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[47] 980 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_1_tz[0] 1201 363
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[38] 931 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[69] 957 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[4] 1162 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[28] 983 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[2] 1185 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[3] 917 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[5] 960 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_1lto8_1 1044 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_MBX_WRITE 891 196
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ALEN_out[1] 1054 370
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_3_RNIQ9288 1958 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_ASIZE_out[2] 906 283
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNI42AS7[6] 1054 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[4] 834 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][12] 954 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[5] 965 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[5] 1024 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[16] 2018 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][26] 930 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][23] 675 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_7_RNIIS4K11 1912 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc[0] 950 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[8] 1086 342
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/un1_clear_framing_error_0_a2_0 775 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AADDR[4] 980 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[21] 1159 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_1[10] 1047 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[5] 840 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_3_sqmuxa_or_0_0 843 192
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_mst[7] 1026 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_15_i 1080 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/we 1044 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_RNILPKQA4_1[1] 749 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO_0 802 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[52] 864 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[1] 1024 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_5_sqmuxa_i_0 898 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNO_1[3] 774 312
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[13] 1881 271
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[62] 1380 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m2_0_2_0_1 1045 297
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_2[9] 750 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[19] 1067 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_0 893 189
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[55] 1723 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][11] 796 319
set_location CLOCKS_AND_RESETS_inst_0/CLKINT_REF_CLK_50MHz/U0_RGB1 731 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN_RNI0JB5L1[3] 1173 312
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[76] 1716 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[71] 1844 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/set_rdaligned_done8 950 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/IRQ_3 852 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_a 884 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[51] 824 328
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr[6] 859 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_empty_RNIFGMT5 904 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_6_48_i_m3 890 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[27] 1018 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[55] 1720 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[15] 769 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[18] 1092 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un23_SameMstSlvSize_a_4_cry_0_RNIVA7UJ 909 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_5 874 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[2] 1184 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[6] 1072 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[50] 1601 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/wr_en_fifo[1] 878 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue66_0 1184 360
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[2] 835 216
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_ack_0_sqmuxa_3_i_0 614 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrErrorReg_d_2_3_1 1193 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[58] 954 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[12] 1259 336
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[3] 650 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[55] 1688 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[23] 865 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][24] 681 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][5] 931 193
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[59] 1839 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[21] 1071 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[45] 788 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/we 884 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_8_0_RNO_0 1156 303
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[9] 1962 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXClrReg_3[0] 1077 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[16] 690 153
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[51] 1543 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[8] 1410 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_axb_9_1 1086 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[31] 915 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_WRITE 856 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][18] 901 199
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ALEN_out[7] 1051 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[20] 794 153
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[42] 1717 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/fifoWr 811 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[6] 802 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv[3] 806 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[34] 1646 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_i_o3[12] 699 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram14_[0] 788 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[28] 928 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][4] 899 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState_RNI4RUBJ[1] 1780 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv[8] 887 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/match_0_a3 800 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[33] 808 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/we 910 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un20_cnt_match_next_4 1073 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[10] 844 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[48] 1256 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[75] 847 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[19] 2025 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_9 1017 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[36] 867 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE 895 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[2] 1427 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36[5] 921 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[11] 1094 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[1] 1945 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m3_0 877 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][8] 774 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[45] 1009 325
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_0[2] 830 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlSelReg 1094 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b 882 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[18] 870 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[6] 889 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[17] 1109 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[6] 936 343
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[2] 638 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[43] 835 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[53] 819 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_0_m2[0] 1137 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv[5] 829 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_9_0_RNIUC3DB 917 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[54] 831 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][7] 770 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[51] 924 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState[1] 775 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[5] 1092 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][21] 862 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr[5] 979 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[4] 859 192
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[32] 1590 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].matchThread86_3 793 321
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIFF2UG[40] 906 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_i_a3_i 781 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[19] 806 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_2_1 809 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[32] 1837 270
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[64] 1547 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[26] 1003 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_axb_5 931 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[30] 1025 346
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_state_ns_0_a2[0] 802 210
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[34] 847 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata[1] 782 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_22_i_a3_1[1] 1190 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[27] 1168 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[58] 1739 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[32] 2011 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[12] 655 168
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[49] 950 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[15] 1899 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_2_0_RNO 1130 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[4] 928 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[28] 954 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un3_master_ADDR_masked[1] 944 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[32] 997 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_10_1 825 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[11] 773 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][20] 688 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchThread53_1 799 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_5_60_i_m3 1160 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_5_sqmuxa_RNI6CFSA 1173 372
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[57] 1327 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m28 888 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[13] 2033 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[18] 947 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrFetchReg 1212 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[4] 942 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_MBX_WRITE 860 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[11] 952 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[31] 636 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[43] 1672 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[5] 941 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[129] 1190 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixburst_validdata.un1_wrCmdFifoRdData_1_RNIBLO4I2 1049 318
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[0] 673 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_m1_e_i 1946 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[33] 1806 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[20] 920 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[25] 1363 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/visual_SEND_DATA_SM_next_2_sqmuxa 874 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[10] 824 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/writeID[6] 914 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[3] 1103 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0_0[2] 1004 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[22] 733 142
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_1_1 1932 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[29] 820 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[35] 1601 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_a 848 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][0] 819 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][25] 675 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_32lto11 1009 354
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_5[4] 758 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNO_0[3] 780 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dataValidReg_RNO[0] 1185 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[63] 894 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_22_i_m3_1[0] 1190 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr_RNO[0] 1020 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_2[6] 1059 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/mskdSta[2] 1073 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrErrorReg_d_2_2_0 1234 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[13] 987 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/full_flag_RNO 1098 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr[0] 1112 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[3] 896 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[35] 806 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][22] 963 166
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_11[0] 755 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/wrptr_RNIUE5QP[3] 902 288
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_14[0] 749 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C2/BLK_EN_inst 1142 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[22] 1261 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[3] 1221 348
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNI8P6FH[2] 832 207
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[50] 1841 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[112] 1179 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_3 1957 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoSpace[3] 1143 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][1] 817 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control[1] 835 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/un1_fifoEmpty16_2_0_o3_0_1 788 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][16] 656 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_1[4] 814 174
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[11] 620 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[37] 847 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][13] 831 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][3] 760 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[14] 2029 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/currState[0] 945 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[28] 1018 337
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_8_2[0] 748 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[1].un1_openTransInc 787 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][29] 891 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un7_sizeCnt_comb_RNO[0] 1083 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState_RNI9B91F_1[1] 1765 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[8] 1004 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[9] 1069 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[20] 866 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[70] 772 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[8] 1219 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAVALID_3[1] 809 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata[2] 878 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[5] 877 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[12] 1722 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/fifo_nearly_full_RNO_1 938 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[4] 785 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[29] 854 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m6_m1_0_a2_0_0 843 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIC65P5[3] 879 375
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.framesync29_0_a2_RNIKGI7S1 842 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[20] 902 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchThread20_3 770 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[62] 1896 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[60] 912 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_axb_1 933 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/fixed_burst_pre_0_sqmuxa_RNIJVJRP 921 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][28] 771 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/nextState_0[0] 1771 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[64] 1334 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[39] 750 319
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_sync_proc.fsmsta20 842 210
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/reg_write.tx_hold_reg4_0_a2_i 772 216
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10[0] 581 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[14] 825 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[11] 1074 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAVALID31 807 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[4] 1982 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len[11] 907 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_12 831 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[20] 978 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[30] 1080 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg_d_1_RNI8BQ0K[1] 1169 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_MBX_WRITE 800 208
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_WRITE_2_0_a3_0_a3_2 858 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[31] 859 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/tx_in_progress 929 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[18] 936 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_0 824 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/extDscrptrNxt 1183 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_2_0 873 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[5] 1087 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][9] 917 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[32] 1837 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[55] 1350 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[0] 787 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_WRITE_VALID 893 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[2] 780 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[26] 1269 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[29] 825 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[20] 825 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[45] 1632 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[25] 1142 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[12] 1083 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[19] 763 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[7] 835 301
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[59] 1646 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[63] 1155 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0_m3[23] 908 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[10] 963 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0_a2[23] 769 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[31] 660 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[30] 708 144
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[6] 642 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[52] 972 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_0 1188 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m8_0_2 830 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[72] 1710 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[26] 810 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[31] 756 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c7_a0 1936 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeMax_pre_Z[4] 1072 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i 838 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoSpace[1] 1141 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[1] 775 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][28] 830 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0[1] 947 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[9] 673 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][18] 900 199
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[11] 1646 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[5] 1106 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[68] 811 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[124] 1174 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[53] 1180 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[7] 1046 354
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[7] 913 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[62] 787 334
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_2[2] 758 201
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[30] 736 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[72] 1762 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][11] 867 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[42] 1710 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m2[1] 775 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat[5] 983 334
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_RNO_0[3] 835 198
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[73] 1912 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][27] 889 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo_23_0_iv_0_44_RNO 924 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[18] 1905 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[16] 1615 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_3_0_0_3 826 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat[9] 980 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNO[0] 903 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[42] 1146 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[19] 749 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[38] 944 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][25] 947 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[46] 900 334
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_8 1300 162
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeCnt_reg_lm_0[5] 919 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[33] 942 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][4] 805 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_90_iv_0_0_tz 786 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][1] 774 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[105] 1189 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/unaligned_fixed_burst_count[0] 1056 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[69] 945 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/m100 876 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_0_a2_1[0] 1178 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[52] 750 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlWrRdy_0_sqmuxa_i_RNI4GLPB 1063 330
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_PCLK_count1_ov_1_sqmuxa_1_i_0 854 198
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[30] 823 367
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_comb_proc.fsmmod_nxt59 575 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][16] 833 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[20] 867 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg[1] 1178 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeMax_pre_Z[0] 927 277
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[32] 1221 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrFetchReg_d_1_sqmuxa_1_RNI96J6C 1197 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[23] 938 280
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[8] 668 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][5] 771 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][9] 978 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a2_i[6] 855 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[58] 1903 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[21] 703 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[75] 1711 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXClrReg[2] 1071 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[79] 1056 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[12] 700 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][20] 777 151
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[35] 757 328
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/xmit_pulse 777 225
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/SEND_DATA_SM_comb.visual_SLAVE_WLAST_next29_1.CO2 865 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[47] 866 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[74] 1709 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata[3] 836 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or 788 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[5] 866 184
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[6] 673 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0[7] 1143 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_reg[0] 1044 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/mask_slvSize_Z[0] 960 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[63] 807 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstAXITranTypeReg[1] 1051 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][9] 864 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][8] 665 154
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_1_sqmuxa_i 951 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[35] 846 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90s2_RNI4IKH9 680 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_MBX_WRITE 792 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo_23_iv_32_i_o3 855 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un14_sizeCnt_comb_P1[0] 925 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[72] 973 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[5] 1000 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BID[4] 1008 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][11] 795 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[23] 767 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[17] 1234 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[30] 1042 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[7] 1017 366
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[6] 839 216
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_3_sqmuxa 579 183
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_a4_0_4[3] 561 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][28] 835 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_0_3_0_a2_1_RNIQJPV11[0] 1222 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[36] 1585 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc7 891 372
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[7] 773 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoSpace[5] 1145 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_RNO[0] 1083 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_data_empty 955 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a 799 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[22] 1103 346
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[4] 655 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[17] 678 171
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[23] 698 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[59] 876 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[41] 1007 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[29] 1029 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO 884 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/rdptr[0] 1080 310
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_dout_reg_Z[2] 776 214
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[54] 1945 267
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[60] 1703 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_1 822 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[17] 1122 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[45] 1148 333
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_SCLI_ff_reg_1_sqmuxa 613 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc3 986 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[7] 937 289
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[24] 650 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/un1_CH4_MSG_PRESENT_IRQ 847 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/grant[1] 1183 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[14] 1107 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[11] 1252 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][1] 844 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/nextState_1 1167 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[36] 1004 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[33] 747 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched[7] 1149 298
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned_load39 957 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/maskReg[1] 1157 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat95 1663 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ 923 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState_RNIF27LC[1] 1400 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[23] 1107 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[48] 830 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0] 884 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/N_85_i 892 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[31] 895 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[27] 1381 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[24] 820 153
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_7_RNIUVVJ31 1911 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[41] 1953 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_3_0_a3_15[0] 752 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[8] 1187 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[0] 996 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[4] 945 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[36] 811 348
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_RNO_0[4] 837 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[41] 867 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[32] 1806 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[22] 749 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[3] 777 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[66] 1121 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv[3] 807 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[1] 854 193
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[57] 825 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[65] 944 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][8] 661 166
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_byte_in_0_a2[4] 769 207
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[9] 1642 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[30] 915 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[42] 926 315
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4[2] 772 219
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[30] 818 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[34] 965 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[3] 745 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/maskReg[3] 1161 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[27] 1001 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[4] 771 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0_0[22] 1034 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][7] 645 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[47] 831 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[3] 1027 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[3] 1084 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[28] 807 165
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[8] 644 181
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[50] 902 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_len_latched_next_4_sqmuxa 1101 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoWrAddr[2] 823 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d_0_a2[18] 1008 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[24] 913 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[39] 892 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[29] 1139 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[34] 763 366
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNI22D851[1] 766 210
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[75] 1908 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[10] 1731 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched[11] 1142 298
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sclscl_1_sqmuxa_i 571 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len[0] 888 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][21] 831 157
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[29] 687 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].matchDataThread31_3 774 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[101] 1144 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[14] 711 144
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[8] 1372 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[13] 733 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[1] 1003 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[70] 1660 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[4] 849 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqFPA 1184 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un3_rdbeat_cnt_1_axbxc5 973 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[6] 841 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[67] 843 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[24] 774 330
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[49] 1602 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un7_sizeCnt_comb[1] 1086 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[1] 872 187
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_indicator.fifo_write14 774 222
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState[0] 934 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b 840 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[69] 840 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[29] 1258 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[17] 1056 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0_RNO 830 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[3] 959 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[37] 1675 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][7] 886 169
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_tmp_9_iv_i 812 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[19] 1241 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[44] 1839 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][18] 640 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[41] 1578 279
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA_Z[6] 777 214
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[26] 1240 288
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[16] 914 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m6_0_3 1065 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current_RNILQ5993[0] 889 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[7] 1959 289
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_5 857 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[13] 1055 331
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_o3[3] 814 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[45] 795 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[7] 1083 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[23] 1095 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][17] 718 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[69] 1766 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[24] 751 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[14] 1090 321
set_location CLOCKS_AND_RESETS_inst_0/PCIe_CLK_LOCK 870 3
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[4] 732 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[32] 1572 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[47] 943 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_2_0_0_3 768 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[28] 1127 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[4] 859 193
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 902 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[20] 1099 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3[0] 867 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 857 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[27] 1117 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[12] 897 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][6] 639 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AADDR[3] 961 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[30] 666 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54[4] 841 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_RNIRB7DF[4] 1156 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d[25] 1094 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[2] 1094 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_AID_reg[7] 1079 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn[0] 1117 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][4] 800 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixburst_sizecnt.un1_slave_accept_1 1051 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[30] 916 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][7] 776 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][9] 913 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[21] 1356 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][5] 840 157
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg[0] 824 199
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/int_slaveVALID 815 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[47] 1682 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[25] 1698 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveALEN[2] 836 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[31] 1133 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[45] 954 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[9] 916 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[80] 1150 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched[6] 890 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[10] 1224 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[10] 1053 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[22] 648 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[72] 796 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[21] 1030 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_1[5] 830 180
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[3] 954 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[2] 934 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/we 1075 312
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_a4[6] 561 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][3] 950 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i 781 186
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.sercon9 839 210
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[2] 1180 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/d_currDataTransID_0[2] 842 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][26] 828 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m68 862 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[31] 770 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][24] 746 145
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_ASIZE_out[1] 891 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/pready_1 832 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[10] 715 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][26] 674 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveALEN[5] 834 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc4 830 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[17] 1106 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_ctrl_reg 957 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[72] 865 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[33] 919 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_0_1[0] 1222 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_11_RNIS6DHC1 1910 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/hold_data_next 1063 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdDone_hold_reg_RNO[1] 1194 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[7] 891 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[43] 930 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[10] 745 156
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[61] 1393 300
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[13] 1595 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[41] 825 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrNumOfBytesReg_d11_cry_2_RNO 1093 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[21] 1814 286
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[31] 848 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_2[8] 1162 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[10] 1053 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][4] 939 187
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/m85 744 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_visual_len_latched_next_1_sqmuxa_1 912 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[20] 690 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[10] 987 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_6 787 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[18] 642 168
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[6] 847 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram10_[1] 782 373
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[53] 1583 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/masterID_sn_m4 775 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat85_fast 1636 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[12] 974 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][21] 899 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_a3[10] 1194 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_0[8] 1144 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_shifted_RNITKJG31[1] 889 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[23] 811 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][31] 939 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[29] 2009 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[15] 745 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][20] 901 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_visual_SLAVE_ALEN_next342_1_RNIK61QT 900 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[27] 1170 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[51] 1132 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ 825 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/un1_b_penable_1_1_0 855 186
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4[2] 841 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[12] 1147 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0[8] 1211 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[6] 1015 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/get_next_data_src 991 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[19] 1008 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/fnc_hot2enc_0.un8_fnc_hot2enc_4[0] 775 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[25] 935 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[27] 733 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[54] 1980 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[22] 624 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[55] 2004 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][2] 874 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][20] 795 154
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_5_i_0 532 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[16] 691 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[45] 925 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[42] 806 336
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[39] 952 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/N_2227_i 842 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[74] 1712 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_3lto6_4 1026 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[14] 750 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[27] 910 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 896 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[71] 983 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][10] 779 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][18] 918 169
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3[0] 769 225
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m3[63] 920 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[27] 972 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[30] 690 165
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c8 1920 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg[3] 1030 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/rxCount[6] 775 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO 905 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[25] 814 357
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIPLUTG[29] 852 315
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_shift.rx_shift_9_u_1[7] 786 216
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_ren_sc_d2_2_RNIFCQ39 971 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID 841 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][2] 859 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[26] 1260 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[25] 1013 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un3_fifoRdAddr_1.N_9_0_i 861 327
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_7_u_i_m2 576 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][29] 846 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_d[9] 996 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[51] 837 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[1] 1116 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE 898 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m58 872 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdBeatCntReg[0] 977 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[5] 977 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDataValidReg_d_0_0 1162 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[21] 1048 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][10] 685 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][24] 641 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[71] 871 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[41] 1002 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][14] 794 157
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[5] 829 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveABURST[1] 785 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][8] 760 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoSpace[8] 1016 301
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState[1] 1398 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ 793 196
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36_1[2] 922 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[56] 800 339
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[25] 1364 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[39] 1598 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_0[10] 1146 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[73] 759 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN[7] 787 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[119] 1195 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 906 342
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_12_iv_0 651 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0_0[5] 943 291
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNI4VA7B[3] 776 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[0] 920 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[26] 2013 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptr_intStatusMuxReg_d_iv_0 1187 354
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.sersta45_0_a2_0_RNIVC83F 590 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[20] 871 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/rxCount[2] 771 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][29] 892 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[0].d_activeThreadMask163 766 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[2] 1222 342
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[0] 793 211
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[3] 798 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[41] 811 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[25] 1095 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_0[9] 969 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState_RNI15RNF[1] 817 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[8] 1089 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[16] 912 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control[9] 851 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI5SIH9[3] 925 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][15] 684 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[13] 1003 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[13] 888 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_i_m2[16] 1012 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[67] 770 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[0] 1007 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_5_sqmuxa_i_0_0 889 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 867 189
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[28] 1789 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[52] 864 327
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[3] 914 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[30] 1054 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[13] 776 160
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[61] 1567 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[5] 837 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[0] 1188 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][2] 860 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[25] 828 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[25] 1117 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[43] 1562 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN_RNIU3UOV[5] 997 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[56] 839 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[42] 796 313
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[69] 1745 280
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_load_10[6] 910 300
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_o2_0[2] 549 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][13] 713 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[71] 1707 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO 903 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[0].d_openTransVec[0]18 781 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[27] 777 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[3] 855 193
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/nextState_0[0] 1588 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1 826 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[11] 1061 310
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[5] 929 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[88] 1113 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoWrAddr_n4 776 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[37] 849 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[9] 939 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[32] 985 304
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[65] 1729 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[8] 768 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[33] 980 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[2] 1025 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[9] 775 150
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[40] 1676 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][29] 696 142
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][25] 858 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[46] 1692 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[4] 955 331
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt[2] 772 220
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[4] 784 229
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[38] 830 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_ALEN_out[2] 887 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/numOfBytesInRd_i_i_a2[7] 1127 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[11] 818 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/zero_hold_reg_data_i_RNI5K2JL2[0] 912 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0[5] 1105 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[18] 1040 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/arst_aclk_sync/sysReset 900 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/wrAddr_RNO[1] 1076 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[16] 1080 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_dataloc_load 1044 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[61] 972 310
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_pslverr_0_a2 746 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/dataTransID[7] 870 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_RNO[3] 1082 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[65] 1732 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[45] 1010 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_i_o3[13] 817 171
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[53] 1499 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[5] 863 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m3[60] 879 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[27] 1119 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv_RNO[26] 814 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][0] 784 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[59] 1661 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m9_m3_0_a2_1 1012 294
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[22] 626 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[71] 783 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[50] 882 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeCnt_reg_lm_0[3] 921 288
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNI81OM7[0] 590 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][20] 856 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][14] 871 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[7] 1171 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[20] 1023 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[6] 738 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc1_RNITTCUD 864 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_2_RNO_0[6] 1021 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[58] 1137 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc4 1141 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[24] 1002 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/int_slaveAREADY 905 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][29] 904 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_Z[2] 1063 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[11] 1251 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[8] 958 279
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc[7] 932 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[21] 816 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg_RNIKKPUJ[1] 786 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[32] 936 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_RNO[5] 979 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg_d[1] 1146 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[21] 1249 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un3_second_Beat_Addr_1.N_20_i_i 1057 309
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[42] 887 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[60] 936 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[20] 764 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[32] 950 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[45] 1135 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[7] 949 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][19] 830 148
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[6] 889 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[2] 905 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[4] 838 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[2] 737 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[70] 969 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[27] 934 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue1_Z[13] 1140 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[8] 1051 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[22] 926 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[27] 1032 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][0] 811 178
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[29] 653 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[22] 714 147
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[47] 1579 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[48] 1874 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[18] 1105 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length[7] 911 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/len_offset_pre_RNO[1] 897 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[4] 1139 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrRdEn[3] 1118 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[15] 732 141
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[42] 1664 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[38] 814 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[64] 1543 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[62] 1163 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[27] 673 171
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[38] 1375 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_10lto6_3 1084 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[26] 696 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][29] 897 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][18] 694 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[51] 757 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_i_2[0] 1203 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_ns_0_0_a2_RNIB7JQE[0] 988 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[23] 2006 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][22] 791 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[5] 870 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[70] 1931 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_iv[0] 830 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[37] 846 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][13] 811 151
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2] 1046 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_ns_0[1] 774 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[30] 1258 345
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[0] 844 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[5] 1658 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[31] 952 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[0] 897 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[3] 765 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_1 917 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[32] 762 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][28] 834 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[32] 840 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[71] 1649 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[21] 931 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[31] 714 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt[1] 1026 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[5] 806 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/we_i_0 910 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[12] 696 153
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState[1] 1416 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][18] 740 145
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0[5] 1104 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[18] 799 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[47] 751 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[111] 1174 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState_RNIF27LC_1[1] 1666 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[61] 777 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[6] 1958 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[60] 904 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO_0[6] 867 354
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[10] 614 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][2] 797 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[17] 984 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[25] 937 292
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[58] 1962 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[37] 1005 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[73] 1575 283
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[71] 1342 292
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[17] 1634 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[46] 1944 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/writeID[2] 871 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_3 793 348
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/busfree_write_proc.un1_fsmdet_1_0 572 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[46] 1710 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[34] 906 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[30] 1633 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/visual_SLAVE_AVALID_next.m3_0 907 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[25] 713 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[39] 2070 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[23] 1464 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc7 815 294
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[5] 821 208
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState_RNIL1FMG[1] 884 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][12] 883 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 793 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[28] 672 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][20] 762 142
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 859 189
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load37 904 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[23] 967 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID_RNO[5] 757 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[37] 769 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[27] 1981 276
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[69] 1935 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/intDscrptrNum_rdTranQueue0[1] 1186 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/holdDat[5] 982 334
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[4] 739 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[33] 1737 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[19] 919 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[69] 1580 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[54] 1621 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1 821 195
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[22] 862 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[40] 996 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][22] 635 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO 902 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_MSG_READ_RNO_0 899 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][18] 920 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_1.N_3023_i 1090 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[24] 888 181
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.set_rdaligned_done_r 887 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[21] 1119 360
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_a2_8[31] 704 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/DERR_RLAST_RNIAUBBP 793 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][18] 828 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg_RNIGQ5I5[4] 1065 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[41] 1797 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[0] 808 184
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel[3] 771 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[70] 869 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[2] 1778 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[57] 946 321
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNICRTKG[3] 890 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m2[4] 798 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/zero_hold_reg_data_i[0] 903 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][26] 926 196
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1_RNINI5SA 1035 294
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[12] 672 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO 896 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un13_numOfBytesInRd_axbxc2 1130 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoWrAddr[4] 776 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[7] 1647 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dataValidDscrptr[0] 1170 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[36] 1991 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[16] 1142 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3[3] 870 192
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[5] 1499 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[75] 1745 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][13] 805 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[65] 1958 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/currState[1] 1164 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/fixed_flag_0_i 896 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][1] 950 178
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack_bit 585 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID 790 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/SLAVE_READY[1] 800 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[59] 887 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[53] 1642 289
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[18] 858 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID 794 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/configRegByte2[3] 1188 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/IRQ_1 796 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0[29] 798 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[26] 672 172
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[45] 955 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][5] 858 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[27] 736 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[40] 1561 283
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc[10] 926 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata[3] 834 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[44] 793 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/sizeCnt_reg[5] 923 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[12] 859 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m2_0_3_0 921 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[6] 964 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_Z[1] 1086 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNIJ7C49[4] 814 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[12] 648 165
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[62] 957 333
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNI81OM7_0[0] 604 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[20] 1155 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN_P1_axbxc3 1129 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[2] 931 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un402_ctrlAddrDec_1_0_.m4 1105 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN_RNO_4[7] 903 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[68] 1702 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched_RNO[11] 1142 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1_lm_0[4] 986 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv[18] 1007 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[32] 1988 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[4] 1997 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[5] 782 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c6 814 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[45] 754 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[17] 969 328
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[6] 735 189
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[52] 1215 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WSTRB_reg[2] 995 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][19] 694 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc4_RNIU6O9U2 859 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[7] 1171 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[27] 1609 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/unaligned_fixed_burst_count[4] 928 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[7] 940 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_RNO[2] 995 360
set_location CLOCKS_AND_RESETS_inst_0/EXTERNAL_RESETN 744 243
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE 819 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[1] 802 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][16] 844 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_7[1] 1081 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[50] 2028 267
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][19] 973 172
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/we_RNIEHAU7 893 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un9_to_boundary_conv_1.SUM[2] 888 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[29] 893 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[4] 1154 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState_RNI7JU2E[1] 1793 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_RNILB145_0[22] 1099 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_4_sqmuxa_i_0_o3_i_a2 876 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_visual_SLAVE_ALEN_next342_1_RNICU0QT 903 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0[7] 1027 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_RNO[1] 1133 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[20] 785 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/dataTransID[5] 913 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[24] 1672 276
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10[3] 580 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[4] 902 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_RNIAN0MM_2[1] 804 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[5] 842 361
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[5] 641 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID_RNO[1] 919 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[18] 815 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d[6] 1066 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[37] 1489 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[4] 1107 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_1 773 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[15] 1210 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc1_RNIUE5B03 874 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk2[0].zero_strb_data_reg16 884 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][20] 922 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[32] 1385 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[31] 666 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i 885 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_axbxc2 1083 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[3] 1102 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[26] 930 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_0_a2[0] 999 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState[1] 1184 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/nextState_0[0] 1689 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][16] 868 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[60] 1699 274
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[14] 1656 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_ASIZE_out[2] 1099 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 914 297
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_2_cZ[16] 715 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[54] 1567 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][4] 830 336
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[16] 683 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/grantValid 902 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_414_i 808 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt[2] 1027 319
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[5] 785 208
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][28] 942 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[1] 1023 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_Z[5] 928 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/requestorMasked[0] 911 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_1lto8_i_a2_3_0 1068 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[16] 901 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd_lm_0[6] 1010 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][2] 776 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[20] 733 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[7] 1694 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_0_0 901 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/readDscrptrValid 1163 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[8] 962 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81s2_RNI2MLC8 783 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[26] 734 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/WrapLogLen_reg_RNII30CM1[2] 1171 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[12] 963 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9_1[2] 882 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns[2] 1194 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/slaveLen_M1_Z[0] 1067 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[57] 945 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m2[4] 869 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][3] 894 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[59] 1152 342
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[27] 736 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AADDR_next[7] 976 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[65] 1193 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptr_i_m2 1177 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[40] 834 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_7_RNIGBQUF 866 375
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[25] 1265 295
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[52] 947 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[84] 1146 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[15] 1155 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_openTransVec[3]_0_sqmuxa_0_a2_4_3 771 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[5] 1096 336
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1[1] 533 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16[0] 1039 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[5] 877 331
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIU16UG[59] 907 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[17] 673 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[22] 732 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[17] 713 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeCnt_reg[1] 920 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_4lto23_2 1107 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][14] 846 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/un1_B_MBX_WRITE 838 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2_i_m2[56] 900 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_enCtrl0_0 1129 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[54] 1058 343
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNINN2UG[44] 819 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[37] 937 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/grantMasked[1] 909 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/arbEnable 804 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[107] 1195 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[65] 752 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/currState_ns_a3_0_2[0] 1166 345
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4_1[0] 590 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO 901 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[5] 1009 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[30] 829 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[11] 685 153
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[22] 1249 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[51] 1706 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[20] 916 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[15] 973 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[36] 821 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[79] 1136 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/queueWr_reg2 1170 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_b 869 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/wrCacheSelDMAArbiter_0 1169 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[29] 787 156
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[4] 1004 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt_lm_0[6] 865 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeMax_extend_Z[1] 933 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoEmpty7_0_a2_3 882 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/wrptr[1] 887 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][16] 681 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[3] 912 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g3_0 780 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_7 865 375
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[9] 778 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcOp_rdTranQueue0[0] 1179 361
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_9[0] 1321 259
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/WrapLogLen_comb_pre_RNO_0[1] 880 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[29] 775 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[74] 1740 274
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[46] 1592 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[22] 1141 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[12] 786 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[45] 1770 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[44] 1729 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr[2] 1090 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState[0] 1098 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[22] 957 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[14] 904 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData[26] 1104 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/nextState_0[0] 964 357
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_par_calc.rx_parity_calc_4_u 758 225
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[29] 861 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[40] 913 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[15] 975 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[66] 763 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_3_sqmuxa_or_0_0 830 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[27] 811 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[15] 906 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[38] 1011 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/sizeCnt_comb_EQ_SizeMax_2_NE_0 1062 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_4[3] 1072 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[69] 1916 286
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 788 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[53] 1005 328
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_19[2] 870 198
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[48] 830 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control[2] 836 190
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[37] 807 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[70] 1768 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[32] 2073 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIB2JH9[6] 916 369
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[68] 1943 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][11] 757 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_0_0 796 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/ASIZE_pre_RNO[1] 887 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[19] 760 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 942 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][18] 919 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata[0] 830 190
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un17_invalid_wraddr 1113 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_5 903 375
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_0_sqmuxa_1_0_a3_0_a3 686 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[24] 930 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length[5] 908 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/sizeCnt_reg[1] 1121 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[33] 761 367
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIRV6UG[62] 897 309
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[0] 675 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_0_sqmuxa_1_0_a3_0_a3 834 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[16] 904 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/nextStateWr28_a_4_cry_0_RNIRACL9 1006 372
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[36] 868 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[5] 831 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[53] 818 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[91] 1135 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[9] 1410 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[12] 1195 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_1301 701 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/fifo_nearly_full 1043 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/WrapLogLen_comb_pre_RNO[1] 878 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc5 804 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un6_SLAVE_ALEN_P1_ac0_5 996 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_o3_6 810 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS[9] 862 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_15_i_a2_1 1095 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_bc 901 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][16] 744 139
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[24] 888 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoWrAddr[3] 822 322
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat55_fast 1909 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[69] 850 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.sizeCnt17_NE_2 945 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr[2] 910 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[16] 914 345
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_ov_8_i_2_1 860 204
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[60] 1433 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[38] 1582 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[21] 1075 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[13] 864 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[53] 1638 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[31] 903 178
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_byte_in_0_a2[7] 780 201
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load33 909 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/fifo_full 957 286
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1[0] 769 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_ns[11] 1123 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or 820 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3[2] 866 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_ns_i_o2[0] 1134 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_RNI17ADE[5] 976 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[22] 832 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_RNO[58] 985 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_ac0_7 981 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[25] 829 165
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[21] 858 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][26] 900 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][5] 858 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe11_0_a2 784 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[7] 1131 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[49] 951 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE 799 184
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3[0] 819 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[21] 1075 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][15] 935 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[16] 1108 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[54] 1720 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[52] 878 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[9] 843 171
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc[3] 925 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[12] 1098 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[26] 920 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_ac0_1 1081 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[8] 1729 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[72] 1115 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoEmpty43_i_a3_0_6 1139 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/ldExtDscrptrReg_d_1_0 1188 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ 828 196
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[59] 794 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_full 840 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][15] 703 139
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_14_3_0_a3[2] 1178 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[61] 751 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][30] 859 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[42] 1377 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[25] 848 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[39] 991 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[47] 808 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][4] 930 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdErrorReg_d_u_RNO 1217 360
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_par_calc.tx_parity_5 747 225
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[38] 1872 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID 826 187
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.arready_mc 931 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_1_iv[0] 1183 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo[2] 860 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[22] 1055 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_currRdState_2_i_a3 1144 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/invalid_wraddr_2 1110 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[1] 1340 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[41] 799 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[30] 816 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[28] 1250 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][17] 932 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][14] 963 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[31] 1674 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[71] 1340 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/un1_extDataValidNSetReg_d_1_sqmuxa_0_a3 1191 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_RNO[5] 1173 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_0 802 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[45] 750 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[22] 1046 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control[6] 843 184
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/full_3 763 231
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C4/R_ADDR_1_inst 1259 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[0] 837 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[37] 1930 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_d_iv[13] 1190 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[7] 1009 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[55] 2013 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un14_next_addr 962 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[29] 827 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN_RNIIRLIQ[3] 1165 312
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIOVNTC3[7] 915 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO 914 183
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[34] 958 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2_i_m2[52] 954 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[38] 949 348
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/AWBURST_slvif_Z[0] 940 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/lastTransLenRd[1] 1024 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or_0 888 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][7] 900 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[22] 920 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[4] 788 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[52] 1844 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat[8] 977 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_7_RNIGJ32E[1] 1082 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[70] 857 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[36] 792 364
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[35] 757 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[32] 1668 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe5_0_a2 771 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[19] 1102 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[23] 1418 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_28lto23 965 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[10] 1596 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len[4] 893 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[71] 962 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_fast[71] 768 322
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[23] 692 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[79] 1067 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[31] 714 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[3] 893 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_5[8] 745 183
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[63] 900 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[52] 852 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[44] 1681 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr[2] 1024 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_RNO[4] 983 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][26] 719 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][2] 962 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[51] 983 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[29] 919 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/holdDat[3] 964 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][31] 865 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[34] 894 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][7] 783 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[31] 869 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[1] 1240 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][26] 815 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[44] 957 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/fifoRd 836 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[3] 803 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[47] 1721 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[30] 1267 343
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_RNO 644 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][19] 858 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[51] 934 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[5] 802 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/strtAXIRdTranReg 1087 355
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[31] 654 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[75] 1112 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[2] 1562 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[65] 1136 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[31] 1394 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[24] 1076 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][11] 778 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[22] 819 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[69] 843 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_fixed_burst_dataloc_reg_1.CO1 1065 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW[8] 1166 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][11] 820 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[15] 703 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/int_slaveVALID 1098 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m48_m5_e_0 1011 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[61] 1187 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[56] 1759 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[5] 789 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[18] 1873 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[50] 811 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un37_tot_len_axb_8 870 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/un1_b_penable 796 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].matchThread20_1 778 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg_RNI1F3LG[1] 1148 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c8 2003 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[33] 772 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[32] 1384 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[25] 1698 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[7] 969 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[21] 670 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ 847 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][29] 864 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg_d_iv[4] 1150 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/numOfBytesInRd_i_i_a2[9] 1119 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][23] 662 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][10] 865 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[30] 975 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/rdptr[0] 896 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][16] 836 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[53] 832 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[73] 1591 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c3 1008 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans[0] 1161 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/arbEnable_0_o3 786 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currStateAWr_RNIEMLU2[0] 1158 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[74] 845 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[2] 1057 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][29] 886 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO_0[6] 1030 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoOneAvail34_2_i_a2_4 986 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[64] 762 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/IRQ 783 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][6] 798 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt[4] 916 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[13] 800 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m3_1[0] 815 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][22] 895 157
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[2] 825 214
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc4 856 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][30] 707 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][27] 807 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ 922 184
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAI_ff_reg[2] 809 199
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[22] 1677 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][17] 743 151
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[18] 829 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[29] 1125 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][27] 856 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[42] 798 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/WrapLogLen_reg[1] 1146 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][23] 959 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[2] 1898 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[102] 1191 337
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[31] 635 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][18] 916 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[19] 901 334
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack_bit_1_sqmuxa 810 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/rdptr_RNIUU3R9[1] 1092 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_RNISETT2[2] 799 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][21] 936 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_3 1171 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[34] 949 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[17] 1586 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/_decfrac1_a0 1055 309
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[21] 630 184
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3[6] 767 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[18] 916 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram0_[1] 766 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[58] 948 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/DERR_BVALID 908 325
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_sresetn_4_i_i_o2_4 554 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[31] 931 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][24] 669 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[52] 810 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_2[3] 1161 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[54] 1371 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[26] 843 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_2lto23_2 1061 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[68] 767 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_3_sqmuxa_0_a3_0_a3 863 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][16] 936 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1] 805 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[34] 914 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[57] 1569 286
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[37] 892 319
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[70] 901 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat35 930 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[51] 932 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_mask_wrap_addr_6 1170 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[2] 1185 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/strtOpReg_0_sqmuxa 1104 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C0/R_ADDR_0_inst 1174 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][4] 937 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][8] 899 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[12] 882 306
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[7] 939 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN_RNO[7] 967 285
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[17] 676 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[73] 758 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[25] 1673 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID 782 196
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[13] 831 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstAXITranTypeReg_RNO[0] 1132 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[27] 796 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa_i_i_a3 878 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_2[6] 1169 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[8] 832 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_1lto23_4 1074 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[64] 1901 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram1_[1] 793 367
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_o3[3] 560 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[48] 1365 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un10_mask_mstSize_axbxc2 970 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_0_a2_RNIUB9JI[1] 786 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_iv_0[0] 830 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[28] 920 367
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[50] 835 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_WRITE_VALID 793 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[76] 844 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[8] 1375 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[17] 712 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[50] 819 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[55] 2004 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/widthConvWrite_comb.un3_int_slaveWDATA 1048 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[44] 774 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[6] 919 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][8] 863 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][22] 894 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[56] 979 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[29] 739 180
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_3[4] 757 198
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[49] 828 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[46] 806 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[31] 862 343
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0 732 231
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[38] 1941 268
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[62] 755 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt_lm_0[8] 900 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[5] 963 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/m0_0_03_0 935 291
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[14] 1991 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/fifo_full 1075 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ABURST[0] 953 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[2] 836 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram31_[1] 811 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[6] 794 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i_a2 808 294
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_write_proc.serdat5 745 210
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[29] 1471 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i 827 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoSpace[4] 1012 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[2] 1177 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/entries_in_fifo[1] 959 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][3] 956 181
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[2] 758 208
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[18] 762 157
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[26] 1599 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un16_invalid_wraddr_2_0 1104 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[36] 878 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_ac0_7_RNIIUE7A 995 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/asize_mst[1] 966 358
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr_RNIHBSDK[3] 856 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[4] 801 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][3] 930 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[23] 1036 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[60] 904 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[8] 750 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[15] 1081 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[72] 1178 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[24] 1671 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[25] 959 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAID[5] 848 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[9] 748 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[28] 708 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc4_RNI3FF7G 831 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt[5] 1074 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[26] 815 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[12] 1049 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo_RNO[2] 935 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[56] 775 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[48] 751 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[6] 1226 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[22] 943 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS[1] 733 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[13] 888 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_ALEN_out[3] 879 361
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_o4_i_o2[4] 824 204
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[51] 1698 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/MASTER_VALID_RNIL35H7[0] 907 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][8] 799 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[70] 758 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[18] 775 144
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][31] 669 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][19] 877 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[72] 1685 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN_P1_ac0_1_RNI1HTTT 1155 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_o2[0] 1209 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[19] 1224 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[20] 866 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16[10] 1174 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[40] 910 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[61] 1138 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[18] 1059 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WSTRBReg_RNO[1] 993 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[76] 1716 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[20] 845 165
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[44] 1566 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[12] 1156 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length_RNI1LP3L[5] 890 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[2] 809 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[52] 810 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[51] 846 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un14_offset_0_RNIRBNKE[0] 900 348
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[0] 924 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState[0] 843 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/intDscrptrNum_rdTranQueue04 1170 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l0.read_data20 837 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][22] 753 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[8] 998 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][30] 668 169
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/un1_parity_err_0_sqmuxa_1 773 222
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_0_0 780 297
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNI2B997[5] 769 198
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[5] 668 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][21] 937 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_ns_0[1] 775 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/WrapLogLen_comb_pre[2] 1105 307
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_enable_reg1_1_sqmuxa_0_a2 747 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[14] 1088 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_12lto11_1 1099 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/space_in_data_fifo_reg 913 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[43] 869 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[5] 1069 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr_RNO[3] 1081 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[1] 816 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dataValid_AXI4INITIATORCtrl_Z[1] 1192 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][25] 707 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][0] 907 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[13] 1026 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][10] 783 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[7] 1076 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[14] 739 141
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][11] 767 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_1[9] 964 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[9] 1010 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/re_RNIRLECB 1068 312
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[35] 1589 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][15] 655 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][11] 646 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[63] 762 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[71] 1349 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[42] 2068 277
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[7] 664 184
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count131_1.CO3 875 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/rxCount[0] 769 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[60] 1602 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[48] 887 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[83] 1148 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/maskReg[1] 1024 343
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[7] 901 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[20] 1096 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO 914 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr_RNI4SJ251[3] 1081 309
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_statece[1] 766 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[69] 850 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_13lto11 1083 360
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[37] 1722 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m8_m5_0_a2 1011 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][12] 834 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][30] 898 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][19] 804 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[51] 1133 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[72] 976 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[57] 1395 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[28] 822 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[2] 1630 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[9] 999 297
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLInt 819 199
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[6] 1062 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdValid 1127 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[16] 768 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][10] 716 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[30] 818 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[30] 703 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveALEN[4] 850 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[33] 1652 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/_l2.srcDataValidReg_20[2] 1158 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt_Z[5] 953 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[22] 780 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][12] 953 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[56] 1188 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[41] 2064 279
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[4] 553 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][15] 735 142
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ 867 196
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AXI4WrTransDone_0_a3_0_a2_0_a2 974 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN_P1_axbxc7 1154 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[51] 846 334
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.CO3 869 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_RNO[0] 1166 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0[0] 951 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[66] 1155 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[6] 904 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[6] 768 147
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg[1] 540 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[38] 1568 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[13] 751 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[33] 834 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/strtAXIWrTranReg 1107 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWriteCtrl_next11 1146 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[2] 1215 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][9] 736 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[10] 885 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[14] 1235 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[31] 1047 358
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[70] 1704 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[7] 999 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_16_1 781 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[72] 1114 342
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_2[15] 744 186
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1_ov_11_iv 537 186
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_2_sqmuxa_1_i_a2_2 600 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[52] 830 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[2] 1083 346
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_0 767 234
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[24] 962 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[30] 830 286
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[7] 642 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[28] 928 343
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc_4[10] 926 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[31] 1418 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0[1] 1173 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SizeMax_reg[5] 1088 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[73] 1730 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2] 982 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 920 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/to_boundary_conv_10 1119 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_empty_RNO 889 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/un1_setResponseCombi_0 1098 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[66] 1906 268
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[71] 1704 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[7] 830 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[4] 1101 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[56] 802 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/enCtrl7_0_o2 1133 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[19] 1326 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[73] 1574 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo[2] 882 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][3] 937 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][21] 836 157
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[68] 1932 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[44] 1715 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/numOfBytes[14] 1174 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[6] 1116 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][11] 830 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[85] 1109 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[1] 1221 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[53] 1987 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[33] 1653 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[23] 1249 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[24] 984 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l0.read_data20 814 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[50] 1938 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][15] 828 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[90] 1047 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_1 816 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[7] 1589 282
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_i_a3[4] 602 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[22] 1151 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[15] 912 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][2] 818 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoSpace[7] 991 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO_0[0] 886 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[56] 770 330
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_a3_1[2] 655 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_masked[0] 1000 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/next_addr_1_1[1] 1174 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[58] 941 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_2_sqmuxa 936 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[56] 1691 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqPri0[2] 1196 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[25] 1644 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[26] 1094 349
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned[2] 947 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd[1] 1105 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][30] 855 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[65] 862 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[9] 1246 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[13] 1726 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[14] 1243 342
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 759 216
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[81] 1045 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][30] 782 151
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[12] 1626 279
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_dout_reg_empty_0_sqmuxa_0_a2_1 778 216
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[11] 746 325
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/int_slaveAREADY 1948 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[12] 772 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[19] 923 342
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg_1_sqmuxa_0_a2 706 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][25] 954 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[36] 996 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk1[1].wr_en_13[1] 883 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[40] 790 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[14] 711 145
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[31] 934 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_valid_data_f0_0 1052 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[67] 782 313
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][20] 891 169
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[2] 843 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRd_numOfBytesInRdReg[3] 1132 372
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[7] 1339 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_2 1872 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_WRITE 859 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][17] 880 160
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_6[2] 733 204
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[18] 1423 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[40] 840 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[22] 827 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][27] 956 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[25] 805 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[7] 1254 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[62] 998 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].activeThreadMask_46_f0[3] 782 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[37] 1944 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un8_SizeMax[3] 1073 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIR4OV9 792 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[31] 833 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[23] 1259 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[11] 756 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID 783 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[19] 853 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[43] 945 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr[0] 1020 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[7] 1244 339
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[46] 1766 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlRdData[7] 1063 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3_1[1] 865 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[54] 1399 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[49] 788 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/un1_a_penable_0_a3 841 186
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[7] 648 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[3] 920 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[49] 1397 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/un36_ldDscrptrNum 1147 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0_1_0[2] 1002 351
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIK3UKG[7] 930 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[5] 870 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoWrAddr[8] 1017 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[30] 1030 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[16] 1696 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[21] 1092 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un17_invalid_rdaddr_3 1059 285
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[22] 682 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][31] 857 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[26] 876 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNIGACQ11[3] 888 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_Z[1] 879 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][15] 925 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[25] 859 348
set_location FIC_1_PERIPHERALS_1/AXI_ADDRESS_SHIM_0/WRITE_OFFSET 1656 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[3] 893 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[48] 1020 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un2_mask_mstSize[0] 968 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[27] 1800 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/widthConvRead_ctrl.MASTER_RVALID15_3_0_o2 959 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/IRQ_0 798 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_Z[4] 1090 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram7_[0] 783 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0[0] 877 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[58] 1694 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control[4] 832 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[23] 1672 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans[2] 1160 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_3_RNIVDN751[2] 1089 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[44] 831 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][24] 713 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][23] 951 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[35] 1016 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_visual_SLAVE_ALEN_next342_1 925 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[15] 1106 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[28] 974 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[31] 829 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[54] 2021 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[0] 1092 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[9] 1009 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a2_1[56] 995 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][5] 856 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_7_0_RNO 1138 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/g0_2 781 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[81] 1053 343
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_PSEL_0_0 790 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_RNIJ5MT8[23] 861 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[54] 746 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/invalid_rdaddr_2 1064 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNII0GIN[3] 849 369
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[33] 1395 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_visual_CmdFifoWriteCtrl_next_1_sqmuxa_4_RNILHD67[0] 1116 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[15] 1716 271
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[3] 1611 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[65] 1904 268
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[63] 1899 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARBURSTReg[0] 1025 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_m2_0_a2_1 840 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[3] 1613 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[22] 845 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[28] 626 171
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_ldmx[2] 1562 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[18] 993 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_6_sqmuxa_RNITC67C2 1175 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[62] 944 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[24] 714 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_1[5] 1048 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata[2] 810 187
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNI5SHRK[2] 778 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[18] 1110 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstDataWidth_wrTranQueue1_Z[2] 1195 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARSIZE_RNI4PNL21[0] 1025 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[27] 1069 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/un8_matchlto28_6 801 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[29] 774 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/MASTER_AID_reg[1] 1084 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][9] 708 139
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out_23_u[33] 920 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[1][1] 1148 367
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[13] 1903 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[50] 1760 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[16] 1081 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[35] 1867 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/DERR_RLAST_RNO 792 306
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[0] 766 208
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_i_0[1] 600 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[43] 836 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[3] 883 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][10] 787 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[33] 804 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/unitCnt_Z[1] 1131 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_b 856 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[53] 1714 280
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_0_0[2] 806 210
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_2_sqmuxa_i_x2 1183 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i_a2_1_0 1027 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[46] 936 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/g1_0 780 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][4] 781 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[49] 833 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[26] 1016 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_RNI40UVH[2] 1218 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[0] 1056 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[57] 1972 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[20] 989 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[35] 821 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_addr_offset_0_1.SUM[2] 892 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sieCntCtrl.un1_sizeCnt_comb_P1_NE 1038 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[43] 747 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[14] 1225 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[31] 773 171
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_cnst_0_a4[2] 839 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[14] 877 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState[8] 1194 361
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_NxtPrdata23_0_o2_0 754 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[18] 1700 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m3_1[1] 669 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][19] 700 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched[5] 894 277
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_o3_i_a2[0] 834 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[120] 1194 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][24] 710 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[7] 1152 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[28] 881 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/un1_b_penable 818 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/pready_1_sqmuxa_0_a3 688 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][30] 926 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[50] 822 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[44] 958 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[12] 1044 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][25] 849 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][16] 857 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[29] 1033 345
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[21] 693 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[31] 1621 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][5] 958 187
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[0] 770 235
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_i_o3[1] 601 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[75] 1745 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[42] 806 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[38] 805 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[45] 1728 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeMax_extend_chng8_0_2 945 294
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rd_number_bytes_r[4] 904 301
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[5] 797 202
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[22] 1140 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m3_0_2_1 856 276
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[12] 621 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][14] 699 145
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNIGE92G2[0] 854 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][12] 877 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[51] 1687 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][10] 734 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[26] 1862 270
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[17] 1369 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m2_0_2_1 855 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[9] 981 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[2] 829 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/un1_CH4_MSG_PRESENT_IRQ 796 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[36] 1577 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[76] 1705 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[9] 990 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[49] 1774 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/genblk4.dataFifoWr 819 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[13] 1056 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[11] 1551 280
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[31] 685 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo_RNO[0] 914 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/sizeDiff_pre_RNO[1] 1060 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[14] 992 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[29] 2004 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN[2] 1138 313
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_10_2[4] 587 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[60] 975 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO_0[4] 866 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[7] 684 150
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNIV44IB[2] 597 180
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/fifo_write_tx_RNIBQN44 735 231
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[31] 762 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][9] 779 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[15] 1214 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/fnc_hot2enc_1.un28_fnc_hot2enc_10[0] 806 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[106] 1197 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[51] 1546 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m26 919 321
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_1_sqmuxa_0_a2 757 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/currStateARd[0] 1013 283
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_RNO[4] 831 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc5 965 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.sizeCnt17_NE_1 939 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[22] 878 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un4_last_next[5] 945 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][14] 969 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90[1] 814 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[19] 1162 376
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][8] 795 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat65 918 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[38] 1347 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[9] 964 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_rdCache1Sel_d_1_sqmuxa_0_a2 1177 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg_d_iv[6] 1105 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[26] 2014 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m1_0[3] 788 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[46] 997 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata[0] 785 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/fixed_flag_out 954 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[6] 1069 351
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[50] 1345 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[1] 762 336
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/un2_clear_framing_error_0_a2 796 213
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[1] 1135 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[24] 1033 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg_RNINKB243[0] 963 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[9] 822 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[1][3] 1130 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_0_0_0 785 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/reqCnt_Z[0] 1204 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_16[0] 1044 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][6] 689 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[22] 1261 339
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[9] 1728 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][23] 845 154
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[47] 1704 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNIJQH1P3_0[0] 950 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[28] 967 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a2[30] 845 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[43] 1112 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[73] 832 298
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[19] 1649 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[52] 1574 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_Z[3] 1083 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][27] 873 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][27] 860 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or 820 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][18] 695 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3[17] 865 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ram_rdreq_cntr[3] 916 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[27] 1911 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][29] 841 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[47] 1351 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[34] 2026 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNO[2] 910 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un20_d_DERR_RLAST_4_RNO 791 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[10] 716 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[58] 746 361
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 762 216
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_7_RNI6S5SA 1935 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[27] 804 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 1038 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr[6] 993 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][15] 895 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr[4] 980 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/nextState_0[0] 904 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_eq_0_3 943 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[44] 904 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP 812 178
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[37] 942 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BVALID_RNIATJGM_0 934 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe29_0_a2 775 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptr_rdTranQueue1 1177 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len[9] 892 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[117] 1169 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[10] 667 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][0] 932 193
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[6] 1617 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[28] 926 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[24] 747 141
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[20] 1071 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[18] 684 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[43] 925 303
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[5] 707 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState_ns_0_m3[1] 1563 276
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[15] 1636 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[25] 864 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_AID_reg[6] 877 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[49] 946 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[11] 774 157
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[20] 900 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/genblk4.destPort[0] 824 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][16] 771 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_len_latched_next_0_iv[1] 893 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][13] 832 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeMax_extend_chng 940 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_2_sqmuxa_0_a2 844 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[7] 758 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[20] 1923 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[54] 956 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[8] 1013 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[74] 1774 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][13] 772 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][20] 900 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_a 842 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[27] 776 171
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_eq_0 946 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg_d_1[2] 1152 318
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4_2[1] 818 201
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[19] 1812 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c7_a0_4 871 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[18] 1081 355
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[72] 2030 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoWrAddr[1] 1010 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr_RNI4S4OV2[1] 1086 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[3] 1192 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[15] 1334 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_RNIVHUKC[10] 1215 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/sizeDiff_pre[1] 1060 370
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[1] 1783 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][6] 682 178
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[15] 1607 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[42] 804 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[35] 949 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][26] 707 148
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.framesync29_0_a2_RNIJ74IE1 589 180
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.un1_genblk2.set_rdaligned_done_r 887 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[6] 1871 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[25] 1190 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN[1] 885 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[27] 1602 279
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_30[0] 744 201
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[13] 1904 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[54] 1984 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg_RNI1T35L4[0] 962 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_2[8] 1165 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg_d_fast[16] 1161 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][5] 841 157
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[55] 1547 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[121] 1208 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_1[18] 1142 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[24] 809 355
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLO_int 549 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[10] 1234 348
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[65] 1693 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_5[0] 775 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[64] 758 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_4_72_i_m3 874 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[24] 798 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][7] 755 139
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[62] 968 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[15] 852 325
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIJFUTG[26] 891 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[60] 1183 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[38] 839 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_SLAVE_AADDR_next[2] 1138 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0[6] 882 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[27] 738 141
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[18] 1489 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr[8] 1111 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][10] 665 157
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15[0] 752 247
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[40] 811 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 792 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[66] 847 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[62] 778 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1[23] 763 168
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[73] 2042 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[5] 917 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[66] 756 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[16] 1008 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 1055 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_ac0_3 1078 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[49] 1771 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16[8] 1046 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][5] 959 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18[4] 883 192
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i_0 1934 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[42] 945 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[16] 1067 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0__RNI2AN54[1] 1143 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[25] 1088 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][19] 954 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[20] 2006 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeMax_pre_Z[1] 1077 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2 893 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[47] 969 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[11] 1016 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C1/BLK_EN_inst 1185 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[51] 1347 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m10_0 863 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[45] 1184 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[42] 1348 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[3] 1059 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[60] 745 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoSpace[0] 1140 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[18] 997 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[65] 1843 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][12] 774 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[31] 911 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/RREADYReg_RNIAD767 975 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_fast[7] 964 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[46] 914 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[2] 947 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[23] 1820 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/fifo_full 1044 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][7] 791 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc7 804 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoSpace[1] 781 361
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_RNIHMSH7 817 201
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_RNO[3] 657 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[60] 747 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[76] 1134 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[27] 1395 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0[4] 1093 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_RNILPKQA4_2[1] 784 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[45] 1350 283
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[64] 1744 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[55] 982 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d_4_m5s4 1103 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[32] 963 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_ASIZE_reg[2] 964 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[31] 828 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][19] 693 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[42] 1716 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[46] 805 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][18] 923 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[26] 889 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[72] 1178 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[36] 1579 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/nextStateResp5_NE_1 1102 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg_lm_0[0] 1037 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C2/R_ADDR_0_inst 1218 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.d_fifoRdAddr[5] 1030 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[40] 913 303
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[3] 1570 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[19] 1114 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[6] 1616 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[26] 775 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m3_0_2_2 853 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/maskReg[1] 1176 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[19] 1051 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][6] 857 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][22] 923 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState[0] 1776 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[41] 1706 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRd_numOfBytesInRdReg[0] 1144 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[49] 1379 292
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[57] 1964 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_5_sqmuxa_2_0_a2 1195 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[1] 936 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO_0[0] 1031 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk1[1].wr_en[1] 883 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrAddrReg[1] 998 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[13] 1254 348
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIOP3UG[48] 899 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_8_0_RNO_1 984 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m2[3] 868 192
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[23] 784 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un7_FIXED_MASTER_RDATA_next_0_a2_i_o3_1_2[0] 949 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[49] 967 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[7] 950 331
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_cnt.rx_filtered_2_i_o2 760 225
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/sizeDiff_pre[1] 889 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/reqCnt_RNI91C4O5[0] 1202 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/unaligned_fixed_burst_count[1] 1057 307
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcompen_RNO 580 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[70] 2046 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_ac0_7_RNIII282 829 291
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_write_proc.un1_seradr0_NE_3 652 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrDscrptrNum[0] 1131 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[8] 1644 279
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[1] 834 217
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[50] 1345 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/intDscrptrNumReg[1] 1214 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0_[6] 1122 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[11] 985 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[22] 624 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/mask_addr_out_1_RNIV3BTG2[0] 904 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[2] 901 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_axbxc7_0_0_tz_3 1080 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[63] 1898 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_0_1[0] 1134 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[67] 1700 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeMax_pre_Z[4] 931 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[10] 906 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_fast[6] 999 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[1] 1146 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_4[5] 765 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[63] 806 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[52] 787 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[6] 879 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[20] 858 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control[8] 833 187
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[133] 1187 343
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.un1_waddr_sc19 944 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/widthConvRead_ctrl.MASTER_RVALID15_NE_1 947 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[116] 1166 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[4] 1693 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d_2[5] 1053 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState[6] 1139 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][17] 748 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[21] 751 147
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/countResp[4] 1097 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][7] 773 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[7] 947 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33[15] 1104 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_slave_accept_2 1058 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[33] 928 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[6] 1241 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_1_0[26] 998 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[71] 1576 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[22] 1112 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[4] 991 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[4] 2035 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[33] 1806 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[6] 1241 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[18] 1652 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a 890 196
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[26] 994 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[68] 1701 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[5] 945 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[40] 776 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[54] 984 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_13lto11_1 1082 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[55] 1401 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_1[6] 1166 303
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_3[6] 761 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][11] 702 142
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[15] 1620 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[30] 1260 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/master_ADDR_masked_Z[1] 1065 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][9] 914 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_4 2003 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ASIZE[0] 896 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[8] 2029 276
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[6] 1923 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[39] 755 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState_ns_a3[3] 1099 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[10] 1160 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[67] 1156 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[14] 714 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[23] 697 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[11] 702 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_0[0] 902 276
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[39] 1497 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[8] 882 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_1_iv_2_0[1] 1204 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[22] 994 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[19] 1235 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_RNITBJU67[3] 1152 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ_RNO_0 841 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/rdptr[1] 924 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[61] 1748 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[51] 921 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/master_ADDR_masked_Z[3] 971 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_axb_9_1_RNO_0 1085 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45[1] 829 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][24] 925 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current_RNIEVG2B3[0] 890 288
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[7] 811 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_1[0] 1151 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un3_second_Beat_Addr_1.N_3395_i 1066 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][27] 702 145
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[35] 873 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[71] 1649 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/grantEnc[1] 903 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[91] 1149 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/int_slaveRLAST6_5 982 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[12] 1872 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoSpace[1] 1033 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP 848 190
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[31] 1418 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[54] 1177 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv[3] 834 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[23] 819 153
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[18] 1226 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][26] 901 196
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[2] 701 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr[3] 909 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[7] 800 153
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg_5_0[2] 1184 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[6] 1334 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[84] 1125 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][3] 924 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[58] 1903 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][15] 934 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[55] 816 345
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/xmit_cntr[1] 765 217
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptr_intStatusMuxReg_d_1_sqmuxa_2 1206 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat[7] 998 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr[7] 1094 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[19] 1165 342
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[12] 752 237
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_0_RNIJI1HQ3_1 786 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdValidReg_9_i_a2_0_0[1] 1132 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C5/R_ADDR_0_inst 1146 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[31] 762 153
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[4] 900 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo[1] 918 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIKDQJD[4] 923 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[32] 936 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0[5] 870 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_currStateRd_15_i_i_a2 982 357
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[2] 869 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[2] 868 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_0_a2_5 769 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[111] 1173 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDataValidNSetAck 1198 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][11] 790 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[20] 1247 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81s2 821 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3] 1926 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ALEN[3] 1024 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[64] 1961 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[24] 1010 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control[1] 884 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_7_0_RNO_0 1141 300
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[1] 779 202
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[36] 1135 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][11] 957 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[10] 715 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[38] 944 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[13] 1880 270
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNO[1] 902 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[11] 794 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[13] 733 147
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[19] 1879 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90[4] 813 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[57] 921 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[32] 784 313
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[10] 851 165
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[11] 1342 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/nextState_0[0] 2026 273
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4_1[0] 816 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_RNILEVF4[2] 1204 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[4] 862 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[59] 875 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt_lm_0[2] 958 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[34] 939 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[29] 752 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[32] 917 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[10] 1077 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[28] 1059 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[40] 1869 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[33] 895 327
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[31] 703 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][5] 813 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[39] 1707 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[59] 786 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[20] 1246 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/_decfrac1_a3 1049 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][1] 778 313
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[3] 868 193
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[5] 1073 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[58] 993 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][10] 885 175
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_11[0] 1309 259
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m1_0[2] 847 195
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[46] 1545 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_19_i_a2_1_2 1008 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO 842 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/chainReg_423_0 1154 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un11_maskAddr_0[2] 1045 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[43] 804 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr_d[8] 981 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[54] 806 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_rdEn_d_2_sqmuxa_1_i_a3_3 1142 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[28] 713 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][34] 878 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[70] 834 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[39] 1496 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[64] 1335 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ASIZE[1] 961 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/len_offset_reg[2] 1061 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[12] 816 159
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_2_sqmuxa_1_0 840 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[52] 877 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[1] 939 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_fast[0] 1004 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[14] 1224 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[16] 750 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[65] 762 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][21] 669 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[16] 918 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m66 875 321
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3[2] 591 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][13] 907 199
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[42] 895 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][8] 699 142
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[19] 915 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[59] 820 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[49] 838 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[6] 1003 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][19] 809 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][3] 814 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_3_1_1 780 198
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[60] 2047 270
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[23] 650 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd_lm_0[7] 1015 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m74 864 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[17] 1105 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_RNISJH0H_0[0] 1192 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[25] 1154 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[46] 948 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[67] 842 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[6] 1062 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[34] 878 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][23] 680 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[21] 827 153
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[5] 1005 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_RNILB145_1[22] 1072 300
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/pedetect_0_sqmuxa_1_i 540 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][15] 833 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[50] 852 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][1] 943 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[60] 843 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[17] 1233 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/grant[0] 1176 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO_0[4] 1021 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_len_latched_next_0_iv[1] 1144 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[47] 755 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[27] 972 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[6] 934 289
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[52] 852 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState[5] 1135 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 794 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[16] 713 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNI6S07I1[0] 995 306
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_4[0] 829 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[42] 792 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrlce[38] 981 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[27] 737 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[3] 909 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/MASTER_RLAST 953 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][19] 860 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[41] 897 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[2] 929 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[35] 846 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[72] 951 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[4] 1065 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][23] 948 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantEn_i_0_a2_RNIA1G9F_0 1168 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr[1] 1116 348
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_ack_1_sqmuxa_i_a2 807 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[39] 1117 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_0[9] 997 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 1952 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/fixed_burst_pre 902 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[55] 948 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[23] 714 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3] 971 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc3 985 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[41] 2023 268
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36[3] 855 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/N_141_i 878 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[73] 1769 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIR85A5_0 844 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/mask_addr_pre_1[0] 1080 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[11] 746 141
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat45 841 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/currState[1] 794 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[15] 768 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/wrptr[3] 1099 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[31] 799 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[13] 1127 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[14] 849 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[18] 1416 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[52] 859 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][24] 859 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][24] 838 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_3_2 819 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_0_o3[0] 1128 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[8] 1094 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd_lm_0[2] 1018 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_i_a2_d_0_1[58] 996 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_WRITE 870 190
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[19] 2024 286
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[40] 902 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[52] 1373 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[21] 762 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[9] 1215 348
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[3] 880 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIJKMG9[2] 878 375
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2_2[7] 770 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[48] 955 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/SLAVE_AVALID 850 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[42] 912 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_0_9 816 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[28] 1046 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP 841 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AADDR_next_i_m3[0] 977 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[0] 867 187
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_o2_RNIT4MBO[3] 814 213
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[22] 865 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[24] 762 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[23] 807 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control[7] 800 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[13] 656 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID[1] 774 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[26] 889 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/unaligned_fixed_burst_count[6] 1062 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[33] 856 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un8_sizeCnt_comb_P1_ac0_5 1067 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[11] 941 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[28] 718 165
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4_2[1] 589 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][23] 946 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un71_visual_len_latched_next 1069 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[41] 846 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_1[2] 781 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[2] 796 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[7] 1879 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RRESP_MAX_2_sqmuxa_i_0 933 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[45] 794 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIJ3GL1[3] 877 375
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[18] 855 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_3_0_0_2 795 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_rd_src_full_s_2_RNIC24TI 956 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BID[3] 1016 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID[3] 923 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWBURST[0] 1129 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0[1] 885 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[21] 1257 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_m_1[0] 1103 291
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[67] 1398 301
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[44] 950 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][31] 940 172
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[35] 933 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[37] 848 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][23] 783 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[8] 773 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[25] 1264 348
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[15] 922 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[72] 872 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[125] 1211 343
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_0[3] 765 186
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[12] 678 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[19] 822 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[20] 958 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sieCntCtrl.un1_sizeCnt_comb_P1_NE_0 1027 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3[8] 762 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currStateAWr_tr1_0_a3 1157 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNO_0[2] 788 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[23] 1040 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][7] 695 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO 847 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[27] 1382 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/wrptr_RNI24U8H_0[1] 896 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][27] 833 169
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIE9TTG[20] 934 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[24] 974 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[4] 1247 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[19] 660 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_out[5] 979 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[0] 830 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][27] 681 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[4] 1247 345
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[5] 654 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][0] 834 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[27] 871 171
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c4_a0 1140 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][3] 790 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un37_tot_len_axb_9_RNO_1 865 279
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[1] 822 214
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[14] 877 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[34] 745 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[0] 1061 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[22] 792 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe6_0_a2 773 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[45] 1398 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_12 1932 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un1_max_length_comb_cry_12_RNIUMTOI 928 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[20] 758 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ALEN[7] 1027 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[40] 1066 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m8_m5 1010 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[24] 1021 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/grant[3] 1189 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn[2] 1126 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[37] 810 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[1] 879 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[31] 804 325
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[50] 2006 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/second_Beat_Addr_Z[3] 969 292
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[2] 667 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[15] 1045 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[16] 678 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[14] 869 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[35] 883 294
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[40] 928 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][16] 937 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[57] 939 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[13] 800 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_RNITPEN9[5] 1008 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIVIO17 792 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][25] 852 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][10] 866 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[57] 834 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][4] 782 184
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_addr_offset_1_1.SUM[2] 888 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[24] 1137 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[59] 865 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][4] 809 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a 921 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un1_fifoWrite_2_0 894 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[58] 816 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full 852 370
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[1] 639 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[22] 1615 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/rdptr_1 1080 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0[8] 1114 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un20_d_DERR_RLAST_1 779 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[11] 1253 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[31] 1112 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/rdptr_RNO[2] 1082 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_7_0_RNIC6RBM 914 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[51] 823 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[28] 745 142
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[12] 757 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[64] 2034 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[55] 905 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState[1] 1651 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched[3] 898 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][24] 752 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[20] 631 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[0] 910 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[29] 747 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[41] 913 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[64] 869 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE 808 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[8] 1662 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33[18] 1141 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat55_rep2 1908 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_i_m3[8] 1012 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/length[3] 1143 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][3] 781 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[9] 1176 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0__RNIAIN54[5] 1129 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[7] 1118 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[7] 962 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[25] 861 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[5] 941 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[32] 1389 283
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[54] 943 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0[14] 800 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[26] 839 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_7_RNI2O9N6 1909 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIT2DH3_0 787 153
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[24] 1258 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[34] 2012 268
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un8_last_next_3 943 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[11] 1162 367
set_location FIC_3_PERIPHERALS_1/fabric_sd_emmc_demux_select_0/pready 752 208
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m2[1] 860 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[124] 1157 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0[1] 958 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[6] 857 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[5] 1091 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0_a3[5] 959 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][19] 746 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[18] 1162 373
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/INVBLKX0[0] 927 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[2] 936 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[8] 984 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg_RNI2S1O8[0] 979 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i 909 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/currState_ns_0[1] 807 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[28] 983 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/fifordQueueX 1139 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/grantReg_d[2] 1026 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[47] 873 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/un8_matchlto28_7 798 339
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[57] 823 364
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_1lto23_10_i_a2 1011 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_sm3_i_0_a2_i 862 177
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[21] 1421 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_1_iv_RNIL2ADO[0] 1182 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/int_slaveRLAST_i_o3_RNIBU887 982 291
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[59] 1645 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat[4] 1737 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[43] 818 355
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ren_sc8_a_4_ac0_13_RNI2IJHL1 855 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[34] 846 352
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_RNO[3] 540 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_fast_RNIQ2R24 1124 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[14] 1238 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_4 1169 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][14] 949 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[74] 958 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt_Z[7] 955 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[17] 678 172
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta61_0_RNIJC35Q 841 201
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[54] 1723 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un14_offset_0_RNIVF0PS[0] 906 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[25] 736 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[31] 1007 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[14] 969 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[19] 692 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][28] 946 175
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_2[1] 772 213
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/strtBitReg[3] 1141 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_22_i_m3_1[1] 1196 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[23] 807 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_2_RNO[6] 1020 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[40] 965 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[41] 1600 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIG4KSE_0[1] 984 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[72] 1839 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un1_fifoRdAddr_0_sqmuxa_i_o2_1[0] 886 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][16] 829 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[31] 1802 270
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[57] 1703 280
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.PWM_int[1] 604 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[55] 955 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[26] 1015 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[11] 778 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[42] 2069 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_RNO[1] 1186 306
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc_4[5] 931 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[13] 986 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[4] 1082 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[10] 932 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState_ns[4] 1145 321
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_4_2[0] 588 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[54] 1685 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo_15_0_iv_0_44 877 363
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0_write_proc.seradr0apb5_0_a2_1 744 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][4] 664 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[22] 691 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][30] 816 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[26] 1132 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[75] 1902 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[22] 806 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[51] 845 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt_lm_0[1] 860 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[21] 1634 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_1_RNIODBV7 953 369
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[35] 1261 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][14] 829 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_2[2] 1049 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2[6] 642 177
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIOR5UG[56] 905 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1[7] 1098 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[24] 1048 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[25] 1147 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[6] 754 189
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[23] 841 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d[2] 1053 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_RNO[23] 1091 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_m0_2[5] 1165 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_5[0] 1179 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[46] 1006 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_rep1_RNI0335B 1119 372
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_10[4] 565 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[0] 1179 289
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[2] 1629 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr_15_axbxc0 977 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[20] 977 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[21] 1106 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/un4_invalid_rdaddr 1056 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[59] 1130 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[46] 1944 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[10] 817 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[35] 749 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[17] 900 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[4] 807 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un24_d_DERR_RLAST_a_4_c2 778 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_3[1] 875 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[4] 1004 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[63] 1760 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[23] 813 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[50] 1536 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[20] 810 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[1] 1072 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un7_sizeCnt_comb[0] 1082 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[45] 937 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[47] 883 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/holdDat[10] 962 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][9] 914 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN_RNILA7G9_0[2] 1174 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[10] 945 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[32] 808 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg_lm_0[2] 1036 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_ac0_7_RNI4BRV2 838 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[14] 1083 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[17] 1105 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[72] 835 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO 895 195
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[7] 1633 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[52] 1689 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][17] 674 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[40] 1645 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[12] 1108 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[7] 862 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP 906 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_1_0 915 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_axb_10_1 1082 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][31] 938 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN_RNO_0[7] 889 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][2] 782 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[62] 1133 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_1_0[11] 1021 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][7] 826 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[24] 903 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[1] 865 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[25] 1394 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/grant[2] 1192 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len[5] 905 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][18] 773 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][2] 864 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[62] 1597 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[13] 966 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[10] 824 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[3] 804 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[17] 801 156
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/un2_clear_framing_error_0 775 216
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[58] 1836 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_length_1_axbxc6_0 963 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_6lto3 1066 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[12] 816 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram8_[1] 756 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[52] 1826 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dataValidReg_d_3 1198 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn_d_iv[1] 1114 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa_1_i_0_i_a3 885 195
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[48] 1874 273
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[42] 1668 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[21] 1121 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[57] 1130 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[0] 884 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[65] 1957 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/rdptr[0] 915 286
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[58] 921 330
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo_15_0_iv_0_44_RNO 879 363
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/ram256x8_g5/INV_0 801 213
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][8] 829 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[29] 812 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[9] 956 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[26] 844 328
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/fixed_flag_comb_pre_RNO 1003 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[9] 1237 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[43] 946 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[18] 751 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][22] 870 151
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[51] 840 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[133] 1185 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un2[1] 959 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[21] 1257 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[72] 872 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_length_1_axbxc4 982 285
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[7] 919 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/wMarkFull 1135 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[39] 1670 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][9] 828 333
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[5] 767 211
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[16] 1236 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[35] 2065 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[102] 1192 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[3] 789 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[6] 806 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[0] 1213 349
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_PCLK_count1_1.CO1 874 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN_RNO_2[7] 906 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt[0] 957 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][15] 942 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[6] 941 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[13] 1143 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoWrite_2_0_a0_0 984 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[9] 918 358
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_13[0] 1299 259
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24 660 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/currState_ns_0[1] 953 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_RNIOFFN81[22] 863 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/maskReg[2] 1021 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][9] 701 160
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_enable_reg1[1] 740 205
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv[3] 879 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[49] 1131 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[17] 841 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe28_0_a2_0 789 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[10] 1231 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d_4_m5[0] 1097 366
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[5] 741 232
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_3_0_RNO_1 996 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[40] 976 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[10] 1231 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_masked[5] 971 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID 824 196
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[61] 842 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[71] 837 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/fifo_full_RNO 1049 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[26] 870 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWSIZE_RNIGPLIQ[0] 1175 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[16] 1141 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[65] 1135 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1 790 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[26] 821 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache0ByteCnt_1[2] 944 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[31] 1238 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[28] 926 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0_a2_0_0[29] 937 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_1[8] 1150 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[31] 1238 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[34] 1673 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[4] 792 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeMax_pre_RNO[0] 927 276
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[22] 1657 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/ctrlRdData_2_i_m3[2] 1105 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[22] 1070 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][25] 705 142
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat_30[7] 969 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr[1] 908 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[30] 781 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[72] 1336 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[5] 1090 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[44] 914 304
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr_RNICJLJP[6] 854 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[6] 933 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[34] 760 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/currState_RNIFHUFD[0] 1174 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/grantReg[2] 1149 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[19] 2024 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[50] 811 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[12] 1054 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[27] 758 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[37] 918 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0_[8] 1125 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc7 861 369
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[1] 2023 276
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[53] 1704 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[43] 1838 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[7] 881 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[69] 1740 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/strtOpReg_18[1] 1140 318
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[26] 1597 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/wrptr[3] 1081 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_RNIAN0MM_1[1] 810 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/addr_out[2] 955 370
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count2_ov_8_i_2_RNIPA4D51 853 204
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram1_[5] 1129 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_1_iv_2_1_RNIF59KJ[1] 1203 366
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/starto_en_1_sqmuxa_i 819 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WLAST 920 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/unitCnt_Z[2] 1129 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][8] 841 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[22] 1249 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO 875 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[10] 765 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3[0] 867 192
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[53] 1490 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd[4] 1036 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram28_[0] 818 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[9] 1405 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0_0[54] 990 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[62] 852 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[10] 1052 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ 792 196
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[6] 833 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_22_i_m3_2[3] 1189 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[3] 835 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[29] 1704 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[46] 801 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][14] 971 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.d_fifoRdAddr[7] 1125 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[30] 969 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[28] 968 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[23] 1753 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState[0] 1191 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[63] 1966 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[43] 747 315
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count_RNO[1] 766 219
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/un1_A_CTRL_WRITE96_1 799 198
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[20] 1004 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[0] 1137 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[49] 814 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][21] 945 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][0] 857 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[72] 974 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[7] 1152 288
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r_0[6] 906 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_8 829 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[39] 812 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[17] 894 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[31] 929 346
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wen_sc 940 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/to_boundary_conv_9 1117 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState[0] 877 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][10] 828 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[4] 968 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[21] 997 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[7] 1087 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0_a2_3[17] 1056 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc5_a0_RNI9DT4S2 1009 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a2[18] 829 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][26] 708 142
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_a3_0[2] 810 210
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_0[9] 1115 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[33] 1644 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/rdptr_RNI765RD[1] 901 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[0] 1045 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][2] 860 148
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[41] 832 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_1[3] 1063 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[23] 661 156
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt[2] 883 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][20] 847 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[5] 1068 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrlce[14] 979 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_1[1] 1156 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i 876 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][25] 676 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][29] 878 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[12] 1122 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[55] 878 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m2[5] 793 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_30[7] 998 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][27] 867 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[8] 811 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg[3] 784 319
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state[2] 754 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[71] 783 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[53] 792 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/visual_SEND_DATA_SM_next_2_sqmuxa_RNIGEJTD 875 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO 904 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][13] 790 157
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[2] 1596 279
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr[8] 861 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m1_0[2] 810 180
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[43] 893 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][0] 855 157
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg6 672 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN_RNO_1[7] 965 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_0_a3[30] 854 177
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[13] 745 237
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[28] 695 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[72] 2030 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[3] 1126 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[24] 796 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[3] 858 193
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/d_sValid_0 829 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[46] 839 363
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[14] 863 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[22] 994 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[29] 654 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[16] 804 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[8] 841 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData[0] 1068 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_16[4] 756 180
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/addr_out[0] 957 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][7] 880 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[71] 1573 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[30] 708 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK 886 190
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrNumOfBytesReg_RNO[0] 957 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_RNI6IUVC[0] 798 342
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_enable_reg1_1_sqmuxa_0_a2_0 751 237
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[20] 793 165
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[4] 1412 295
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_i_a4_2[2] 804 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/sizeCnt_reg[4] 1109 301
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[3] 796 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO[5] 1129 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[40] 1005 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][21] 907 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[11] 761 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[55] 748 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[15] 1152 376
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[12] 1488 279
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[10] 908 298
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][20] 629 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[20] 840 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[11] 751 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[8] 1241 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[63] 1743 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_i_a2_6[0] 1208 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[1] 2011 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[36] 821 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv[1] 782 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[0] 743 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[7] 949 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[18] 829 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][18] 800 154
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[1] 1553 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[27] 1020 334
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_11_RNIUJLHR2 1933 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState_ns_0[1] 834 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[5] 793 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_intStatusMuxReg[1] 1211 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[28] 732 139
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[0] 852 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[7] 835 292
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_4[0] 607 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[34] 771 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][28] 717 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_MSG_READ_RNO 898 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[23] 1009 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[25] 1153 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans_lm_0[2] 1160 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_READ 881 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[81] 1146 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36[3] 912 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg[8] 1013 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_RNO[28] 1065 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/sizeCnt_comb_EQ_SizeMax_2_NE_i 1066 312
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDataValidNSetAck_RNI8U88A 1194 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[11] 1093 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoRdAddr[8] 1046 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe15_0_a2 783 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][11] 868 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[70] 1147 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[25] 651 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[36] 926 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/strtBitReg[0] 1165 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[36] 955 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[25] 859 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[57] 1725 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[13] 2034 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/int_slaveAREADY 844 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m4_0_2_1 854 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[9] 874 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[22] 1248 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[26] 1078 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[22] 869 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/WrapLogLen_comb_0_a2[0] 1104 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_0_a2_RNIEV0TL[1] 781 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[23] 893 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[9] 1083 354
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_o2_1[3] 603 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[9] 774 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[59] 1007 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[37] 937 319
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[66] 1747 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache0ByteCnt_Z[1] 949 364
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/last_bit_RNO[0] 773 219
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/ctrlSelIntQueue 1111 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInWrBurst_d[4] 1076 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[58] 839 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0[15] 1037 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[39] 914 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[28] 1283 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_ns_0_0[7] 987 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/un1_a_penable 816 192
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[62] 1837 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[25] 1003 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/strtBitReg_5_iv[0] 1165 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[33] 1029 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_15_i_a2_0_1 1073 366
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_sync_proc.un1_fsmdet 835 210
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[5] 1996 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/MASTER_AREADY_0_o3 909 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[62] 845 309
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2_0_1[3] 814 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixburst_validdata.un1_wrCmdFifoRdData_1 1048 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[52] 1373 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[17] 905 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en_0_cZ[1] 829 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[54] 765 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/rdyToAckReg 1159 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[9] 848 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[25] 934 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control[5] 831 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[24] 774 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_rep1_rep1 1126 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[11] 1089 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[48] 1256 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_currRdState_8_0 1117 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 870 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[77] 1063 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][17] 783 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m1_0[1] 804 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[4] 1271 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[22] 830 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv[4] 886 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[5] 947 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RID[4] 922 295
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[0] 780 214
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i 898 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[53] 1573 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[13] 1252 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0_a3[4] 960 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m1 889 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_4_72_i_m3_1 866 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][29] 634 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/_l3.srcDataValidReg_27[3] 1157 321
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_dout_reg5_0 803 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[40] 799 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[15] 1136 322
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wbyteen_sc[4] 924 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/zero_hold_reg_data_0_a2[2] 921 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/_l0.clrDataValidDscrptr_2_0_0_14[3] 1131 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d_0_a2[22] 1021 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][5] 789 178
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[29] 759 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_ns_a3_0_1[3] 1000 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m3[66] 960 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_7_0_RNI7RVGO4 913 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk5[3].zero_hold_reg_data70 903 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO 803 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][15] 882 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[59] 1896 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[23] 863 307
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[4] 759 201
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[29] 792 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[36] 908 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length[6] 909 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[3] 666 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[32] 981 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[28] 1118 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_0_sqmuxa 1070 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_RNO[1] 1087 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[18] 1078 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m2[1] 873 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState[4] 1215 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[15] 844 166
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[5] 788 214
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16[4] 1161 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un3_fifoRdAddr_1.m3 858 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[73] 765 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 849 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[13] 1255 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/dataFifoRd 916 324
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[0] 562 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[12] 1254 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[21] 913 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][1] 917 193
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[56] 1599 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][11] 875 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[2] 945 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/addr_offset_reg_0[0] 879 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_cry_11_RNIJCTCE 1069 360
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count2[0] 566 187
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNIDT4PB_0[0] 890 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_16_1_1[2] 1051 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[36] 926 304
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[18] 642 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[46] 2030 267
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[31] 1822 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[31] 1020 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_5_sqmuxa_RNI3SDVA2 1201 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/strtAXIWrTran_reg_RNO 982 369
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[48] 1596 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv[6] 846 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WVALIDReg_1 956 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[24] 888 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[21] 888 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[15] 649 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[18] 732 147
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_sizeCnt_comb[1] 1088 300
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[15] 1901 285
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_indicator.fifo_write29 778 222
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[48] 2028 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_RNO[3] 1188 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata[6] 836 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length_RNIPCP3L[1] 896 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[21] 746 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[6] 859 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[40] 952 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current_RNI2VAEC_0[0] 944 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[48] 1934 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][31] 773 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[21] 1201 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[15] 702 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][5] 935 193
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLKint_5_0 552 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[20] 709 177
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[21] 705 183
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_load_10_7[2] 902 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m4_0_2_4_0 1019 297
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[46] 925 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[21] 878 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[0] 797 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[3] 789 313
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[57] 870 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_fixed_flag_next_6_0 1102 291
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][13] 883 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[31] 1078 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[15] 828 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[68] 997 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_WSTRBReg_d_0_sqmuxa_1 992 363
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAI_ff_reg_RNO[1] 582 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[40] 1561 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[36] 878 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un1_fifoEmpty66_i_a3_0_5 1055 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[7] 1095 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un13_to_boundary_master_axbxc4_RNIKASF62 867 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/unaligned_fixed_burst_count[3] 927 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_4lto23_4 1010 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[26] 843 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[23] 764 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SameMstSlvSize_reg 932 280
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_a2_0[6] 557 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[19] 702 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0[4] 1140 294
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[7] 1152 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[29] 889 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[66] 929 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_1432_fast 880 192
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/make_parity_err.parity_err5 776 219
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[57] 1568 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[22] 1615 283
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/un1_SCLI_ff_reg_1_sqmuxa 814 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_RNI0OSN7[2] 1088 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE 803 199
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[52] 1843 267
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][17] 952 169
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[37] 2019 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_full 933 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[27] 1028 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[9] 797 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[57] 1397 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[29] 1258 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[10] 1228 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/length[1] 1141 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[36] 1661 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_AWREADY_1_4 972 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[26] 1600 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/srcDataValidReg[1] 1173 322
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[27] 705 180
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_i[1] 843 201
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNILFSTG[19] 888 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO_0[2] 797 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[41] 788 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][28] 833 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt_plus_1_RNO[0] 1088 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[15] 1082 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[18] 1105 328
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay_5[0] 547 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[54] 1712 277
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[58] 1650 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[11] 1176 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][16] 939 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_RNO[6] 802 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[10] 920 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/set_rdaligned_done 950 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/len_offset_pre[1] 1059 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[47] 1824 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[18] 1059 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[11] 1645 280
set_location CFG0_GND_INST 1185 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_6[3] 853 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[66] 1012 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg_5[3] 1185 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[28] 1067 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[56] 1188 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[55] 797 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][10] 683 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[76] 1918 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[57] 1004 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[48] 807 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_1lto23_3_0_2 1072 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[15] 979 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[11] 1103 358
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet_RNO[1] 834 216
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[1] 913 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[15] 962 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/genblk4.destPort[1] 825 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][23] 714 142
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/rdptr_1 881 354
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState[1] 1777 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[35] 1674 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 1016 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intX 1133 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[28] 816 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[53] 1846 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram17_[1] 804 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIE3F61[5] 872 372
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_2_sqmuxa_1_0 556 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[22] 1115 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][5] 938 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_34_i_i_a2 893 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[23] 733 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[30] 848 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][12] 786 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[28] 795 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[47] 828 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AXI4RdTransError_0_sqmuxa_1_i_0_a2 978 348
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[40] 885 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[36] 792 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt_plus_1[8] 1085 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/mask_slvSize_Z[2] 970 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[8] 1223 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][31] 928 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][16] 680 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len_1_axb_0_1_0 1115 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[69] 771 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[67] 782 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[47] 1254 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[18] 1084 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][8] 931 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[39] 955 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][30] 911 172
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNISBE3H[6] 818 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[9] 848 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[43] 947 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[26] 764 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[28] 983 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[3] 805 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[13] 708 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[128] 1164 336
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_e2_1 812 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_reg_RNIJLG132[0] 973 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][12] 781 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m1_0[1] 774 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_o4[6] 1169 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[5] 793 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[8] 774 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[6] 954 280
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state[4] 776 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[40] 913 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/widthConvWrite_reg.cnt_eq_0_2 1087 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram25_[1] 815 370
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_o2_0[3] 601 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState[1] 1568 277
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[0] 875 372
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[68] 1903 273
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[50] 1346 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/grantValid_2 902 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[19] 1161 375
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_0_1_RNIP8B93 789 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO 841 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_sqmuxa_1_0_a2 922 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[9] 1698 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/SLAVE_RREADY 1055 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l0.read_data20 788 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN_P1_ac0_5_s 1153 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[14] 736 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/strtAXIRdTranReg_d_0_0_a2 1160 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[109] 1182 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[98] 1163 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/sync_update_0_sqmuxa_0_a2_2 754 204
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[19] 894 174
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_3[0] 759 204
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[50] 1536 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][31] 647 178
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[58] 921 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[52] 968 325
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[43] 2068 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0[14] 1014 345
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_12[0] 1298 259
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[19] 623 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[3] 806 159
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_2[3] 850 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][8] 694 169
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNIU6997[3] 750 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2_0[15] 749 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWLEN[5] 1128 313
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 907 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/currState_ns[0] 1173 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[5] 812 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][3] 947 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[12] 1061 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][9] 793 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[25] 907 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][30] 712 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNO[3] 841 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[24] 933 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[42] 977 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[66] 763 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_0_a2_RNIFEKDI[2] 800 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_extFetchReg_d_0_sqmuxa_2_1 1198 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][14] 748 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][5] 874 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[14] 1639 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[36] 2005 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[64] 923 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[3] 933 280
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[27] 631 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_RNO[3] 836 183
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[9] 745 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_50_i_i_o2 813 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[9] 822 153
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_3_i_o2_RNIPLBSQ1 856 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[44] 942 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un13_numOfBytesInRd_ac0_13 1118 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[71] 837 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[6] 780 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[26] 1117 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[21] 821 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_3 867 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[23] 989 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[32] 846 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.d_fifoRdAddr[3] 1009 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l0.read_data20 812 195
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta39_1 589 186
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNITR0UG[39] 896 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_rep_rep1_RNIQMDNJ 1118 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/len_offset_a0[4] 1102 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO[7] 1117 306
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a2 767 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/length[3] 907 280
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[6] 789 214
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3_2[2] 590 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr[7] 1029 337
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int 576 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AVALID_RNO 1103 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[30] 1002 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[10] 806 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[42] 922 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[7] 943 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[14] 739 142
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[1] 1657 271
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIGBTTG[21] 860 315
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[2] 782 208
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans_lm_0[6] 1161 312
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[52] 1706 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[40] 851 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[27] 1265 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[23] 868 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AADDR_next[6] 974 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv[1] 809 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or 913 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[28] 763 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAVALID[2] 813 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C6/R_ADDR_0_inst 1140 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[28] 732 138
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIT9COJ[7] 817 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[48] 1596 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[19] 996 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][25] 870 336
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_ns_0_o4[0] 822 210
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[26] 1385 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_fast[5] 966 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_rdEn_d_2_sqmuxa_1_i_a3_3_1 1143 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_0 780 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[6] 679 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd_lm_0[5] 1029 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[29] 1121 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_148_i_o2 1022 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[6] 880 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[37] 918 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2][5] 798 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/configRegByte2Reg[2] 1193 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[20] 1206 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[4] 1016 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[10] 1057 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_3_RNI1CCPF 1034 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[7] 970 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[72] 1707 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[16] 906 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[11] 999 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[24] 714 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[4] 1408 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[44] 904 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[12] 1018 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][16] 852 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[60] 912 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[51] 913 334
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_posedge_reg[23] 626 175
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[57] 2049 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[49] 1633 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[17] 1159 375
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_0[1] 589 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[18] 732 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[69] 1686 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg[9] 1083 355
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ_RNO 845 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un9 926 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[8] 1177 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram16_[0] 817 370
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[62] 970 366
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_0_0_o2_1_0[0] 823 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/nextState_0[0] 877 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/hold_data_valid 944 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[3] 944 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[25] 817 153
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[76] 1050 342
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[58] 856 316
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/parity_err_1_sqmuxa_i 771 222
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNITNSD2[3] 812 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[5] 948 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[11] 961 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[7] 1059 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/widthConvWrite_comb.un5_SLAVE_WLAST_next_4 1060 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][8] 794 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[14] 1015 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][28] 827 157
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[31] 847 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeCnt_comb_P1_Z[4] 933 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[44] 1378 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[58] 1920 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg[0] 1037 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[22] 848 172
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3[1] 829 201
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/empty_4 759 219
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[11] 856 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[15] 1146 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[29] 935 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[26] 1127 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[1] 829 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][30] 862 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[2] 809 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[70] 1356 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[8] 1006 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].matchThread42_1 764 345
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[5] 649 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[27] 1213 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState[1] 775 322
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_state[0] 802 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv[6] 1153 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_cnt_match_next_3 1057 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata[5] 874 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[0] 1213 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16_m0_2[8] 1048 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[31] 911 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[55] 2032 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[13] 1143 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[16] 711 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[30] 749 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][8] 933 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][17] 719 142
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[34] 1227 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[23] 1973 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram14_[1] 780 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_visual_SLAVE_WLAST_next92_1 873 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[15] 715 144
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a2_RNO_1[40] 961 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[54] 1374 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[21] 1003 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[12] 943 333
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[2] 922 307
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[7] 648 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[32] 906 331
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[56] 1536 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[0] 941 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[21] 1248 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_WRITE8_0_a3_0_a3_RNIQT71C 881 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0 805 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][0] 925 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[22] 1047 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState[7] 1092 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[23] 841 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/last_next_NE 864 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[19] 1224 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_rd_en_data_0 954 369
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[42] 1933 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_3_0_a3_14[0] 751 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[19] 869 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[4] 906 184
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[6] 1063 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/MASTER_AID_reg[3] 927 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[7] 896 373
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[49] 800 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/intDscrptrNum[0] 1164 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[31] 1093 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][26] 683 169
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_sel.tx_4_u 755 225
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[23] 759 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[17] 1105 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[57] 754 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans[7] 1155 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[27] 1126 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[23] 1099 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BID[6] 1014 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[6] 1117 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 889 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][17] 613 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/fifo_empty 954 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[31] 1914 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_nextState_7_sqmuxa 1218 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[126] 1172 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6[24] 709 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[21] 1112 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/current_addr_0_sqmuxa 960 288
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_6[4] 766 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_0 842 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_i_o2_1[0] 1204 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un11_SizeMax_axbxc1 867 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrErrorReg_d_u 1224 360
set_location FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/PCIESS_LANE2_Pipe_AXI1 2462 236
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[37] 1650 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/SLAVE_READY 832 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[19] 1227 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/arst_aclk_sync/sysReset 1297 259
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_0_sqmuxa_5_RNIJA8R3 1194 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/fixed_flag 1102 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeMax_extend_reg[3] 931 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[18] 919 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][4] 809 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[10] 1227 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_mst[6] 971 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[23] 1735 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[31] 1020 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt_lm_0[3] 868 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[27] 906 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81[29] 791 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/holdDat[8] 1858 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un11_SizeMax_axbxc3 932 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[20] 866 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i_0 948 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[34] 1419 298
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[18] 1723 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchThread53_4 794 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[15] 784 174
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.sercon_8_2[4] 810 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdBeatCntReg[1] 980 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/m3_0_1_1_tz 1103 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[53] 1002 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[58] 746 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[22] 913 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[10] 1227 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[10] 844 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_1lto23_2 1071 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[2] 880 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[75] 847 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un8_last_next_7 940 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[13] 1064 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[117] 1171 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[13] 1162 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[0] 901 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[0][9] 1120 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[40] 1000 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[16] 1113 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_ns_0_0[1] 1105 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[3] 1062 330
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[61] 1897 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram13_[0] 802 373
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg_5_0[1] 1185 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][27] 815 151
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un2_cnt_plus_1_1_axbxc8_7_tz 1086 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[1] 996 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[23] 2005 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un9_SameMstSlvSize_a_4_cry_1_0_RNI8UO0I 1064 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_0 782 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[11] 911 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[4] 939 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[48] 806 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/clrDataValidDscrptr_1[3] 1187 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/_l2.dstDataReadyReg_20[2] 1160 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][6] 932 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata[9] 876 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[62] 1597 273
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon[6] 643 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[6] 1155 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[49] 1603 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc2 828 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][1] 789 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState[0] 975 295
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[15] 646 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNO[2] 767 315
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[31] 1802 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[30] 1135 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoSpace[2] 1034 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[10] 1730 283
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[0] 609 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[7] 787 166
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[12] 1401 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc3 1020 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[65] 756 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_1_108_i_m3 870 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[65] 762 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[29] 981 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[12] 1984 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_3 795 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[4] 880 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_cnt_match_next_7_1 1077 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[25] 678 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_2_sqmuxa 824 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3_1[0] 866 192
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNINEDCM[1] 1906 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[54] 1980 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoSpace[2] 986 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[25] 1689 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[19] 1241 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2[29] 762 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[9] 792 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[3] 790 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][3] 789 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ram_rdreq_cntr_RNI2LKII[3] 917 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/currState_ns_0[0] 1165 357
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg[3] 1185 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[74] 856 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdRegrff_1 1145 373
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[29] 958 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/fixed_flagce 1070 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[115] 1178 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_3 1033 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[14] 1027 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_reg 949 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[10] 1165 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP 903 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[51] 1767 274
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][28] 817 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[54] 2017 267
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[34] 1674 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][1] 817 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][14] 916 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][10] 961 172
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg[2] 817 199
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][21] 694 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[9] 1004 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.sizeCnt17_NE 938 288
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/xmit_clock 762 217
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[48] 1734 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_3_RNICN5I91 1956 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[17] 1022 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe26_0_a2 782 369
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[17] 719 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[62] 1176 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[60] 1135 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[35] 952 307
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sercon_write_proc.un1_framesync29_1_1 537 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO 767 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C1/R_ADDR_0_inst 1212 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][8] 775 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[49] 1788 273
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[89] 1104 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_i_m3_i[8] 1194 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control[3] 848 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[63] 1963 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[37] 853 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_end_cycle_2 909 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[11] 1012 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m2[2] 792 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[69] 894 327
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[37] 1219 288
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/un1_a_penable 772 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[57] 988 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dataValidExtDscrptrReg_2[2] 1181 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][17] 840 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[4] 1077 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1_lm_0[0] 993 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[43] 1041 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][26] 918 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][31] 670 157
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/empty_3 756 231
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[31] 1605 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID 826 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][31] 707 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][0] 896 199
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[25] 1266 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWriteCtrl_current_RNI2BGJP1[0] 888 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[32] 788 313
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][17] 864 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[12] 965 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcAXITranTypeReg_d_a2_0_a2[0] 1152 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[20] 1023 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_i_a2_1[0] 1192 357
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay_write_proc.fsmsync_nxt46 836 216
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[43] 1370 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[40] 1002 325
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/empty_5 794 213
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/currTransIDReg5 814 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][14] 970 166
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[62] 774 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[56] 932 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoRdValid 888 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[25] 666 153
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_dout_reg5_0_i 803 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_2_sqmuxa 823 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a3[39] 973 300
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[28] 929 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[46] 827 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/wr_en_fifo[0] 885 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[2] 874 193
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[2] 606 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat85_rep1 1639 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_ctrl_f1_RNIN7B7E 953 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/slvdwc.genblk1.DownConverter_inst.readWidthConv.DWC_DownConv_preCalcCmdFifoWrCtrl_inst.un21_max_length_comb_9 930 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[44] 821 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/reqForStaReg 1079 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][9] 792 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[38] 1789 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[36] 999 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[48] 965 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[24] 1256 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_b 881 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[12] 943 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg[14] 1106 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[73] 1733 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[30] 922 327
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_byte_in[1] 770 213
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[11] 776 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/FPA/intDscrptrNum[0] 1177 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[44] 1147 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[45] 1627 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][26] 709 142
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[23] 780 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[58] 1003 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[53] 924 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][9] 683 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[12] 978 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[23] 759 145
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[49] 1572 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[16] 768 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[26] 864 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_extDscrptrFetchReg_d22 1179 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt_lm_0[7] 862 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next[2] 970 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[33] 941 289
set_location FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/GPOUT_reg_0_sqmuxa_0_a2_0 755 216
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[18] 795 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][16] 804 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[28] 819 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][26] 878 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[15] 1151 354
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[49] 828 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK 846 190
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[75] 1743 274
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state[1] 745 226
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[48] 1768 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[59] 979 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[22] 1261 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.d_fifoRdAddr[1] 1042 333
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[10] 707 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[19] 812 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[3] 1223 333
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel_RNO[3] 771 225
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[24] 1257 342
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.framesync29_0_a2 827 204
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[44] 1213 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn[4] 1127 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/wrptr_RNO[2] 1093 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[31] 1122 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram22_[0] 822 370
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/fifo_write_rx_1_i_a2 793 213
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[15] 704 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[21] 1115 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[50] 901 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[56] 932 315
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[20] 1207 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[72] 1840 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/slave_rddone 954 295
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[6] 760 229
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[11] 758 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m1_0[5] 808 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][31] 938 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/addr_ctrl.current_addr_16_iv_0_0[4] 967 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[18] 732 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][1] 757 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[16] 1039 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_currState_4_i_a2 1220 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][12] 756 148
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_1_108_i_m3 2009 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[25] 953 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/wrCache1Sel_d_0_sqmuxa_2 1183 357
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[17] 1585 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/rresp_ctrl.SLAVE_RRESP_MAX_8_0_a3[1] 926 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[65] 979 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[34] 1790 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[7] 1159 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[13] 1628 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[2] 1343 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoSpace_0_sqmuxa_i 884 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[10] 734 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[27] 965 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[32] 998 301
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[16] 701 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[0] 1163 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[12] 1110 355
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[28] 818 343
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_16[0] 747 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][23] 712 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][13] 896 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9[5] 866 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata[5] 881 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][17] 793 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][30] 932 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt[4] 1073 316
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/un1_parity_err_0_sqmuxa_2 777 222
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state[0] 757 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNII6E4R2_0[0] 1000 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn_d_iv_RNO[0] 1123 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[3] 861 150
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[13] 769 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_3_fast[19] 979 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[76] 955 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_3[2] 1023 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[44] 794 301
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][9] 644 169
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[34] 1584 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAID[1] 780 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[57] 1179 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[39] 853 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][11] 772 157
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_4_axb_5_1 909 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[55] 1599 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[17] 1122 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[13] 750 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 782 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[15] 1155 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][10] 982 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[1] 1068 370
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/m4_0_0_1 1118 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/clrReq_i_RNICBF4P 1194 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[128] 1168 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_m3_0_a2_1 1010 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/un1_strtAddr_1_sqmuxa_2_i_1 1210 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m1_0[5] 850 195
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[7] 1700 270
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[49] 1873 274
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[68] 828 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[56] 1722 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[69] 968 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_0_0_1 784 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[30] 697 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[43] 943 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[46] 1132 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[8] 647 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_a3_4_1_RNI0B0S73 781 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1[6] 984 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[10] 906 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[1] 1060 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[71] 840 295
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[25] 869 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_14 799 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg_RNI0E3LG[0] 1149 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/SLAVE_ARLEN11_4 1030 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/to_boundary_conv_10_RNO 1117 291
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[54] 1248 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[60] 754 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoSpace[4] 784 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[125] 1203 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_intStatusMuxReg[0] 1205 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[41] 1027 301
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[70] 1914 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][13] 734 139
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_i_i_a2[2] 1107 360
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_comb_proc.fsmsta28_4 672 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNINCR62 748 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.d_fifoRdAddr[1] 1116 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/ASIZE_reg[1] 945 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_4lto23_0 1111 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[1] 830 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[14] 1795 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveASIZE[2] 835 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[12] 1156 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[45] 1934 267
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[23] 759 144
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 1029 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[70] 849 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNIE1VHS[2] 853 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][4] 942 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[21] 874 325
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[9] 788 211
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[42] 757 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/un1_b_penable_1_0_a2_0_a3 852 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[5] 880 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[59] 794 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ 868 196
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[10] 877 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][25] 698 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[41] 1656 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[43] 789 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][0] 928 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[26] 876 165
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[21] 808 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[72] 1138 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO_0[5] 865 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_9lto11 1081 360
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_RNIDOPKB[0] 840 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[71] 849 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_dscrptrValidReg32 1132 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[25] 924 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/m3_0_03_0_1_tz 924 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/chainReg[2] 1156 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_RNIAR5NM_2[1] 1670 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[21] 1052 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ_RNO 862 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[14] 835 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b 833 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdDone_hold_reg_RNO[0] 1195 363
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_1_RNI77886 816 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[32] 762 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[25] 969 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[66] 835 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[30] 819 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_3_1[0] 1021 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP 844 190
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/sDat_54[4] 1093 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_3_84_i_m3 902 375
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNIDT4PB[0] 898 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[68] 763 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[51] 828 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[28] 841 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO[1] 779 315
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_RNINR39B[2] 753 225
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/iPSELS_0_a2_0[4] 755 219
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_axb_3 1068 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[25] 998 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[40] 823 339
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[37] 1158 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[33] 838 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[18] 875 160
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_Z[1] 784 217
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[38] 1813 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[14] 902 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[39] 797 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[14] 1059 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/re 894 363
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[3] 792 202
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_148_i_o2 796 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[4] 913 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[55] 752 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[27] 804 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue0_Z[29] 1257 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72[15] 705 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_43_i 801 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0_RNO 985 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[54] 913 318
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ack_bit_1_sqmuxa 619 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_14[9] 1728 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[67] 764 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[11] 1140 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[36] 783 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP 845 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/wrptr_RNI3ADJ81[2] 900 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[19] 760 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/rdptr[1] 880 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[59] 1964 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][16] 660 166
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_sersta39 588 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState[0] 1777 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 892 195
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[7] 1080 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNI5GMLN[6] 1044 294
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_cnst_0_o3[2] 588 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[23] 1968 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[1] 904 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/currState[1] 1191 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[5] 764 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/fifo_empty_RNI98MG12 1040 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrNumOfBytesReg[2] 958 367
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[4] 785 214
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[18] 1123 360
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_e2_1 558 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ_RNO 916 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][13] 752 157
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmdet[4] 838 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BVALID_RNIATJGM_1 930 321
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[6] 1664 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_hold_data_out[26] 965 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_3[10] 1164 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[15] 923 304
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[13] 1643 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[35] 807 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc6 990 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARLENReg_d_iv_0_0_a2[2] 1087 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][4] 913 193
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/SLAVE_READY 1919 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_16_i_o3_0 1009 357
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[10] 1404 283
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/MASTER_BVALID_RNO 970 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[0] 934 358
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[43] 871 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][17] 752 145
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][17] 686 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[25] 830 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[1] 923 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/holdDat[7] 968 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_ASIZE_out[0] 888 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/sizeCnt_reg[3] 881 283
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay[1] 544 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[21] 743 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[0] 932 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO_0 851 174
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr_RNI64R6J[0] 864 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[51] 1752 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[72] 854 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[20] 1127 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[19] 756 145
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState_RNIENVP8_0[1] 1953 279
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer_RNO[0] 788 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[58] 942 349
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[17] 647 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/cnt_match_0 1061 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[57] 799 340
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[38] 1717 273
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/we 840 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/sizeCnt_reg_lm_0[2] 922 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_1_iv_RNO[0] 1191 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[4] 1409 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/wrptr[3] 905 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN[4] 876 355
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[32] 1908 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/fifoRdDataQ1[0] 803 346
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIE7RTG[12] 920 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa_1 923 189
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[31] 1232 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][0] 829 175
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[51] 783 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/intDscrptrNum_clrReq_iv[0] 1202 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][24] 853 148
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr_RNIR8I6S[6] 853 300
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[1] 757 211
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un14_sizeCnt_comb_P1[1] 1063 312
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[7] 800 211
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[13] 750 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_11 848 297
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_sc[2] 924 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/invalid_rdaddr 1064 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i 827 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[72] 756 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[32] 985 303
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[44] 1374 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched[8] 1139 292
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9[1] 873 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[7] 796 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_extDscrptr_intStatusMuxReg_d_1_sqmuxa_RNI7R6DL 1245 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/len_latched_RNO[10] 897 276
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r_0[7] 901 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0_1_0[3] 1077 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][1] 898 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3[13] 864 171
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync[2] 809 205
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[37] 1023 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr_15_axbxc5 978 285
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[8] 1157 289
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un37_tot_len[3] 852 285
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[28] 714 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[7] 949 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][0] 838 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_4[6] 761 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_Z[4] 880 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[6] 768 148
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[11] 818 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[4] 1035 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[29] 772 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache0ByteCnt_1[1] 939 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[16] 789 171
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[37] 944 324
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[70] 1322 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[26] 1385 283
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[46] 925 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[2] 1000 352
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[25] 1591 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[40] 1369 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_lastTx_ctrl 928 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[12] 1060 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1_Z[17] 1112 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/writeID[1] 865 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_RNIUUBRU[0] 1201 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_0_sqmuxa_5_RNIM3415 1200 366
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/PSELS16_0_a2_0_1 744 219
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[46] 949 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un1_enCtrl1 1132 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[20] 958 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[48] 757 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0__RNI8GN54[4] 1120 372
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[61] 1339 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[74] 851 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[68] 1321 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un1_to_boundary_master_axbxc6 1009 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_3 1905 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_7_RNIODE2H 864 375
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[39] 748 319
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[10] 1421 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][31] 948 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m2_0_2_0_0 853 279
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[70] 1346 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[5] 1242 346
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[72] 1746 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[23] 876 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN[0] 786 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_16_RNO[6] 1180 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][0] 927 187
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_4[0] 1320 259
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[55] 929 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[5] 1242 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][16] 676 157
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d[4] 1065 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_1 825 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_3 1028 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[14] 836 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[26] 1260 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[13] 649 166
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr_RNIA3IBA[5] 863 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[8] 883 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/intDscrptrNum_rdTranQueue1[1] 1177 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0_RNO 828 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_RNIF9TKS[1] 888 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/widthConvRead_ctrl.MASTER_RVALID15_5_0_o2 946 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[38] 744 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[1] 1653 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr_intStatusMux_Z[27] 1265 337
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[16] 620 181
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[42] 1580 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg_d[17] 1172 363
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_o2[3] 540 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d[0] 1047 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][12] 658 166
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_1_1[5] 770 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/IRQ_0 883 189
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[25] 1190 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[1] 805 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[14] 799 156
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SCLI_ff_reg[1] 816 199
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset 1296 259
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m48_m6 1008 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un13_numOfBytesInRd_axbxc3 1119 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[40] 1119 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[1].un1_currTransID_3 773 351
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z[13] 617 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[35] 913 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][12] 837 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un2_unaligned_fixed_len_iter_axb_0_i_0 1064 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt_lm_0[5] 907 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_5_RNII5SSG 876 375
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][0] 897 199
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][16] 839 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[11] 1092 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_empty_RNO_1 891 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a[3] 864 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_full_flag_1_u[0] 1094 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[2] 806 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[8] 998 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[54] 1000 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[28] 871 294
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/nedetect_0_sqmuxa 822 198
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay[2] 545 187
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[48] 1604 295
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/xmit_cntr[0] 763 217
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/pready_1_sqmuxa_0_a3 828 192
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIJDSTG[18] 861 318
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[39] 1805 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd[3] 1028 283
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[22] 708 183
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_indicator.fifo_write_8.m5_1_0 770 222
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[22] 827 168
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_2_sqmuxa_i_x2 906 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[23] 1072 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[21] 762 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[3] 837 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[14] 1040 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_d_s[3] 1058 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[22] 1104 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID31 801 342
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_RNO[2] 812 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[68] 865 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[19] 812 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[61] 937 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[20] 1155 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[8] 1221 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[31] 1239 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrDataReg[2] 952 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA[19] 922 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_RNO 875 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_WRITE8_0_a3_0_a3 891 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/currDataTransID[5] 757 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][9] 773 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[9] 786 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[27] 1101 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNII6E4R2_2[0] 1001 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[4] 845 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_c6 875 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].activeThreadMask[0] 775 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[55] 810 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/mask_addr_out_1[2] 895 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO 867 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInRdBurst[2] 1100 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata[8] 792 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AID_out[7] 885 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][24] 905 175
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[56] 1121 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_a3[6] 1207 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[93] 1139 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][8] 788 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3[5] 865 192
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[24] 972 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][23] 782 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[21] 878 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d[29] 1102 333
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[30] 1392 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[59] 1788 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_rep2_rep2 1139 333
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[3] 783 229
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/last_next_NE_2 871 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][7] 706 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][9] 880 157
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state[5] 746 226
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc5 2001 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[37] 888 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[41] 2020 268
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[14] 775 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[20] 876 295
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_o2[1] 807 204
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWrData[3] 1103 307
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[43] 2069 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[0].un1_openTransInc_RNIH789H 794 351
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_132_i_o2 918 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoWrite_2_0 973 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_0_RNIT98H4 908 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][14] 718 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixburst_sizecnt.fixed_burst_sizecnt11 1053 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre_RNO_1[0] 1059 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[52] 1620 295
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO 832 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][2] 792 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[24] 764 165
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[27] 1783 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[54] 751 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[21] 759 361
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[40] 964 319
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[10] 670 175
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[5] 795 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdNumOfBytesReg[1] 937 361
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_5_1 2016 279
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[32] 962 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un6_wrap_mask_shift_1.SUM[1] 965 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeCnt_comb_pre_Z[0] 878 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_1[29] 1251 348
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[0] 893 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[9] 918 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdCache1Sel_fast 1171 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72[13] 776 159
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[2] 937 367
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk1.RXRDY 770 217
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI7QDIL[3] 924 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_i_o4[2] 1137 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][31] 950 169
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNIB8HEF1[3] 770 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[21] 803 310
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[33] 1951 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[56] 1971 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[23] 1253 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][24] 794 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/rxCount[5] 774 307
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[43] 1716 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/next_addr_1[6] 977 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[36] 891 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[25] 769 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue1_Z[24] 1072 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[8] 1014 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[20] 1015 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][13] 836 151
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[74] 1775 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][21] 946 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1[29] 754 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/master_ADDR_masked_Z[2] 946 292
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[48] 1179 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[62] 863 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdAddr[0] 1150 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[55] 1956 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg_d_fast[0] 1070 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[8] 775 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[62] 1896 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_1_RNO[0] 948 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[12] 736 148
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[0][2] 1134 373
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[12] 1496 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[73] 928 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc2 835 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWVALIDReg_d_0_0_0 1002 354
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[6] 810 301
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[59] 822 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_0_RNIJI1HQ3_0 783 327
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNIT1GTG[1] 763 207
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/un1_a_penable_1_0_a2_0 861 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[71] 2051 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_RNO[11] 1031 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_3_0_0_1 793 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg2[25] 934 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_9 901 375
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[4] 916 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[36] 890 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[50] 748 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[40] 916 328
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue0_Z[18] 1217 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/IRQ_3 805 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_1[6] 1152 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[7] 799 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[6] 798 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WVALID_RNI6IOT7 1060 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][21] 861 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/m2_0_0_1 1116 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[63] 895 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[15] 840 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_out_0_RNO[1] 864 354
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count_RNO[2] 763 219
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[55] 1688 270
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][29] 697 142
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[60] 1323 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc3 817 294
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[46] 879 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/length_comb_pre_RNO[6] 1071 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg[107] 1195 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[26] 1103 328
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[6] 685 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata[2] 926 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][15] 862 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[11] 928 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[27] 801 301
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[62] 1751 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currStateAWr_ns_0_.N_12_i 1133 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[63] 1898 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIKMV02[1] 816 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[8] 667 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[17] 800 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/numOfBytesInRdReg[1] 1137 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][17] 758 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[27] 750 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg[14] 1243 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 840 366
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod_RNO[6] 559 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[41] 751 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[64] 755 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[14] 699 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[6] 1184 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[116] 1158 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg_d_iv_0_0_1_0[1] 1005 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[44] 933 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_empty 880 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_16[10] 1049 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m2[0] 853 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[23] 967 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[44] 802 361
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[29] 638 184
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[23] 1537 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[65] 757 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ram_rdreq_cntr_RNIPEFST[0] 913 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[25] 1265 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/un1_clrRdTranQueue_4_0_0_tz 1200 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/un1_tx_in_progress_next33 963 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_WRITE 866 190
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrExtDscrptrDataValidReg_d_fast 1234 345
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[44] 1705 276
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[4] 842 322
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0_m3[24] 904 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[72] 1333 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or 914 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[49] 958 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[42] 1349 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rdEn_d_iv[4] 1127 327
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[45] 1348 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 795 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[57] 802 339
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg[30] 1111 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m2[2] 857 192
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_tmp 645 184
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[54] 816 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][12] 823 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WSTRB[1] 985 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram5_[1] 794 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[67] 1014 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[21] 857 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo_RNIEV4BH_0[3] 1039 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram1_[2] 1136 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/slvdwc.genblk1.DownConverter_inst.readWidthConv.DWC_DownConv_preCalcCmdFifoWrCtrl_inst.un21_max_length_comb_10 933 276
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_sel.tx_3 752 225
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[20] 1626 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[58] 864 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_cry_1_0_RNO 1053 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[27] 856 306
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_out_0_RNO_0[5] 1024 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO 806 177
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[24] 776 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[67] 1014 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/un1_rdCache1Sel_d_1_sqmuxa_0_a2_1 1213 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][9] 979 172
set_location FIC_3_PERIPHERALS_1/fabric_sd_emmc_demux_select_0/prdata_1_0[0] 800 207
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[13] 858 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3[28] 868 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_4lto23_3 1032 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[19] 871 292
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[33] 1951 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][1] 868 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][20] 691 166
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[61] 1921 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[2].un1_openTransInc 811 318
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[11] 850 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1[2] 994 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_3_RNI8HHFF[2] 1080 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_len_latched_1[6] 880 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[42] 861 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][30] 828 148
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[34] 1847 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[68] 997 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_hold_data_out[24] 1062 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][30] 897 169
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/wrptr[0] 890 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WSTRB[0] 937 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_WRITE 792 199
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3_1[3] 828 201
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[21] 1004 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[38] 1152 294
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[26] 1080 325
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r_0[23] 931 333
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_2[8] 753 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[6] 842 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[13] 853 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[35] 979 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[57] 755 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr[9] 1096 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[28] 745 186
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[24] 880 316
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/intDscrptrNumReg[0] 1211 337
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[36] 1260 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[61] 1663 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[4] 913 310
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState[5] 1101 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo[1] 906 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/len_offset_reg[1] 877 361
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_NxtPrdata23_0_o2 775 198
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12] 785 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][1] 949 178
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_nxt_3_3[0] 588 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn 1205 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/fifo_empty_RNIHJLI4 951 285
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO 797 189
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[0] 777 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[57] 934 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][30] 648 160
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_38[36] 1920 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[7] 1903 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_10_0_RNO 1152 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[13] 1026 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/_decfrac1_a4 1059 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/unaligned_fixed_len_iter_pre[4] 917 271
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][21] 840 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_5lto23_3 1070 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_len_latched_next_5_sqmuxa 876 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/pready_1_sqmuxa_0_a3_RNIVQUC9 829 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/currState[4] 814 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[48] 1163 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[27] 1587 280
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/nextState_0[0] 1677 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m3[64] 920 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[14] 1104 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_beatsInRdBurst_axbxc4 1098 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe2_0_a2 781 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveALEN[3] 830 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/un1_wrCmdFifoEmpty_1_1 1057 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[16] 715 151
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[71] 805 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[44] 921 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un51_addr_beat_3_1[0] 852 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatsInRdBurst[4] 1095 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/WrapLogLen_comb_pre[1] 878 286
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd_ns_0_0[5] 989 348
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load45 927 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[14] 709 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[67] 791 313
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState[0] 905 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/sizeCnt_comb_EQ_SizeMax_2_NE_0 929 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_a2[59] 981 309
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[16] 679 184
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIH08N5[5] 1932 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[31] 715 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_5 865 297
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/g_seradr0_reg_bits.genblk1.seradr0apb[6] 652 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][13] 830 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[28] 778 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[46] 1662 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[5] 947 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[19] 973 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[66] 864 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.un1_rdEn_1 949 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe30_0_a2 774 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[0] 1042 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[1] 1419 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[25] 913 328
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[52] 1350 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[65] 979 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[1] 769 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg[1][6] 1127 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[62] 1942 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[1] 939 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[97] 1157 349
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_ac0_5 1949 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un13_numOfBytesInRd_axbxc4 1117 366
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[59] 1926 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo_15_iv_32_i_o3 919 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][28] 839 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22_i_m2[46] 941 303
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_d_i_0_m2_2[25] 1261 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/maskHigherPriReq[2] 1020 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_7_0_RNIC8IQH 912 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE 817 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_lm_0[5] 957 288
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[31] 1261 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[25] 1624 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[75] 846 306
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[5] 767 229
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_17 1008 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/un1_CH2_MSG_PRESENT_IRQ 800 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][4] 888 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/requestorMasked[2] 910 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][31] 856 172
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dscrptrValid_AXI4INITIATORCtrl_d_1_sqmuxa_0 976 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/fifoEmpty_RNO 896 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[50] 1155 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[54] 809 310
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr[3] 904 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][1] 668 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a3[8] 677 165
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/srcNumOfBytesReg[13] 1104 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[26] 759 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0_a2_0_0[45] 914 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/strtAddr_iv[1] 1169 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_d[0] 1216 348
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i_0 921 297
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_46[34] 1230 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[13] 865 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/nextStateARd_0_sqmuxa_1 1016 282
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[0] 1030 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWVALIDReg_d_2_sqmuxa_0_a3_0_a2_0_a2 1006 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m2[3] 807 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/dstStrtAddrReg[30] 1042 352
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/fifoWrAddr_15_axbxc7 1136 312
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_m_0[29] 1119 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/rdptr[1] 1113 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/SLAVE_WDATA[18] 982 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3]_RNO[1] 795 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_d[1] 1218 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[24] 764 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/extDscrptrAddr[16] 1245 333
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[2] 681 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0[26] 792 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[19] 1387 292
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[50] 1601 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_12lto11_0_0 1080 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[51] 1864 289
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcNumOfBytesReg[19] 1161 376
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/nextState_0[0] 800 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk2[1].zero_strb_data_reg_31_1[1] 883 351
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.un1_genblk2.rdbeat_cnt_1_3 886 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.genblk1.DPFF.mem_ram20_[1] 792 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/tot_len_pre_Z[10] 1073 298
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[14] 881 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[11] 861 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO[1] 876 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_G_12 1020 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState[1] 881 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[14] 1160 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[10] 844 169
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/SLAVE_RDATA_masked[29] 999 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/sizeCnt_comb_P1_Z[3] 1064 313
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[2] 882 184
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/bsd7_tmp_1_sqmuxa_1 813 201
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[49] 1052 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0_RNO 984 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[6] 781 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[63] 747 364
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_0[27] 651 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_b 839 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[29] 867 295
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[40] 1369 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][3] 816 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_1[14] 1104 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNII6E4R2_1[0] 972 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[63] 907 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[3] 884 193
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][12] 892 199
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[2] 917 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_ALEN[7] 1162 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[67] 759 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg[22] 1268 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next_RNO[59] 983 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[57] 834 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[21] 902 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDscrptrAddr_ExtDscrptrFetchReg_RNO[22] 1268 345
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2_0[7] 778 213
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[20] 1587 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3[31] 718 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[69] 845 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_dataloc_reg[2] 1057 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[49] 1771 283
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[15] 1716 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m2[19] 1164 342
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][11] 965 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0_Z[27] 1119 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[15] 1159 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/extDataValidReg 1162 361
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat95_rep1 1861 282
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/currState_RNO[0] 1193 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2[23] 843 168
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_plus1_1_axbxc8 1153 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[43] 1599 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[26] 853 349
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNIRVFTG[0] 766 207
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[28] 919 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantEn_i_0_a2_RNIA1G9F 1167 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m3_0_2 852 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[15] 698 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][8] 891 166
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[30] 1017 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_axbxc4 967 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[28] 768 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][18] 736 145
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[26] 1263 340
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[12] 1554 280
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[0] 816 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/rdptr[3] 1087 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][31] 855 172
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[26] 1819 286
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control[0] 833 190
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[50] 1793 274
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb[5] 894 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[36] 878 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[52] 1126 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/reqStore_22_i_m3_1[3] 1194 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.d_fifoRdAddr[1] 1007 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/wrMasterValid 895 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[51] 837 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[4] 962 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].activeThreadMask[1] 778 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[21] 1072 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0[55] 982 306
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/nextState_0[0] 1571 276
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[30] 1030 346
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[30] 814 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO 769 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[49] 1633 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[55] 796 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/unitCnt_Z[0] 1128 319
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ram_rdreq_cntr[2] 915 361
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_iv_34_i_i_o2 862 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/un1_b_penable 786 183
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[31] 2007 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[71] 2046 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[46] 885 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg_d_iv[30] 1260 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[13] 755 165
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[19] 1977 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[48] 793 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][17] 879 160
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/un1_CH1_MSG_PRESENT_IRQ 811 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[37] 1722 291
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[30] 696 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0] 836 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_dataloc_load11 1044 318
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[3] 807 211
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_ss0_i_0_o2 873 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/widthConvRead_ctrl.MASTER_RLAST_4 935 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[30] 854 178
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[4] 1900 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_22[64] 869 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre_RNO_3[0] 1061 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[40] 913 286
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat[4] 675 187
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[28] 1021 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[31] 1122 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[18] 1114 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0[10] 1185 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[22] 829 339
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[30] 713 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WSTRB_reg[6] 984 337
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[14] 822 327
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_beatsInRdBurst_ac0_13 1099 366
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[4] 886 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[5] 1332 292
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/slaveSize_one_hot_hold_RNII6HN9[2] 960 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][24] 934 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNII6E4R2_6[0] 997 303
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[54] 1945 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/read_data_cntr_0_sqmuxa 964 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_1_axbxc6 1163 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[47] 1032 331
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[30] 849 334
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsync[6] 811 214
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[0] 885 171
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc_4[1] 916 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[74] 1110 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_5_0_RNO_1 1135 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][7] 785 166
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72s2_RNI1IV7B 764 153
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[0] 747 204
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[26] 1823 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_RNO[62] 961 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][29] 847 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_cry_4_RNO_0 1026 300
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_5_i_0_RNIVFNFQ 853 198
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[46] 1710 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_1[86] 1114 343
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state[0] 748 226
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_34[38] 897 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[29] 1844 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrAddr_15_axbxc3 981 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[4] 1054 322
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_46[27] 1213 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[20] 942 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][3] 793 160
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[24] 839 325
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[19] 662 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[60] 944 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][12] 784 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[61] 1184 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[13] 833 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[48] 757 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][20] 828 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[8] 812 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[63] 1131 342
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[13] 1056 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo[3] 847 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C2/R_ADDR_1_inst 1217 328
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[61] 1653 289
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_cnst_0_a4_0[3] 836 207
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_m4_0 1008 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][13] 882 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[16] 840 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SizeMax_reg[3] 942 280
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[13] 1274 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/sizeCnt_comb_P1_Z[1] 1063 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[10] 1045 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a 824 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0[5] 901 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/maskReg[0] 1020 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[3] 763 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc3 830 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un2_mask_mstSize[2] 969 294
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/PRDATA_0_iv_i_1_cZ[24] 718 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81[4] 797 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIRI118_0 860 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[28] 784 148
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/to_boundary_conv_9 895 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[78] 1145 349
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[28] 745 141
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[12] 927 349
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_PCLK_count1_ov_0_sqmuxa_i_o2 852 198
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[3] 796 217
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[69] 1934 282
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[27] 636 184
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_sresetn_4_i_i_o2 575 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_0 826 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][30] 903 172
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.un1_sresetn_4_i_i_o2_2 553 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][29] 851 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[30] 1054 324
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[30] 784 325
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d[25] 1040 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState_ns_o3[6] 1139 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr_RNI0CUE21[2] 852 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[30] 1032 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[27] 708 148
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[24] 2004 267
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un7_FIXED_MASTER_RDATA_next_0_a2_i_o3_2[0] 972 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[28] 842 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[42] 809 349
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[48] 1178 298
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/rx_byte_in_0_a2[5] 758 210
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/holdDat[38] 931 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[32] 823 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[19] 872 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO 864 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_mask_slvSize_0_o2_0_RNII6E4R2_3[0] 996 303
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_38[45] 1680 279
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ALEN_out[4] 1048 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[26] 1597 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[58] 1321 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat[6] 966 334
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_extFetchReg_RNO[12] 1262 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[57] 919 319
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[2] 863 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/extDscrptrAddr_rdTranQueue1_Z[0] 1216 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[5] 1246 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[0] 1044 336
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[51] 1762 286
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_RNIO7LLO[1] 745 225
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[37] 938 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/MASTER_WDATA_reg[59] 999 337
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/serdat_RNO[6] 658 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[2] 900 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[24] 925 336
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[52] 829 346
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat_ldmx_2[2] 1561 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][1] 862 157
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[21] 1969 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/countResp[5] 1098 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m20 894 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[13] 962 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[10] 1013 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/countResp[0] 1093 316
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[29] 774 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[7] 933 304
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd[2] 1018 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un20_d_DERR_RLAST_RNO_1 783 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[29] 898 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][5] 860 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_SD.rdcon.rdFif.rdFif.awe24_0_a2 786 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[17] 918 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrEn[1] 1119 328
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.waddr_aligned_load34 943 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue0[3] 1100 358
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[39] 1717 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un14_sizeCnt_comb_P1[1] 930 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[29] 872 328
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1]_RNO[2] 776 312
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_last_next 939 372
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc6 900 375
set_location MSS_WRAPPER_1/AND4_MSS_DLL_LOCKS 744 297
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/adrcomp_write_proc.un1_seradr0_NE_3 798 201
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[24] 655 175
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_o2[3] 806 213
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_2_0_0_2 772 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrEn_d_fast[4] 1137 324
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned[6] 918 301
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[0] 1021 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_SLAVE_AADDR_next_i_m3[3] 961 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/sDat[4] 1736 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][12] 893 199
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState[1] 924 355
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatCntReg[4] 1002 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWLENReg_d_m5s4_0 1079 360
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/ram256x8_g5/INV_0 770 228
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/sizeCnt_comb_P1_Z[4] 1059 313
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WDATA_2[25] 924 342
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[0] 1052 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA[8] 798 166
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/clear_parity_en_0_sqmuxa 789 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_ALEN[0] 983 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[66] 760 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt[6] 911 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_1_0_a2[1] 1075 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/widthConvRead_ctrl.MASTER_RVALID15_0_0_x2 939 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[8] 785 175
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[60] 1958 283
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_comb_proc.fsmsta28_4 684 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[56] 1735 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len[7] 1129 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[3].matchThread86_4 803 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[34] 846 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/MASTER_BRESP_RNO_0[1] 1033 321
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIGEFEB[1] 1032 294
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat_26[28] 925 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[40] 752 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[13] 779 361
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][9] 960 172
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.ram_rdreq_cntr_RNIAPDJ9[4] 866 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][3] 873 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[0].matchThread53_3 792 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[51] 752 352
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/pass_data_0 903 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateRd[0] 986 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[17] 960 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk2[3].un1_openTransInc 785 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[13] 1257 352
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[18] 1877 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[30] 941 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[71] 901 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_4lto11 1056 357
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[2] 931 358
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData[86] 1145 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_1[16] 1080 327
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[38] 830 349
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_wrptr_next_ac0_7 832 297
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[52] 948 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[11] 1166 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54[0] 840 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdRegrff_0_RNIEJPNA 1141 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][4] 870 181
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WDATA[19] 988 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[51] 1253 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/intXStaReg_Z[9] 1059 325
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[63] 1382 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/sizeCnt_reg[0] 917 286
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[46] 1623 295
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[71] 1172 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[50] 2005 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[71] 911 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData[30] 1064 331
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[0] 866 361
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[10] 1227 346
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[46] 866 351
set_location CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD 722 1
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_4[1] 754 198
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[24] 777 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[6] 1235 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_4[4] 779 189
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[38] 2071 277
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg[6] 1105 316
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[34] 799 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/master_ADDR_masked_Z[4] 964 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[16] 1122 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[25] 1265 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/wrData_2[84] 1147 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[76] 782 322
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we 863 363
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PCLK_count1_ov_1_sqmuxa_2_i_o2_RNI27O1L2 528 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv_RNO[3] 808 186
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[51] 897 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[45] 869 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[102] 1191 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2[13] 770 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/fifoRdAddr_n4 785 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[20] 1037 337
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_cnst_i[0] 831 207
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[25] 1922 283
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_lm_0[2] 959 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_axb_4 1064 306
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.fsmsync_ns_i_0_1[6] 541 183
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIKHVTG[31] 861 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[23] 1019 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[31] 1264 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_4[7] 737 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[35] 1468 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m7_0_4 935 276
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo[4] 840 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/currState[1] 953 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18_1[2] 879 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/len_latched[10] 1141 298
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrByteCnt_d[1] 1003 354
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[25] 757 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg[6] 1072 325
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[11] 1872 267
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][30] 803 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m51_0 877 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_m2[1] 805 174
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[25] 1861 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv_0[27] 956 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/masterID[7] 763 309
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[45] 1981 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/next_addr_1_1[0] 1130 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_o3_5_0_0 772 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[110] 1201 342
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_11_RNILFQ2A1 1908 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_a 902 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA[19] 976 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/visual_len_latched_next_0_iv[3] 898 276
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][2] 808 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[20] 1086 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][13] 962 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata[1] 880 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[8] 996 322
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdValidReg_RNO[0] 1128 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr_RNIH8GGE[3] 852 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[34] 983 304
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[14] 964 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[15] 962 352
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][24] 823 169
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_5[4] 933 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[31] 763 343
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rlast_mc8_7 878 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[6] 1243 333
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/currState_ns_0_a3_0_0_0[1] 1219 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[14] 743 171
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/wrptr_RNO[1] 890 363
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m1_0[3] 811 180
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[22] 1676 271
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][19] 704 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0[28] 810 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWSIZE[0] 1160 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27[0] 852 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][29] 846 154
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[42] 944 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[1].openTransVec[1][4] 814 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/un9_validQual_0_o3 803 345
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[29] 797 334
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[5] 1170 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[59] 2044 274
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m0[13] 1161 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[31] 762 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[19] 768 331
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1[20] 765 174
set_location FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3] 736 232
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata[1] 809 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[5] 808 306
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/framesync_7_enl_i_a2_0_1_0_0_RNIIKNON[3] 559 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[55] 1392 301
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_4_ac0_3 1904 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0_0_a3_0[48] 966 306
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][8] 854 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_13_1_1 817 186
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/nxtDscrptrNumAddr_WrTranQueue1_Z[17] 1219 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/un20_d_DERR_RLAST_4 780 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d[30] 1064 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/IRQ_2 829 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[17] 685 157
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[57] 820 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/bs0/outMask_1_0_a2[2] 791 348
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlAddrReg_d_iv[2] 1149 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[60] 808 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/maskReg_10[2] 1021 342
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_20_i_i_a2_0_0 866 366
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/indelay[1] 837 217
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[76] 1773 286
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[7] 883 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][20] 783 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0_RNO 780 303
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][13] 799 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][4] 852 151
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m2[3] 864 186
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo_RNO[0] 930 366
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.un1_rlast_mc8 883 300
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[63] 749 339
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[34] 874 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[22] 1657 280
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[18] 1494 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_34[39] 937 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m6_m2_0_a2_0 1018 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[18] 1489 280
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_shift.rx_shift_11_fast[6] 783 216
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[56] 979 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un8_sizeCnt_comb_P1_ac0_1 934 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/dscrptrDataReg_RNO[69] 1171 348
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.un1_framesync_1_0_a2 532 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_6_2[3] 1027 306
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[51] 1752 286
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[9] 639 181
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[4] 1412 294
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_5_60_i_m3 2000 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[11] 1167 370
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[23] 1632 276
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/make_parity_err.parity_err15 777 219
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/numOfBytesInRd_i_i_a2[4] 1133 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/extDscrptrAddrReg[11] 1272 340
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/un1_wrEn_fast_rep1 1140 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/extDscrptrAddr[21] 1242 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3_1[1] 864 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[3] 790 313
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_nearly_full 878 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en[1] 815 180
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r_RNIHH2UG[41] 891 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m10_0_1_2_0 832 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][12] 733 160
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[43] 1795 282
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[21] 1668 291
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/numOfBytesInRdReg_DMATranCtrl.numOfBytesInRdReg_ram0_[9] 1117 373
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un14_sizeCnt_comb_P1[3] 935 285
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[110] 1209 342
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/ens1_pre_4_sqmuxa 576 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][25] 676 154
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[24] 747 142
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[22] 816 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[25] 935 343
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[58] 798 358
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_MSG_READ 884 178
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_34[39] 835 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc7 897 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk1[2].outstndgTrans_9 778 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_39_iv_0_36_i_i_a2_1_0 793 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[2] 1021 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][16] 778 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/extDscrptrAddr_ExtDscrptrFetch[12] 1267 345
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[51] 746 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[60] 840 348
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.d_fifoRdAddr[0] 1049 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[17] 872 325
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[17] 715 159
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[37] 1216 289
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[31] 1663 271
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[27] 754 343
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[33] 1539 280
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[5] 908 307
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[59] 869 310
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt[26] 635 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[31] 710 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/MASTER_AADDR_mux_pre[7] 976 283
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState_ns_o3[8] 1095 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA[12] 874 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[20] 942 304
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[2] 1233 343
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_beatsInRdBurst_ac0_7 1101 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstNumOfBytesInRdReg_d[12] 1018 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[30] 873 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/masterID[6] 762 306
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/ARADDRReg_d_iv[17] 1052 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b[4] 869 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_len_latched_1[2] 1116 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[2].register[2][3] 914 193
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/sizeMax_pre_Z[5] 1070 295
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache0ByteCnt46 959 366
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/busfree_RNO 581 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_1_108_i_m3 1944 270
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[46] 1767 283
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/framing_error_RNO 750 204
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/xmit_cntr[2] 759 217
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[40] 875 292
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg_RNO[18] 1224 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWrData[29] 936 280
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[31] 796 364
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90[16] 679 159
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_18[65] 1957 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[64] 2034 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[24] 795 301
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_masked[2] 967 303
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/len_offset_pre[0] 1056 370
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[55] 1756 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[29] 891 307
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/beatCntReg[6] 1004 370
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][30] 689 166
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[20] 694 184
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.un1_AWVALID_slvif 954 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[19] 901 333
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[58] 744 340
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[15] 769 334
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP 887 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][21] 669 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un14_offset_0[1] 890 348
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO[25] 751 141
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[20] 822 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/cache1ByteCnt_Z[10] 934 364
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[71] 786 310
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[61] 818 307
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[57] 756 340
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[21] 827 154
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_15_i_a2_0_2 1069 366
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes[3] 1170 366
set_location FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata_4[3] 756 204
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[20] 1647 277
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ 899 190
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_full_flag_2_0_1_RNIODPC41 914 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RDATA_next_0[57] 988 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[24] 1126 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][1] 802 349
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[7] 919 373
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[10] 707 171
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/holdDat105 1546 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/configRegByte2[1] 1194 345
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[7] 891 175
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[30] 913 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA[15] 690 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[0].register[0][20] 855 166
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/dstAddr_wrTranQueue0_Z[18] 1062 346
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData_d_m1[25] 1152 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[68] 1167 300
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[7] 779 211
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAO_int_write_proc.sersta41 840 204
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[9] 918 357
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA[13] 853 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_mst[3] 993 367
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg_d_fast[30] 1162 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/currState[4] 1096 325
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[32] 948 316
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[60] 871 310
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK 842 190
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][6] 882 169
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/wrData_d[8] 1075 333
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/full_5 792 213
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_count1_ov 537 187
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_0_a3[6] 780 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[74] 981 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_m2[1] 780 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_0 897 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/currState[0] 924 322
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[3].register[3][2] 955 187
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_RNIPMH7B_1[1] 1862 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][4] 808 178
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un13_numOfBytesInRd_axbxc7 1116 366
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_38[51] 1344 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[72] 974 337
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][28] 761 160
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/rdErrorReg_d_0 1214 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][24] 716 154
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[38] 1659 292
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[44] 924 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 821 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/current_addr_16[1] 1048 309
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc3 904 372
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[29] 655 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][24] 932 184
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][17] 612 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA[2] 806 184
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[76] 978 319
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24 829 174
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[34] 1237 289
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en[0] 818 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/srcStrtAddrReg[24] 1082 355
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/entries_in_fifo[3] 1038 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][25] 670 154
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[3] 745 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[42] 768 336
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdData[21] 915 345
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[45] 1934 268
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/SLAVE_AVALID_RNO 931 282
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa 823 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[14] 735 183
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[43] 751 336
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[10] 1601 283
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][15] 802 157
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[0].openTransVec[0][8] 773 343
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[62] 1762 285
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[58] 818 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[7] 1878 267
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[2].register[2][22] 872 151
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[24] 1063 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/mask_addr_reg[2] 1137 307
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA[16] 901 178
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][7] 926 160
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[52] 948 351
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][19] 831 148
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[50] 1540 286
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un1_current_addr_1_sqmuxa[0] 971 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/priorityMask_6[2] 908 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_m1_0[3] 904 183
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_34[75] 1764 285
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/masterID[1] 769 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/un1_b_penable_1 840 186
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[38] 1717 274
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[31] 709 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/rmrData[30] 1079 337
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_4[0] 1308 259
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[33] 774 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[31] 890 334
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[37] 764 366
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[11] 951 325
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i_0 865 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[5] 940 370
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrData[112] 1178 333
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][12] 757 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][25] 664 154
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/MASTER_DATA_0_iv[13] 802 309
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][22] 822 169
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27[1] 861 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][30] 864 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[1].register[1][2] 900 181
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata[30] 705 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45[5] 795 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/sDat[4] 972 334
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/SLAVE_AADDR_RNO_3[8] 1164 303
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[11] 910 331
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[9] 1877 268
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue66_1 1176 360
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/un1_b_penable 829 195
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[27] 749 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/FIXED_MASTER_RDATA_next[60] 978 316
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[26] 2004 271
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[60] 1706 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[39] 938 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[6] 950 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdata_mc_reg1[8] 961 343
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0_2[3] 1128 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_1 799 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_1[3] 828 180
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/un1_D 746 243
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue_0_3_0_a2_1[0] 1212 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[29] 758 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/pready_1_sqmuxa_0_a3 773 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[73] 765 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[71] 766 352
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/fifo_rd_en 1130 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/m6_0_1 852 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrWrTranQueue_0[0] 1216 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/grantReg[1] 1150 328
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmmod[5] 564 181
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newNumOfBytesReg[14] 1163 367
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10[12] 732 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dscrptrData_AXI4INITIATORCtrl_Z[64] 1037 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE 827 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[63] 750 340
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un102_rdptr_next_axbxc1 972 321
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_1lto23_3_0 1068 366
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[31] 779 334
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc_4[9] 929 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/visual_CmdFifoWrData_next_0_iv[21] 1115 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/d_activeThreadMask_0_sqmuxa_6 790 357
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[5] 1013 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2[29] 661 153
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[74] 1740 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][0] 927 193
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_22[43] 1596 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg[17] 1028 346
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA[29] 787 157
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs[3].register[3][28] 983 172
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA[17] 823 160
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[57] 1666 277
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[28] 982 337
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/currState[2] 1138 367
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/unaligned_fixed_burst_count[2] 926 271
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/srcAddr_rdTranQueue1[4] 1094 358
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_39_0_iv_0_120_i_m3 866 363
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/sersta_write_proc.sersta_2_4_0_.m15_2_0 602 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/m60 857 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[1].register[1][4] 665 172
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_length_iv_0_RNO[6] 1127 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/to_boundary_master_pre_Z[0] 1088 295
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/un24_entries_minus1_axbxc5 1012 321
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[2].openTransVec[2]_RNO[0] 801 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[30] 813 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/RDATAReg_d_0[19] 1090 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[22] 1032 337
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.d_fifoRdAddr[5] 1127 315
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[7] 787 229
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_50[57] 1568 285
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rdata_mc_r[41] 897 319
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[26] 744 343
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs[0].register[0][19] 933 181
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[24] 771 331
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/numOfBytes_rdTranQueue0_Z[5] 1173 367
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[34] 1645 298
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[40] 758 364
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/fsmsta_cnst_0_1[3] 837 207
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_22[48] 1640 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_4_ac0_3 1953 273
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.un1_wrdone_1 942 321
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][32] 886 351
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/extDscrptrAddr_intStatusMuxReg[1] 1218 349
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdbeat_cnt_9_RNIC75AK 901 360
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.UI_ram_wrapper_cache1/ram_cache/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0 912 341
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0 1896 278
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0 864 332
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 816 332
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/BYTE_CNT_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0 1092 341
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 864 305
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0 960 332
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C5/RAM64x12_PHYS_0 1272 332
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0 1020 314
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_0/ram_dscConCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C1/RAM64x12_PHYS_0 1188 332
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0 852 305
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 876 359
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0 840 314
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C2/RAM64x12_PHYS_0 1224 332
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0 912 278
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C1/RAM64x12_PHYS_0 1212 332
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0 828 332
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0 816 305
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C4/RAM64x12_PHYS_0 1248 332
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/CONFIG_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0 1056 341
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0 972 332
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0 888 305
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_3/RAM64x12_PHYS_0 864 359
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C0/RAM64x12_PHYS_0 1152 359
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/SRC_ADDR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0 1164 341
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C1/RAM64x12_PHYS_0 1140 359
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0 804 314
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 840 341
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0 948 359
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0 876 305
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_4/RAM64x12_PHYS_0 816 359
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0 1056 305
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 1068 305
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C4/RAM64x12_PHYS_0 1092 332
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1 912 314
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0 840 305
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1 876 314
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0 1044 305
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0 936 278
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C3/RAM64x12_PHYS_0 1116 332
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C1/RAM64x12_PHYS_0 1164 332
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_2/RAM64x12_PHYS_0 828 359
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0 852 332
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_1/RAM64x12_PHYS_0 852 359
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_0/ram_dscConCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C0/RAM64x12_PHYS_0 1176 332
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0 876 341
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C0/RAM64x12_PHYS_0 1200 332
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C3/RAM64x12_PHYS_0 1236 332
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 1032 305
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1 948 314
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/DEST_ADDR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0 1128 341
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0 1944 278
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 948 278
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0 1092 314
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0 1020 305
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0 1920 278
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 888 332
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/ram256x8_g5/RAM_R0C0 768 233
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C4/RAM64x12_PHYS_0 1152 332
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 804 305
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C3/RAM64x12_PHYS_0 1260 332
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C0/RAM64x12_PHYS_0 1068 332
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C2/RAM64x12_PHYS_0 1080 332
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0 1872 278
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_2/RAM64x12_PHYS_0 840 332
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/ram256x8_g5/RAM_R0C0 768 206
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_0/RAM64x12_PHYS_0 804 332
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_5/RAM64x12_PHYS_0 840 359
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C5/RAM64x12_PHYS_0 1128 332
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 1080 305
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 1848 278
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0 828 305
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C2/RAM64x12_PHYS_0 1128 359
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0 1104 305
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0 1908 278
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 1932 278
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1 984 314
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0 1092 305
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_0/RAM64x12_PHYS_0 888 359
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C7/RAM64x12_PHYS_0 1140 332
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_1/RAM64x12_PHYS_0 792 332
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0 984 332
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 996 332
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.UI_ram_wrapper_cache0/ram_cache/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0 948 341
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/NEXT_DSCRPTR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0 1200 341
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C6/RAM64x12_PHYS_0 1104 332
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0 1860 278
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 936 359
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0 1020 341
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0 984 287
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len_1_cry_0 894 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WLAST_RNIF8UFB 1068 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache1ByteCnt_1_cry_0 924 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg_d_cry_0_0 1081 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_6_cry_0_0 1008 351
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[3].un83_wr_data_1_cry_0 900 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg_d_cry_0_0 1092 351
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARSIZE_RNIF5AF4[0] 1044 282
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0 660 183
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1_s_437 984 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_0_0 1127 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_RNIN77DF[0] 1176 309
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_7_cry_0 1092 360
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer_s_214 780 228
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/rxCount_cry_cy[0] 768 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next214_cry_0 912 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un1_max_length_comb_cry_0 903 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans_cry[0] 1152 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_RNIS1OI9[0] 924 288
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rlast_mc_RNIGH16J 876 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_25_I_1 1092 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/un1_fifoSpace_11_cry_0 780 360
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.PWM_int13_RNO_14 639 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_cry_0_0_cy 1062 297
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoSpace_15_cry_0 1140 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_numBytesInMemMapCache_cry_0 1029 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un3_second_Beat_Addr_cry_0_0 936 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt_RNICKC9J[0] 1032 318
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddrReg_d19_0_I_1 993 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_218 864 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache0ByteCnt_2_0_s_0_439 948 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un2_unaligned_fixed_len_iter_cry_0 1056 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/fetchIntDscrptrReg_d_1_sqmuxa_1_0_a2_RNI373J7 1140 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un2_slaveLen_M1_cry_0 1067 318
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/un29_newAddrRd_s_1_2216 1056 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un75_fifoRdAddr_s_1_2218 1021 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un16_unaligned_fixed_len_iter_cry_0 913 270
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_1 675 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARSIZE_RNIF5AF4_0[0] 1044 288
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_365 1923 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr_23_cry_0_cy 1021 336
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter_cry_cy[0] 792 216
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy[0] 603 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un1_fifoSpace_12_cry_0 876 324
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_31_cry_0 1020 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_69_m_1_RNO_5[0] 917 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_numBytesInMemMapCache_1_cry_0 964 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numCombRd_cry_cy[0] 972 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un2_master_beat_cnt_plus_1_cry_0 935 369
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rlast_mc_RNITFM4G 852 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/numOfBytesInRd26_cry_2 1093 363
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_cry_0 1116 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un23_SameMstSlvSize_a_4_cry_0 900 270
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_m_1_RNO_5[0] 1086 291
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.un1_period_cnt_0_I_1 615 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_221 924 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrAddrReg_cry_cy[0] 996 342
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un27_fifoRdAddr_s_1_2215 996 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un15_current_addr_cry_0 948 291
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_4_cry_0_0 912 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_cry_0 1056 306
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_s_2208 948 288
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[3].un83_wr_data_0_cry_2 972 345
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue100_0_I_1 1148 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_RNIQRU5B[0] 1043 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_cry_0 1059 354
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RVALID_RNIV19C6 912 288
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoSpace_16_cry_0 1008 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_cry_0 1020 360
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_528 1044 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache0ByteCnt_2_cry_0 948 363
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt_s_877 852 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un1_max_length_comb_cry_0 1068 291
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI75225 771 210
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_220 912 372
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_tot_cry_0 1044 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WLASTReg_1_RNIDR524 912 360
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un1_fifoSpace_16_cry_0 1032 327
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoWrAddr_31_cry_0_cy 1008 315
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/fetchIntDscrptrReg_d18_1_I_1 1176 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len_1_cry_0 1122 297
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_364 1944 273
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_213 608 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_0_0 983 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_0_RNI3L1HF[0] 873 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWSIZE_RNI757I7_0[0] 1152 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/un17_newAddrRd_s_1_2217 1056 282
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/un7_waddr_sc_cry_0 936 309
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_525 804 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_cry_0 924 270
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrExtDscrptrDataValidReg_d9_1_I_1 1149 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrNumOfBytesReg_d11_cry_2 1093 369
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache1ByteCnt_1_0_s_0_438 936 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un8_SizeMax_0_s_0_2207 1032 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un4_dstNumOfBytesInRdReg_d_cry_0 996 360
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/un4_rdbeat_cnt_s_1_222 867 297
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_WSTRBReg_d_0_sqmuxa_1_RNI888QS2 984 354
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt_cry[0] 900 363
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un9_SameMstSlvSize_a_4_cry_0 1056 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg_s_2210 1020 315
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_rd_src_full_cry_0 948 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/countResp_cry_cy[0] 1092 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWSIZE_RNI757I7[0] 1188 309
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_61_I_1 890 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next39_cry_0 1140 291
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt_s_2209 1020 318
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0 636 180
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_regs[1].un1_period_cnt_cry_0 660 174
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_219 876 372
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_o2_RNI9DH1G[0] 1213 351
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer_s_215 762 228
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/un17_currentAddrW_s_1_2214 1188 306
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer_cry_cy[0] 792 210
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_cry_0 1067 369
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_tot_cry_0 876 360
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un6_master_beat_cnt_s_1_878 876 345
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer_s_217 780 207
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/nextStateWr28_a_4_cry_0 996 372
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoSpace_15_cry_0 984 291
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_526 828 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un51_fifoRdAddr_s_1_2212 1032 333
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter_s_216 753 228
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_RNITEMVA[3] 996 369
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd_cry[0] 1020 282
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_527 1044 291
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt_s_876 948 372
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_362 1896 279
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_wrByteCnt_cry_0 967 363
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_363 1872 282
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un27_fifoRdAddr_s_1_2211 1116 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/un29_currentAddrW_s_1_2213 1140 309
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.PWM_int_RNO_16[1] 639 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[23] 849 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[11] 1041 330
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[1] 1164 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[11] 798 147
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_13_3_1_0_wmux[13] 1164 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[17] 822 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[28] 897 159
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PRDATA_3_i_m2_1_0_wmux[7] 630 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[2] 954 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[22] 870 150
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[17] 1026 324
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[3] 1052 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[23] 1014 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWSTRB_1_0_wmux[0] 993 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[0] 855 156
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[5] 1911 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[28] 1017 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[8] 930 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[7] 849 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[12] 834 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[13] 894 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[3] 918 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[0] 873 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[8] 993 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[29] 1005 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[25] 737 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[24] 930 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[14] 870 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[0] 1008 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[2] 858 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[3] 855 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[26] 930 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_7_2_1_0_wmux[2] 774 234
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[5] 858 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[14] 969 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[3] 870 300
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrValid_3_1_0_wmux 1140 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[25] 849 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[15] 930 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[28] 855 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[15] 942 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[27] 733 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[1] 915 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[14] 909 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[13] 810 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_14_2_1_0_wmux[8] 757 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[10] 738 144
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[27] 734 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[7] 930 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[26] 740 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[25] 858 168
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dscrptrDataOut_1_3_1_0_wmux[13] 1180 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[31] 705 144
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[23] 930 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[13] 882 156
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_1_0_wmux[1] 756 210
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[3] 894 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[13] 963 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[24] 909 195
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[12] 1017 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[22] 891 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[12] 882 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[21] 906 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[27] 855 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[20] 837 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[25] 954 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[12] 939 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_15_1_0_wmux 816 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[4] 852 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[14] 834 156
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_4_1_0_wmux[2] 906 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[1] 852 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[6] 810 147
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[2] 867 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[22] 735 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_14_2_1_0_wmux[5] 799 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[22] 903 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[2] 843 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[28] 754 234
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[25] 705 141
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[23] 951 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[31] 990 333
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_4_1_0_wmux[1] 903 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[3] 930 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[7] 906 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[1] 942 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[18] 735 144
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[8] 795 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[31] 819 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[30] 750 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[22] 918 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[0] 834 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[11] 759 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[10] 981 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[21] 699 138
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[27] 702 144
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[9] 882 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[3] 948 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[30] 759 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[16] 702 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[23] 894 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[28] 816 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[6] 906 168
set_location FIC_3_PERIPHERALS_1/RPi_ID_I2C/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PRDATA_3_1_0_wmux[4] 687 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[10] 870 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[22] 714 138
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[20] 918 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[28] 717 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[4] 864 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[29] 846 153
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[5] 1857 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[0] 906 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[6] 846 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[8] 891 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[4] 942 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[20] 1014 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[11] 942 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_7_2_1_0_wmux[8] 774 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[15] 696 138
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[24] 918 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[13] 747 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWSTRB_1_0_wmux[3] 1011 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[28] 834 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[2] 906 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[27] 867 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[24] 742 258
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[5] 1023 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[23] 714 141
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[24] 966 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[11] 951 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[9] 978 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[11] 702 141
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/dscrptrData_DMAArbiter_4_3_1_0_wmux[10] 1173 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[17] 711 141
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[25] 942 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_14_2_1_0_wmux[3] 773 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[7] 961 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[25] 810 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[2] 981 333
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux 739 231
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[28] 942 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[0] 963 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_14_2_1_0_wmux[2] 785 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[9] 879 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_14_2_1_0_wmux[0] 786 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[12] 734 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[8] 858 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[12] 711 138
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[4] 939 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[16] 954 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[16] 939 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[5] 930 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[4] 1011 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[19] 745 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[20] 763 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[24] 852 147
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_4_1_0_wmux[0] 900 294
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[6] 882 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[21] 831 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[23] 939 165
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[0] 1041 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[1] 1029 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[27] 807 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[19] 930 180
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_13_3_1_0_wmux[10] 1170 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[29] 846 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[14] 741 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[19] 927 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[22] 963 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[2] 942 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[20] 777 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[6] 978 333
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[3] 1869 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[19] 954 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[16] 867 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_14_2_1_0_wmux[6] 747 228
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[22] 804 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[23] 711 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[6] 750 138
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[28] 834 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[18] 867 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[13] 732 144
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[29] 702 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[27] 831 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[26] 1038 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[5] 843 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[17] 879 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[18] 918 168
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[1] 838 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[1] 1866 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[17] 951 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_14_2_1_0_wmux[4] 762 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[6] 903 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[25] 954 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[5] 951 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[29] 891 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[11] 763 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[1] 948 186
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[1] 973 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[23] 807 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[4] 930 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[30] 897 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[30] 858 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[31] 708 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[21] 939 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[14] 699 144
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[27] 951 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[28] 975 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_7_2_1_0_wmux[3] 768 189
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[25] 1020 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[9] 708 138
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[27] 888 171
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/dscrptrDataOut_1_3_1_0_wmux[166] 1178 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[0] 897 198
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[1] 1914 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[7] 747 138
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[4] 912 192
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_d_6_3_1_0_wmux[13] 1167 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[21] 1002 336
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PRDATA_3_1_0_wmux[4] 781 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[22] 915 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[4] 894 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[27] 999 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[0] 927 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[24] 831 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[5] 840 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[31] 927 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[14] 1026 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[31] 939 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[15] 735 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[5] 903 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[9] 864 150
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[2] 1039 300
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[5] 975 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[16] 852 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[7] 843 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[23] 948 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[5] 936 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[19] 858 171
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[4] 1854 279
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[1] 840 300
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[0] 1926 273
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[2] 1909 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[30] 903 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[1] 939 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[14] 915 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[30] 924 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[0] 927 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[16] 807 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[15] 894 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[24] 900 174
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_13_3_1_0_wmux[14] 1152 321
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[10] 879 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[22] 1023 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[13] 990 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[19] 831 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[8] 924 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[29] 903 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[21] 735 153
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[6] 1917 273
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[18] 1035 330
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/dscrptrData_d_6_3_1_0_wmux[10] 1164 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[14] 864 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[30] 900 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[20] 855 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[13] 903 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[15] 882 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[26] 742 165
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[19] 987 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[28] 915 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[31] 948 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[27] 960 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[6] 852 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[31] 876 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[12] 891 198
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[2] 987 336
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/matchThreadTrans_3_1_0_wmux[0] 810 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[5] 951 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_14_2_1_0_wmux[7] 756 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_7_2_1_0_wmux[9] 768 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[1] 948 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[13] 831 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[8] 927 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[31] 766 177
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/g0_13_0_wmux 807 315
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[5] 963 180
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[3] 970 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[12] 948 165
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[7] 1921 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[23] 752 243
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[18] 912 177
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/ctrlRdData_d_13_3_1_0_wmux[15] 1128 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[21] 855 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[2] 960 180
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[0] 836 300
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[7] 900 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[15] 732 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/g0_11_1_0_wmux 804 315
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[3] 1020 330
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[0] 1851 279
set_location FIC_3_PERIPHERALS_1/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/PCLK_counter1_proc.PCLK_count111_1.PRDATA_3_i_m2_1_0_wmux[7] 786 201
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[26] 891 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[29] 888 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[17] 711 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[20] 876 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[10] 864 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_ramout_31_1_0_wmux[0] 792 369
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[22] 737 168
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un3_addr_beat_3_1_0_0_wmux[3] 1058 297
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[10] 924 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[17] 708 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[16] 699 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[29] 768 186
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[8] 699 141
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[30] 927 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[9] 912 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[1] 888 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[26] 879 153
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[4] 967 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[24] 717 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_14_2_1_0_wmux[1] 762 246
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[15] 924 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[10] 870 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[26] 708 141
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[20] 891 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[29] 696 141
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[21] 888 156
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[11] 927 183
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/mem_ramout_31_1_0_wmux[1] 792 372
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[12] 749 225
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[11] 951 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_7_2_1_0_wmux[0] 780 189
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[11] 960 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[17] 927 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[18] 699 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[31] 855 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[21] 742 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[1] 891 177
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[4] 1924 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[0] 927 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[7] 1008 327
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[10] 828 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[12] 924 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[10] 1023 324
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[7] 879 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[6] 912 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/m18_0_m2_i_m2_1_0_wmux 804 318
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_7_2_1_0_wmux[7] 761 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[21] 888 168
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[7] 1863 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[18] 915 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[19] 972 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[26] 828 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[16] 843 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[18] 696 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[16] 936 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[3] 936 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[16] 744 138
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[6] 1011 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_7_2_1_0_wmux[6] 745 246
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[13] 915 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[19] 759 141
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[3] 903 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[18] 900 198
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[17] 936 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_14_2_1_0_wmux[9] 748 234
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[19] 876 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[25] 744 234
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[3] 924 186
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[6] 1860 279
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[3] 1928 273
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_7_2_1_0_wmux[1] 756 252
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[18] 804 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[26] 804 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[14] 734 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[26] 900 195
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[4] 888 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[8] 840 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[18] 828 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[9] 819 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[29] 816 150
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[17] 840 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[30] 696 144
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[14] 948 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[6] 927 159
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_DOUT_3_1_0_wmux[2] 1848 279
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[2] 900 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[15] 852 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[31] 936 174
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[7] 792 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[20] 888 159
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWSTRB_1_0_wmux[2] 984 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[4] 936 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[20] 900 171
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[16] 1020 324
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[24] 1013 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[9] 912 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[10] 711 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[24] 924 177
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[0] 924 183
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[11] 867 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[17] 864 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[2] 924 192
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[25] 852 153
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[7] 924 159
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[10] 708 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_7_2_1_0_wmux[5] 792 192
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[30] 996 336
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[15] 828 156
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[9] 1008 330
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[30] 828 147
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[13] 744 165
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[12] 876 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[26] 912 174
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWDATA_1_0_wmux[15] 1032 330
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/int_slaveWSTRB_1_0_wmux[1] 984 333
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux[21] 936 168
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[20] 756 141
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux[19] 764 171
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_7_2_1_0_wmux[4] 757 180
set_location FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux[29] 876 174
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 729 285
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 729 258
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 1888 258
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB0 729 232
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB1 1894 232
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB2 729 205
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB3 723 178
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB4 729 178
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB5 723 148
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB6 729 148
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB7 723 13
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 1886 314
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 727 287
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 1886 287
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3 1892 287
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4 727 260
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB5 1886 260
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB6 1892 260
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB7 1892 233
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15_rep_RNIM0V24[0]/U0_RGB1_RGB0 726 339
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15_rep_RNIM0V24[0]/U0_RGB1_RGB1 726 312
set_location CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15_rep_RNIM0V24[0]/U0_RGB1_RGB2 726 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_RGB1_RGB0 1893 285
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_RGB1_RGB1 1887 258
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_RGB1_RGB2 1893 258
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_RGB1_RGB0 1888 313
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_RGB1_RGB1 730 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_RGB1_RGB2 1888 286
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_RGB1_RGB3 1894 286
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_GB0 1309 163
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_GB0 1313 163
set_location CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_GB0 1310 163
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTR/U0_GB0 1315 163
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/currStateWr_RNITEMVA[3]_CC_0 996 371
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_6_cry_0_0_CC_0 1008 353
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_6_cry_0_0_CC_1 1020 353
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/dstAXIStrtAddrReg_d_6_cry_0_0_CC_2 1032 353
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/nextStateWr28_a_4_cry_0_CC_0 996 374
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/numOfBytesInRd26_cry_2_CC_0 1093 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/numOfBytesInRd26_cry_2_CC_1 1104 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddrReg_d19_0_I_1_CC_0 993 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddrReg_d19_0_I_1_CC_1 996 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdAddr_1_s_437_CC_0 984 344
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/rdbeat_cnt_cry[0]_CC_0 900 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_cry_0_CC_0 1020 362
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_cry_0_CC_1 1032 362
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRdReg_d_cry_0_CC_2 1044 362
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_dstNumOfBytesInRd_cry_0_CC_0 1116 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_numBytesInMemMapCache_1_cry_0_CC_0 964 362
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_numBytesInMemMapCache_1_cry_0_CC_1 972 362
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_numBytesInMemMapCache_1_cry_0_CC_2 984 362
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_numBytesInMemMapCache_cry_0_CC_0 1029 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_numBytesInMemMapCache_cry_0_CC_1 1032 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_31_cry_0_CC_0 1020 356
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_31_cry_0_CC_1 1032 356
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_7_cry_0_CC_0 1092 362
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_7_cry_0_CC_1 1104 362
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_cry_0_CC_0 1059 356
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_rdEnStrCache_cry_0_CC_1 1068 356
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_cry_0_CC_0 1067 371
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_cry_0_CC_1 1068 371
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_srcNumOfBytes_cry_0_CC_2 1080 371
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_wrByteCnt_cry_0_CC_0 967 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_wrByteCnt_cry_0_CC_1 972 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_wrByteCnt_cry_0_CC_2 984 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un1_WSTRBReg_d_0_sqmuxa_1_RNI888QS2_CC_0 984 356
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un4_dstNumOfBytesInRdReg_d_cry_0_CC_0 996 362
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/un4_dstNumOfBytesInRdReg_d_cry_0_CC_1 1008 362
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/WLASTReg_1_RNIDR524_CC_0 912 362
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrAddrReg_cry_cy[0]_CC_0 996 344
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrNumOfBytesReg_d11_cry_2_CC_0 1093 371
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/wrNumOfBytesReg_d11_cry_2_CC_1 1104 371
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrExtDscrptrDataValidReg_d9_1_I_1_CC_0 1149 371
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrExtDscrptrDataValidReg_d9_1_I_1_CC_1 1152 371
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue100_0_I_1_CC_0 1148 374
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/clrRdTranQueue100_0_I_1_CC_1 1152 374
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/fetchIntDscrptrReg_d18_1_I_1_CC_0 1176 374
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/fetchIntDscrptrReg_d18_1_I_1_CC_1 1188 374
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/fetchIntDscrptrReg_d_1_sqmuxa_1_0_a2_RNI373J7_CC_0 1140 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/fetchIntDscrptrReg_d_1_sqmuxa_1_0_a2_RNI373J7_CC_1 1152 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/fetchIntDscrptrReg_d_1_sqmuxa_1_0_a2_RNI373J7_CC_2 1164 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg_d_cry_0_0_CC_0 1081 347
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg_d_cry_0_0_CC_1 1092 347
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newDstAddrReg_d_cry_0_0_CC_2 1104 347
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg_d_cry_0_0_CC_0 1092 353
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg_d_cry_0_0_CC_1 1104 353
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/newSrcAddrReg_d_cry_0_0_CC_2 1116 353
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_o2_RNI9DH1G[0]_CC_0 1213 353
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_o2_RNI9DH1G[0]_CC_1 1224 353
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/currState_ns_o2_RNI9DH1G[0]_CC_2 1236 353
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache0ByteCnt_2_0_s_0_439_CC_0 948 362
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache0ByteCnt_2_cry_0_CC_0 948 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache1ByteCnt_1_0_s_0_438_CC_0 936 365
set_location FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/un1_cache1ByteCnt_1_cry_0_CC_0 924 365
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_tot_cry_0_CC_0 1044 371
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/alen_tot_cry_0_CC_0 876 362
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt_s_876_CC_0 948 374
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_rd_src_full_cry_0_CC_0 948 371
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un2_master_beat_cnt_plus_1_cry_0_CC_0 935 371
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un2_master_beat_cnt_plus_1_cry_0_CC_1 936 371
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[3].un83_wr_data_0_cry_2_CC_0 972 347
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[3].un83_wr_data_1_cry_0_CC_0 900 347
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt_s_877_CC_0 852 362
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un6_master_beat_cnt_s_1_878_CC_0 876 347
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_221_CC_0 924 371
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_220_CC_0 912 374
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_219_CC_0 876 374
set_location FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_218_CC_0 864 374
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/rxCount_cry_cy[0]_CC_0 768 308
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/un1_fifoSpace_11_cry_0_CC_0 780 362
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/un1_fifoSpace_12_cry_0_CC_0 876 326
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_0_RNI3L1HF[0]_CC_0 873 281
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/max_length_comb_0_RNI3L1HF[0]_CC_1 876 281
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un16_unaligned_fixed_len_iter_cry_0_CC_0 913 272
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un23_SameMstSlvSize_a_4_cry_0_CC_0 900 272
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/un3_second_Beat_Addr_cry_0_0_CC_0 936 293
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_RNIS1OI9[0]_CC_0 924 290
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/fixed_burst_sizecnt_s_2208_CC_0 948 290
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/MASTER_RVALID_RNIV19C6_CC_0 912 290
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/un15_current_addr_cry_0_CC_0 948 293
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un1_max_length_comb_cry_0_CC_0 903 281
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un1_max_length_comb_cry_0_CC_1 912 281
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_61_I_1_CC_0 890 284
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_69_m_1_RNO_5[0]_CC_0 917 281
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_69_m_1_RNO_5[0]_CC_1 924 281
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next214_cry_0_CC_0 912 275
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next214_cry_0_CC_1 924 275
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_0_0_CC_0 983 284
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un18_next_addr_cry_0_0_CC_1 984 284
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len_1_cry_0_CC_0 894 275
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_tot_len_1_cry_0_CC_1 900 275
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_cry_0_CC_0 924 272
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un2_slaveLen_M1_cry_0_CC_0 1067 320
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/un2_slaveLen_M1_cry_0_CC_1 1068 320
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_cry_0_0_cy_CC_0 1062 299
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un17_tot_len_cry_0_0_cy_CC_1 1068 299
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un2_unaligned_fixed_len_iter_cry_0_CC_0 1056 302
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un8_SizeMax_0_s_0_2207_CC_0 1032 302
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/un9_SameMstSlvSize_a_4_cry_0_CC_0 1056 293
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt_RNICKC9J[0]_CC_0 1032 320
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/fixed_burst_sizecnt_s_2209_CC_0 1020 320
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/sizeCnt_reg_s_2210_CC_0 1020 317
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/SLAVE_WLAST_RNIF8UFB_CC_0 1068 317
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un1_max_length_comb_cry_0_CC_0 1068 293
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.un1_max_length_comb_cry_0_CC_1 1080 293
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_25_I_1_CC_0 1092 299
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_m_1_RNO_5[0]_CC_0 1086 293
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_CmdFifoWrData_next_33_m_1_RNO_5[0]_CC_1 1092 293
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next39_cry_0_CC_0 1140 293
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/CmdFifoWriteCtrl_comb.visual_SLAVE_ALEN_next39_cry_0_CC_1 1152 293
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len_1_cry_0_CC_0 1122 299
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_tot_len_1_cry_0_CC_1 1128 299
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un1_unaligned_fixed_len_iter_1_cry_0_CC_0 1056 308
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_0_0_CC_0 1127 308
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/un6_next_addr_cry_0_0_CC_1 1128 308
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARSIZE_RNIF5AF4[0]_CC_0 1044 284
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARSIZE_RNIF5AF4_0[0]_CC_0 1044 290
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_RNIQRU5B[0]_CC_0 1043 281
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/newAddrRd_RNIQRU5B[0]_CC_1 1044 281
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numCombRd_cry_cy[0]_CC_0 972 290
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/numTransRd_cry[0]_CC_0 1020 284
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoWrAddr_31_cry_0_cy_CC_0 1008 317
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un1_fifoSpace_16_cry_0_CC_0 1008 302
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/un75_fifoRdAddr_s_1_2218_CC_0 1021 311
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un1_fifoSpace_15_cry_0_CC_0 984 293
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/un27_fifoRdAddr_s_1_2215_CC_0 996 290
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/un17_newAddrRd_s_1_2217_CC_0 1056 284
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/un29_newAddrRd_s_1_2216_CC_0 1056 290
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/countResp_cry_cy[0]_CC_0 1092 317
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/currentAddrW_RNIN77DF[0]_CC_0 1176 311
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWSIZE_RNI757I7[0]_CC_0 1188 311
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/latAWSIZE_RNI757I7_0[0]_CC_0 1152 311
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/numTrans_cry[0]_CC_0 1152 317
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/un17_currentAddrW_s_1_2214_CC_0 1188 308
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/un29_currentAddrW_s_1_2213_CC_0 1140 311
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr_23_cry_0_cy_CC_0 1021 338
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un1_fifoSpace_16_cry_0_CC_0 1032 329
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/un51_fifoRdAddr_s_1_2212_CC_0 1032 335
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un1_fifoSpace_15_cry_0_CC_0 1140 317
set_location FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/un27_fifoRdAddr_s_1_2211_CC_0 1116 317
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rlast_mc_RNIGH16J_CC_0 876 299
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rlast_mc_RNITFM4G_CC_0 852 299
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_4_cry_0_0_CC_0 912 302
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/raddr_aligned_4_cry_0_0_CC_1 924 302
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/un4_rdbeat_cnt_s_1_222_CC_0 867 299
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/un7_waddr_sc_cry_0_CC_0 936 311
set_location FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/un7_waddr_sc_cry_0_CC_1 948 311
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_365_CC_0 1923 281
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_364_CC_0 1944 275
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_363_CC_0 1872 284
set_location FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_362_CC_0 1896 281
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_528_CC_0 1044 302
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_527_CC_0 1044 293
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_526_CC_0 828 302
set_location FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_525_CC_0 804 302
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter_s_216_CC_0 753 230
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter_s_216_CC_1 756 230
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer_s_214_CC_0 780 230
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer_s_215_CC_0 762 230
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer_s_215_CC_1 768 230
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter_cry_cy[0]_CC_0 792 218
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer_cry_cy[0]_CC_0 792 212
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer_s_217_CC_0 780 209
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI75225_CC_0 771 212
set_location FIC_3_PERIPHERALS_1/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI75225_CC_1 780 212
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_regs[1].un1_period_cnt_cry_0_CC_0 660 176
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_regs[1].un1_period_cnt_cry_0_CC_1 672 176
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/gen_pos_neg_regs[1].un1_period_cnt_cry_0_CC_2 684 176
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy[0]_CC_0 603 182
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy[0]_CC_1 612 182
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy[0]_CC_2 624 182
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_213_CC_0 608 185
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_213_CC_1 612 185
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_213_CC_2 624 185
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_213_CC_3 636 185
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0_CC_0 660 185
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0_CC_1 672 185
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0_CC_2 684 185
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_1_CC_0 675 182
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_1_CC_1 684 182
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0_CC_0 636 182
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0_CC_1 648 182
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0_CC_2 660 182
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.PWM_int13_RNO_14_CC_0 639 173
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.PWM_int13_RNO_14_CC_1 648 173
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.PWM_int_RNO_16[1]_CC_0 639 176
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.PWM_int_RNO_16[1]_CC_1 648 176
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.un1_period_cnt_0_I_1_CC_0 615 176
set_location FIC_3_PERIPHERALS_1/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.un1_period_cnt_0_I_1_CC_1 624 176
