<?xml version="1.0"?>
<mapping>
	<map>
		<framework name="input" output_port_id="input" />
		<IR name="input" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf.__operators__.getitem/strided_slice" output_port_id="model/tf.__operators__.getitem/strided_slice:0" />
		<IR name="model/tf.__operators__.getitem/strided_slice" output_port_id="4" />
	</map>
	<map>
		<framework name="model/tf.nn.bias_add/BiasAdd/bias:0" output_port_id="model/tf.nn.bias_add/BiasAdd/bias:0" />
		<IR name="model/tf.nn.bias_add/BiasAdd/bias:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf.nn.bias_add/BiasAdd" output_port_id="model/tf.nn.bias_add/BiasAdd:0" />
		<IR name="model/tf.nn.bias_add/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block1_conv1/BiasAdd__11" output_port_id="model/vgg16/block1_conv1/BiasAdd__11:0" />
		<IR name="model/vgg16/block1_conv1/BiasAdd__11" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block1_conv1/Conv2D/ReadVariableOp:0" output_port_id="model/vgg16/block1_conv1/Conv2D/ReadVariableOp:0" />
		<IR name="model/vgg16/block1_conv1/Conv2D/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/vgg16/block1_conv1/BiasAdd" output_port_id="model/vgg16/block1_conv1/BiasAdd:0" />
		<IR name="model/vgg16/block1_conv1/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block1_conv1/Relu" output_port_id="model/vgg16/block1_conv1/Relu:0" />
		<IR name="model/vgg16/block1_conv1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block1_conv2/Conv2D/ReadVariableOp:0" output_port_id="model/vgg16/block1_conv2/Conv2D/ReadVariableOp:0" />
		<IR name="model/vgg16/block1_conv2/Conv2D/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/vgg16/block1_conv2/BiasAdd" output_port_id="model/vgg16/block1_conv2/BiasAdd:0" />
		<IR name="model/vgg16/block1_conv2/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block1_conv2/Relu" output_port_id="model/vgg16/block1_conv2/Relu:0" />
		<IR name="model/vgg16/block1_conv2/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block1_pool/MaxPool" output_port_id="model/vgg16/block1_pool/MaxPool:0" />
		<IR name="model/vgg16/block1_pool/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block2_conv1/Conv2D/ReadVariableOp:0" output_port_id="model/vgg16/block2_conv1/Conv2D/ReadVariableOp:0" />
		<IR name="model/vgg16/block2_conv1/Conv2D/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/vgg16/block2_conv1/BiasAdd" output_port_id="model/vgg16/block2_conv1/BiasAdd:0" />
		<IR name="model/vgg16/block2_conv1/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block2_conv1/Relu" output_port_id="model/vgg16/block2_conv1/Relu:0" />
		<IR name="model/vgg16/block2_conv1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block2_conv2/Conv2D/ReadVariableOp:0" output_port_id="model/vgg16/block2_conv2/Conv2D/ReadVariableOp:0" />
		<IR name="model/vgg16/block2_conv2/Conv2D/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/vgg16/block2_conv2/BiasAdd" output_port_id="model/vgg16/block2_conv2/BiasAdd:0" />
		<IR name="model/vgg16/block2_conv2/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block2_conv2/Relu" output_port_id="model/vgg16/block2_conv2/Relu:0" />
		<IR name="model/vgg16/block2_conv2/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block2_pool/MaxPool" output_port_id="model/vgg16/block2_pool/MaxPool:0" />
		<IR name="model/vgg16/block2_pool/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block3_conv1/Conv2D/ReadVariableOp:0" output_port_id="model/vgg16/block3_conv1/Conv2D/ReadVariableOp:0" />
		<IR name="model/vgg16/block3_conv1/Conv2D/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/vgg16/block3_conv1/BiasAdd" output_port_id="model/vgg16/block3_conv1/BiasAdd:0" />
		<IR name="model/vgg16/block3_conv1/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block3_conv1/Relu" output_port_id="model/vgg16/block3_conv1/Relu:0" />
		<IR name="model/vgg16/block3_conv1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block3_conv2/Conv2D/ReadVariableOp:0" output_port_id="model/vgg16/block3_conv2/Conv2D/ReadVariableOp:0" />
		<IR name="model/vgg16/block3_conv2/Conv2D/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/vgg16/block3_conv2/BiasAdd" output_port_id="model/vgg16/block3_conv2/BiasAdd:0" />
		<IR name="model/vgg16/block3_conv2/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block3_conv2/Relu" output_port_id="model/vgg16/block3_conv2/Relu:0" />
		<IR name="model/vgg16/block3_conv2/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block3_conv3/Conv2D/ReadVariableOp:0" output_port_id="model/vgg16/block3_conv3/Conv2D/ReadVariableOp:0" />
		<IR name="model/vgg16/block3_conv3/Conv2D/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/vgg16/block3_conv3/BiasAdd" output_port_id="model/vgg16/block3_conv3/BiasAdd:0" />
		<IR name="model/vgg16/block3_conv3/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block3_conv3/Relu" output_port_id="model/vgg16/block3_conv3/Relu:0" />
		<IR name="model/vgg16/block3_conv3/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block3_pool/MaxPool" output_port_id="model/vgg16/block3_pool/MaxPool:0" />
		<IR name="model/vgg16/block3_pool/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block4_conv1/Conv2D/ReadVariableOp:0" output_port_id="model/vgg16/block4_conv1/Conv2D/ReadVariableOp:0" />
		<IR name="model/vgg16/block4_conv1/Conv2D/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/vgg16/block4_conv1/BiasAdd" output_port_id="model/vgg16/block4_conv1/BiasAdd:0" />
		<IR name="model/vgg16/block4_conv1/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block4_conv1/Relu" output_port_id="model/vgg16/block4_conv1/Relu:0" />
		<IR name="model/vgg16/block4_conv1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block4_conv2/Conv2D/ReadVariableOp:0" output_port_id="model/vgg16/block4_conv2/Conv2D/ReadVariableOp:0" />
		<IR name="model/vgg16/block4_conv2/Conv2D/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/vgg16/block4_conv2/BiasAdd" output_port_id="model/vgg16/block4_conv2/BiasAdd:0" />
		<IR name="model/vgg16/block4_conv2/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block4_conv2/Relu" output_port_id="model/vgg16/block4_conv2/Relu:0" />
		<IR name="model/vgg16/block4_conv2/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block4_conv3/Conv2D/ReadVariableOp:0" output_port_id="model/vgg16/block4_conv3/Conv2D/ReadVariableOp:0" />
		<IR name="model/vgg16/block4_conv3/Conv2D/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/vgg16/block4_conv3/BiasAdd" output_port_id="model/vgg16/block4_conv3/BiasAdd:0" />
		<IR name="model/vgg16/block4_conv3/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block4_conv3/Relu" output_port_id="model/vgg16/block4_conv3/Relu:0" />
		<IR name="model/vgg16/block4_conv3/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block4_pool/MaxPool" output_port_id="model/vgg16/block4_pool/MaxPool:0" />
		<IR name="model/vgg16/block4_pool/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block5_conv1/Conv2D/ReadVariableOp:0" output_port_id="model/vgg16/block5_conv1/Conv2D/ReadVariableOp:0" />
		<IR name="model/vgg16/block5_conv1/Conv2D/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/vgg16/block5_conv1/BiasAdd" output_port_id="model/vgg16/block5_conv1/BiasAdd:0" />
		<IR name="model/vgg16/block5_conv1/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block5_conv1/Relu" output_port_id="model/vgg16/block5_conv1/Relu:0" />
		<IR name="model/vgg16/block5_conv1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block5_conv2/Conv2D/ReadVariableOp:0" output_port_id="model/vgg16/block5_conv2/Conv2D/ReadVariableOp:0" />
		<IR name="model/vgg16/block5_conv2/Conv2D/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/vgg16/block5_conv2/BiasAdd" output_port_id="model/vgg16/block5_conv2/BiasAdd:0" />
		<IR name="model/vgg16/block5_conv2/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block5_conv2/Relu" output_port_id="model/vgg16/block5_conv2/Relu:0" />
		<IR name="model/vgg16/block5_conv2/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block5_conv3/Conv2D/ReadVariableOp:0" output_port_id="model/vgg16/block5_conv3/Conv2D/ReadVariableOp:0" />
		<IR name="model/vgg16/block5_conv3/Conv2D/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/vgg16/block5_conv3/BiasAdd" output_port_id="model/vgg16/block5_conv3/BiasAdd:0" />
		<IR name="model/vgg16/block5_conv3/BiasAdd" output_port_id="2" />
	</map>
	<map>
		<framework name="model/vgg16/block5_conv3/Relu" output_port_id="model/vgg16/block5_conv3/Relu:0" />
		<IR name="model/vgg16/block5_conv3/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block5_pool/MaxPool" output_port_id="model/vgg16/block5_pool/MaxPool:0" />
		<IR name="model/vgg16/block5_pool/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="model/vgg16/block5_pool/MaxPool__46" output_port_id="model/vgg16/block5_pool/MaxPool__46:0" />
		<IR name="model/vgg16/block5_pool/MaxPool__46" output_port_id="2" />
	</map>
	<map>
		<framework name="const_fold_opt__48" output_port_id="const_fold_opt__48" />
		<IR name="const_fold_opt__48" output_port_id="0" />
	</map>
	<map>
		<framework name="model/flatten/Reshape" output_port_id="model/flatten/Reshape:0" />
		<IR name="model/flatten/Reshape" output_port_id="2" />
	</map>
	<map>
		<framework name="model/dense/MatMul/ReadVariableOp:0" output_port_id="model/dense/MatMul/ReadVariableOp:0" />
		<IR name="model/dense/MatMul/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/dense/BiasAdd/ReadVariableOp:0" output_port_id="model/dense/BiasAdd/ReadVariableOp:0" />
		<IR name="model/dense/BiasAdd/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/dense/MatMul_Gemm__6" output_port_id="model/dense/MatMul_Gemm__6:0" />
		<IR name="model/dense/MatMul_Gemm__6" output_port_id="2" />
	</map>
	<map>
		<framework name="model/dense_1/MatMul/ReadVariableOp:0" output_port_id="model/dense_1/MatMul/ReadVariableOp:0" />
		<IR name="model/dense_1/MatMul/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/dense_1/BiasAdd/ReadVariableOp:0" output_port_id="model/dense_1/BiasAdd/ReadVariableOp:0" />
		<IR name="model/dense_1/BiasAdd/ReadVariableOp:0" output_port_id="0" />
	</map>
	<map>
		<framework name="model/dense_1/MatMul_Gemm__7" output_port_id="model/dense_1/MatMul_Gemm__7:0" />
		<IR name="model/dense_1/MatMul_Gemm__7" output_port_id="2" />
	</map>
	<map>
		<framework name="output" output_port_id="output" />
		<IR name="output" output_port_id="1" />
	</map>
</mapping>
