 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : dp_extra
Version: O-2018.06-SP4
Date   : Wed Apr 29 16:30:38 2020
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: addressgen_1/addr_nif_int_reg[0]
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: addr_data_even_o[15]
            (output port clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dp_extra           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addressgen_1/addr_nif_int_reg[0]/CK (DFFR_X1)           0.00       0.00 r
  addressgen_1/addr_nif_int_reg[0]/Q (DFFR_X1)            0.11       0.11 r
  addressgen_1/r342/A[0] (addressgen_N16_DW01_add_5)      0.00       0.11 r
  addressgen_1/r342/U2/ZN (AND2_X1)                       0.05       0.17 r
  addressgen_1/r342/U1_1/S (FA_X1)                        0.12       0.29 f
  addressgen_1/r342/SUM[1] (addressgen_N16_DW01_add_5)
                                                          0.00       0.29 f
  addressgen_1/add_0_root_add_0_root_add_178_3/B[1] (addressgen_N16_DW01_add_6)
                                                          0.00       0.29 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_1/CO (FA_X1)
                                                          0.11       0.40 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_2/CO (FA_X1)
                                                          0.09       0.49 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_3/CO (FA_X1)
                                                          0.09       0.58 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_4/CO (FA_X1)
                                                          0.09       0.67 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_5/CO (FA_X1)
                                                          0.09       0.76 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_6/CO (FA_X1)
                                                          0.09       0.85 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_7/CO (FA_X1)
                                                          0.09       0.94 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_8/CO (FA_X1)
                                                          0.09       1.03 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_9/CO (FA_X1)
                                                          0.09       1.12 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_10/CO (FA_X1)
                                                          0.09       1.21 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_11/CO (FA_X1)
                                                          0.09       1.30 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_12/CO (FA_X1)
                                                          0.09       1.39 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_13/CO (FA_X1)
                                                          0.09       1.48 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_14/CO (FA_X1)
                                                          0.09       1.57 f
  addressgen_1/add_0_root_add_0_root_add_178_3/U1_15/S (FA_X1)
                                                          0.14       1.71 r
  addressgen_1/add_0_root_add_0_root_add_178_3/SUM[15] (addressgen_N16_DW01_add_6)
                                                          0.00       1.71 r
  addressgen_1/addr_o[EVEN][15] (addressgen_N16)          0.00       1.71 r
  addr_data_even_o[15] (out)                              0.02       1.73 r
  data arrival time                                                  1.73

  clock MY_CLK (rise edge)                                4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.07       3.93
  output external delay                                  -0.50       3.43
  data required time                                                 3.43
  --------------------------------------------------------------------------
  data required time                                                 3.43
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


1
