RADIX hex
CDEBUG 0
DEBUGVARS {Src INOUT Src:349:Src Comp INOUT Comp:351:Comp Decomp IN Decomp:352:Decomp Vga INOUT Vga:353:Vga nblevels IN nblevels:354:nblevels change_mode IN change_mode:355:change_mode Main_Comp_Decomp_tot__Main_Fonction_return OUT return:356:return}
WAVELIST {{DUT Src:rsc Src_rsc_singleport_data_in {scverify_top rtl Src_rsc_singleport_data_in} {}} {DUT Src:rsc Src_rsc_singleport_addr {scverify_top rtl Src_rsc_singleport_addr} {}} {DUT Src:rsc Src_rsc_singleport_re {scverify_top rtl Src_rsc_singleport_re} {}} {DUT Src:rsc Src_rsc_singleport_we {scverify_top rtl Src_rsc_singleport_we} {}} {DUT Src:rsc Src_rsc_singleport_data_out {scverify_top rtl Src_rsc_singleport_data_out} {}} {DUT Comp:rsc Comp_rsc_singleport_data_in {scverify_top rtl Comp_rsc_singleport_data_in} {}} {DUT Comp:rsc Comp_rsc_singleport_addr {scverify_top rtl Comp_rsc_singleport_addr} {}} {DUT Comp:rsc Comp_rsc_singleport_re {scverify_top rtl Comp_rsc_singleport_re} {}} {DUT Comp:rsc Comp_rsc_singleport_we {scverify_top rtl Comp_rsc_singleport_we} {}} {DUT Comp:rsc Comp_rsc_singleport_data_out {scverify_top rtl Comp_rsc_singleport_data_out} {}} {DUT Vga:rsc Vga_rsc_singleport_data_in {scverify_top rtl Vga_rsc_singleport_data_in} {}} {DUT Vga:rsc Vga_rsc_singleport_addr {scverify_top rtl Vga_rsc_singleport_addr} {}} {DUT Vga:rsc Vga_rsc_singleport_re {scverify_top rtl Vga_rsc_singleport_re} {}} {DUT Vga:rsc Vga_rsc_singleport_we {scverify_top rtl Vga_rsc_singleport_we} {}} {DUT Vga:rsc Vga_rsc_singleport_data_out {scverify_top rtl Vga_rsc_singleport_data_out} {}} {DUT nblevels:rsc nblevels_rsc_z {scverify_top rtl nblevels_rsc_z} {}} {DUT change_mode:rsc change_mode_rsc_z {scverify_top rtl change_mode_rsc_z} {}} {DUT {} nblevels_triosy_lz {scverify_top rtl nblevels_triosy_lz} {}} {DUT {} change_mode_triosy_lz {scverify_top rtl change_mode_triosy_lz} {}} {DUT {} Src_triosy_lz {scverify_top rtl Src_triosy_lz} {}} {DUT {} Vga_triosy_lz {scverify_top rtl Vga_triosy_lz} {}} {DUT {} Comp_triosy_lz {scverify_top rtl Comp_triosy_lz} {}} {DUT {} Main_Comp_Decomp_tot_Main_Fonction_return_triosy_lz {scverify_top rtl Main_Comp_Decomp_tot_Main_Fonction_return_triosy_lz} {}} {OutputCompare Src Src-TRANS# {scverify_top user_tb Src_comp _compare_cnt_sig} blue} {OutputCompare Src Src-GOLDEN {scverify_top user_tb Src_comp _golden_sig} {}} {OutputCompare Src Src-DUT {scverify_top user_tb Src_comp _dut_sig} {}} {OutputCompare Src Src-ERR# {scverify_top user_tb Src_comp _error_cnt_sig} red} {OutputCompare Comp Comp-TRANS# {scverify_top user_tb Comp_comp _compare_cnt_sig} blue} {OutputCompare Comp Comp-GOLDEN {scverify_top user_tb Comp_comp _golden_sig} {}} {OutputCompare Comp Comp-DUT {scverify_top user_tb Comp_comp _dut_sig} {}} {OutputCompare Comp Comp-ERR# {scverify_top user_tb Comp_comp _error_cnt_sig} red} {OutputCompare Vga Vga-TRANS# {scverify_top user_tb Vga_comp _compare_cnt_sig} blue} {OutputCompare Vga Vga-GOLDEN {scverify_top user_tb Vga_comp _golden_sig} {}} {OutputCompare Vga Vga-DUT {scverify_top user_tb Vga_comp _dut_sig} {}} {OutputCompare Vga Vga-ERR# {scverify_top user_tb Vga_comp _error_cnt_sig} red} {OutputCompare Main_Comp_Decomp_tot__Main_Fonction_return Main_Comp_Decomp_tot__Main_Fonction_return-TRANS# {scverify_top user_tb Main_Comp_Decomp_tot__Main_Fonction_return_comp _compare_cnt_sig} blue} {OutputCompare Main_Comp_Decomp_tot__Main_Fonction_return Main_Comp_Decomp_tot__Main_Fonction_return-GOLDEN {scverify_top user_tb Main_Comp_Decomp_tot__Main_Fonction_return_comp _golden_sig} {}} {OutputCompare Main_Comp_Decomp_tot__Main_Fonction_return Main_Comp_Decomp_tot__Main_Fonction_return-DUT {scverify_top user_tb Main_Comp_Decomp_tot__Main_Fonction_return_comp _dut_sig} {}} {OutputCompare Main_Comp_Decomp_tot__Main_Fonction_return Main_Comp_Decomp_tot__Main_Fonction_return-ERR# {scverify_top user_tb Main_Comp_Decomp_tot__Main_Fonction_return_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {DUT start start {scverify_top rtl start} {}} {DUT done done {scverify_top rtl done} {}} {Active_Processes {} Main_Comp_Decomp_tot_Main_Fonction_core_wait_ctrl_inst/core.wen {scverify_top rtl Main_Comp_Decomp_tot_Main_Fonction_core_inst Main_Comp_Decomp_tot_Main_Fonction_core_wait_ctrl_inst core_wen} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}}}
