AArch64 CoWR0
"PosWR Fre"
Cycle=Fre PosWR
Relax=
Safe=Fre PosWR
Prefetch=
Com=Fr
Orig=PosWR Fre
{
0:X1=x;
}
 P0          ;
 MOV W0,#1   ;
 STR W0,[X1] ;
 LDR W2,[X1] ;
exists (not (0:X2=1 /\ x=1))
