;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC
ADC_Bypass__0__DR EQU CYREG_GPIO_PRT1_DR
ADC_Bypass__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ADC_Bypass__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ADC_Bypass__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ADC_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_Bypass__0__HSIOM_SHIFT EQU 28
ADC_Bypass__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__0__INTR EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__0__MASK EQU 0x80
ADC_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__0__PC EQU CYREG_GPIO_PRT1_PC
ADC_Bypass__0__PC2 EQU CYREG_GPIO_PRT1_PC2
ADC_Bypass__0__PORT EQU 1
ADC_Bypass__0__PS EQU CYREG_GPIO_PRT1_PS
ADC_Bypass__0__SHIFT EQU 7
ADC_Bypass__DR EQU CYREG_GPIO_PRT1_DR
ADC_Bypass__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ADC_Bypass__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ADC_Bypass__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ADC_Bypass__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__INTR EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__MASK EQU 0x80
ADC_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__PC EQU CYREG_GPIO_PRT1_PC
ADC_Bypass__PC2 EQU CYREG_GPIO_PRT1_PC2
ADC_Bypass__PORT EQU 1
ADC_Bypass__PS EQU CYREG_GPIO_PRT1_PS
ADC_Bypass__SHIFT EQU 7
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000041
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_3_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_4_PIN EQU 7
ADC_cy_psoc4_sarmux_8__CH_4_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_5_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_5_PORT EQU 7
ADC_cy_psoc4_sarmux_8__CH_6_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_6_PORT EQU 7
ADC_cy_psoc4_sarmux_8__CH_7_PIN EQU 6
ADC_cy_psoc4_sarmux_8__CH_7_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_intClock__DIV_ID EQU 0x00000041
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x10000
ADC_IRQ__INTC_NUMBER EQU 16
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART
UART_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__0__PORT EQU 1
UART_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__MASK EQU 0x01
UART_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__PORT EQU 1
UART_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__SHIFT EQU 0
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
UART_SCBCLK__DIV_ID EQU 0x00000043
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 2
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__0__PORT EQU 1
UART_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__MASK EQU 0x02
UART_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__PORT EQU 1
UART_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__SHIFT EQU 1

; MUX_A
MUX_A__0__DR EQU CYREG_GPIO_PRT6_DR
MUX_A__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
MUX_A__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
MUX_A__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
MUX_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
MUX_A__0__HSIOM_MASK EQU 0x000F0000
MUX_A__0__HSIOM_SHIFT EQU 16
MUX_A__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
MUX_A__0__INTR EQU CYREG_GPIO_PRT6_INTR
MUX_A__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
MUX_A__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
MUX_A__0__MASK EQU 0x10
MUX_A__0__PC EQU CYREG_GPIO_PRT6_PC
MUX_A__0__PC2 EQU CYREG_GPIO_PRT6_PC2
MUX_A__0__PORT EQU 6
MUX_A__0__PS EQU CYREG_GPIO_PRT6_PS
MUX_A__0__SHIFT EQU 4
MUX_A__DR EQU CYREG_GPIO_PRT6_DR
MUX_A__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
MUX_A__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
MUX_A__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
MUX_A__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
MUX_A__INTR EQU CYREG_GPIO_PRT6_INTR
MUX_A__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
MUX_A__INTSTAT EQU CYREG_GPIO_PRT6_INTR
MUX_A__MASK EQU 0x10
MUX_A__PC EQU CYREG_GPIO_PRT6_PC
MUX_A__PC2 EQU CYREG_GPIO_PRT6_PC2
MUX_A__PORT EQU 6
MUX_A__PS EQU CYREG_GPIO_PRT6_PS
MUX_A__SHIFT EQU 4

; MUX_B
MUX_B__0__DR EQU CYREG_GPIO_PRT6_DR
MUX_B__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
MUX_B__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
MUX_B__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
MUX_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
MUX_B__0__HSIOM_MASK EQU 0x00F00000
MUX_B__0__HSIOM_SHIFT EQU 20
MUX_B__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
MUX_B__0__INTR EQU CYREG_GPIO_PRT6_INTR
MUX_B__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
MUX_B__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
MUX_B__0__MASK EQU 0x20
MUX_B__0__PC EQU CYREG_GPIO_PRT6_PC
MUX_B__0__PC2 EQU CYREG_GPIO_PRT6_PC2
MUX_B__0__PORT EQU 6
MUX_B__0__PS EQU CYREG_GPIO_PRT6_PS
MUX_B__0__SHIFT EQU 5
MUX_B__DR EQU CYREG_GPIO_PRT6_DR
MUX_B__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
MUX_B__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
MUX_B__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
MUX_B__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
MUX_B__INTR EQU CYREG_GPIO_PRT6_INTR
MUX_B__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
MUX_B__INTSTAT EQU CYREG_GPIO_PRT6_INTR
MUX_B__MASK EQU 0x20
MUX_B__PC EQU CYREG_GPIO_PRT6_PC
MUX_B__PC2 EQU CYREG_GPIO_PRT6_PC2
MUX_B__PORT EQU 6
MUX_B__PS EQU CYREG_GPIO_PRT6_PS
MUX_B__SHIFT EQU 5

; MUX_C
MUX_C__0__DR EQU CYREG_GPIO_PRT3_DR
MUX_C__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
MUX_C__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
MUX_C__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
MUX_C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
MUX_C__0__HSIOM_MASK EQU 0x0000000F
MUX_C__0__HSIOM_SHIFT EQU 0
MUX_C__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
MUX_C__0__INTR EQU CYREG_GPIO_PRT3_INTR
MUX_C__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
MUX_C__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
MUX_C__0__MASK EQU 0x01
MUX_C__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MUX_C__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MUX_C__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MUX_C__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MUX_C__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MUX_C__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MUX_C__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MUX_C__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MUX_C__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MUX_C__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MUX_C__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MUX_C__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MUX_C__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MUX_C__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MUX_C__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MUX_C__0__PC EQU CYREG_GPIO_PRT3_PC
MUX_C__0__PC2 EQU CYREG_GPIO_PRT3_PC2
MUX_C__0__PORT EQU 3
MUX_C__0__PS EQU CYREG_GPIO_PRT3_PS
MUX_C__0__SHIFT EQU 0
MUX_C__DR EQU CYREG_GPIO_PRT3_DR
MUX_C__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
MUX_C__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
MUX_C__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
MUX_C__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
MUX_C__INTR EQU CYREG_GPIO_PRT3_INTR
MUX_C__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
MUX_C__INTSTAT EQU CYREG_GPIO_PRT3_INTR
MUX_C__MASK EQU 0x01
MUX_C__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MUX_C__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MUX_C__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MUX_C__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MUX_C__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MUX_C__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MUX_C__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MUX_C__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MUX_C__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MUX_C__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MUX_C__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MUX_C__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MUX_C__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MUX_C__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MUX_C__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MUX_C__PC EQU CYREG_GPIO_PRT3_PC
MUX_C__PC2 EQU CYREG_GPIO_PRT3_PC2
MUX_C__PORT EQU 3
MUX_C__PS EQU CYREG_GPIO_PRT3_PS
MUX_C__SHIFT EQU 0

; N_ADC
N_ADC__0__DR EQU CYREG_GPIO_PRT2_DR
N_ADC__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
N_ADC__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
N_ADC__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
N_ADC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
N_ADC__0__HSIOM_MASK EQU 0x0000F000
N_ADC__0__HSIOM_SHIFT EQU 12
N_ADC__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
N_ADC__0__INTR EQU CYREG_GPIO_PRT2_INTR
N_ADC__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
N_ADC__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
N_ADC__0__MASK EQU 0x08
N_ADC__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
N_ADC__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
N_ADC__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
N_ADC__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
N_ADC__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
N_ADC__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
N_ADC__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
N_ADC__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
N_ADC__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
N_ADC__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
N_ADC__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
N_ADC__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
N_ADC__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
N_ADC__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
N_ADC__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
N_ADC__0__PC EQU CYREG_GPIO_PRT2_PC
N_ADC__0__PC2 EQU CYREG_GPIO_PRT2_PC2
N_ADC__0__PORT EQU 2
N_ADC__0__PS EQU CYREG_GPIO_PRT2_PS
N_ADC__0__SHIFT EQU 3
N_ADC__DR EQU CYREG_GPIO_PRT2_DR
N_ADC__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
N_ADC__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
N_ADC__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
N_ADC__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
N_ADC__INTR EQU CYREG_GPIO_PRT2_INTR
N_ADC__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
N_ADC__INTSTAT EQU CYREG_GPIO_PRT2_INTR
N_ADC__MASK EQU 0x08
N_ADC__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
N_ADC__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
N_ADC__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
N_ADC__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
N_ADC__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
N_ADC__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
N_ADC__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
N_ADC__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
N_ADC__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
N_ADC__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
N_ADC__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
N_ADC__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
N_ADC__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
N_ADC__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
N_ADC__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
N_ADC__PC EQU CYREG_GPIO_PRT2_PC
N_ADC__PC2 EQU CYREG_GPIO_PRT2_PC2
N_ADC__PORT EQU 2
N_ADC__PS EQU CYREG_GPIO_PRT2_PS
N_ADC__SHIFT EQU 3

; U_ADC
U_ADC__0__DR EQU CYREG_GPIO_PRT2_DR
U_ADC__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
U_ADC__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
U_ADC__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
U_ADC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
U_ADC__0__HSIOM_MASK EQU 0x0000000F
U_ADC__0__HSIOM_SHIFT EQU 0
U_ADC__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
U_ADC__0__INTR EQU CYREG_GPIO_PRT2_INTR
U_ADC__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
U_ADC__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
U_ADC__0__MASK EQU 0x01
U_ADC__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
U_ADC__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
U_ADC__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
U_ADC__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
U_ADC__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
U_ADC__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
U_ADC__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
U_ADC__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
U_ADC__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
U_ADC__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
U_ADC__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
U_ADC__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
U_ADC__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
U_ADC__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
U_ADC__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
U_ADC__0__PC EQU CYREG_GPIO_PRT2_PC
U_ADC__0__PC2 EQU CYREG_GPIO_PRT2_PC2
U_ADC__0__PORT EQU 2
U_ADC__0__PS EQU CYREG_GPIO_PRT2_PS
U_ADC__0__SHIFT EQU 0
U_ADC__DR EQU CYREG_GPIO_PRT2_DR
U_ADC__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
U_ADC__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
U_ADC__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
U_ADC__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
U_ADC__INTR EQU CYREG_GPIO_PRT2_INTR
U_ADC__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
U_ADC__INTSTAT EQU CYREG_GPIO_PRT2_INTR
U_ADC__MASK EQU 0x01
U_ADC__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
U_ADC__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
U_ADC__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
U_ADC__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
U_ADC__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
U_ADC__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
U_ADC__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
U_ADC__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
U_ADC__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
U_ADC__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
U_ADC__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
U_ADC__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
U_ADC__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
U_ADC__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
U_ADC__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
U_ADC__PC EQU CYREG_GPIO_PRT2_PC
U_ADC__PC2 EQU CYREG_GPIO_PRT2_PC2
U_ADC__PORT EQU 2
U_ADC__PS EQU CYREG_GPIO_PRT2_PS
U_ADC__SHIFT EQU 0

; V_ADC
V_ADC__0__DR EQU CYREG_GPIO_PRT2_DR
V_ADC__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
V_ADC__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
V_ADC__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
V_ADC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
V_ADC__0__HSIOM_MASK EQU 0x000000F0
V_ADC__0__HSIOM_SHIFT EQU 4
V_ADC__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
V_ADC__0__INTR EQU CYREG_GPIO_PRT2_INTR
V_ADC__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
V_ADC__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
V_ADC__0__MASK EQU 0x02
V_ADC__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V_ADC__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V_ADC__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V_ADC__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V_ADC__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V_ADC__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V_ADC__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V_ADC__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V_ADC__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V_ADC__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V_ADC__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V_ADC__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V_ADC__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V_ADC__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V_ADC__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V_ADC__0__PC EQU CYREG_GPIO_PRT2_PC
V_ADC__0__PC2 EQU CYREG_GPIO_PRT2_PC2
V_ADC__0__PORT EQU 2
V_ADC__0__PS EQU CYREG_GPIO_PRT2_PS
V_ADC__0__SHIFT EQU 1
V_ADC__DR EQU CYREG_GPIO_PRT2_DR
V_ADC__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
V_ADC__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
V_ADC__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
V_ADC__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
V_ADC__INTR EQU CYREG_GPIO_PRT2_INTR
V_ADC__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
V_ADC__INTSTAT EQU CYREG_GPIO_PRT2_INTR
V_ADC__MASK EQU 0x02
V_ADC__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V_ADC__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V_ADC__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V_ADC__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V_ADC__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V_ADC__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V_ADC__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V_ADC__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V_ADC__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V_ADC__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V_ADC__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V_ADC__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V_ADC__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V_ADC__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V_ADC__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V_ADC__PC EQU CYREG_GPIO_PRT2_PC
V_ADC__PC2 EQU CYREG_GPIO_PRT2_PC2
V_ADC__PORT EQU 2
V_ADC__PS EQU CYREG_GPIO_PRT2_PS
V_ADC__SHIFT EQU 1

; W_ADC
W_ADC__0__DR EQU CYREG_GPIO_PRT2_DR
W_ADC__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
W_ADC__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
W_ADC__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
W_ADC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
W_ADC__0__HSIOM_MASK EQU 0x00000F00
W_ADC__0__HSIOM_SHIFT EQU 8
W_ADC__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
W_ADC__0__INTR EQU CYREG_GPIO_PRT2_INTR
W_ADC__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
W_ADC__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
W_ADC__0__MASK EQU 0x04
W_ADC__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
W_ADC__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
W_ADC__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
W_ADC__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
W_ADC__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
W_ADC__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
W_ADC__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
W_ADC__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
W_ADC__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
W_ADC__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
W_ADC__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
W_ADC__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
W_ADC__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
W_ADC__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
W_ADC__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
W_ADC__0__PC EQU CYREG_GPIO_PRT2_PC
W_ADC__0__PC2 EQU CYREG_GPIO_PRT2_PC2
W_ADC__0__PORT EQU 2
W_ADC__0__PS EQU CYREG_GPIO_PRT2_PS
W_ADC__0__SHIFT EQU 2
W_ADC__DR EQU CYREG_GPIO_PRT2_DR
W_ADC__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
W_ADC__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
W_ADC__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
W_ADC__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
W_ADC__INTR EQU CYREG_GPIO_PRT2_INTR
W_ADC__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
W_ADC__INTSTAT EQU CYREG_GPIO_PRT2_INTR
W_ADC__MASK EQU 0x04
W_ADC__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
W_ADC__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
W_ADC__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
W_ADC__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
W_ADC__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
W_ADC__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
W_ADC__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
W_ADC__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
W_ADC__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
W_ADC__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
W_ADC__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
W_ADC__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
W_ADC__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
W_ADC__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
W_ADC__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
W_ADC__PC EQU CYREG_GPIO_PRT2_PC
W_ADC__PC2 EQU CYREG_GPIO_PRT2_PC2
W_ADC__PORT EQU 2
W_ADC__PS EQU CYREG_GPIO_PRT2_PS
W_ADC__SHIFT EQU 2

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x80000
isr_1__INTC_NUMBER EQU 19
isr_1__INTC_PRIOR_MASK EQU 0xC0000000
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I3_ADC
I3_ADC__0__DR EQU CYREG_GPIO_PRT2_DR
I3_ADC__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
I3_ADC__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
I3_ADC__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
I3_ADC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
I3_ADC__0__HSIOM_MASK EQU 0x0F000000
I3_ADC__0__HSIOM_SHIFT EQU 24
I3_ADC__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
I3_ADC__0__INTR EQU CYREG_GPIO_PRT2_INTR
I3_ADC__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
I3_ADC__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
I3_ADC__0__MASK EQU 0x40
I3_ADC__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
I3_ADC__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
I3_ADC__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
I3_ADC__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
I3_ADC__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
I3_ADC__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
I3_ADC__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
I3_ADC__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
I3_ADC__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
I3_ADC__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
I3_ADC__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
I3_ADC__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
I3_ADC__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
I3_ADC__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
I3_ADC__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
I3_ADC__0__PC EQU CYREG_GPIO_PRT2_PC
I3_ADC__0__PC2 EQU CYREG_GPIO_PRT2_PC2
I3_ADC__0__PORT EQU 2
I3_ADC__0__PS EQU CYREG_GPIO_PRT2_PS
I3_ADC__0__SHIFT EQU 6
I3_ADC__DR EQU CYREG_GPIO_PRT2_DR
I3_ADC__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
I3_ADC__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
I3_ADC__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
I3_ADC__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
I3_ADC__INTR EQU CYREG_GPIO_PRT2_INTR
I3_ADC__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
I3_ADC__INTSTAT EQU CYREG_GPIO_PRT2_INTR
I3_ADC__MASK EQU 0x40
I3_ADC__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
I3_ADC__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
I3_ADC__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
I3_ADC__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
I3_ADC__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
I3_ADC__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
I3_ADC__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
I3_ADC__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
I3_ADC__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
I3_ADC__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
I3_ADC__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
I3_ADC__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
I3_ADC__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
I3_ADC__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
I3_ADC__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
I3_ADC__PC EQU CYREG_GPIO_PRT2_PC
I3_ADC__PC2 EQU CYREG_GPIO_PRT2_PC2
I3_ADC__PORT EQU 2
I3_ADC__PS EQU CYREG_GPIO_PRT2_PS
I3_ADC__SHIFT EQU 6

; L3_ADC
L3_ADC__0__DR EQU CYREG_GPIO_PRT1_DR
L3_ADC__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
L3_ADC__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
L3_ADC__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
L3_ADC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
L3_ADC__0__HSIOM_MASK EQU 0x0F000000
L3_ADC__0__HSIOM_SHIFT EQU 24
L3_ADC__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
L3_ADC__0__INTR EQU CYREG_GPIO_PRT1_INTR
L3_ADC__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
L3_ADC__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
L3_ADC__0__MASK EQU 0x40
L3_ADC__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
L3_ADC__0__OUT_SEL_SHIFT EQU 12
L3_ADC__0__OUT_SEL_VAL EQU 3
L3_ADC__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L3_ADC__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L3_ADC__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L3_ADC__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L3_ADC__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L3_ADC__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L3_ADC__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L3_ADC__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L3_ADC__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L3_ADC__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L3_ADC__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L3_ADC__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L3_ADC__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L3_ADC__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L3_ADC__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L3_ADC__0__PC EQU CYREG_GPIO_PRT1_PC
L3_ADC__0__PC2 EQU CYREG_GPIO_PRT1_PC2
L3_ADC__0__PORT EQU 1
L3_ADC__0__PS EQU CYREG_GPIO_PRT1_PS
L3_ADC__0__SHIFT EQU 6
L3_ADC__DR EQU CYREG_GPIO_PRT1_DR
L3_ADC__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
L3_ADC__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
L3_ADC__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
L3_ADC__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
L3_ADC__INTR EQU CYREG_GPIO_PRT1_INTR
L3_ADC__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
L3_ADC__INTSTAT EQU CYREG_GPIO_PRT1_INTR
L3_ADC__MASK EQU 0x40
L3_ADC__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L3_ADC__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L3_ADC__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L3_ADC__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L3_ADC__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L3_ADC__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L3_ADC__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L3_ADC__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L3_ADC__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L3_ADC__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L3_ADC__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L3_ADC__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L3_ADC__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L3_ADC__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L3_ADC__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L3_ADC__PC EQU CYREG_GPIO_PRT1_PC
L3_ADC__PC2 EQU CYREG_GPIO_PRT1_PC2
L3_ADC__PORT EQU 1
L3_ADC__PS EQU CYREG_GPIO_PRT1_PS
L3_ADC__SHIFT EQU 6

; NL_ADC
NL_ADC__0__DR EQU CYREG_GPIO_PRT1_DR
NL_ADC__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
NL_ADC__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
NL_ADC__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
NL_ADC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
NL_ADC__0__HSIOM_MASK EQU 0x00F00000
NL_ADC__0__HSIOM_SHIFT EQU 20
NL_ADC__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
NL_ADC__0__INTR EQU CYREG_GPIO_PRT1_INTR
NL_ADC__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
NL_ADC__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
NL_ADC__0__MASK EQU 0x20
NL_ADC__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
NL_ADC__0__OUT_SEL_SHIFT EQU 10
NL_ADC__0__OUT_SEL_VAL EQU 3
NL_ADC__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
NL_ADC__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
NL_ADC__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
NL_ADC__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
NL_ADC__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
NL_ADC__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
NL_ADC__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
NL_ADC__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
NL_ADC__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
NL_ADC__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
NL_ADC__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
NL_ADC__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
NL_ADC__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
NL_ADC__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
NL_ADC__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
NL_ADC__0__PC EQU CYREG_GPIO_PRT1_PC
NL_ADC__0__PC2 EQU CYREG_GPIO_PRT1_PC2
NL_ADC__0__PORT EQU 1
NL_ADC__0__PS EQU CYREG_GPIO_PRT1_PS
NL_ADC__0__SHIFT EQU 5
NL_ADC__DR EQU CYREG_GPIO_PRT1_DR
NL_ADC__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
NL_ADC__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
NL_ADC__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
NL_ADC__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
NL_ADC__INTR EQU CYREG_GPIO_PRT1_INTR
NL_ADC__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
NL_ADC__INTSTAT EQU CYREG_GPIO_PRT1_INTR
NL_ADC__MASK EQU 0x20
NL_ADC__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
NL_ADC__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
NL_ADC__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
NL_ADC__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
NL_ADC__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
NL_ADC__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
NL_ADC__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
NL_ADC__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
NL_ADC__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
NL_ADC__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
NL_ADC__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
NL_ADC__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
NL_ADC__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
NL_ADC__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
NL_ADC__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
NL_ADC__PC EQU CYREG_GPIO_PRT1_PC
NL_ADC__PC2 EQU CYREG_GPIO_PRT1_PC2
NL_ADC__PORT EQU 1
NL_ADC__PS EQU CYREG_GPIO_PRT1_PS
NL_ADC__SHIFT EQU 5

; X1_ADC
X1_ADC__0__DR EQU CYREG_GPIO_PRT2_DR
X1_ADC__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
X1_ADC__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
X1_ADC__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
X1_ADC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
X1_ADC__0__HSIOM_MASK EQU 0xF0000000
X1_ADC__0__HSIOM_SHIFT EQU 28
X1_ADC__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
X1_ADC__0__INTR EQU CYREG_GPIO_PRT2_INTR
X1_ADC__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
X1_ADC__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
X1_ADC__0__MASK EQU 0x80
X1_ADC__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
X1_ADC__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
X1_ADC__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
X1_ADC__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
X1_ADC__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
X1_ADC__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
X1_ADC__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
X1_ADC__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
X1_ADC__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
X1_ADC__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
X1_ADC__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
X1_ADC__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
X1_ADC__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
X1_ADC__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
X1_ADC__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
X1_ADC__0__PC EQU CYREG_GPIO_PRT2_PC
X1_ADC__0__PC2 EQU CYREG_GPIO_PRT2_PC2
X1_ADC__0__PORT EQU 2
X1_ADC__0__PS EQU CYREG_GPIO_PRT2_PS
X1_ADC__0__SHIFT EQU 7
X1_ADC__DR EQU CYREG_GPIO_PRT2_DR
X1_ADC__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
X1_ADC__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
X1_ADC__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
X1_ADC__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
X1_ADC__INTR EQU CYREG_GPIO_PRT2_INTR
X1_ADC__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
X1_ADC__INTSTAT EQU CYREG_GPIO_PRT2_INTR
X1_ADC__MASK EQU 0x80
X1_ADC__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
X1_ADC__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
X1_ADC__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
X1_ADC__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
X1_ADC__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
X1_ADC__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
X1_ADC__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
X1_ADC__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
X1_ADC__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
X1_ADC__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
X1_ADC__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
X1_ADC__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
X1_ADC__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
X1_ADC__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
X1_ADC__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
X1_ADC__PC EQU CYREG_GPIO_PRT2_PC
X1_ADC__PC2 EQU CYREG_GPIO_PRT2_PC2
X1_ADC__PORT EQU 2
X1_ADC__PS EQU CYREG_GPIO_PRT2_PS
X1_ADC__SHIFT EQU 7

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

; GLCD_CS
GLCD_CS__0__DR EQU CYREG_GPIO_PRT0_DR
GLCD_CS__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
GLCD_CS__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
GLCD_CS__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
GLCD_CS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GLCD_CS__0__HSIOM_MASK EQU 0x000000F0
GLCD_CS__0__HSIOM_SHIFT EQU 4
GLCD_CS__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_CS__0__INTR EQU CYREG_GPIO_PRT0_INTR
GLCD_CS__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_CS__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
GLCD_CS__0__MASK EQU 0x02
GLCD_CS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_CS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_CS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_CS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_CS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_CS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_CS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_CS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_CS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_CS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_CS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_CS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_CS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_CS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_CS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_CS__0__PC EQU CYREG_GPIO_PRT0_PC
GLCD_CS__0__PC2 EQU CYREG_GPIO_PRT0_PC2
GLCD_CS__0__PORT EQU 0
GLCD_CS__0__PS EQU CYREG_GPIO_PRT0_PS
GLCD_CS__0__SHIFT EQU 1
GLCD_CS__DR EQU CYREG_GPIO_PRT0_DR
GLCD_CS__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
GLCD_CS__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
GLCD_CS__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
GLCD_CS__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_CS__INTR EQU CYREG_GPIO_PRT0_INTR
GLCD_CS__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_CS__INTSTAT EQU CYREG_GPIO_PRT0_INTR
GLCD_CS__MASK EQU 0x02
GLCD_CS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_CS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_CS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_CS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_CS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_CS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_CS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_CS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_CS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_CS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_CS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_CS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_CS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_CS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_CS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_CS__PC EQU CYREG_GPIO_PRT0_PC
GLCD_CS__PC2 EQU CYREG_GPIO_PRT0_PC2
GLCD_CS__PORT EQU 0
GLCD_CS__PS EQU CYREG_GPIO_PRT0_PS
GLCD_CS__SHIFT EQU 1

; Timer_1
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; GLCD_PSB
GLCD_PSB__0__DR EQU CYREG_GPIO_PRT0_DR
GLCD_PSB__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
GLCD_PSB__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
GLCD_PSB__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
GLCD_PSB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GLCD_PSB__0__HSIOM_MASK EQU 0x0000000F
GLCD_PSB__0__HSIOM_SHIFT EQU 0
GLCD_PSB__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_PSB__0__INTR EQU CYREG_GPIO_PRT0_INTR
GLCD_PSB__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_PSB__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
GLCD_PSB__0__MASK EQU 0x01
GLCD_PSB__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_PSB__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_PSB__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_PSB__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_PSB__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_PSB__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_PSB__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_PSB__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_PSB__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_PSB__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_PSB__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_PSB__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_PSB__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_PSB__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_PSB__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_PSB__0__PC EQU CYREG_GPIO_PRT0_PC
GLCD_PSB__0__PC2 EQU CYREG_GPIO_PRT0_PC2
GLCD_PSB__0__PORT EQU 0
GLCD_PSB__0__PS EQU CYREG_GPIO_PRT0_PS
GLCD_PSB__0__SHIFT EQU 0
GLCD_PSB__DR EQU CYREG_GPIO_PRT0_DR
GLCD_PSB__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
GLCD_PSB__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
GLCD_PSB__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
GLCD_PSB__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_PSB__INTR EQU CYREG_GPIO_PRT0_INTR
GLCD_PSB__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_PSB__INTSTAT EQU CYREG_GPIO_PRT0_INTR
GLCD_PSB__MASK EQU 0x01
GLCD_PSB__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_PSB__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_PSB__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_PSB__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_PSB__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_PSB__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_PSB__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_PSB__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_PSB__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_PSB__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_PSB__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_PSB__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_PSB__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_PSB__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_PSB__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_PSB__PC EQU CYREG_GPIO_PRT0_PC
GLCD_PSB__PC2 EQU CYREG_GPIO_PRT0_PC2
GLCD_PSB__PORT EQU 0
GLCD_PSB__PS EQU CYREG_GPIO_PRT0_PS
GLCD_PSB__SHIFT EQU 0

; GLCD_RST
GLCD_RST__0__DR EQU CYREG_GPIO_PRT0_DR
GLCD_RST__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
GLCD_RST__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
GLCD_RST__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
GLCD_RST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GLCD_RST__0__HSIOM_MASK EQU 0x00000F00
GLCD_RST__0__HSIOM_SHIFT EQU 8
GLCD_RST__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_RST__0__INTR EQU CYREG_GPIO_PRT0_INTR
GLCD_RST__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_RST__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
GLCD_RST__0__MASK EQU 0x04
GLCD_RST__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_RST__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_RST__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_RST__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_RST__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_RST__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_RST__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_RST__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_RST__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_RST__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_RST__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_RST__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_RST__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_RST__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_RST__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_RST__0__PC EQU CYREG_GPIO_PRT0_PC
GLCD_RST__0__PC2 EQU CYREG_GPIO_PRT0_PC2
GLCD_RST__0__PORT EQU 0
GLCD_RST__0__PS EQU CYREG_GPIO_PRT0_PS
GLCD_RST__0__SHIFT EQU 2
GLCD_RST__DR EQU CYREG_GPIO_PRT0_DR
GLCD_RST__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
GLCD_RST__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
GLCD_RST__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
GLCD_RST__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_RST__INTR EQU CYREG_GPIO_PRT0_INTR
GLCD_RST__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_RST__INTSTAT EQU CYREG_GPIO_PRT0_INTR
GLCD_RST__MASK EQU 0x04
GLCD_RST__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_RST__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_RST__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_RST__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_RST__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_RST__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_RST__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_RST__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_RST__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_RST__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_RST__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_RST__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_RST__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_RST__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_RST__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_RST__PC EQU CYREG_GPIO_PRT0_PC
GLCD_RST__PC2 EQU CYREG_GPIO_PRT0_PC2
GLCD_RST__PORT EQU 0
GLCD_RST__PS EQU CYREG_GPIO_PRT0_PS
GLCD_RST__SHIFT EQU 2

; GLCD_SPIM
GLCD_SPIM_mosi_m__0__DR EQU CYREG_GPIO_PRT0_DR
GLCD_SPIM_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
GLCD_SPIM_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
GLCD_SPIM_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
GLCD_SPIM_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GLCD_SPIM_mosi_m__0__HSIOM_GPIO EQU 0
GLCD_SPIM_mosi_m__0__HSIOM_I2C EQU 14
GLCD_SPIM_mosi_m__0__HSIOM_I2C_SCL EQU 14
GLCD_SPIM_mosi_m__0__HSIOM_MASK EQU 0x000F0000
GLCD_SPIM_mosi_m__0__HSIOM_SHIFT EQU 16
GLCD_SPIM_mosi_m__0__HSIOM_SPI EQU 15
GLCD_SPIM_mosi_m__0__HSIOM_SPI_MOSI EQU 15
GLCD_SPIM_mosi_m__0__HSIOM_UART EQU 9
GLCD_SPIM_mosi_m__0__HSIOM_UART_RX EQU 9
GLCD_SPIM_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_SPIM_mosi_m__0__INTR EQU CYREG_GPIO_PRT0_INTR
GLCD_SPIM_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_SPIM_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
GLCD_SPIM_mosi_m__0__MASK EQU 0x10
GLCD_SPIM_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_mosi_m__0__OUT_SEL_SHIFT EQU 8
GLCD_SPIM_mosi_m__0__OUT_SEL_VAL EQU -1
GLCD_SPIM_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SPIM_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SPIM_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SPIM_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SPIM_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SPIM_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SPIM_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SPIM_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SPIM_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SPIM_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SPIM_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SPIM_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SPIM_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SPIM_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SPIM_mosi_m__0__PC EQU CYREG_GPIO_PRT0_PC
GLCD_SPIM_mosi_m__0__PC2 EQU CYREG_GPIO_PRT0_PC2
GLCD_SPIM_mosi_m__0__PORT EQU 0
GLCD_SPIM_mosi_m__0__PS EQU CYREG_GPIO_PRT0_PS
GLCD_SPIM_mosi_m__0__SHIFT EQU 4
GLCD_SPIM_mosi_m__DR EQU CYREG_GPIO_PRT0_DR
GLCD_SPIM_mosi_m__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
GLCD_SPIM_mosi_m__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
GLCD_SPIM_mosi_m__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
GLCD_SPIM_mosi_m__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_SPIM_mosi_m__INTR EQU CYREG_GPIO_PRT0_INTR
GLCD_SPIM_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_SPIM_mosi_m__INTSTAT EQU CYREG_GPIO_PRT0_INTR
GLCD_SPIM_mosi_m__MASK EQU 0x10
GLCD_SPIM_mosi_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SPIM_mosi_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SPIM_mosi_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_mosi_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SPIM_mosi_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SPIM_mosi_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SPIM_mosi_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SPIM_mosi_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SPIM_mosi_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SPIM_mosi_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SPIM_mosi_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SPIM_mosi_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SPIM_mosi_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SPIM_mosi_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SPIM_mosi_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SPIM_mosi_m__PC EQU CYREG_GPIO_PRT0_PC
GLCD_SPIM_mosi_m__PC2 EQU CYREG_GPIO_PRT0_PC2
GLCD_SPIM_mosi_m__PORT EQU 0
GLCD_SPIM_mosi_m__PS EQU CYREG_GPIO_PRT0_PS
GLCD_SPIM_mosi_m__SHIFT EQU 4
GLCD_SPIM_SCB__CTRL EQU CYREG_SCB1_CTRL
GLCD_SPIM_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
GLCD_SPIM_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
GLCD_SPIM_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
GLCD_SPIM_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
GLCD_SPIM_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
GLCD_SPIM_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
GLCD_SPIM_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
GLCD_SPIM_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
GLCD_SPIM_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
GLCD_SPIM_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
GLCD_SPIM_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
GLCD_SPIM_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
GLCD_SPIM_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
GLCD_SPIM_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
GLCD_SPIM_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
GLCD_SPIM_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
GLCD_SPIM_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
GLCD_SPIM_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
GLCD_SPIM_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
GLCD_SPIM_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
GLCD_SPIM_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
GLCD_SPIM_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
GLCD_SPIM_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
GLCD_SPIM_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
GLCD_SPIM_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
GLCD_SPIM_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
GLCD_SPIM_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
GLCD_SPIM_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
GLCD_SPIM_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
GLCD_SPIM_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
GLCD_SPIM_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
GLCD_SPIM_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
GLCD_SPIM_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
GLCD_SPIM_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
GLCD_SPIM_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
GLCD_SPIM_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
GLCD_SPIM_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
GLCD_SPIM_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
GLCD_SPIM_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
GLCD_SPIM_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
GLCD_SPIM_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
GLCD_SPIM_SCB__INTR_M EQU CYREG_SCB1_INTR_M
GLCD_SPIM_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
GLCD_SPIM_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
GLCD_SPIM_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
GLCD_SPIM_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
GLCD_SPIM_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
GLCD_SPIM_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
GLCD_SPIM_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
GLCD_SPIM_SCB__INTR_S EQU CYREG_SCB1_INTR_S
GLCD_SPIM_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
GLCD_SPIM_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
GLCD_SPIM_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
GLCD_SPIM_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
GLCD_SPIM_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
GLCD_SPIM_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
GLCD_SPIM_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
GLCD_SPIM_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
GLCD_SPIM_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
GLCD_SPIM_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
GLCD_SPIM_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
GLCD_SPIM_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
GLCD_SPIM_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
GLCD_SPIM_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
GLCD_SPIM_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
GLCD_SPIM_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
GLCD_SPIM_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
GLCD_SPIM_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
GLCD_SPIM_SCB__SS0_POSISTION EQU 0
GLCD_SPIM_SCB__SS1_POSISTION EQU 1
GLCD_SPIM_SCB__SS2_POSISTION EQU 2
GLCD_SPIM_SCB__SS3_POSISTION EQU 3
GLCD_SPIM_SCB__STATUS EQU CYREG_SCB1_STATUS
GLCD_SPIM_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
GLCD_SPIM_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
GLCD_SPIM_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
GLCD_SPIM_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
GLCD_SPIM_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
GLCD_SPIM_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
GLCD_SPIM_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
GLCD_SPIM_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
GLCD_SPIM_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
GLCD_SPIM_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
GLCD_SPIM_SCBCLK__DIV_ID EQU 0x00000040
GLCD_SPIM_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
GLCD_SPIM_SCBCLK__PA_DIV_ID EQU 0x000000FF
GLCD_SPIM_sclk_m__0__DR EQU CYREG_GPIO_PRT0_DR
GLCD_SPIM_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
GLCD_SPIM_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
GLCD_SPIM_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
GLCD_SPIM_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GLCD_SPIM_sclk_m__0__HSIOM_GPIO EQU 0
GLCD_SPIM_sclk_m__0__HSIOM_MASK EQU 0x0F000000
GLCD_SPIM_sclk_m__0__HSIOM_SHIFT EQU 24
GLCD_SPIM_sclk_m__0__HSIOM_SPI EQU 15
GLCD_SPIM_sclk_m__0__HSIOM_SPI_CLK EQU 15
GLCD_SPIM_sclk_m__0__HSIOM_UART EQU 9
GLCD_SPIM_sclk_m__0__HSIOM_UART_CTS EQU 9
GLCD_SPIM_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_SPIM_sclk_m__0__INTR EQU CYREG_GPIO_PRT0_INTR
GLCD_SPIM_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_SPIM_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
GLCD_SPIM_sclk_m__0__MASK EQU 0x40
GLCD_SPIM_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_sclk_m__0__OUT_SEL_SHIFT EQU 12
GLCD_SPIM_sclk_m__0__OUT_SEL_VAL EQU -1
GLCD_SPIM_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SPIM_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SPIM_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SPIM_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SPIM_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SPIM_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SPIM_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SPIM_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SPIM_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SPIM_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SPIM_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SPIM_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SPIM_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SPIM_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SPIM_sclk_m__0__PC EQU CYREG_GPIO_PRT0_PC
GLCD_SPIM_sclk_m__0__PC2 EQU CYREG_GPIO_PRT0_PC2
GLCD_SPIM_sclk_m__0__PORT EQU 0
GLCD_SPIM_sclk_m__0__PS EQU CYREG_GPIO_PRT0_PS
GLCD_SPIM_sclk_m__0__SHIFT EQU 6
GLCD_SPIM_sclk_m__DR EQU CYREG_GPIO_PRT0_DR
GLCD_SPIM_sclk_m__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
GLCD_SPIM_sclk_m__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
GLCD_SPIM_sclk_m__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
GLCD_SPIM_sclk_m__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_SPIM_sclk_m__INTR EQU CYREG_GPIO_PRT0_INTR
GLCD_SPIM_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
GLCD_SPIM_sclk_m__INTSTAT EQU CYREG_GPIO_PRT0_INTR
GLCD_SPIM_sclk_m__MASK EQU 0x40
GLCD_SPIM_sclk_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SPIM_sclk_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SPIM_sclk_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_sclk_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SPIM_sclk_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SPIM_sclk_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SPIM_sclk_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SPIM_sclk_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SPIM_sclk_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SPIM_sclk_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SPIM_sclk_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SPIM_sclk_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SPIM_sclk_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SPIM_sclk_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SPIM_sclk_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SPIM_sclk_m__PC EQU CYREG_GPIO_PRT0_PC
GLCD_SPIM_sclk_m__PC2 EQU CYREG_GPIO_PRT0_PC2
GLCD_SPIM_sclk_m__PORT EQU 0
GLCD_SPIM_sclk_m__PS EQU CYREG_GPIO_PRT0_PS
GLCD_SPIM_sclk_m__SHIFT EQU 6

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
