Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 353b860aea8a4c3ca0d2f327792d061d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UVM_SCCB_behav xil_defaultlib.UVM_SCCB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3119] argument name 'data' for virtual method 'write' does not match the argument name 't' in superclass [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sim_1/new/UVM_SCCB.sv:340]
WARNING: [VRFC 10-3120] argument name 'data' for virtual method 'write' in subclass 'packet_coverage' does not match the argument name 't' in superclass [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sim_1/new/UVM_SCCB.sv:340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_SCCB_final_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.sccb_interface
Compiling module xil_defaultlib.SCCB_intf
Compiling module xil_defaultlib.UVM_SCCB
Compiling module xil_defaultlib.glbl
Built simulation snapshot UVM_SCCB_behav
