<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Harshith Kantamneni | ML + Hardware Portfolio</title>
  <style>
    body { font-family: Arial, sans-serif; margin: 0; padding: 0; background-color: #f4f4f4; color: #333; }
    header { background-color: #1e1e1e; color: white; padding: 2rem; text-align: center; }
    section { padding: 2rem; max-width: 800px; margin: auto; }
    h1, h2, h3 { color: #1e1e1e; }
    .project { background: white; padding: 1rem; margin: 1rem 0; border-radius: 8px; box-shadow: 0 0 5px rgba(0,0,0,0.1); }
    .links a { margin-right: 15px; text-decoration: none; color: #007acc; }
    footer { text-align: center; padding: 1rem; font-size: 0.9em; background: #f0f0f0; }
    ul.skills li { margin-bottom: 4px; }
    details { margin-top: 1rem; }
    summary { cursor: pointer; font-weight: bold; }
  </style>
</head>
<body>
  <header>
    <h1>Harshith Kantamneni</h1>
    <p>ML + Hardware | CUDA | Performance Engineering</p>
    <div class="links">
      <a href="https://github.com/Drogon4231" target="_blank">GitHub</a>
      <a href="https://www.linkedin.com/in/hk4231" target="_blank">LinkedIn</a>
      <a href="resume.pdf" target="_blank">Resume</a>
    </div>
  </header>

  <section>
    <h2>About Me</h2>
    <p>
      I'm a master's student in Electrical and Computer Engineering at UW–Madison, focused on building efficient, intelligent hardware systems. I work at the intersection of ML and system architecture — optimizing kernel execution, designing processors, and deploying real-world embedded solutions.
    </p>
  </section>

  <section>
    <h2>Technical Skills</h2>
    <ul class="skills">
      <li><strong>Languages:</strong> Python, C, Verilog, SystemVerilog</li>
      <li><strong>Frameworks & Tools:</strong> PyTorch, ModelSim, Altium Designer, Nsight Systems, Git</li>
      <li><strong>Platforms:</strong> PSoC 6, FPGA (Basys3), Raspberry Pi</li>
      <li><strong>Domains:</strong> Embedded Systems, Computer Architecture, ML for Hardware, Performance Optimization</li>
    </ul>
  </section>

  <section>
    <h2>Academic Focus</h2>
    <details>
      <summary>View Relevant Coursework</summary>
      <p>
        ECE 757 – Computer Architecture<br>
        ECE 759 – High-Performance Computing Architecture<br>
        ECE 760 – Machine Learning<br>
        ECE 551 – Digital System Design<br>
        ECE 453 – Embedded Microprocessor System Design
      </p>
    </details>
  </section>

  <section>
    <h2>Projects</h2>

    <div class="project">
      <h3>ML-Guided CUDA Kernel Configuration</h3>
      <p><strong>GitHub:</strong> <a href="https://github.com/Drogon4231/Ml-Guided-CUDA-Config" target="_blank">Ml-Guided-CUDA-Config</a></p>
      <ul>
        <li>Built a PyTorch model to predict optimal CUDA launch configurations based on matrix size</li>
        <li>Integrated kernel prediction and runtime execution pipeline</li>
        <li>Achieved up to 30% runtime improvement compared to fixed-thread baselines</li>
      </ul>
    </div>

    <div class="project">
      <h3>Runtime Prediction for TDG Partitioning</h3>
      <p><strong>GitHub:</strong> <a href="https://github.com/Drogon4231/ml-guided-tdg-runtime" target="_blank">ml-guided-tdg-runtime</a></p>
      <ul>
        <li>Engineered graph and matrix workload features for task dependency graphs</li>
        <li>Trained a regression model to predict runtime-optimal partition sizes on CPU</li>
        <li>Validated predictions against simulated annealing with &lt;5% average error</li>
      </ul>
    </div>

    <div class="project">
      <h3>5-Stage Pipelined RISC Processor (WISC-F24 ISA)</h3>
      <ul>
        <li>Designed a pipelined processor in Verilog with hazard detection and data forwarding logic</li>
        <li>Implemented MEM-EX, EX-EX forwarding and branch prediction in ID stage</li>
        <li>Verified with 100% instruction coverage and cycle-accurate simulation in ModelSim</li>
      </ul>
    </div>

    <div class="project">
      <h3>Knight’s Tour Solver on FPGA</h3>
      <ul>
        <li>Implemented a backtracking-based solver in SystemVerilog for the Knight’s Tour problem</li>
        <li>Achieved 333 MHz synthesis target; reduced LUT usage by 10% with pipelining</li>
        <li>Added SPI/UART interfaces for debug and input injection</li>
      </ul>
    </div>

    <div class="project">
      <h3>Embedded CO/CO₂ Monitoring System</h3>
      <ul>
        <li>Built a real-time embedded system on PSoC 6 for monitoring air quality</li>
        <li>Wrote custom I2C drivers for SCD-41 and MQ-7 gas sensors</li>
        <li>Designed a 2-layer PCB using Altium; integrated with FreeRTOS for task scheduling</li>
      </ul>
    </div>

  </section>

  <section>
    <h2>Contact</h2>
    <p>Email: kantamneniharshith@gmail.com</p>
    <p>Phone: (414) 916-5799</p>
  </section>

  <footer>
    &copy; 2024 Harshith Kantamneni
  </footer>
</body>
</html>
