
*** Running vivado
    with args -log design_1_pkt_display_wrapper_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pkt_display_wrapper_0_3.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_pkt_display_wrapper_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 593.590 ; gain = 218.832
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top design_1_pkt_display_wrapper_0_3 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48556
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1453.418 ; gain = 439.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_pkt_display_wrapper_0_3' [d:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.gen/sources_1/bd/design_1/ip/design_1_pkt_display_wrapper_0_3/synth/design_1_pkt_display_wrapper_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'pkt_display_wrapper' [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.srcs/sources_1/new/pkt_display_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'pkt_display' [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.srcs/sources_1/new/pkt_display.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.runs/design_1_pkt_display_wrapper_0_3_synth_1/.Xil/Vivado-31708-DESKTOP-M1PCUD5/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.runs/design_1_pkt_display_wrapper_0_3_synth_1/.Xil/Vivado-31708-DESKTOP-M1PCUD5/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'led_driver' [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.srcs/sources_1/new/led.v:1]
INFO: [Synth 8-226] default block is never used [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-226] default block is never used [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.srcs/sources_1/new/led.v:209]
INFO: [Synth 8-6155] done synthesizing module 'led_driver' (0#1) [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.srcs/sources_1/new/led.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pkt_display' (0#1) [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.srcs/sources_1/new/pkt_display.sv:23]
INFO: [Synth 8-6157] synthesizing module 'spi_des' [D:/CMPE_Capstone/CODE/hdl/src/spi_des.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'spi_des' (0#1) [D:/CMPE_Capstone/CODE/hdl/src/spi_des.sv:23]
INFO: [Synth 8-6157] synthesizing module 'RF_top' [D:/CMPE_Capstone/CODE/hdl/RF_top/RF_top.srcs/sources_1/new/RF_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF_cl_test' [D:/CMPE_Capstone/CODE/hdl/RF_cl_test/RF_cl_test.srcs/sources_1/new/RF_cl_test.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'RF_cl_test' (0#1) [D:/CMPE_Capstone/CODE/hdl/RF_cl_test/RF_cl_test.srcs/sources_1/new/RF_cl_test.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.runs/design_1_pkt_display_wrapper_0_3_synth_1/.Xil/Vivado-31708-DESKTOP-M1PCUD5/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.runs/design_1_pkt_display_wrapper_0_3_synth_1/.Xil/Vivado-31708-DESKTOP-M1PCUD5/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/CMPE_Capstone/CODE/hdl/src/RF.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'RF' (0#1) [D:/CMPE_Capstone/CODE/hdl/src/RF.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/CMPE_Capstone/CODE/hdl/src/pc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [D:/CMPE_Capstone/CODE/hdl/src/pc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.runs/design_1_pkt_display_wrapper_0_3_synth_1/.Xil/Vivado-31708-DESKTOP-M1PCUD5/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.runs/design_1_pkt_display_wrapper_0_3_synth_1/.Xil/Vivado-31708-DESKTOP-M1PCUD5/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RF_top' (0#1) [D:/CMPE_Capstone/CODE/hdl/RF_top/RF_top.srcs/sources_1/new/RF_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pkt_display_wrapper' (0#1) [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.srcs/sources_1/new/pkt_display_wrapper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pkt_display_wrapper_0_3' (0#1) [d:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.gen/sources_1/bd/design_1/ip/design_1_pkt_display_wrapper_0_3/synth/design_1_pkt_display_wrapper_0_3.v:53]
WARNING: [Synth 8-6014] Unused sequential element BTNC_Q_reg was removed.  [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.srcs/sources_1/new/pkt_display_wrapper.v:69]
WARNING: [Synth 8-6014] Unused sequential element BTNU_Q_reg was removed.  [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.srcs/sources_1/new/pkt_display_wrapper.v:71]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.srcs/sources_1/new/pkt_display_wrapper.v:73]
WARNING: [Synth 8-7129] Port BTNU in module pkt_display_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1568.840 ; gain = 554.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1568.840 ; gain = 554.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1568.840 ; gain = 554.445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1568.840 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst/RF_top_0/mem_0'
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst/RF_top_0/mem_0'
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'inst/RF_top_0/clk_wiz_dut'
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'inst/RF_top_0/clk_wiz_dut'
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst/display/data_fifo'
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst/display/data_fifo'
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.gen/sources_1/bd/design_1/ip/design_1_pkt_display_wrapper_0_3/design_1_pkt_display_wrapper_0_3_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [d:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.gen/sources_1/bd/design_1/ip/design_1_pkt_display_wrapper_0_3/design_1_pkt_display_wrapper_0_3_ooc.xdc:55]
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.gen/sources_1/bd/design_1/ip/design_1_pkt_display_wrapper_0_3/design_1_pkt_display_wrapper_0_3_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.runs/design_1_pkt_display_wrapper_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.runs/design_1_pkt_display_wrapper_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1655.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1655.215 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.runs/design_1_pkt_display_wrapper_0_3_synth_1/dont_touch.xdc, line 18).
Applied set_property KEEP_HIERARCHY = SOFT for inst/RF_top_0/mem_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/RF_top_0/clk_wiz_dut. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/display/data_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'RF_cl_test'
INFO: [Synth 8-802] inferred FSM for state register 'curr_s_reg' in module 'RF'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_state |                         00000001 | 00000000000000000000000000000000
      pc_read_addr_state |                         00000010 | 00000000000000000000000000000001
            decode_state |                         00000100 | 00000000000000000000000000000011
                wait_rst |                         00001000 | 00000000000000000000000000000111
      pc_read_data_state |                         00010000 | 00000000000000000000000000000010
              send_state |                         00100000 | 00000000000000000000000000000101
               run_state |                         01000000 | 00000000000000000000000000000110
              wait_state |                         10000000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'RF_cl_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                              000 | 00000000000000000000000000000000
               shortrd_s |                              001 | 00000000000000000000000000000011
               shortwr_s |                              010 | 00000000000000000000000000000100
                longrd_s |                              011 | 00000000000000000000000000000001
                longwr_s |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_s_reg' using encoding 'sequential' in module 'RF'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   3 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 13    
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  24 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 25    
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port BTNU in module pkt_display_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |blk_mem_gen_0    |         1|
|3     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |blk_mem_gen    |     1|
|2     |clk_wiz        |     1|
|3     |fifo_generator |     1|
|4     |CARRY4         |     9|
|5     |LUT1           |     2|
|6     |LUT2           |    47|
|7     |LUT3           |    20|
|8     |LUT4           |    42|
|9     |LUT5           |    19|
|10    |LUT6           |    55|
|11    |MUXF7          |     4|
|12    |FDCE           |   185|
|13    |FDPE           |     2|
|14    |FDRE           |     1|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1655.215 ; gain = 640.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1655.215 ; gain = 554.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1655.215 ; gain = 640.820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1655.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1655.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: db68fa6f
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 1655.215 ; gain = 1050.418
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1655.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CMPE_Capstone/CODE/hdl/pkt_display/pkt_display.runs/design_1_pkt_display_wrapper_0_3_synth_1/design_1_pkt_display_wrapper_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pkt_display_wrapper_0_3_utilization_synth.rpt -pb design_1_pkt_display_wrapper_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 21:47:42 2023...
