// Seed: 3807075203
module module_0 #(
    parameter id_5 = 32'd87
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4;
  wire  _id_5 = id_3;
  assign id_2 = id_1;
  logic id_6[-1 : 1] = "";
  assign id_4[id_5] = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd15,
    parameter id_1 = 32'd70
) (
    input  tri1 _id_0[id_0 : -1 'd0 -  id_0],
    input  tri0 _id_1,
    output wor  id_2
);
  logic [7:0][-1][id_1 : -1] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
