// Defining a simple N-bit counter
module counter(
    input [N-1:0] count_in,
    input clk,
    input rst,
    output [N-1:0] count_out
);

    // Register to store the count value
    reg [N-1:0] count_reg;

    // Increment the count value on each positive edge of the clock
    always @(posedge clk) begin
        if (rst) begin
            // Reset the count value if the reset signal is high
            count_reg <= 0;
        end
        else begin
            // Increment the count value by 1 if the reset signal is low
            count_reg <= count_reg + 1;
        end
    end

    // Output the count value
    assign count_out = count_reg;

endmodule