// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _comp_d_map_HH_
#define _comp_d_map_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "comp_disps.h"
#include "comp_d_map_IMG_BUS_s_axi.h"
#include "comp_d_map_IMG_BUS_m_axi.h"
#include "comp_d_map_COST_BUS_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_IMG_BUS_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_IMG_BUS_ID_WIDTH = 1,
         unsigned int C_M_AXI_IMG_BUS_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_IMG_BUS_DATA_WIDTH = 32,
         unsigned int C_M_AXI_IMG_BUS_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_IMG_BUS_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_IMG_BUS_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_IMG_BUS_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_COST_BUS_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_COST_BUS_ID_WIDTH = 1,
         unsigned int C_M_AXI_COST_BUS_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_COST_BUS_DATA_WIDTH = 32,
         unsigned int C_M_AXI_COST_BUS_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_COST_BUS_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_COST_BUS_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_COST_BUS_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_IMG_BUS_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_IMG_BUS_DATA_WIDTH = 32>
struct comp_d_map : public sc_module {
    // Port declarations 110
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_IMG_BUS_AWVALID;
    sc_in< sc_logic > m_axi_IMG_BUS_AWREADY;
    sc_out< sc_uint<C_M_AXI_IMG_BUS_ADDR_WIDTH> > m_axi_IMG_BUS_AWADDR;
    sc_out< sc_uint<C_M_AXI_IMG_BUS_ID_WIDTH> > m_axi_IMG_BUS_AWID;
    sc_out< sc_lv<8> > m_axi_IMG_BUS_AWLEN;
    sc_out< sc_lv<3> > m_axi_IMG_BUS_AWSIZE;
    sc_out< sc_lv<2> > m_axi_IMG_BUS_AWBURST;
    sc_out< sc_lv<2> > m_axi_IMG_BUS_AWLOCK;
    sc_out< sc_lv<4> > m_axi_IMG_BUS_AWCACHE;
    sc_out< sc_lv<3> > m_axi_IMG_BUS_AWPROT;
    sc_out< sc_lv<4> > m_axi_IMG_BUS_AWQOS;
    sc_out< sc_lv<4> > m_axi_IMG_BUS_AWREGION;
    sc_out< sc_uint<C_M_AXI_IMG_BUS_AWUSER_WIDTH> > m_axi_IMG_BUS_AWUSER;
    sc_out< sc_logic > m_axi_IMG_BUS_WVALID;
    sc_in< sc_logic > m_axi_IMG_BUS_WREADY;
    sc_out< sc_uint<C_M_AXI_IMG_BUS_DATA_WIDTH> > m_axi_IMG_BUS_WDATA;
    sc_out< sc_uint<C_M_AXI_IMG_BUS_DATA_WIDTH/8> > m_axi_IMG_BUS_WSTRB;
    sc_out< sc_logic > m_axi_IMG_BUS_WLAST;
    sc_out< sc_uint<C_M_AXI_IMG_BUS_ID_WIDTH> > m_axi_IMG_BUS_WID;
    sc_out< sc_uint<C_M_AXI_IMG_BUS_WUSER_WIDTH> > m_axi_IMG_BUS_WUSER;
    sc_out< sc_logic > m_axi_IMG_BUS_ARVALID;
    sc_in< sc_logic > m_axi_IMG_BUS_ARREADY;
    sc_out< sc_uint<C_M_AXI_IMG_BUS_ADDR_WIDTH> > m_axi_IMG_BUS_ARADDR;
    sc_out< sc_uint<C_M_AXI_IMG_BUS_ID_WIDTH> > m_axi_IMG_BUS_ARID;
    sc_out< sc_lv<8> > m_axi_IMG_BUS_ARLEN;
    sc_out< sc_lv<3> > m_axi_IMG_BUS_ARSIZE;
    sc_out< sc_lv<2> > m_axi_IMG_BUS_ARBURST;
    sc_out< sc_lv<2> > m_axi_IMG_BUS_ARLOCK;
    sc_out< sc_lv<4> > m_axi_IMG_BUS_ARCACHE;
    sc_out< sc_lv<3> > m_axi_IMG_BUS_ARPROT;
    sc_out< sc_lv<4> > m_axi_IMG_BUS_ARQOS;
    sc_out< sc_lv<4> > m_axi_IMG_BUS_ARREGION;
    sc_out< sc_uint<C_M_AXI_IMG_BUS_ARUSER_WIDTH> > m_axi_IMG_BUS_ARUSER;
    sc_in< sc_logic > m_axi_IMG_BUS_RVALID;
    sc_out< sc_logic > m_axi_IMG_BUS_RREADY;
    sc_in< sc_uint<C_M_AXI_IMG_BUS_DATA_WIDTH> > m_axi_IMG_BUS_RDATA;
    sc_in< sc_logic > m_axi_IMG_BUS_RLAST;
    sc_in< sc_uint<C_M_AXI_IMG_BUS_ID_WIDTH> > m_axi_IMG_BUS_RID;
    sc_in< sc_uint<C_M_AXI_IMG_BUS_RUSER_WIDTH> > m_axi_IMG_BUS_RUSER;
    sc_in< sc_lv<2> > m_axi_IMG_BUS_RRESP;
    sc_in< sc_logic > m_axi_IMG_BUS_BVALID;
    sc_out< sc_logic > m_axi_IMG_BUS_BREADY;
    sc_in< sc_lv<2> > m_axi_IMG_BUS_BRESP;
    sc_in< sc_uint<C_M_AXI_IMG_BUS_ID_WIDTH> > m_axi_IMG_BUS_BID;
    sc_in< sc_uint<C_M_AXI_IMG_BUS_BUSER_WIDTH> > m_axi_IMG_BUS_BUSER;
    sc_out< sc_logic > m_axi_COST_BUS_AWVALID;
    sc_in< sc_logic > m_axi_COST_BUS_AWREADY;
    sc_out< sc_uint<C_M_AXI_COST_BUS_ADDR_WIDTH> > m_axi_COST_BUS_AWADDR;
    sc_out< sc_uint<C_M_AXI_COST_BUS_ID_WIDTH> > m_axi_COST_BUS_AWID;
    sc_out< sc_lv<8> > m_axi_COST_BUS_AWLEN;
    sc_out< sc_lv<3> > m_axi_COST_BUS_AWSIZE;
    sc_out< sc_lv<2> > m_axi_COST_BUS_AWBURST;
    sc_out< sc_lv<2> > m_axi_COST_BUS_AWLOCK;
    sc_out< sc_lv<4> > m_axi_COST_BUS_AWCACHE;
    sc_out< sc_lv<3> > m_axi_COST_BUS_AWPROT;
    sc_out< sc_lv<4> > m_axi_COST_BUS_AWQOS;
    sc_out< sc_lv<4> > m_axi_COST_BUS_AWREGION;
    sc_out< sc_uint<C_M_AXI_COST_BUS_AWUSER_WIDTH> > m_axi_COST_BUS_AWUSER;
    sc_out< sc_logic > m_axi_COST_BUS_WVALID;
    sc_in< sc_logic > m_axi_COST_BUS_WREADY;
    sc_out< sc_uint<C_M_AXI_COST_BUS_DATA_WIDTH> > m_axi_COST_BUS_WDATA;
    sc_out< sc_uint<C_M_AXI_COST_BUS_DATA_WIDTH/8> > m_axi_COST_BUS_WSTRB;
    sc_out< sc_logic > m_axi_COST_BUS_WLAST;
    sc_out< sc_uint<C_M_AXI_COST_BUS_ID_WIDTH> > m_axi_COST_BUS_WID;
    sc_out< sc_uint<C_M_AXI_COST_BUS_WUSER_WIDTH> > m_axi_COST_BUS_WUSER;
    sc_out< sc_logic > m_axi_COST_BUS_ARVALID;
    sc_in< sc_logic > m_axi_COST_BUS_ARREADY;
    sc_out< sc_uint<C_M_AXI_COST_BUS_ADDR_WIDTH> > m_axi_COST_BUS_ARADDR;
    sc_out< sc_uint<C_M_AXI_COST_BUS_ID_WIDTH> > m_axi_COST_BUS_ARID;
    sc_out< sc_lv<8> > m_axi_COST_BUS_ARLEN;
    sc_out< sc_lv<3> > m_axi_COST_BUS_ARSIZE;
    sc_out< sc_lv<2> > m_axi_COST_BUS_ARBURST;
    sc_out< sc_lv<2> > m_axi_COST_BUS_ARLOCK;
    sc_out< sc_lv<4> > m_axi_COST_BUS_ARCACHE;
    sc_out< sc_lv<3> > m_axi_COST_BUS_ARPROT;
    sc_out< sc_lv<4> > m_axi_COST_BUS_ARQOS;
    sc_out< sc_lv<4> > m_axi_COST_BUS_ARREGION;
    sc_out< sc_uint<C_M_AXI_COST_BUS_ARUSER_WIDTH> > m_axi_COST_BUS_ARUSER;
    sc_in< sc_logic > m_axi_COST_BUS_RVALID;
    sc_out< sc_logic > m_axi_COST_BUS_RREADY;
    sc_in< sc_uint<C_M_AXI_COST_BUS_DATA_WIDTH> > m_axi_COST_BUS_RDATA;
    sc_in< sc_logic > m_axi_COST_BUS_RLAST;
    sc_in< sc_uint<C_M_AXI_COST_BUS_ID_WIDTH> > m_axi_COST_BUS_RID;
    sc_in< sc_uint<C_M_AXI_COST_BUS_RUSER_WIDTH> > m_axi_COST_BUS_RUSER;
    sc_in< sc_lv<2> > m_axi_COST_BUS_RRESP;
    sc_in< sc_logic > m_axi_COST_BUS_BVALID;
    sc_out< sc_logic > m_axi_COST_BUS_BREADY;
    sc_in< sc_lv<2> > m_axi_COST_BUS_BRESP;
    sc_in< sc_uint<C_M_AXI_COST_BUS_ID_WIDTH> > m_axi_COST_BUS_BID;
    sc_in< sc_uint<C_M_AXI_COST_BUS_BUSER_WIDTH> > m_axi_COST_BUS_BUSER;
    sc_in< sc_logic > s_axi_IMG_BUS_AWVALID;
    sc_out< sc_logic > s_axi_IMG_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_IMG_BUS_ADDR_WIDTH> > s_axi_IMG_BUS_AWADDR;
    sc_in< sc_logic > s_axi_IMG_BUS_WVALID;
    sc_out< sc_logic > s_axi_IMG_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_IMG_BUS_DATA_WIDTH> > s_axi_IMG_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_IMG_BUS_DATA_WIDTH/8> > s_axi_IMG_BUS_WSTRB;
    sc_in< sc_logic > s_axi_IMG_BUS_ARVALID;
    sc_out< sc_logic > s_axi_IMG_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_IMG_BUS_ADDR_WIDTH> > s_axi_IMG_BUS_ARADDR;
    sc_out< sc_logic > s_axi_IMG_BUS_RVALID;
    sc_in< sc_logic > s_axi_IMG_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_IMG_BUS_DATA_WIDTH> > s_axi_IMG_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_IMG_BUS_RRESP;
    sc_out< sc_logic > s_axi_IMG_BUS_BVALID;
    sc_in< sc_logic > s_axi_IMG_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_IMG_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const5;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const8;
    sc_signal< sc_lv<3> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const7;


    // Module declarations
    comp_d_map(sc_module_name name);
    SC_HAS_PROCESS(comp_d_map);

    ~comp_d_map();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    comp_d_map_IMG_BUS_s_axi<C_S_AXI_IMG_BUS_ADDR_WIDTH,C_S_AXI_IMG_BUS_DATA_WIDTH>* comp_d_map_IMG_BUS_s_axi_U;
    comp_d_map_IMG_BUS_m_axi<0,8,32,5,16,16,16,16,C_M_AXI_IMG_BUS_ID_WIDTH,C_M_AXI_IMG_BUS_ADDR_WIDTH,C_M_AXI_IMG_BUS_DATA_WIDTH,C_M_AXI_IMG_BUS_AWUSER_WIDTH,C_M_AXI_IMG_BUS_ARUSER_WIDTH,C_M_AXI_IMG_BUS_WUSER_WIDTH,C_M_AXI_IMG_BUS_RUSER_WIDTH,C_M_AXI_IMG_BUS_BUSER_WIDTH,C_M_AXI_IMG_BUS_USER_VALUE,C_M_AXI_IMG_BUS_PROT_VALUE,C_M_AXI_IMG_BUS_CACHE_VALUE>* comp_d_map_IMG_BUS_m_axi_U;
    comp_d_map_COST_BUS_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_COST_BUS_ID_WIDTH,C_M_AXI_COST_BUS_ADDR_WIDTH,C_M_AXI_COST_BUS_DATA_WIDTH,C_M_AXI_COST_BUS_AWUSER_WIDTH,C_M_AXI_COST_BUS_ARUSER_WIDTH,C_M_AXI_COST_BUS_WUSER_WIDTH,C_M_AXI_COST_BUS_RUSER_WIDTH,C_M_AXI_COST_BUS_BUSER_WIDTH,C_M_AXI_COST_BUS_USER_VALUE,C_M_AXI_COST_BUS_PROT_VALUE,C_M_AXI_COST_BUS_CACHE_VALUE>* comp_d_map_COST_BUS_m_axi_U;
    comp_disps* grp_comp_disps_fu_347;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<36> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > img_left;
    sc_signal< sc_lv<32> > img_right;
    sc_signal< sc_lv<32> > disp_out;
    sc_signal< sc_lv<32> > img_cost;
    sc_signal< sc_logic > IMG_BUS_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > IMG_BUS_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > IMG_BUS_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<1> > exitcond_fu_765_p2;
    sc_signal< sc_logic > IMG_BUS_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > IMG_BUS_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > COST_BUS_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > COST_BUS_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > exitcond1_i_i_fu_484_p2;
    sc_signal< sc_logic > COST_BUS_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > IMG_BUS_AWVALID;
    sc_signal< sc_logic > IMG_BUS_AWREADY;
    sc_signal< sc_lv<32> > IMG_BUS_AWADDR;
    sc_signal< sc_lv<1> > IMG_BUS_AWID;
    sc_signal< sc_lv<32> > IMG_BUS_AWLEN;
    sc_signal< sc_lv<3> > IMG_BUS_AWSIZE;
    sc_signal< sc_lv<2> > IMG_BUS_AWBURST;
    sc_signal< sc_lv<2> > IMG_BUS_AWLOCK;
    sc_signal< sc_lv<4> > IMG_BUS_AWCACHE;
    sc_signal< sc_lv<3> > IMG_BUS_AWPROT;
    sc_signal< sc_lv<4> > IMG_BUS_AWQOS;
    sc_signal< sc_lv<4> > IMG_BUS_AWREGION;
    sc_signal< sc_lv<1> > IMG_BUS_AWUSER;
    sc_signal< sc_logic > IMG_BUS_WVALID;
    sc_signal< sc_logic > IMG_BUS_WREADY;
    sc_signal< sc_lv<8> > IMG_BUS_WDATA;
    sc_signal< sc_lv<1> > IMG_BUS_WSTRB;
    sc_signal< sc_logic > IMG_BUS_WLAST;
    sc_signal< sc_lv<1> > IMG_BUS_WID;
    sc_signal< sc_lv<1> > IMG_BUS_WUSER;
    sc_signal< sc_logic > IMG_BUS_ARVALID;
    sc_signal< sc_logic > IMG_BUS_ARREADY;
    sc_signal< sc_lv<32> > IMG_BUS_ARADDR;
    sc_signal< sc_lv<32> > IMG_BUS_ARLEN;
    sc_signal< sc_logic > IMG_BUS_RVALID;
    sc_signal< sc_logic > IMG_BUS_RREADY;
    sc_signal< sc_lv<8> > IMG_BUS_RDATA;
    sc_signal< sc_logic > IMG_BUS_RLAST;
    sc_signal< sc_lv<1> > IMG_BUS_RID;
    sc_signal< sc_lv<1> > IMG_BUS_RUSER;
    sc_signal< sc_lv<2> > IMG_BUS_RRESP;
    sc_signal< sc_logic > IMG_BUS_BVALID;
    sc_signal< sc_logic > IMG_BUS_BREADY;
    sc_signal< sc_lv<2> > IMG_BUS_BRESP;
    sc_signal< sc_lv<1> > IMG_BUS_BID;
    sc_signal< sc_lv<1> > IMG_BUS_BUSER;
    sc_signal< sc_logic > COST_BUS_AWVALID;
    sc_signal< sc_logic > COST_BUS_AWREADY;
    sc_signal< sc_lv<32> > COST_BUS_AWADDR;
    sc_signal< sc_logic > COST_BUS_WVALID;
    sc_signal< sc_logic > COST_BUS_WREADY;
    sc_signal< sc_logic > COST_BUS_ARVALID;
    sc_signal< sc_logic > COST_BUS_ARREADY;
    sc_signal< sc_logic > COST_BUS_RVALID;
    sc_signal< sc_logic > COST_BUS_RREADY;
    sc_signal< sc_lv<32> > COST_BUS_RDATA;
    sc_signal< sc_logic > COST_BUS_RLAST;
    sc_signal< sc_lv<1> > COST_BUS_RID;
    sc_signal< sc_lv<1> > COST_BUS_RUSER;
    sc_signal< sc_lv<2> > COST_BUS_RRESP;
    sc_signal< sc_logic > COST_BUS_BVALID;
    sc_signal< sc_logic > COST_BUS_BREADY;
    sc_signal< sc_lv<2> > COST_BUS_BRESP;
    sc_signal< sc_lv<1> > COST_BUS_BID;
    sc_signal< sc_lv<1> > COST_BUS_BUSER;
    sc_signal< sc_lv<33> > tmp_1_cast_fu_355_p1;
    sc_signal< sc_lv<33> > tmp_1_cast_reg_783;
    sc_signal< sc_lv<33> > tmp_2_cast_fu_359_p1;
    sc_signal< sc_lv<33> > tmp_2_cast_reg_788;
    sc_signal< sc_lv<33> > tmp_3_cast_fu_363_p1;
    sc_signal< sc_lv<33> > tmp_3_cast_reg_793;
    sc_signal< sc_lv<16> > next_mul_fu_367_p2;
    sc_signal< sc_lv<16> > next_mul_reg_798;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > i_1_fu_379_p2;
    sc_signal< sc_lv<8> > i_1_reg_806;
    sc_signal< sc_lv<9> > j_cast_i_fu_389_p1;
    sc_signal< sc_lv<9> > j_cast_i_reg_811;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > j_1_fu_399_p2;
    sc_signal< sc_lv<8> > j_1_reg_820;
    sc_signal< sc_lv<22> > tmp_4_i9_fu_435_p2;
    sc_signal< sc_lv<22> > tmp_4_i9_reg_825;
    sc_signal< sc_lv<1> > exitcond2_i_fu_393_p2;
    sc_signal< sc_logic > ap_sig_ioackin_COST_BUS_AWREADY;
    sc_signal< sc_lv<5> > d_fu_465_p2;
    sc_signal< sc_lv<5> > d_reg_839;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<9> > nj_fu_471_p2;
    sc_signal< sc_lv<9> > nj_reg_844;
    sc_signal< sc_lv<1> > exitcond_i_fu_459_p2;
    sc_signal< sc_lv<9> > li_cast_i_i_fu_476_p1;
    sc_signal< sc_lv<9> > li_cast_i_i_reg_849;
    sc_signal< sc_lv<9> > cli_fu_490_p2;
    sc_signal< sc_lv<9> > cli_reg_857;
    sc_signal< sc_logic > ap_sig_ioackin_COST_BUS_WREADY;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< sc_lv<1> > tmp_7_i_i_i_fu_499_p2;
    sc_signal< sc_lv<1> > tmp_7_i_i_i_reg_863;
    sc_signal< sc_lv<17> > tmp_9_i_i_fu_505_p2;
    sc_signal< sc_lv<17> > tmp_9_i_i_reg_868;
    sc_signal< sc_lv<9> > crj_fu_530_p2;
    sc_signal< sc_lv<9> > crj_reg_877;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > exitcond_i_i_fu_515_p2;
    sc_signal< sc_lv<1> > tmp_8_i_i_i_8_fu_569_p2;
    sc_signal< sc_lv<1> > tmp_8_i_i_i_8_reg_883;
    sc_signal< sc_lv<32> > IMG_BUS_addr_1_reg_889;
    sc_signal< sc_lv<32> > IMG_BUS_addr_2_reg_895;
    sc_signal< sc_lv<3> > dj_fu_623_p2;
    sc_signal< sc_lv<3> > dj_reg_901;
    sc_signal< sc_lv<3> > di_fu_629_p2;
    sc_signal< sc_lv<8> > IMG_BUS_addr_1_read_reg_911;
    sc_signal< sc_lv<8> > IMG_BUS_addr_2_read_reg_916;
    sc_signal< sc_lv<32> > sum_2_fu_721_p3;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<16> > next_mul1_fu_728_p2;
    sc_signal< sc_lv<16> > next_mul1_reg_926;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<8> > i_fu_740_p2;
    sc_signal< sc_lv<8> > i_reg_934;
    sc_signal< sc_lv<32> > IMG_BUS_addr_reg_939;
    sc_signal< sc_lv<1> > exitcond1_fu_734_p2;
    sc_signal< sc_lv<8> > j_fu_771_p2;
    sc_signal< sc_lv<8> > j_reg_949;
    sc_signal< bool > ap_block_state31;
    sc_signal< sc_lv<8> > IMG_BUS_addr_read_reg_954;
    sc_signal< sc_logic > grp_comp_disps_fu_347_ap_start;
    sc_signal< sc_logic > grp_comp_disps_fu_347_ap_done;
    sc_signal< sc_logic > grp_comp_disps_fu_347_ap_idle;
    sc_signal< sc_logic > grp_comp_disps_fu_347_ap_ready;
    sc_signal< sc_logic > grp_comp_disps_fu_347_m_axi_cost_in_m_img_AWVALID;
    sc_signal< sc_lv<32> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_AWADDR;
    sc_signal< sc_lv<1> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_AWID;
    sc_signal< sc_lv<32> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_AWLEN;
    sc_signal< sc_lv<3> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_AWSIZE;
    sc_signal< sc_lv<2> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_AWBURST;
    sc_signal< sc_lv<2> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_AWLOCK;
    sc_signal< sc_lv<4> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_AWCACHE;
    sc_signal< sc_lv<3> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_AWPROT;
    sc_signal< sc_lv<4> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_AWQOS;
    sc_signal< sc_lv<4> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_AWREGION;
    sc_signal< sc_lv<1> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_AWUSER;
    sc_signal< sc_logic > grp_comp_disps_fu_347_m_axi_cost_in_m_img_WVALID;
    sc_signal< sc_lv<32> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_WDATA;
    sc_signal< sc_lv<4> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_WSTRB;
    sc_signal< sc_logic > grp_comp_disps_fu_347_m_axi_cost_in_m_img_WLAST;
    sc_signal< sc_lv<1> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_WID;
    sc_signal< sc_lv<1> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_WUSER;
    sc_signal< sc_logic > grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARVALID;
    sc_signal< sc_lv<32> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARADDR;
    sc_signal< sc_lv<1> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARID;
    sc_signal< sc_lv<32> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARLEN;
    sc_signal< sc_lv<3> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARSIZE;
    sc_signal< sc_lv<2> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARBURST;
    sc_signal< sc_lv<2> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARLOCK;
    sc_signal< sc_lv<4> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARCACHE;
    sc_signal< sc_lv<3> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARPROT;
    sc_signal< sc_lv<4> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARQOS;
    sc_signal< sc_lv<4> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARREGION;
    sc_signal< sc_lv<1> > grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARUSER;
    sc_signal< sc_logic > grp_comp_disps_fu_347_m_axi_cost_in_m_img_RREADY;
    sc_signal< sc_logic > grp_comp_disps_fu_347_m_axi_cost_in_m_img_BREADY;
    sc_signal< sc_logic > grp_comp_disps_fu_347_m_axi_disp_out_m_img_AWVALID;
    sc_signal< sc_lv<32> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_AWADDR;
    sc_signal< sc_lv<1> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_AWID;
    sc_signal< sc_lv<32> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_AWLEN;
    sc_signal< sc_lv<3> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_AWSIZE;
    sc_signal< sc_lv<2> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_AWBURST;
    sc_signal< sc_lv<2> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_AWLOCK;
    sc_signal< sc_lv<4> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_AWCACHE;
    sc_signal< sc_lv<3> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_AWPROT;
    sc_signal< sc_lv<4> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_AWQOS;
    sc_signal< sc_lv<4> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_AWREGION;
    sc_signal< sc_lv<1> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_AWUSER;
    sc_signal< sc_logic > grp_comp_disps_fu_347_m_axi_disp_out_m_img_WVALID;
    sc_signal< sc_lv<8> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_WDATA;
    sc_signal< sc_lv<1> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_WSTRB;
    sc_signal< sc_logic > grp_comp_disps_fu_347_m_axi_disp_out_m_img_WLAST;
    sc_signal< sc_lv<1> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_WID;
    sc_signal< sc_lv<1> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_WUSER;
    sc_signal< sc_logic > grp_comp_disps_fu_347_m_axi_disp_out_m_img_ARVALID;
    sc_signal< sc_lv<32> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_ARADDR;
    sc_signal< sc_lv<1> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_ARID;
    sc_signal< sc_lv<32> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_ARLEN;
    sc_signal< sc_lv<3> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_ARSIZE;
    sc_signal< sc_lv<2> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_ARBURST;
    sc_signal< sc_lv<2> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_ARLOCK;
    sc_signal< sc_lv<4> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_ARCACHE;
    sc_signal< sc_lv<3> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_ARPROT;
    sc_signal< sc_lv<4> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_ARQOS;
    sc_signal< sc_lv<4> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_ARREGION;
    sc_signal< sc_lv<1> > grp_comp_disps_fu_347_m_axi_disp_out_m_img_ARUSER;
    sc_signal< sc_logic > grp_comp_disps_fu_347_m_axi_disp_out_m_img_RREADY;
    sc_signal< sc_logic > grp_comp_disps_fu_347_m_axi_disp_out_m_img_BREADY;
    sc_signal< sc_lv<8> > ni_reg_220;
    sc_signal< sc_lv<16> > phi_mul_reg_232;
    sc_signal< sc_lv<8> > j_i_reg_244;
    sc_signal< sc_lv<1> > exitcond3_i_fu_373_p2;
    sc_signal< sc_lv<5> > cj_reg_255;
    sc_signal< sc_lv<32> > sum_i_i_reg_266;
    sc_signal< sc_lv<3> > di_i_i_reg_279;
    sc_signal< sc_lv<32> > sum_1_i_i_reg_291;
    sc_signal< sc_lv<3> > dj_i_i_reg_303;
    sc_signal< sc_lv<8> > i_assign_reg_314;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<16> > phi_mul1_reg_325;
    sc_signal< sc_lv<8> > j_assign_reg_336;
    sc_signal< sc_logic > ap_sig_ioackin_IMG_BUS_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_IMG_BUS_AWREADY;
    sc_signal< sc_logic > grp_comp_disps_fu_347_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_7_fu_444_p1;
    sc_signal< sc_lv<64> > left_m_img_sum_cast_fu_589_p1;
    sc_signal< sc_lv<64> > right_m_img_sum_cast_fu_613_p1;
    sc_signal< sc_lv<64> > tmp_5_fu_755_p1;
    sc_signal< sc_logic > ap_reg_ioackin_COST_BUS_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_COST_BUS_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_IMG_BUS_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_IMG_BUS_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_IMG_BUS_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_IMG_BUS_WREADY;
    sc_signal< sc_lv<8> > tmp_8_fu_777_p2;
    sc_signal< sc_lv<16> > j_cast5_i_fu_385_p1;
    sc_signal< sc_lv<16> > ci_fu_405_p2;
    sc_signal< sc_lv<21> > p_shl_i_fu_411_p3;
    sc_signal< sc_lv<17> > p_shl1_i_fu_423_p3;
    sc_signal< sc_lv<22> > p_shl_cast_i_fu_419_p1;
    sc_signal< sc_lv<22> > p_shl1_cast_i_fu_431_p1;
    sc_signal< sc_lv<32> > tmp_6_fu_441_p1;
    sc_signal< sc_lv<9> > cj_cast1_i_fu_455_p1;
    sc_signal< sc_lv<9> > di_cast_i_i_fu_480_p1;
    sc_signal< sc_lv<9> > tmp_9_i_i_fu_505_p0;
    sc_signal< sc_lv<9> > dj_cast_i_i_fu_511_p1;
    sc_signal< sc_lv<9> > clj_fu_521_p2;
    sc_signal< sc_lv<9> > tmp_i_i_i_fu_539_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_544_p3;
    sc_signal< sc_lv<1> > tmp_8_i_i_i_fu_558_p2;
    sc_signal< sc_lv<1> > tmp_i_i_fu_564_p2;
    sc_signal< sc_lv<1> > rev_fu_552_p2;
    sc_signal< sc_lv<17> > clj_cast6_i_i_fu_526_p1;
    sc_signal< sc_lv<17> > tmp_i_i_9_fu_575_p2;
    sc_signal< sc_lv<33> > tmp_1_i_i_cast_fu_580_p1;
    sc_signal< sc_lv<33> > left_m_img_sum_fu_584_p2;
    sc_signal< sc_lv<17> > crj_cast5_i_i_fu_535_p1;
    sc_signal< sc_lv<17> > tmp_3_i_i_fu_599_p2;
    sc_signal< sc_lv<33> > tmp_4_i_i_cast_fu_604_p1;
    sc_signal< sc_lv<33> > right_m_img_sum_fu_608_p2;
    sc_signal< sc_lv<9> > tmp_i1_i_i_fu_635_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_639_p3;
    sc_signal< sc_lv<9> > l_cast_i_i_fu_658_p1;
    sc_signal< sc_lv<9> > r_cast_i_i_fu_661_p1;
    sc_signal< sc_lv<9> > a_assign_i_i_fu_664_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_670_p3;
    sc_signal< sc_lv<9> > tmp_i8_i_i_fu_678_p2;
    sc_signal< sc_lv<9> > a_assign_1_i_i_fu_684_p3;
    sc_signal< sc_lv<32> > a_assign_1_cast_i_i_fu_692_p1;
    sc_signal< sc_lv<1> > tmp_8_i5_i_i_fu_653_p2;
    sc_signal< sc_lv<1> > tmp4_i_i_fu_702_p2;
    sc_signal< sc_lv<1> > rev1_fu_647_p2;
    sc_signal< sc_lv<1> > sel_tmp_i_i_fu_707_p2;
    sc_signal< sc_lv<32> > sum_fu_696_p2;
    sc_signal< sc_lv<32> > sum_1_fu_713_p3;
    sc_signal< sc_lv<33> > tmp_fu_746_p1;
    sc_signal< sc_lv<33> > tmp_4_fu_750_p2;
    sc_signal< sc_lv<36> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<36> ap_ST_fsm_state1;
    static const sc_lv<36> ap_ST_fsm_state2;
    static const sc_lv<36> ap_ST_fsm_state3;
    static const sc_lv<36> ap_ST_fsm_state4;
    static const sc_lv<36> ap_ST_fsm_state5;
    static const sc_lv<36> ap_ST_fsm_state6;
    static const sc_lv<36> ap_ST_fsm_state7;
    static const sc_lv<36> ap_ST_fsm_state8;
    static const sc_lv<36> ap_ST_fsm_state9;
    static const sc_lv<36> ap_ST_fsm_state10;
    static const sc_lv<36> ap_ST_fsm_state11;
    static const sc_lv<36> ap_ST_fsm_state12;
    static const sc_lv<36> ap_ST_fsm_state13;
    static const sc_lv<36> ap_ST_fsm_state14;
    static const sc_lv<36> ap_ST_fsm_state15;
    static const sc_lv<36> ap_ST_fsm_state16;
    static const sc_lv<36> ap_ST_fsm_state17;
    static const sc_lv<36> ap_ST_fsm_state18;
    static const sc_lv<36> ap_ST_fsm_state19;
    static const sc_lv<36> ap_ST_fsm_state20;
    static const sc_lv<36> ap_ST_fsm_state21;
    static const sc_lv<36> ap_ST_fsm_state22;
    static const sc_lv<36> ap_ST_fsm_state23;
    static const sc_lv<36> ap_ST_fsm_state24;
    static const sc_lv<36> ap_ST_fsm_state25;
    static const sc_lv<36> ap_ST_fsm_state26;
    static const sc_lv<36> ap_ST_fsm_state27;
    static const sc_lv<36> ap_ST_fsm_state28;
    static const sc_lv<36> ap_ST_fsm_state29;
    static const sc_lv<36> ap_ST_fsm_state30;
    static const sc_lv<36> ap_ST_fsm_state31;
    static const sc_lv<36> ap_ST_fsm_state32;
    static const sc_lv<36> ap_ST_fsm_state33;
    static const sc_lv<36> ap_ST_fsm_state34;
    static const sc_lv<36> ap_ST_fsm_state35;
    static const sc_lv<36> ap_ST_fsm_state36;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_14;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_IMG_BUS_USER_VALUE;
    static const int C_M_AXI_IMG_BUS_PROT_VALUE;
    static const int C_M_AXI_IMG_BUS_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_COST_BUS_USER_VALUE;
    static const int C_M_AXI_COST_BUS_PROT_VALUE;
    static const int C_M_AXI_COST_BUS_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_E1;
    static const sc_lv<16> ap_const_lv16_E1;
    static const sc_lv<8> ap_const_lv8_BC;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_E1;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<9> ap_const_lv9_BC;
    static const sc_lv<17> ap_const_lv17_E1;
    static const sc_lv<9> ap_const_lv9_E1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<8> ap_const_lv8_3;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_COST_BUS_ARVALID();
    void thread_COST_BUS_AWADDR();
    void thread_COST_BUS_AWVALID();
    void thread_COST_BUS_BREADY();
    void thread_COST_BUS_RREADY();
    void thread_COST_BUS_WVALID();
    void thread_COST_BUS_blk_n_AW();
    void thread_COST_BUS_blk_n_B();
    void thread_COST_BUS_blk_n_W();
    void thread_IMG_BUS_ARADDR();
    void thread_IMG_BUS_ARLEN();
    void thread_IMG_BUS_ARVALID();
    void thread_IMG_BUS_AWADDR();
    void thread_IMG_BUS_AWBURST();
    void thread_IMG_BUS_AWCACHE();
    void thread_IMG_BUS_AWID();
    void thread_IMG_BUS_AWLEN();
    void thread_IMG_BUS_AWLOCK();
    void thread_IMG_BUS_AWPROT();
    void thread_IMG_BUS_AWQOS();
    void thread_IMG_BUS_AWREGION();
    void thread_IMG_BUS_AWSIZE();
    void thread_IMG_BUS_AWUSER();
    void thread_IMG_BUS_AWVALID();
    void thread_IMG_BUS_BREADY();
    void thread_IMG_BUS_RREADY();
    void thread_IMG_BUS_WDATA();
    void thread_IMG_BUS_WID();
    void thread_IMG_BUS_WLAST();
    void thread_IMG_BUS_WSTRB();
    void thread_IMG_BUS_WUSER();
    void thread_IMG_BUS_WVALID();
    void thread_IMG_BUS_blk_n_AR();
    void thread_IMG_BUS_blk_n_AW();
    void thread_IMG_BUS_blk_n_B();
    void thread_IMG_BUS_blk_n_R();
    void thread_IMG_BUS_blk_n_W();
    void thread_a_assign_1_cast_i_i_fu_692_p1();
    void thread_a_assign_1_i_i_fu_684_p3();
    void thread_a_assign_i_i_fu_664_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state31();
    void thread_ap_block_state6_io();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_COST_BUS_AWREADY();
    void thread_ap_sig_ioackin_COST_BUS_WREADY();
    void thread_ap_sig_ioackin_IMG_BUS_ARREADY();
    void thread_ap_sig_ioackin_IMG_BUS_AWREADY();
    void thread_ap_sig_ioackin_IMG_BUS_WREADY();
    void thread_ci_fu_405_p2();
    void thread_cj_cast1_i_fu_455_p1();
    void thread_cli_fu_490_p2();
    void thread_clj_cast6_i_i_fu_526_p1();
    void thread_clj_fu_521_p2();
    void thread_crj_cast5_i_i_fu_535_p1();
    void thread_crj_fu_530_p2();
    void thread_d_fu_465_p2();
    void thread_di_cast_i_i_fu_480_p1();
    void thread_di_fu_629_p2();
    void thread_dj_cast_i_i_fu_511_p1();
    void thread_dj_fu_623_p2();
    void thread_exitcond1_fu_734_p2();
    void thread_exitcond1_i_i_fu_484_p2();
    void thread_exitcond2_i_fu_393_p2();
    void thread_exitcond3_i_fu_373_p2();
    void thread_exitcond_fu_765_p2();
    void thread_exitcond_i_fu_459_p2();
    void thread_exitcond_i_i_fu_515_p2();
    void thread_grp_comp_disps_fu_347_ap_start();
    void thread_i_1_fu_379_p2();
    void thread_i_fu_740_p2();
    void thread_j_1_fu_399_p2();
    void thread_j_cast5_i_fu_385_p1();
    void thread_j_cast_i_fu_389_p1();
    void thread_j_fu_771_p2();
    void thread_l_cast_i_i_fu_658_p1();
    void thread_left_m_img_sum_cast_fu_589_p1();
    void thread_left_m_img_sum_fu_584_p2();
    void thread_li_cast_i_i_fu_476_p1();
    void thread_next_mul1_fu_728_p2();
    void thread_next_mul_fu_367_p2();
    void thread_nj_fu_471_p2();
    void thread_p_shl1_cast_i_fu_431_p1();
    void thread_p_shl1_i_fu_423_p3();
    void thread_p_shl_cast_i_fu_419_p1();
    void thread_p_shl_i_fu_411_p3();
    void thread_r_cast_i_i_fu_661_p1();
    void thread_rev1_fu_647_p2();
    void thread_rev_fu_552_p2();
    void thread_right_m_img_sum_cast_fu_613_p1();
    void thread_right_m_img_sum_fu_608_p2();
    void thread_sel_tmp_i_i_fu_707_p2();
    void thread_sum_1_fu_713_p3();
    void thread_sum_2_fu_721_p3();
    void thread_sum_fu_696_p2();
    void thread_tmp4_i_i_fu_702_p2();
    void thread_tmp_10_fu_639_p3();
    void thread_tmp_11_fu_670_p3();
    void thread_tmp_1_cast_fu_355_p1();
    void thread_tmp_1_i_i_cast_fu_580_p1();
    void thread_tmp_2_cast_fu_359_p1();
    void thread_tmp_3_cast_fu_363_p1();
    void thread_tmp_3_i_i_fu_599_p2();
    void thread_tmp_4_fu_750_p2();
    void thread_tmp_4_i9_fu_435_p2();
    void thread_tmp_4_i_i_cast_fu_604_p1();
    void thread_tmp_5_fu_755_p1();
    void thread_tmp_6_fu_441_p1();
    void thread_tmp_7_fu_444_p1();
    void thread_tmp_7_i_i_i_fu_499_p2();
    void thread_tmp_8_fu_777_p2();
    void thread_tmp_8_i5_i_i_fu_653_p2();
    void thread_tmp_8_i_i_i_8_fu_569_p2();
    void thread_tmp_8_i_i_i_fu_558_p2();
    void thread_tmp_9_fu_544_p3();
    void thread_tmp_9_i_i_fu_505_p0();
    void thread_tmp_9_i_i_fu_505_p2();
    void thread_tmp_fu_746_p1();
    void thread_tmp_i1_i_i_fu_635_p2();
    void thread_tmp_i8_i_i_fu_678_p2();
    void thread_tmp_i_i_9_fu_575_p2();
    void thread_tmp_i_i_fu_564_p2();
    void thread_tmp_i_i_i_fu_539_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
