{"sha": "f863464496ab3d0411f53e6fdf67471c5b7323c0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Zjg2MzQ2NDQ5NmFiM2QwNDExZjUzZTZmZGY2NzQ3MWM1YjczMjNjMA==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1993-09-19T13:08:00Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1993-09-19T13:08:00Z"}, "message": "(PREDICATE_CODES): Fix typos and add missing entries.\n\nFrom-SVN: r5356", "tree": {"sha": "26f138b3804ef81c12c08dcaf06b1111be7d4d7d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/26f138b3804ef81c12c08dcaf06b1111be7d4d7d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f863464496ab3d0411f53e6fdf67471c5b7323c0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f863464496ab3d0411f53e6fdf67471c5b7323c0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f863464496ab3d0411f53e6fdf67471c5b7323c0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f863464496ab3d0411f53e6fdf67471c5b7323c0/comments", "author": null, "committer": null, "parents": [{"sha": "da01bc2cb4df9fb0ea53abb9bd12fb9aabad2511", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/da01bc2cb4df9fb0ea53abb9bd12fb9aabad2511", "html_url": "https://github.com/Rust-GCC/gccrs/commit/da01bc2cb4df9fb0ea53abb9bd12fb9aabad2511"}], "stats": {"total": 53, "additions": 32, "deletions": 21}, "files": [{"sha": "062a9eab53029a7b904ccd19825b2b2f85af27da", "filename": "gcc/config/a29k/a29k.h", "status": "modified", "additions": 10, "deletions": 5, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Fa29k%2Fa29k.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Fa29k%2Fa29k.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fa29k%2Fa29k.h?ref=f863464496ab3d0411f53e6fdf67471c5b7323c0", "patch": "@@ -1,5 +1,5 @@\n /* Definitions of target machine for GNU compiler, for AMD Am29000 CPU.\n-   Copyright (C) 1988, 1990, 1991, 1992 Free Software Foundation, Inc.\n+   Copyright (C) 1988, 1990, 1991, 1992, 1993 Free Software Foundation, Inc.\n    Contributed by Richard Kenner (kenner@nyu.edu)\n \n This file is part of GNU CC.\n@@ -1568,15 +1568,18 @@ extern int a29k_debug_reg_map[];\n   {\"long_const_operand\", {CONST_INT, CONST, CONST_DOUBLE,\t\\\n \t\t\t  LABEL_REF, SYMBOL_REF}},\t\t\\\n   {\"shift_constant_operand\", {CONST_INT, ASHIFT}},\t\t\\\n-  {\"const_0__operand\", {CONST_INT, ASHIFT}},\t\t\t\\\n-  {\"const_8__operand\", {CONST_INT, ASHIFT}},\t\t\t\\\n-  {\"const_16__operand\", {CONST_INT, ASHIFT}},\t\t\t\\\n-  {\"const_24__operand\", {CONST_INT, ASHIFT}},\t\t\t\\\n+  {\"const_0_operand\", {CONST_INT, ASHIFT}},\t\t\t\\\n+  {\"const_8_operand\", {CONST_INT, ASHIFT}},\t\t\t\\\n+  {\"const_16_operand\", {CONST_INT, ASHIFT}},\t\t\t\\\n+  {\"const_24_operand\", {CONST_INT, ASHIFT}},\t\t\t\\\n   {\"float_const_operand\", {CONST_DOUBLE}},\t\t\t\\\n   {\"gpc_reg_operand\", {SUBREG, REG}},\t\t\t\t\\\n   {\"gpc_reg_or_float_constant_operand\", {SUBREG, REG, CONST_DOUBLE}}, \\\n   {\"gpc_reg_or_integer_constant_operand\", {SUBREG, REG,\t\t\\\n \t\t\t\t\t   CONST_INT, CONST_DOUBLE}}, \\\n+  {\"gpc_reg_or_immediate_operand\", {SUBREG, REG, CONST_INT,\t\\\n+\t\t\t\t    CONST_DOUBLE, CONST,\t\\\n+\t\t\t\t    SYMBOL_REF, LABEL_REF}},\t\\\n   {\"spec_reg_operand\", {REG}},\t\t\t\t\t\\\n   {\"accum_reg_operand\", {REG}},\t\t\t\t\t\\\n   {\"srcb_operand\", {SUBREG, REG, CONST_INT}},\t\t\t\\\n@@ -1592,4 +1595,6 @@ extern int a29k_debug_reg_map[];\n   {\"reload_memory_operand\", {SUBREG, REG, MEM}},\t\t\\\n   {\"fp_comparison_operator\", {EQ, GT, GE}},\t\t\t\\\n   {\"branch_operator\", {GE, LT}},\t\t\t\t\\\n+  {\"load_multiple_operation\", {PARALLEL}},\t\t\t\\\n+  {\"store_multiple_operation\", {PARALLEL}},\t\t\t\\\n   {\"epilogue_operand\", {CODE_LABEL}},"}, {"sha": "880cece20a1d59365779fc83e61b977eeb40f2cc", "filename": "gcc/config/alpha/alpha.h", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Falpha%2Falpha.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Falpha%2Falpha.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.h?ref=f863464496ab3d0411f53e6fdf67471c5b7323c0", "patch": "@@ -1710,7 +1710,9 @@ literal_section ()\t\t\t\t\t\t\\\n   {\"reg_or_fp0_operand\", {SUBREG, REG, CONST_DOUBLE}},\t\\\n   {\"alpha_comparison_operator\", {EQ, LE, LT, LEU, LTU}}, \\\n   {\"signed_comparison_operator\", {EQ, NE, LE, LT, GE, GT}}, \\\n+  {\"divmod_operator\", {DIV, MOD, UDIV, UMOD}},\t\t\\\n   {\"fp0_operand\", {CONST_DOUBLE}},\t\t\t\\\n+  {\"current_file_function_operand\", {SYMBOL_REF}},\t\\\n   {\"input_operand\", {SUBREG, REG, MEM, CONST_INT, CONST_DOUBLE,\t\\\n \t\t     SYMBOL_REF, CONST, LABEL_REF}},\t\\\n   {\"aligned_memory_operand\", {MEM}},\t\t\t\\"}, {"sha": "f74ae8404581fd23249bac74cda77d37457900c9", "filename": "gcc/config/i860/i860.h", "status": "modified", "additions": 5, "deletions": 7, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Fi860%2Fi860.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Fi860%2Fi860.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi860%2Fi860.h?ref=f863464496ab3d0411f53e6fdf67471c5b7323c0", "patch": "@@ -1397,12 +1397,7 @@ extern unsigned long sfmode_constant_to_ulong ();\n    Instead, it allows the table built by `genrecog' to be more\n    compact and efficient, thus speeding up the compiler.  The most\n    important predicates to include in the list specified by this\n-   macro are thoses used in the most insn patterns.\n-\n-   Note that for the i860 we have one more predicate, i.e.\n-   `single_insn_src_operand', however this is used only\n-   infrequently, so we don't put in the PREDICATE_CODES list.\n-*/\n+   macro are thoses used in the most insn patterns.  */\n \n #define PREDICATE_CODES\t\t\t\t\t\t\t\\\n    {\"reg_or_0_operand\",\t\t{REG, SUBREG, CONST_INT}},\t\t\\\n@@ -1414,7 +1409,10 @@ extern unsigned long sfmode_constant_to_ulong ();\n    {\"logic_const_operand\",\t{CONST_INT}},\t\t\t\t\\\n    {\"bte_operand\",\t\t{REG, SUBREG, CONST_INT}},\t\t\\\n    {\"indexed_operand\",\t\t{MEM}},\t\t\t\t\t\\\n-   {\"load_operand\",\t\t{MEM}},\n+   {\"load_operand\",\t\t{MEM}},\t\t\t\t\t\\\n+   {\"small_int\",\t\t{CONST_INT}},\t\t\t\t\\\n+   {\"logic_int\",\t\t{CONST_INT}},\t\t\t\t\\\n+   {\"call_insn_operand\",\t{MEM}},\n \n /* Define the information needed to generate branch insns.  This is stored\n    from the compare operation.  Note that we can't use \"rtx\" here since it"}, {"sha": "e9544edf1523c21ad8fb6531e0a07804fa72d0d4", "filename": "gcc/config/i960/i960.h", "status": "modified", "additions": 3, "deletions": 2, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Fi960%2Fi960.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Fi960%2Fi960.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi960%2Fi960.h?ref=f863464496ab3d0411f53e6fdf67471c5b7323c0", "patch": "@@ -1,5 +1,5 @@\n /* Definitions of target machine for GNU compiler, for Intel 80960\n-   Copyright (C) 1992 Free Software Foundation, Inc.\n+   Copyright (C) 1992, 1993 Free Software Foundation, Inc.\n    Contributed by Steven McGeady, Intel Corp.\n    Additional Work by Glenn Colon-Bonet, Jonathan Shapiro, Andy Wilson\n    Converted to GCC 2.0 by Jim Wilson and Michael Tiemann, Cygnus Support.\n@@ -1476,7 +1476,8 @@ extern enum insn_types i960_last_insn_type;\n   {\"eq_or_neq\", {EQ, NE}},\t\t\t\t\t\t\\\n   {\"arith32_operand\", {SUBREG, REG, LABEL_REF, SYMBOL_REF, CONST_INT,\t\\\n \t\t       CONST_DOUBLE, CONST}},\t\t\t\t\\\n-  {\"power2_operand\", {CONST_INT}},\n+  {\"power2_operand\", {CONST_INT}},\t\t\t\t\t\\\n+  {\"cmplpower2_operand\", {CONST_INT}},\n \n /* Define functions in i960.c and used in insn-output.c.  */\n "}, {"sha": "bc6dbeab81581cc5d81b21d2657c0adcc742de8d", "filename": "gcc/config/m88k/m88k.h", "status": "modified", "additions": 2, "deletions": 1, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Fm88k%2Fm88k.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Fm88k%2Fm88k.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fm88k%2Fm88k.h?ref=f863464496ab3d0411f53e6fdf67471c5b7323c0", "patch": "@@ -1,6 +1,6 @@\n /* Definitions of target machine for GNU compiler.\n    Motorola m88100 in an 88open OCS/BCS environment.\n-   Copyright (C) 1988, 1989, 1990, 1991 Free Software Foundation, Inc.\n+   Copyright (C) 1988, 1989, 1990, 1991, 1993 Free Software Foundation, Inc.\n    Contributed by Michael Tiemann (tiemann@mcc.com)\n    Enhanced by Michael Meissner (meissner@osf.org)\n    Version 2 port by Tom Wood (Tom_Wood@NeXT.com)\n@@ -1451,6 +1451,7 @@ enum reg_class { NO_REGS, AP_REG, XRF_REGS, GENERAL_REGS, AGRF_REGS,\n   {\"add_operand\", {SUBREG, REG, CONST_INT}},\t\t\t\t\\\n   {\"reg_or_bbx_mask_operand\", {SUBREG, REG, CONST_INT}},\t\t\\\n   {\"real_or_0_operand\", {SUBREG, REG, CONST_DOUBLE}},\t\t\t\\\n+  {\"reg_or_0_operand\", {SUBREG, REG, CONST_INT}},\t\t\t\\\n   {\"relop\", {EQ, NE, LT, LE, GE, GT, LTU, LEU, GEU, GTU}},\t\t\\\n   {\"relop_no_unsigned\", {EQ, NE, LT, LE, GE, GT}},\t\t\t\\\n   {\"equality_op\", {EQ, NE}},\t\t\t\t\t\t\\"}, {"sha": "e1d74e69c86e8858ba724b444494127eceb58f27", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 3, "deletions": 1, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=f863464496ab3d0411f53e6fdf67471c5b7323c0", "patch": "@@ -1,7 +1,7 @@\n /* Definitions of target machine for GNU compiler.  MIPS version.\n+   Copyright (C) 1989, 1990, 1991, 1992, 1993 Free Software Foundation, Inc.\n    Contributed by   A. Lichnewsky,\tlich@inria.inria.fr\n    Changed by Michael Meissner,\t\tmeissner@osf.org\n-   Copyright (C) 1989, 1990, 1991, 1992 Free Software Foundation, Inc.\n \n This file is part of GNU CC.\n \n@@ -2726,6 +2726,8 @@ while (0)\n   {\"cmp2_op\",\t\t\t{ EQ, NE, GT, GE, GTU, GEU, LT, LE,\t\\\n \t\t\t\t  LTU, LEU }},\t\t\t\t\\\n   {\"fcmp_op\",\t\t\t{ EQ, NE, GT, GE, LT, LE }},\t\t\\\n+  {\"pc_or_label_operand\",\t{ PC, LABEL_REF }},\t\t\t\\\n+  {\"call_insn_operand\",\t\t{ MEM }},\t\t\t\t\\\n   {\"uns_cmp_op\",\t\t{ GTU, GEU, LTU, LEU }},\n \n \f"}, {"sha": "84f80b843958e7650f6955a35b0e29d753bea9a7", "filename": "gcc/config/rs6000/rs6000.h", "status": "modified", "additions": 7, "deletions": 5, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Frs6000%2Frs6000.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f863464496ab3d0411f53e6fdf67471c5b7323c0/gcc%2Fconfig%2Frs6000%2Frs6000.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.h?ref=f863464496ab3d0411f53e6fdf67471c5b7323c0", "patch": "@@ -2004,9 +2004,11 @@ toc_section ()\t\t\t\t\t\t\\\n   {\"non_logical_cint_operand\", {CONST_INT}},\t\t\t\\\n   {\"mask_operand\", {CONST_INT}},\t\t\t\t\\\n   {\"call_operand\", {SYMBOL_REF, REG}},\t\t\t\t\\\n-  {\"current_file_function_operand\", {SYMBOL_REF}},\t\t\t\\\n+  {\"current_file_function_operand\", {SYMBOL_REF}},\t\t\\\n   {\"input_operand\", {SUBREG, MEM, REG, CONST_INT}},\t\t\\\n-  {\"branch_comparison_operation\", {EQ, NE, LE, LT, GE,\t\t\\\n-\t\t\t\t   LT, LEU, LTU, GEU, GTU}},\t\\\n-  {\"scc_comparison_operation\", {EQ, NE, LE, LT, GE,\t\t\\\n-\t\t\t\tLT, LEU, LTU, GEU, GTU}},\n+  {\"load_multiple_operation\", {PARALLEL}},\t\t\t\\\n+  {\"store_multiple_operation\", {PARALLEL}},\t\t\t\\\n+  {\"branch_comparison_operator\", {EQ, NE, LE, LT, GE,\t\t\\\n+\t\t\t\t  LT, LEU, LTU, GEU, GTU}},\t\\\n+  {\"scc_comparison_operator\", {EQ, NE, LE, LT, GE,\t\t\\\n+\t\t\t       LT, LEU, LTU, GEU, GTU}},"}]}