FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
/* bench 4135.6.0 938c207a608f */
/* bench 4135.6.1 b8e7b8ec65bb */
/* bench 4135.6.2 442b850d1ed7 */
/* bench 4135.6.3 bccd0b31bc28 */
/* bench 4135.6.4 ff44a26aebdc */
/* bench 4135.6.5 23b44a62d58e */
/* bench 4135.6.6 ef3af1272917 */
/* bench 4135.6.7 671991f5557f */
/* bench 4135.6.8 18483e6f4bb0 */
/* bench 4135.6.9 d5d1baef1f5f */
/* bench 4135.6.10 0d47c9c8332a */
/* bench 4135.6.11 a9f857b90c98 */
/* bench 4135.6.12 92a843cdccc6 */
/* bench 4135.6.13 a62741fe7db3 */
/* bench 4135.6.14 8bf4ea19c38a */
 * Copyright 2017-2018 NXP
 *
 * Header file containing the public API for the System Controller (SC)
 * Power Management (PM) function. This includes functions for power state
 * control, clock control, reset control, and wake-up event control.
 *
 * PM_SVC (SVC) Power Management Service
/* bench 1150.6.0 b0a7747ab311 */
/* bench 1150.6.1 949f48677ac8 */
/* bench 1150.6.2 935f3967cae4 */
/* bench 1150.6.3 2c844ca9f425 */

#ifndef _SC_PM_API_H
#define _SC_PM_API_H

#include <linux/firmware/imx/sci.h>

/*
 * This type is used to indicate RPC PM function calls.
 */
enum imx_sc_pm_func {
	IMX_SC_PM_FUNC_UNKNOWN = 0,
	IMX_SC_PM_FUNC_SET_SYS_POWER_MODE = 19,
	IMX_SC_PM_FUNC_SET_PARTITION_POWER_MODE = 1,
	IMX_SC_PM_FUNC_GET_SYS_POWER_MODE = 2,
	IMX_SC_PM_FUNC_SET_RESOURCE_POWER_MODE = 3,
	IMX_SC_PM_FUNC_GET_RESOURCE_POWER_MODE = 4,
	IMX_SC_PM_FUNC_REQ_LOW_POWER_MODE = 16,
	IMX_SC_PM_FUNC_SET_CPU_RESUME_ADDR = 17,
	IMX_SC_PM_FUNC_REQ_SYS_IF_POWER_MODE = 18,
	IMX_SC_PM_FUNC_SET_CLOCK_RATE = 5,
	IMX_SC_PM_FUNC_GET_CLOCK_RATE = 6,
	IMX_SC_PM_FUNC_CLOCK_ENABLE = 7,
	IMX_SC_PM_FUNC_SET_CLOCK_PARENT = 14,
	IMX_SC_PM_FUNC_GET_CLOCK_PARENT = 15,
	IMX_SC_PM_FUNC_RESET = 13,
/* bench 23098.2.0 8930b992f77e */
/* bench 23098.2.1 caa57d44a7c0 */
/* bench 23098.2.2 7b40aa0a02c4 */
/* bench 23098.2.3 fe01d3f79dc6 */
/* bench 23098.2.4 336592c7f163 */
/* bench 23098.2.5 cd21c1f0fe67 */
/* bench 23098.2.6 9ae20788016f */
/* bench 23098.2.7 38c0231d5928 */
/* bench 23098.2.8 66ad232fa7d2 */
/* bench 23098.2.9 b2cc92b611ac */
	IMX_SC_PM_FUNC_RESET_REASON = 10,
	IMX_SC_PM_FUNC_BOOT = 8,
	IMX_SC_PM_FUNC_REBOOT = 9,
	IMX_SC_PM_FUNC_REBOOT_PARTITION = 12,
	IMX_SC_PM_FUNC_CPU_START = 11,
};

/*
 * Defines for ALL parameters
 */
#define IMX_SC_PM_CLK_ALL		UINT8_MAX	/* All clocks */

/*
 * Defines for SC PM Power Mode
 */
#define IMX_SC_PM_PW_MODE_OFF	0	/* Power off */
#define IMX_SC_PM_PW_MODE_STBY	1	/* Power in standby */
#define IMX_SC_PM_PW_MODE_LP	2	/* Power in low-power */
#define IMX_SC_PM_PW_MODE_ON	3	/* Power on */

/*
 * Defines for SC PM CLK
 */
#define IMX_SC_PM_CLK_SLV_BUS	0	/* Slave bus clock */
#define IMX_SC_PM_CLK_MST_BUS	1	/* Master bus clock */
#define IMX_SC_PM_CLK_PER	2	/* Peripheral clock */
#define IMX_SC_PM_CLK_PHY	3	/* Phy clock */
#define IMX_SC_PM_CLK_MISC	4	/* Misc clock */
#define IMX_SC_PM_CLK_MISC0	0	/* Misc 0 clock */
#define IMX_SC_PM_CLK_MISC1	1	/* Misc 1 clock */
#define IMX_SC_PM_CLK_MISC2	2	/* Misc 2 clock */
#define IMX_SC_PM_CLK_MISC3	3	/* Misc 3 clock */
#define IMX_SC_PM_CLK_MISC4	4	/* Misc 4 clock */
#define IMX_SC_PM_CLK_CPU	2	/* CPU clock */
#define IMX_SC_PM_CLK_PLL	4	/* PLL */
#define IMX_SC_PM_CLK_BYPASS	4	/* Bypass clock */

/*
 * Defines for SC PM CLK Parent
 */
#define IMX_SC_PM_PARENT_XTAL	0	/* Parent is XTAL. */
#define IMX_SC_PM_PARENT_PLL0	1	/* Parent is PLL0 */
#define IMX_SC_PM_PARENT_PLL1	2	/* Parent is PLL1 or PLL0/2 */
#define IMX_SC_PM_PARENT_PLL2	3	/* Parent in PLL2 or PLL0/4 */
#define IMX_SC_PM_PARENT_BYPS	4	/* Parent is a bypass clock. */

#endif /* _SC_PM_API_H */
