name       : verilator
version    : '5.024'
release    : 43
source     :
    - https://github.com/verilator/verilator/archive/refs/tags/v5.024.tar.gz : 88b04c953e7165c670d6a700f202cef99c746a0867b4e2efe1d7ea789dee35f3
license    :
    - LGPL-3.0-only
    - Artistic-2.0
homepage   : https://www.veripool.org/wiki/verilator
component  : programming.tools
summary    : Verilator converts synthesizable (generally not behavioral) Verilog code into C++ or SystemC code.
description: |
    Verilator converts synthesizable (generally not behavioral) Verilog code into C++ or SystemC code. It is not a complete simulator, just a translator.
builddeps  :
    - help2man
rundeps    :
    - ccache
setup      : |
    autoconf
    %configure
build      : |
    %make
install    : |
    %make_install
check      : |
    make test
