name: asicworld_code_verilog_tutorial_multiply
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_multiply.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

%Warning-WIDTH: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_multiply.v:6: Operator SHIFTL expects 5 bits on the LHS, but LHS's VARREF 'a' generates 4 bits.
%Warning-WIDTH: Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.
