INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/Basic_Q1/Basic_Q1.srcs/sources_1/imports/BasicTemplate/Mealy_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_t
