Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 84347371142442c49bb12801a827367e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot tb_rx_behav xil_defaultlib.tb_rx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [C:/Users/kccistc/Desktop/project_rx_sv/project_rx_sv.srcs/sim_1/new/tb_rx.sv:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_rx_sv
Compiling package std.std
Compiling module xil_defaultlib.receiver_interface
Compiling module xil_defaultlib.baudrate_generator
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.tb_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rx_behav
