---
structs:
  lmem:
    description: LMEM
    instances:
      - name: LMEM
        address: '0xE0082000'
    fields:
      - name: PCCCR
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        description: (read-write) PC bus Cache control register
        fields:
          - name: GO
            description: Initiate Cache Command
            index: 31
            width: 1
            read: true
            write: true
          - name: PUSHW1
            description: Push Way 1
            index: 27
            width: 1
            read: true
            write: true
          - name: INVW1
            description: Invalidate Way 1
            index: 26
            width: 1
            read: true
            write: true
          - name: PUSHW0
            description: Push Way 0
            index: 25
            width: 1
            read: true
            write: true
          - name: INVW0
            description: Invalidate Way 0
            index: 24
            width: 1
            read: true
            write: true
          - name: PCCR3
            description: Forces no allocation on cache misses
            index: 3
            width: 1
            read: true
            write: true
          - name: PCCR2
            description: Forces all cacheable spaces to write through
            index: 2
            width: 1
            read: true
            write: true
          - name: ENWRBUF
            description: Enable Write Buffer
            index: 1
            width: 1
            read: true
            write: true
          - name: ENCACHE
            description: Cache enable
            index: 0
            width: 1
            read: true
            write: true
      - name: PCCLCR
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        description: (read-write) PC bus Cache line control register
        fields:
          - name: LACC
            description: Line access type
            index: 27
            width: 1
            read: true
            write: true
          - name: LADSEL
            description: Line Address Select
            index: 26
            width: 1
            read: true
            write: true
          - name: LCMD
            description: Line Command
            index: 24
            width: 2
            read: true
            write: true
            type: LMEM_PCCLCR_LCMD
          - name: LCWAY
            description: Line Command Way
            index: 22
            width: 1
            read: true
            write: true
          - name: LCIMB
            description: Line Command Initial Modified Bit
            index: 21
            width: 1
            read: true
            write: true
          - name: LCIVB
            description: Line Command Initial Valid Bit
            index: 20
            width: 1
            read: true
            write: true
          - name: TDSEL
            description: Tag/Data Select
            index: 16
            width: 1
            read: true
            write: true
          - name: WSEL
            description: Way select
            index: 14
            width: 1
            read: true
            write: true
          - name: CACHEADDR
            description: Cache address
            index: 2
            width: 12
            read: true
            write: true
          - name: LGO
            description: Initiate Cache Line Command
            index: 0
            width: 1
            read: true
            write: true
      - name: PCCSAR
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        description: (read-write) PC bus Cache search address register
        fields:
          - name: PHYADDR
            description: Physical Address
            index: 1
            width: 31
            read: true
            write: true
          - name: LGO
            description: Initiate Cache Line Command
            index: 0
            width: 1
            read: true
            write: true
      - name: PCCCVR
        type: uint32_t
        expected_size: 4
        expected_offset: 12
        description: (read-write) PC bus Cache read/write value register
        fields:
          - name: DATA
            description: Cache read/write Data
            index: 0
            width: 32
            read: true
            write: true
      - name: PSCCR
        type: uint32_t
        expected_size: 4
        expected_offset: 2048
        description: (read-write) PS bus Cache control register
        fields:
          - name: GO
            description: Initiate Cache Command
            index: 31
            width: 1
            read: true
            write: true
          - name: PUSHW1
            description: Push Way 1
            index: 27
            width: 1
            read: true
            write: true
          - name: INVW1
            description: Invalidate Way 1
            index: 26
            width: 1
            read: true
            write: true
          - name: PUSHW0
            description: Push Way 0
            index: 25
            width: 1
            read: true
            write: true
          - name: INVW0
            description: Invalidate Way 0
            index: 24
            width: 1
            read: true
            write: true
          - name: PSCR3
            description: Forces no allocation on cache misses
            index: 3
            width: 1
            read: true
            write: true
          - name: PSCR2
            description: Forces all cacheable spaces to write through
            index: 2
            width: 1
            read: true
            write: true
          - name: ENWRBUF
            description: Enable Write Buffer
            index: 1
            width: 1
            read: true
            write: true
          - name: ENCACHE
            description: Cache enable
            index: 0
            width: 1
            read: true
            write: true
      - name: PSCLCR
        type: uint32_t
        expected_size: 4
        expected_offset: 2052
        description: (read-write) PS bus Cache line control register
        fields:
          - name: LACC
            description: Line access type
            index: 27
            width: 1
            read: true
            write: true
          - name: LADSEL
            description: Line Address Select
            index: 26
            width: 1
            read: true
            write: true
          - name: LCMD
            description: Line Command
            index: 24
            width: 2
            read: true
            write: true
            type: LMEM_PSCLCR_LCMD
          - name: LCWAY
            description: Line Command Way
            index: 22
            width: 1
            read: true
            write: true
          - name: LCIMB
            description: Line Command Initial Modified Bit
            index: 21
            width: 1
            read: true
            write: true
          - name: LCIVB
            description: Line Command Initial Valid Bit
            index: 20
            width: 1
            read: true
            write: true
          - name: TDSEL
            description: Tag/Data Select
            index: 16
            width: 1
            read: true
            write: true
          - name: WSEL
            description: Way select
            index: 14
            width: 1
            read: true
            write: true
          - name: CACHEADDR
            description: Cache address
            index: 2
            width: 12
            read: true
            write: true
          - name: LGO
            description: Initiate Cache Line Command
            index: 0
            width: 1
            read: true
            write: true
      - name: PSCSAR
        type: uint32_t
        expected_size: 4
        expected_offset: 2056
        description: (read-write) PS bus Cache search address register
        fields:
          - name: PHYADDR
            description: Physical Address
            index: 1
            width: 31
            read: true
            write: true
          - name: LGO
            description: Initiate Cache Line Command
            index: 0
            width: 1
            read: true
            write: true
      - name: PSCCVR
        type: uint32_t
        expected_size: 4
        expected_offset: 2060
        description: (read-write) PS bus Cache read/write value register
        fields:
          - name: DATA
            description: Cache read/write Data
            index: 0
            width: 32
            read: true
            write: true
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  LMEM_PCCLCR_LCMD:
    enum:
      search_rw:
        description: Search and read or write
        value: 0
      invalidate:
        description: Invalidate
        value: 1
      push:
        description: Push
        value: 2
      clear:
        description: Clear
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  LMEM_PSCLCR_LCMD:
    enum:
      search_rw:
        description: Search and read or write
        value: 0
      invalidate:
        description: Invalidate
        value: 1
      push:
        description: Push
        value: 2
      clear:
        description: Clear
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
