21:02:10 DEBUG : Logs will be stored at 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/IDE.log'.
21:02:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\temp_xsdb_launch_script.tcl
21:02:16 INFO  : Platform repository initialization has completed.
21:02:16 INFO  : Registering command handlers for Vitis TCF services
21:02:18 INFO  : XSCT server has started successfully.
21:02:18 INFO  : Successfully done setting XSCT server connection channel  
21:02:18 INFO  : plnx-install-location is set to ''
21:02:18 INFO  : Successfully done setting workspace for the tool. 
21:02:18 INFO  : Successfully done query RDI_DATADIR 
21:03:13 INFO  : Result from executing command 'getProjects': chardisp2_platform
21:03:13 INFO  : Result from executing command 'getPlatforms': 
21:04:13 INFO  : Result from executing command 'getProjects': chardisp2_platform
21:04:13 INFO  : Result from executing command 'getPlatforms': chardisp2_platform|D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/chardisp2_platform.xpfm
21:17:48 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
21:20:24 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
21:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
21:31:32 INFO  : 'jtag frequency' command is executed.
21:31:32 INFO  : Context for 'APU' is selected.
21:31:32 INFO  : System reset is completed.
21:31:35 INFO  : 'after 3000' command is executed.
21:31:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
21:31:38 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
21:31:38 INFO  : Context for 'APU' is selected.
21:31:38 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
21:31:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:38 INFO  : Context for 'APU' is selected.
21:31:38 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
21:31:39 INFO  : 'ps7_init' command is executed.
21:31:39 INFO  : 'ps7_post_config' command is executed.
21:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:40 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:40 INFO  : 'con' command is executed.
21:31:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:31:40 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
21:33:49 INFO  : Disconnected from the channel tcfchan#2.
21:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
21:34:07 INFO  : 'jtag frequency' command is executed.
21:34:07 INFO  : Context for 'APU' is selected.
21:34:07 INFO  : System reset is completed.
21:34:10 INFO  : 'after 3000' command is executed.
21:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
21:34:13 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
21:34:13 INFO  : Context for 'APU' is selected.
21:34:13 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
21:34:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:13 INFO  : Context for 'APU' is selected.
21:34:13 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
21:34:14 INFO  : 'ps7_init' command is executed.
21:34:14 INFO  : 'ps7_post_config' command is executed.
21:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:15 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:15 INFO  : 'con' command is executed.
21:34:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:15 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
21:34:47 INFO  : Disconnected from the channel tcfchan#3.
21:39:47 DEBUG : Logs will be stored at 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/IDE.log'.
21:39:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\temp_xsdb_launch_script.tcl
21:39:52 INFO  : Platform repository initialization has completed.
21:39:53 INFO  : XSCT server has started successfully.
21:39:53 INFO  : plnx-install-location is set to ''
21:39:53 INFO  : Successfully done setting XSCT server connection channel  
21:39:53 INFO  : Successfully done setting workspace for the tool. 
21:39:57 INFO  : Successfully done query RDI_DATADIR 
21:40:00 INFO  : Registering command handlers for Vitis TCF services
21:57:13 INFO  : Hardware specification for platform project 'chardisp2_platform' is updated.
21:57:41 INFO  : Result from executing command 'getProjects': chardisp2_platform
21:57:41 INFO  : Result from executing command 'getPlatforms': chardisp2_platform|D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/chardisp2_platform.xpfm
21:57:41 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
21:57:56 INFO  : The hardware specification used by project 'char_test2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:57:56 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
21:57:56 INFO  : The updated bitstream files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream' in project 'char_test2'.
21:57:56 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:58:03 INFO  : The updated ps init files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit' in project 'char_test2'.
21:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
21:58:07 INFO  : 'jtag frequency' command is executed.
21:58:07 INFO  : Context for 'APU' is selected.
21:58:07 INFO  : System reset is completed.
21:58:10 INFO  : 'after 3000' command is executed.
21:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
21:58:13 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
21:58:13 INFO  : Context for 'APU' is selected.
21:58:13 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
21:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:13 INFO  : Context for 'APU' is selected.
21:58:13 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
21:58:13 INFO  : 'ps7_init' command is executed.
21:58:13 INFO  : 'ps7_post_config' command is executed.
21:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:13 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:14 INFO  : 'con' command is executed.
21:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:58:14 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
21:58:31 INFO  : Disconnected from the channel tcfchan#2.
22:20:33 INFO  : Hardware specification for platform project 'chardisp2_platform' is updated.
22:22:32 INFO  : Result from executing command 'getProjects': chardisp2_platform
22:22:32 INFO  : Result from executing command 'getPlatforms': chardisp2_platform|D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/chardisp2_platform.xpfm
22:22:33 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
22:22:36 INFO  : Updating application flags with new BSP settings...
22:22:36 INFO  : Successfully updated application flags for project char_test2.
22:23:25 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
22:23:39 INFO  : The hardware specification used by project 'char_test2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:23:39 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
22:23:39 INFO  : The updated bitstream files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream' in project 'char_test2'.
22:23:39 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:23:50 INFO  : The updated ps init files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit' in project 'char_test2'.
22:23:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:24:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
22:24:20 INFO  : 'jtag frequency' command is executed.
22:24:20 INFO  : Context for 'APU' is selected.
22:24:20 INFO  : System reset is completed.
22:24:23 INFO  : 'after 3000' command is executed.
22:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
22:24:26 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
22:24:26 INFO  : Context for 'APU' is selected.
22:24:26 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
22:24:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:27 INFO  : Context for 'APU' is selected.
22:24:27 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
22:24:28 INFO  : 'ps7_init' command is executed.
22:24:28 INFO  : 'ps7_post_config' command is executed.
22:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:28 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:28 INFO  : 'con' command is executed.
22:24:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:28 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
22:24:47 INFO  : Disconnected from the channel tcfchan#4.
22:50:23 INFO  : Hardware specification for platform project 'chardisp2_platform' is updated.
22:50:43 INFO  : Result from executing command 'getProjects': chardisp2_platform
22:50:43 INFO  : Result from executing command 'getPlatforms': chardisp2_platform|D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/chardisp2_platform.xpfm
22:50:43 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
22:50:52 INFO  : The hardware specification used by project 'char_test2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:50:52 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
22:50:52 INFO  : The updated bitstream files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream' in project 'char_test2'.
22:50:52 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:50:59 INFO  : The updated ps init files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit' in project 'char_test2'.
22:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:51:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:51:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
22:51:29 INFO  : 'jtag frequency' command is executed.
22:51:29 INFO  : Context for 'APU' is selected.
22:51:29 INFO  : System reset is completed.
22:51:32 INFO  : 'after 3000' command is executed.
22:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
22:51:34 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
22:51:34 INFO  : Context for 'APU' is selected.
22:51:35 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
22:51:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:35 INFO  : Context for 'APU' is selected.
22:51:35 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
22:51:35 INFO  : 'ps7_init' command is executed.
22:51:35 INFO  : 'ps7_post_config' command is executed.
22:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:35 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:36 INFO  : 'con' command is executed.
22:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:51:36 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
22:52:31 INFO  : Disconnected from the channel tcfchan#6.
23:10:30 INFO  : Hardware specification for platform project 'chardisp2_platform' is updated.
23:10:57 INFO  : Result from executing command 'getProjects': chardisp2_platform
23:10:57 INFO  : Result from executing command 'getPlatforms': chardisp2_platform|D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/chardisp2_platform.xpfm
23:10:57 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:15:09 INFO  : The hardware specification used by project 'char_test2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:15:09 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
23:15:09 INFO  : The updated bitstream files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream' in project 'char_test2'.
23:15:09 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:15:17 INFO  : The updated ps init files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit' in project 'char_test2'.
23:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:15:23 INFO  : 'jtag frequency' command is executed.
23:15:23 INFO  : Context for 'APU' is selected.
23:15:23 INFO  : System reset is completed.
23:15:26 INFO  : 'after 3000' command is executed.
23:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:15:29 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:15:29 INFO  : Context for 'APU' is selected.
23:15:29 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:15:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:29 INFO  : Context for 'APU' is selected.
23:15:29 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:15:29 INFO  : 'ps7_init' command is executed.
23:15:29 INFO  : 'ps7_post_config' command is executed.
23:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:30 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:30 INFO  : 'con' command is executed.
23:15:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:15:30 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:21:06 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:22:13 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:22:55 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:23:01 INFO  : Disconnected from the channel tcfchan#8.
23:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:23:05 INFO  : 'jtag frequency' command is executed.
23:23:05 INFO  : Context for 'APU' is selected.
23:23:05 INFO  : System reset is completed.
23:23:08 INFO  : 'after 3000' command is executed.
23:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:23:11 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:23:11 INFO  : Context for 'APU' is selected.
23:23:11 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:23:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:11 INFO  : Context for 'APU' is selected.
23:23:11 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:23:11 INFO  : 'ps7_init' command is executed.
23:23:11 INFO  : 'ps7_post_config' command is executed.
23:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:12 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:12 INFO  : 'con' command is executed.
23:23:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:23:12 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:24:45 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:26:15 INFO  : Disconnected from the channel tcfchan#11.
23:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:26:26 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:26:34 INFO  : 'jtag frequency' command is executed.
23:26:34 INFO  : Context for 'APU' is selected.
23:26:34 INFO  : System reset is completed.
23:26:37 INFO  : 'after 3000' command is executed.
23:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:26:39 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:26:39 INFO  : Context for 'APU' is selected.
23:26:39 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:26:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:40 INFO  : Context for 'APU' is selected.
23:26:40 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:26:40 INFO  : 'ps7_init' command is executed.
23:26:40 INFO  : 'ps7_post_config' command is executed.
23:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:40 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:40 INFO  : 'con' command is executed.
23:26:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:26:40 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:27:43 INFO  : Disconnected from the channel tcfchan#13.
23:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:27:47 INFO  : 'jtag frequency' command is executed.
23:27:47 INFO  : Context for 'APU' is selected.
23:27:47 INFO  : System reset is completed.
23:27:50 INFO  : 'after 3000' command is executed.
23:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:27:53 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:27:53 INFO  : Context for 'APU' is selected.
23:27:53 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:27:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:53 INFO  : Context for 'APU' is selected.
23:27:53 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:27:53 INFO  : 'ps7_init' command is executed.
23:27:53 INFO  : 'ps7_post_config' command is executed.
23:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:53 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:54 INFO  : 'con' command is executed.
23:27:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:27:54 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:29:21 INFO  : Disconnected from the channel tcfchan#14.
23:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:29:24 INFO  : 'jtag frequency' command is executed.
23:29:24 INFO  : Context for 'APU' is selected.
23:29:24 INFO  : System reset is completed.
23:29:27 INFO  : 'after 3000' command is executed.
23:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:29:29 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:29:29 INFO  : Context for 'APU' is selected.
23:29:29 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:29:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:29 INFO  : Context for 'APU' is selected.
23:29:29 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:29:30 INFO  : 'ps7_init' command is executed.
23:29:30 INFO  : 'ps7_post_config' command is executed.
23:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:30 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:30 INFO  : 'con' command is executed.
23:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:29:30 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:29:55 INFO  : Disconnected from the channel tcfchan#15.
23:29:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:29:58 INFO  : 'jtag frequency' command is executed.
23:29:58 INFO  : Context for 'APU' is selected.
23:29:58 INFO  : System reset is completed.
23:30:01 INFO  : 'after 3000' command is executed.
23:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:30:04 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:30:04 INFO  : Context for 'APU' is selected.
23:30:04 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:04 INFO  : Context for 'APU' is selected.
23:30:04 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:30:04 INFO  : 'ps7_init' command is executed.
23:30:04 INFO  : 'ps7_post_config' command is executed.
23:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:04 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:05 INFO  : 'con' command is executed.
23:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:30:05 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:32:20 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:32:25 INFO  : Disconnected from the channel tcfchan#16.
23:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:32:28 INFO  : 'jtag frequency' command is executed.
23:32:28 INFO  : Context for 'APU' is selected.
23:32:28 INFO  : System reset is completed.
23:32:31 INFO  : 'after 3000' command is executed.
23:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:32:33 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:32:33 INFO  : Context for 'APU' is selected.
23:32:33 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:33 INFO  : Context for 'APU' is selected.
23:32:33 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:32:34 INFO  : 'ps7_init' command is executed.
23:32:34 INFO  : 'ps7_post_config' command is executed.
23:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:34 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:34 INFO  : 'con' command is executed.
23:32:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:32:34 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:37:17 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:37:26 INFO  : Disconnected from the channel tcfchan#17.
23:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:37:30 INFO  : 'jtag frequency' command is executed.
23:37:30 INFO  : Context for 'APU' is selected.
23:37:30 INFO  : System reset is completed.
23:37:34 INFO  : 'after 3000' command is executed.
23:37:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:37:36 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:37:36 INFO  : Context for 'APU' is selected.
23:37:36 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:37:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:36 INFO  : Context for 'APU' is selected.
23:37:36 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:37:36 INFO  : 'ps7_init' command is executed.
23:37:36 INFO  : 'ps7_post_config' command is executed.
23:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:37 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:37 INFO  : 'con' command is executed.
23:37:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:37:37 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:38:47 INFO  : Disconnected from the channel tcfchan#19.
23:38:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:38:56 INFO  : 'jtag frequency' command is executed.
23:38:56 INFO  : Context for 'APU' is selected.
23:38:56 INFO  : System reset is completed.
23:38:59 INFO  : 'after 3000' command is executed.
23:38:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:39:01 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:39:01 INFO  : Context for 'APU' is selected.
23:39:01 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:39:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:01 INFO  : Context for 'APU' is selected.
23:39:01 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:39:02 INFO  : 'ps7_init' command is executed.
23:39:02 INFO  : 'ps7_post_config' command is executed.
23:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:02 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:02 INFO  : 'con' command is executed.
23:39:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:39:02 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:39:26 INFO  : Disconnected from the channel tcfchan#20.
23:39:27 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:39:41 INFO  : 'jtag frequency' command is executed.
23:39:41 INFO  : Context for 'APU' is selected.
23:39:41 INFO  : System reset is completed.
23:39:44 INFO  : 'after 3000' command is executed.
23:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:39:47 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:39:47 INFO  : Context for 'APU' is selected.
23:39:47 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:39:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:47 INFO  : Context for 'APU' is selected.
23:39:47 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:39:47 INFO  : 'ps7_init' command is executed.
23:39:47 INFO  : 'ps7_post_config' command is executed.
23:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:48 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:48 INFO  : 'con' command is executed.
23:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:39:48 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:46:16 INFO  : Disconnected from the channel tcfchan#21.
