
---------- Begin Simulation Statistics ----------
final_tick                                64899905500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 359421                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653328                       # Number of bytes of host memory used
host_op_rate                                   393321                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   278.23                       # Real time elapsed on the host
host_tick_rate                              233263557                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064900                       # Number of seconds simulated
sim_ticks                                 64899905500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431867                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.297998                       # CPI: cycles per instruction
system.cpu.discardedOps                        705142                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        14807133                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.770417                       # IPC: instructions per cycle
system.cpu.numCycles                        129799811                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954855     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646356     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534684     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431867                       # Class of committed instruction
system.cpu.tickCycles                       114992678                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        89359                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       880162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           97                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1760692                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             98                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20721182                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16613736                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            150984                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8824816                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8734125                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.972319                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050543                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                319                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434062                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300033                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134029                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1119                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34664035                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34664035                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34667305                       # number of overall hits
system.cpu.dcache.overall_hits::total        34667305                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39763                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39763                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39854                       # number of overall misses
system.cpu.dcache.overall_misses::total         39854                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1691790500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1691790500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1691790500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1691790500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34703798                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34703798                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34707159                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34707159                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001146                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001146                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001148                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42546.852602                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42546.852602                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42449.703919                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42449.703919                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        28847                       # number of writebacks
system.cpu.dcache.writebacks::total             28847                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6567                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6567                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33242                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1271042500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1271042500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1272006000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1272006000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000957                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000957                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000958                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000958                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38289.025786                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38289.025786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38265.026172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38265.026172                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32986                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20469746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20469746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24002                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24002                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    335629000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    335629000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20493748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20493748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13983.376385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13983.376385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1480                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1480                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        22522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        22522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    285099500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    285099500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12658.711482                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12658.711482                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14194289                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14194289                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1356161500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1356161500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86045.396866                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86045.396866                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5087                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5087                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10674                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10674                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    985943000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    985943000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92368.652801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92368.652801                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3270                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3270                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           91                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           91                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.027075                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.027075                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       963500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       963500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013686                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013686                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 20945.652174                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20945.652174                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.465757                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34878711                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33242                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1049.236237                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.465757                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69803888                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69803888                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49809535                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17247065                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10042617                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     25151774                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25151774                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25151774                       # number of overall hits
system.cpu.icache.overall_hits::total        25151774                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       847293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         847293                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       847293                       # number of overall misses
system.cpu.icache.overall_misses::total        847293                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11944133500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11944133500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11944133500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11944133500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25999067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25999067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25999067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25999067                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032589                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032589                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032589                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032589                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14096.815977                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14096.815977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14096.815977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14096.815977                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       847171                       # number of writebacks
system.cpu.icache.writebacks::total            847171                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       847293                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       847293                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       847293                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       847293                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11096840500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11096840500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11096840500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11096840500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032589                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032589                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032589                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032589                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13096.815977                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13096.815977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13096.815977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13096.815977                       # average overall mshr miss latency
system.cpu.icache.replacements                 847171                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25151774                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25151774                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       847293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        847293                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11944133500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11944133500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25999067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25999067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032589                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032589                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14096.815977                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14096.815977                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       847293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       847293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11096840500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11096840500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13096.815977                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13096.815977                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           121.975711                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25999067                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            847293                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.684860                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   121.975711                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.952935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52845427                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52845427                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  64899905500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431867                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               847063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                23365                       # number of demand (read+write) hits
system.l2.demand_hits::total                   870428                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              847063                       # number of overall hits
system.l2.overall_hits::.cpu.data               23365                       # number of overall hits
system.l2.overall_hits::total                  870428                       # number of overall hits
system.l2.demand_misses::.cpu.inst                230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9877                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10107                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               230                       # number of overall misses
system.l2.overall_misses::.cpu.data              9877                       # number of overall misses
system.l2.overall_misses::total                 10107                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21739000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    976639500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        998378500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21739000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    976639500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       998378500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           847293                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               880535                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          847293                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              880535                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.297124                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011478                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.297124                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011478                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 94517.391304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98880.176167                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98780.894430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 94517.391304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98880.176167                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98780.894430                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1689                       # number of writebacks
system.l2.writebacks::total                      1689                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10102                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10102                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19439000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    877492500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    896931500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19439000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    877492500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    896931500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.296974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011473                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.296974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011473                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84517.391304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88887.003647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88787.517323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84517.391304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88887.003647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88787.517323                       # average overall mshr miss latency
system.l2.replacements                           1910                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        28847                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28847                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        28847                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28847                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       757917                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           757917                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       757917                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       757917                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               961                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   961                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9713                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9713                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    959783000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     959783000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10674                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10674                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.909968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98814.269536                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98814.269536                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    862653000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    862653000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.909968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.909968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88814.269536                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88814.269536                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         847063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             847063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21739000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21739000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       847293                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         847293                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 94517.391304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94517.391304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19439000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19439000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84517.391304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84517.391304                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         22404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16856500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16856500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        22568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102783.536585                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102783.536585                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14839500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14839500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 93330.188679                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93330.188679                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6697.364232                       # Cycle average of tags in use
system.l2.tags.total_refs                     1671328                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10102                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    165.445258                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       158.697233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6538.666999                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.019372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.798177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.817549                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7279                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13380766                       # Number of tag accesses
system.l2.tags.data_accesses                 13380766                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011653274750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          336                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          336                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               68822                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6407                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10102                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1689                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40408                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6756                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40408                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6756                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     120.214286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.138616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1724.015958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          335     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           336                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.026786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.024624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.312710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              333     99.11%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.30%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           336                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2586112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               432384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     39.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   64890136000                       # Total gap between requests
system.mem_ctrls.avgGap                    5503361.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        58880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2526976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       430656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 907243.231656169402                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 38936512.781208910048                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6635695.332406917587                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          920                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39488                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6756                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     33059000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1586604750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 653565422000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     35933.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40179.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  96738517.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        58880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2527232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2586112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        58880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        58880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       432384                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       432384                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          230                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         9872                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1689                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1689                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       907243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     38940457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         39847701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       907243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       907243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6662321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6662321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6662321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       907243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     38940457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        46510021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40404                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6729                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          440                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               862088750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             202020000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1619663750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21336.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40086.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               33098                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5936                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.22                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         8099                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   372.454871                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   326.939993                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   226.343954                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           47      0.58%      0.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           43      0.53%      1.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5926     73.17%     74.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           25      0.31%     74.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          908     11.21%     85.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           25      0.31%     86.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          627      7.74%     93.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           32      0.40%     94.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          466      5.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         8099                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2585856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             430656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               39.843756                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.635695                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        28988400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        15407700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      143285520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17523540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5123024400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   6856085400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  19148018400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   31332333360                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.779337                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  49703128500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2167100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  13029677000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        28838460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        15328005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      145199040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17601840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5123024400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   6949241640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  19069571040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   31348804425                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   483.033129                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  49499281250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2167100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  13233524250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                389                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1689                       # Transaction distribution
system.membus.trans_dist::CleanEvict              123                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9713                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9713                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           389                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        22016                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  22016                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3018496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3018496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10102                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            41519000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          176066250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            869861                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        30536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       847171                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4360                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10674                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        847293                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22568                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2541757                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        99470                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2641227                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    433782784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15894784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              449677568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1910                       # Total snoops (count)
system.tol2bus.snoopTraffic                    432384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           882445                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.101381                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.301836                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 792983     89.86%     89.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  89461     10.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             882445                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  64899905500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4384418000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3812818500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         149591495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
