Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jan  8 16:39:21 2021
| Host         : DESKTOP-VSOCTK4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab10_control_sets_placed.rpt
| Design       : lab10
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             237 |           76 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             293 |          103 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|         Clock Signal        |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG              | player_y_v[1]_i_2_n_0          | btn_db1/player_y_clock_reg[28] |                1 |              1 |         1.00 |
|  clk_divider0/clk_out_reg_0 |                                |                                |                1 |              1 |         1.00 |
|  clk_divider0/clk_out_reg_0 |                                | vs0/ball_x_clock2              |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG              |                                | ball_x_clock1                  |                2 |              4 |         2.00 |
|  clk_divider0/clk_out_reg_0 | vs0/pixel_tick                 | vs0/h_count_reg[9]_i_1_n_0     |                4 |             10 |         2.50 |
|  clk_divider0/clk_out_reg_0 | vs0/h_count_next               | vs0/v_count_reg[9]_i_1_n_0     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | vs0/pixel_tick                 | vs0/SR[0]                      |                8 |             12 |         1.50 |
|  clk_IBUF_BUFG              |                                | btn_db1/counter[0]_i_1_n_0     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG              |                                | player_x_clock[31]_i_1_n_0     |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG              |                                | ball_y_clock[31]_i_1_n_0       |                8 |             26 |         3.25 |
|  clk_IBUF_BUFG              |                                | ball_x_clock[31]_i_1_n_0       |                6 |             27 |         4.50 |
|  clk_IBUF_BUFG              | btn_db1/player_phy_clk_reg[18] | player_y_v[31]_i_1_n_0         |                7 |             30 |         4.29 |
|  clk_IBUF_BUFG              | ball_x_v0                      | vs0/ball_x_clock2              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG              | ball_y_v0                      | ball_x_clock1                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG              |                                | player_phy_clk[27]_i_1_n_0     |               14 |             56 |         4.00 |
|  clk_IBUF_BUFG              |                                | vs0/ball_x_clock2              |               29 |             76 |         2.62 |
|  clk_IBUF_BUFG              | p_4_in                         | vs0/ball_x_clock2              |               64 |            166 |         2.59 |
|  clk_IBUF_BUFG              |                                |                                |              724 |           2804 |         3.87 |
+-----------------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+


