Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Feb  8 15:01:53 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Top_wrapper_control_sets_placed.rpt
| Design       : Top_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   239 |
| Unused register locations in slices containing registers |   498 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             418 |          170 |
| No           | No                    | Yes                    |              84 |           28 |
| No           | Yes                   | No                     |             303 |          119 |
| Yes          | No                    | No                     |            1621 |          442 |
| Yes          | No                    | Yes                    |             185 |           46 |
| Yes          | Yes                   | No                     |            1899 |          644 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                                           Enable Signal                                                                                                                           |                                                                                                              Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              1 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              1 |
| ~Top_i/processing_system7_0/inst/FCLK_CLK2    |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              1 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                      |                                                                                                                                                                                                                                           |                1 |              2 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                      |                                                                                                                                                                                                                                           |                1 |              2 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                         | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                       |                4 |              4 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                3 |              4 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                3 |              4 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                   | Top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                 |                1 |              4 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                     | Top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                1 |              4 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                              |                1 |              4 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                3 |              4 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                4 |              4 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                                | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              4 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              4 |
|  Top_i/axi_i2s_transmitter_0/inst/out_BUFG[0] |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                           |                3 |              5 |
|  Top_i/processing_system7_0/inst/FCLK_CLK2    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/addr[4]_i_1_n_0                                                                                                                                                                                                    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              5 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                            | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                2 |              5 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                              | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                2 |              5 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                1 |              5 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                2 |              5 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                              | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              5 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                4 |              6 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | Top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                             |                1 |              6 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                            | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                4 |              7 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                              | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                5 |              7 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[127][0]                       | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                 | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                 | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                 | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                  | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                 | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                 | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[24]                                                                                                                          |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                 | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                 | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                 | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                 | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                 | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                 | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                           |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                           |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                           |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                               | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                            | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                             |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                       |                                                                                                                                                                                                                                           |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                           |                4 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]                                                                                                                     |                4 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                              | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                            |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                               | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                             | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                       |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                            | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                             |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                       |                                                                                                                                                                                                                                           |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                        | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                        | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                        | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                        | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[79][0]                        | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                              | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                            |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[87][0]                        | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[103]_0[0]                     | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                        | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[119][0]                       | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[111][0]                       | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                        | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                4 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                5 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                3 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                5 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                4 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                5 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                               | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[95][0]                        | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                              | Top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                4 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                           | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                        | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                2 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[71]_0[0]                      | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0] |                1 |              8 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                  | Top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                 |                2 |              9 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                     |                                                                                                                                                                                                                                           |                2 |              9 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] |                                                                                                                                                                                                                                           |                2 |              9 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                           | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                5 |              9 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                     |                                                                                                                                                                                                                                           |                3 |              9 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] |                                                                                                                                                                                                                                           |                2 |              9 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                           | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                5 |              9 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                              |                2 |             10 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                            |                2 |             10 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                              |                3 |             10 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                 | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                            |                3 |             10 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]            |                3 |             10 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]            |                2 |             10 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                              |                2 |             10 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                           | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                       |                3 |             10 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]            |                2 |             10 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                 | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                            |                2 |             10 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]            |                2 |             10 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                              |                3 |             10 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                            |                2 |             10 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                               | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                4 |             11 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                               | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                6 |             11 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                              | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                6 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK2    |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                           |                7 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                           |                2 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                            | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                7 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                           |                2 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                              |                4 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                           |                6 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]            |                3 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                            |                3 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                              |                3 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                           |                5 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                      |                                                                                                                                                                                                                                           |                3 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]            |                4 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                            |                5 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                           | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                       |                4 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                    |                                                                                                                                                                                                                                           |                3 |             12 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                        | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                4 |             13 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                        | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                4 |             13 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                               | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                6 |             13 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                               | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                7 |             13 |
|  Top_i/axi_i2s_transmitter_0/inst/out_BUFG[0] |                                                                                                                                                                                                                                                                   | Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp                                                                                                                                                           |                6 |             15 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                              | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                9 |             15 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                              | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                7 |             15 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                   | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[15]_i_1_n_0                                                                                                                   |                4 |             16 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R[31]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                           |                7 |             16 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                           |                2 |             16 |
|  Top_i/axi_i2s_transmitter_0/inst/out_BUFG[0] | Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_enable                                                                                                                                                                         | Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0                                                                                                                                            |                4 |             16 |
|  Top_i/axi_i2s_transmitter_0/inst/out_BUFG[0] | Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_1_n_0                                                                                                                                                                    | Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0                                                                                                                                            |                5 |             16 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L[31]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                           |               10 |             16 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                           |                2 |             16 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                             | Top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                 |                2 |             16 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                  |                                                                                                                                                                                                                                           |                7 |             17 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                6 |             17 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                    |                                                                                                                                                                                                                                           |                6 |             17 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                           |                9 |             18 |
| ~Top_i/axi_i2s_transmitter_0/inst/out_BUFG[0] |                                                                                                                                                                                                                                                                   | Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0                                                                                                                                           |                5 |             18 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_0                                                                                                                                                                                           |                                                                                                                                                                                                                                           |                5 |             18 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                           |                3 |             20 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                 |                8 |             20 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                       |                                                                                                                                                                                                                                           |                8 |             20 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                           |                                                                                                                                                                                                                                           |                4 |             20 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                           |                                                                                                                                                                                                                                           |                5 |             20 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                           |                8 |             20 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                      |                                                                                                                                                                                                                                           |                3 |             20 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                  |                                                                                                                                                                                                                                           |                8 |             22 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                    |                                                                                                                                                                                                                                           |                9 |             22 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                           |                5 |             24 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                           |                8 |             24 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                      |                                                                                                                                                                                                                                           |                4 |             24 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                       |                                                                                                                                                                                                                                           |               10 |             24 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                           |                                                                                                                                                                                                                                           |                7 |             24 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                           |                                                                                                                                                                                                                                           |                7 |             24 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               11 |             26 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               10 |             26 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                     |                                                                                                                                                                                                                                           |                7 |             28 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                 |                                                                                                                                                                                                                                           |                5 |             28 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                 |                                                                                                                                                                                                                                           |                5 |             28 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                     |                                                                                                                                                                                                                                           |               10 |             28 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                           |                5 |             29 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                           |                5 |             29 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                       |                                                                                                                                                                                                                                           |                8 |             29 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                        |                                                                                                                                                                                                                                           |                8 |             29 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                      |                                                                                                                                                                                                                                           |                8 |             29 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                       |                                                                                                                                                                                                                                           |                8 |             29 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I_0                                                                                                      | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                9 |             30 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                      | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |                9 |             30 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                       |               17 |             31 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                      |                                                                                                                                                                                                                                           |                9 |             32 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                            | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                    |               14 |             32 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                      |                                                                                                                                                                                                                                           |                9 |             32 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                           | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                    |               19 |             32 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                            | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                    |               15 |             32 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                            | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                    |               18 |             32 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |               13 |             32 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                           | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                    |               16 |             32 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                            | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                    |               13 |             32 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1[0]                                                                          | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                    |               21 |             32 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1[0]                                                                          | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                    |               17 |             32 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                           |               10 |             33 |
| ~Top_i/axi_i2s_transmitter_0/inst/out_BUFG[0] | Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_1_n_0                                                                                                                                                                 | Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp                                                                                                                                                           |                9 |             33 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                      |                                                                                                                                                                                                                                           |                7 |             33 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                      |                                                                                                                                                                                                                                           |                9 |             33 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                           |                7 |             33 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |               17 |             35 |
|  Top_i/processing_system7_0/inst/FCLK_CLK2    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out[31]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                           |               12 |             36 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                           |                5 |             40 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         |                                                                                                                                                                                                                                           |                5 |             40 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         |                                                                                                                                                                                                                                           |                5 |             40 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                           |                5 |             40 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                          | Top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |               20 |             41 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |               12 |             44 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   | Top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |               13 |             44 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                                                           |                8 |             53 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                           |               10 |             53 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                  | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               19 |             56 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                    | Top_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               21 |             56 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               20 |             61 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                  | Top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               21 |             61 |
|  Top_i/processing_system7_0/inst/FCLK_CLK2    | Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |               22 |             72 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                  | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                       |               26 |            128 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                    | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]_0                                                                                                    |               29 |            128 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                   |                                                                                                                                                                                                                                           |               26 |            128 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_7_in                                                                                                            | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                  |               38 |            130 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                             |                                                                                                                                                                                                                                           |               31 |            131 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                     |                                                                                                                                                                                                                                           |               30 |            131 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    | Top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                           |               49 |            131 |
|  Top_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                           |              162 |            403 |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     2 |
| 4      |                    10 |
| 5      |                     7 |
| 6      |                     2 |
| 7      |                     2 |
| 8      |                    84 |
| 9      |                     7 |
| 10     |                    13 |
| 11     |                     2 |
| 12     |                    16 |
| 13     |                     4 |
| 15     |                     3 |
| 16+    |                    84 |
+--------+-----------------------+


