Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 084a2f824b4e4b7d9ec46af97af9c4f3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_behav xil_defaultlib.test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavior of entity xil_defaultlib.mealy [mealy_default]
Compiling architecture behavior of entity xil_defaultlib.moore [moore_default]
Compiling architecture behave of entity xil_defaultlib.FILE_READ [\FILE_READ(file_name="C:\\Users\...]
Compiling architecture behavioral of entity xil_defaultlib.CLOCKGENERATOR [\CLOCKGENERATOR(clkhalfperiod=25...]
Compiling architecture behavior of entity xil_defaultlib.test
Built simulation snapshot test_behav
