// Seed: 725809987
module module_0;
  assign id_1 = 1;
  assign module_1.type_0 = 0;
  wire id_5;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1
);
  wire id_3;
  wire id_5;
  module_0 modCall_1 ();
  assign id_4 = 1;
endmodule
module module_2 (
    input  wire  id_0,
    output uwire id_1,
    output uwire id_2,
    output tri0  id_3
);
  wor id_5;
  assign id_2 = id_0;
  assign id_3 = id_0;
  assign id_3 = 1;
  assign id_2 = 1;
  assign id_5 = 1'b0;
  module_0 modCall_1 ();
endmodule
