============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 15:34:42 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.369580s wall, 1.015625s user + 0.109375s system = 1.125000s CPU (82.1%)

RUN-1004 : used memory is 297 MB, reserved memory is 276 MB, peak memory is 303 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75518409965568"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4204772982784"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75518409965568"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 35 trigger nets, 35 data nets.
KIT-1004 : Chipwatcher code = 1011000111011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=35,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=108) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=108) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=35,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=35,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=35,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=108)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=108)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=35,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=35,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26289/16 useful/useless nets, 15351/11 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-1032 : 26012/6 useful/useless nets, 15749/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25996/16 useful/useless nets, 15737/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 378 better
SYN-1014 : Optimize round 2
SYN-1032 : 25747/15 useful/useless nets, 15488/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.374999s wall, 1.031250s user + 0.062500s system = 1.093750s CPU (79.5%)

RUN-1004 : used memory is 309 MB, reserved memory is 286 MB, peak memory is 311 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 26191/2 useful/useless nets, 15935/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 84376, tnet num: 17743, tinst num: 15934, tnode num: 98796, tedge num: 137490.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 209 (3.46), #lev = 7 (1.83)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.51), #lev = 7 (1.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 485 instances into 207 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 347 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 120 adder to BLE ...
SYN-4008 : Packed 120 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.376583s wall, 1.859375s user + 0.062500s system = 1.921875s CPU (80.9%)

RUN-1004 : used memory is 316 MB, reserved memory is 291 MB, peak memory is 444 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.906314s wall, 3.015625s user + 0.125000s system = 3.140625s CPU (80.4%)

RUN-1004 : used memory is 316 MB, reserved memory is 292 MB, peak memory is 444 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25260/1 useful/useless nets, 14968/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (234 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14968 instances
RUN-0007 : 8885 luts, 3008 seqs, 1955 mslices, 990 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 25260 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 14729 nets have 2 pins
RUN-1001 : 9096 nets have [3 - 5] pins
RUN-1001 : 813 nets have [6 - 10] pins
RUN-1001 : 322 nets have [11 - 20] pins
RUN-1001 : 215 nets have [21 - 99] pins
RUN-1001 : 72 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1359     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     618     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  54   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 70
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14966 instances, 8885 luts, 3008 seqs, 2945 slices, 884 macros(2945 instances: 1955 mslices 990 lslices)
PHY-0007 : Cell area utilization is 75%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 82326, tnet num: 16810, tinst num: 14966, tnode num: 95991, tedge num: 134843.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16810 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.256982s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (88.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.42171e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14966.
PHY-3001 : Level 1 #clusters 1946.
PHY-3001 : End clustering;  0.161410s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (67.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 75%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.15585e+06, overlap = 837.469
PHY-3002 : Step(2): len = 1.0222e+06, overlap = 896.719
PHY-3002 : Step(3): len = 701473, overlap = 1176.88
PHY-3002 : Step(4): len = 608001, overlap = 1317.12
PHY-3002 : Step(5): len = 487196, overlap = 1450.91
PHY-3002 : Step(6): len = 418079, overlap = 1585.12
PHY-3002 : Step(7): len = 342156, overlap = 1672.97
PHY-3002 : Step(8): len = 291864, overlap = 1758.38
PHY-3002 : Step(9): len = 253306, overlap = 1795.31
PHY-3002 : Step(10): len = 218680, overlap = 1846.06
PHY-3002 : Step(11): len = 198403, overlap = 1871.91
PHY-3002 : Step(12): len = 176015, overlap = 1926.59
PHY-3002 : Step(13): len = 162384, overlap = 1928.91
PHY-3002 : Step(14): len = 147276, overlap = 1926.44
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.54072e-07
PHY-3002 : Step(15): len = 162414, overlap = 1896.72
PHY-3002 : Step(16): len = 194307, overlap = 1838
PHY-3002 : Step(17): len = 178488, overlap = 1845.5
PHY-3002 : Step(18): len = 177978, overlap = 1796.59
PHY-3002 : Step(19): len = 159833, overlap = 1788.34
PHY-3002 : Step(20): len = 155851, overlap = 1756.09
PHY-3002 : Step(21): len = 142597, overlap = 1774.62
PHY-3002 : Step(22): len = 140670, overlap = 1787.5
PHY-3002 : Step(23): len = 133503, overlap = 1812.81
PHY-3002 : Step(24): len = 132405, overlap = 1822.94
PHY-3002 : Step(25): len = 131600, overlap = 1830.66
PHY-3002 : Step(26): len = 130095, overlap = 1831.94
PHY-3002 : Step(27): len = 128152, overlap = 1789.75
PHY-3002 : Step(28): len = 128666, overlap = 1791.81
PHY-3002 : Step(29): len = 129800, overlap = 1793.78
PHY-3002 : Step(30): len = 130203, overlap = 1760.84
PHY-3002 : Step(31): len = 129635, overlap = 1744.44
PHY-3002 : Step(32): len = 128312, overlap = 1776.69
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.08143e-07
PHY-3002 : Step(33): len = 142257, overlap = 1737.06
PHY-3002 : Step(34): len = 159359, overlap = 1670.28
PHY-3002 : Step(35): len = 162466, overlap = 1576.66
PHY-3002 : Step(36): len = 166552, overlap = 1552.5
PHY-3002 : Step(37): len = 162722, overlap = 1582.31
PHY-3002 : Step(38): len = 162466, overlap = 1568.38
PHY-3002 : Step(39): len = 160156, overlap = 1569.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.41629e-06
PHY-3002 : Step(40): len = 175879, overlap = 1540.44
PHY-3002 : Step(41): len = 187365, overlap = 1491.22
PHY-3002 : Step(42): len = 188631, overlap = 1427.5
PHY-3002 : Step(43): len = 191198, overlap = 1382.06
PHY-3002 : Step(44): len = 189931, overlap = 1351.94
PHY-3002 : Step(45): len = 189749, overlap = 1344.03
PHY-3002 : Step(46): len = 186786, overlap = 1369.06
PHY-3002 : Step(47): len = 187415, overlap = 1402.88
PHY-3002 : Step(48): len = 186610, overlap = 1400.25
PHY-3002 : Step(49): len = 187450, overlap = 1415.72
PHY-3002 : Step(50): len = 184849, overlap = 1436.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.83257e-06
PHY-3002 : Step(51): len = 205016, overlap = 1424.19
PHY-3002 : Step(52): len = 215107, overlap = 1433.59
PHY-3002 : Step(53): len = 219212, overlap = 1422.66
PHY-3002 : Step(54): len = 221350, overlap = 1384.19
PHY-3002 : Step(55): len = 220055, overlap = 1374.75
PHY-3002 : Step(56): len = 219285, overlap = 1384.78
PHY-3002 : Step(57): len = 215919, overlap = 1343.88
PHY-3002 : Step(58): len = 215363, overlap = 1323.72
PHY-3002 : Step(59): len = 214571, overlap = 1324.81
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.66515e-06
PHY-3002 : Step(60): len = 231210, overlap = 1303.03
PHY-3002 : Step(61): len = 242826, overlap = 1312.91
PHY-3002 : Step(62): len = 247690, overlap = 1271.09
PHY-3002 : Step(63): len = 251811, overlap = 1264.78
PHY-3002 : Step(64): len = 254227, overlap = 1258.44
PHY-3002 : Step(65): len = 255711, overlap = 1256.97
PHY-3002 : Step(66): len = 251746, overlap = 1246.59
PHY-3002 : Step(67): len = 252025, overlap = 1251.25
PHY-3002 : Step(68): len = 252267, overlap = 1230.84
PHY-3002 : Step(69): len = 251596, overlap = 1205.66
PHY-3002 : Step(70): len = 249786, overlap = 1209.03
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.13303e-05
PHY-3002 : Step(71): len = 264418, overlap = 1179.69
PHY-3002 : Step(72): len = 276557, overlap = 1143.19
PHY-3002 : Step(73): len = 282154, overlap = 1063.38
PHY-3002 : Step(74): len = 287167, overlap = 1010.22
PHY-3002 : Step(75): len = 293304, overlap = 952.781
PHY-3002 : Step(76): len = 296224, overlap = 927
PHY-3002 : Step(77): len = 294651, overlap = 878.094
PHY-3002 : Step(78): len = 295893, overlap = 834.688
PHY-3002 : Step(79): len = 295976, overlap = 899.75
PHY-3002 : Step(80): len = 296604, overlap = 895.5
PHY-3002 : Step(81): len = 293425, overlap = 886.875
PHY-3002 : Step(82): len = 293528, overlap = 899.531
PHY-3002 : Step(83): len = 293285, overlap = 932.344
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.26606e-05
PHY-3002 : Step(84): len = 309272, overlap = 894.281
PHY-3002 : Step(85): len = 319837, overlap = 882.375
PHY-3002 : Step(86): len = 321649, overlap = 852.781
PHY-3002 : Step(87): len = 322602, overlap = 823.625
PHY-3002 : Step(88): len = 324633, overlap = 820.625
PHY-3002 : Step(89): len = 325781, overlap = 827.938
PHY-3002 : Step(90): len = 325012, overlap = 802.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.42906e-05
PHY-3002 : Step(91): len = 336656, overlap = 779.688
PHY-3002 : Step(92): len = 346251, overlap = 725.688
PHY-3002 : Step(93): len = 349332, overlap = 716.188
PHY-3002 : Step(94): len = 351074, overlap = 717.906
PHY-3002 : Step(95): len = 353012, overlap = 693.906
PHY-3002 : Step(96): len = 354662, overlap = 681.125
PHY-3002 : Step(97): len = 354726, overlap = 667.031
PHY-3002 : Step(98): len = 355379, overlap = 663.312
PHY-3002 : Step(99): len = 355862, overlap = 668.469
PHY-3002 : Step(100): len = 356038, overlap = 668.719
PHY-3002 : Step(101): len = 354844, overlap = 663.75
PHY-3002 : Step(102): len = 354750, overlap = 657.5
PHY-3002 : Step(103): len = 355041, overlap = 670.312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.85812e-05
PHY-3002 : Step(104): len = 366742, overlap = 633.938
PHY-3002 : Step(105): len = 373732, overlap = 621.875
PHY-3002 : Step(106): len = 374668, overlap = 558.031
PHY-3002 : Step(107): len = 375797, overlap = 546.906
PHY-3002 : Step(108): len = 378286, overlap = 548.969
PHY-3002 : Step(109): len = 379935, overlap = 558.906
PHY-3002 : Step(110): len = 378845, overlap = 539.5
PHY-3002 : Step(111): len = 378664, overlap = 515.781
PHY-3002 : Step(112): len = 379875, overlap = 520.25
PHY-3002 : Step(113): len = 380738, overlap = 534.812
PHY-3002 : Step(114): len = 380366, overlap = 509.062
PHY-3002 : Step(115): len = 380599, overlap = 511.75
PHY-3002 : Step(116): len = 381455, overlap = 533.938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000177162
PHY-3002 : Step(117): len = 387470, overlap = 509.562
PHY-3002 : Step(118): len = 392563, overlap = 486.312
PHY-3002 : Step(119): len = 395218, overlap = 478.812
PHY-3002 : Step(120): len = 396376, overlap = 486.656
PHY-3002 : Step(121): len = 397548, overlap = 471.75
PHY-3002 : Step(122): len = 398736, overlap = 459.656
PHY-3002 : Step(123): len = 399026, overlap = 432.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000324849
PHY-3002 : Step(124): len = 402779, overlap = 428.312
PHY-3002 : Step(125): len = 405957, overlap = 411.75
PHY-3002 : Step(126): len = 407402, overlap = 414.031
PHY-3002 : Step(127): len = 408082, overlap = 416.188
PHY-3002 : Step(128): len = 409470, overlap = 415.344
PHY-3002 : Step(129): len = 411025, overlap = 405.562
PHY-3002 : Step(130): len = 411126, overlap = 394.844
PHY-3002 : Step(131): len = 411728, overlap = 393.438
PHY-3002 : Step(132): len = 412905, overlap = 396.375
PHY-3002 : Step(133): len = 413743, overlap = 403.156
PHY-3002 : Step(134): len = 413651, overlap = 400.5
PHY-3002 : Step(135): len = 414313, overlap = 412.25
PHY-3002 : Step(136): len = 416025, overlap = 416.562
PHY-3002 : Step(137): len = 416921, overlap = 401.906
PHY-3002 : Step(138): len = 416294, overlap = 404.719
PHY-3002 : Step(139): len = 416399, overlap = 393.594
PHY-3002 : Step(140): len = 417577, overlap = 404.188
PHY-3002 : Step(141): len = 418033, overlap = 404.25
PHY-3002 : Step(142): len = 417047, overlap = 389.562
PHY-3002 : Step(143): len = 416872, overlap = 382.219
PHY-3002 : Step(144): len = 417819, overlap = 391.125
PHY-3002 : Step(145): len = 417819, overlap = 391.125
PHY-3002 : Step(146): len = 417374, overlap = 389.062
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000533328
PHY-3002 : Step(147): len = 419692, overlap = 387.031
PHY-3002 : Step(148): len = 422198, overlap = 391.344
PHY-3002 : Step(149): len = 423392, overlap = 395.188
PHY-3002 : Step(150): len = 424867, overlap = 401.969
PHY-3002 : Step(151): len = 427256, overlap = 403.188
PHY-3002 : Step(152): len = 428615, overlap = 400.062
PHY-3002 : Step(153): len = 427711, overlap = 405.594
PHY-3002 : Step(154): len = 427372, overlap = 407.719
PHY-3002 : Step(155): len = 428106, overlap = 398.25
PHY-3002 : Step(156): len = 428206, overlap = 398.062
PHY-3002 : Step(157): len = 427470, overlap = 402.281
PHY-3002 : Step(158): len = 426920, overlap = 402.5
PHY-3002 : Step(159): len = 427304, overlap = 395.094
PHY-3002 : Step(160): len = 427528, overlap = 402.219
PHY-3002 : Step(161): len = 426738, overlap = 399.156
PHY-3002 : Step(162): len = 426637, overlap = 400.875
PHY-3002 : Step(163): len = 427307, overlap = 396.812
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000955805
PHY-3002 : Step(164): len = 428680, overlap = 402.312
PHY-3002 : Step(165): len = 430629, overlap = 408.188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016697s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25260.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 601568, over cnt = 1759(4%), over = 14844, worst = 172
PHY-1001 : End global iterations;  0.443346s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (21.1%)

PHY-1001 : Congestion index: top1 = 146.66, top5 = 94.94, top10 = 74.94, top15 = 63.98.
PHY-3001 : End congestion estimation;  0.647908s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (43.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16810 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.398801s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (43.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.96161e-05
PHY-3002 : Step(166): len = 469858, overlap = 310.062
PHY-3002 : Step(167): len = 460625, overlap = 284.781
PHY-3002 : Step(168): len = 455041, overlap = 264.656
PHY-3002 : Step(169): len = 445423, overlap = 257.688
PHY-3002 : Step(170): len = 446423, overlap = 254.562
PHY-3002 : Step(171): len = 433668, overlap = 257.812
PHY-3002 : Step(172): len = 433932, overlap = 261.438
PHY-3002 : Step(173): len = 424609, overlap = 266.688
PHY-3002 : Step(174): len = 424066, overlap = 269.281
PHY-3002 : Step(175): len = 421637, overlap = 266.094
PHY-3002 : Step(176): len = 416023, overlap = 264.688
PHY-3002 : Step(177): len = 416023, overlap = 264.688
PHY-3002 : Step(178): len = 415099, overlap = 265
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.92321e-05
PHY-3002 : Step(179): len = 428168, overlap = 254.406
PHY-3002 : Step(180): len = 431533, overlap = 253.531
PHY-3002 : Step(181): len = 435997, overlap = 256.938
PHY-3002 : Step(182): len = 438226, overlap = 260.344
PHY-3002 : Step(183): len = 442364, overlap = 265.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000198464
PHY-3002 : Step(184): len = 442151, overlap = 267.656
PHY-3002 : Step(185): len = 444627, overlap = 261.719
PHY-3002 : Step(186): len = 446692, overlap = 263.781
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 226/25260.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 581376, over cnt = 2330(6%), over = 16852, worst = 143
PHY-1001 : End global iterations;  0.569943s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (60.3%)

PHY-1001 : Congestion index: top1 = 111.23, top5 = 84.18, top10 = 71.02, top15 = 62.86.
PHY-3001 : End congestion estimation;  0.798192s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (64.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16810 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.403510s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (58.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.94983e-05
PHY-3002 : Step(187): len = 445867, overlap = 785.969
PHY-3002 : Step(188): len = 448239, overlap = 757.031
PHY-3002 : Step(189): len = 441644, overlap = 675.125
PHY-3002 : Step(190): len = 440595, overlap = 628.844
PHY-3002 : Step(191): len = 437247, overlap = 554.344
PHY-3002 : Step(192): len = 429846, overlap = 540.281
PHY-3002 : Step(193): len = 427861, overlap = 527.594
PHY-3002 : Step(194): len = 423588, overlap = 502.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.89966e-05
PHY-3002 : Step(195): len = 422968, overlap = 474.281
PHY-3002 : Step(196): len = 423351, overlap = 468.344
PHY-3002 : Step(197): len = 428112, overlap = 430.938
PHY-3002 : Step(198): len = 431822, overlap = 415.844
PHY-3002 : Step(199): len = 424445, overlap = 428.594
PHY-3002 : Step(200): len = 423607, overlap = 426.812
PHY-3002 : Step(201): len = 422027, overlap = 427.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000117993
PHY-3002 : Step(202): len = 427131, overlap = 414.781
PHY-3002 : Step(203): len = 428775, overlap = 409.406
PHY-3002 : Step(204): len = 433913, overlap = 385.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000235986
PHY-3002 : Step(205): len = 435390, overlap = 370.312
PHY-3002 : Step(206): len = 439201, overlap = 362.469
PHY-3002 : Step(207): len = 444853, overlap = 349.906
PHY-3002 : Step(208): len = 447962, overlap = 335.031
PHY-3002 : Step(209): len = 447500, overlap = 329.75
PHY-3002 : Step(210): len = 447300, overlap = 326.344
PHY-3002 : Step(211): len = 447116, overlap = 321.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000471972
PHY-3002 : Step(212): len = 449031, overlap = 319.938
PHY-3002 : Step(213): len = 452528, overlap = 314.875
PHY-3002 : Step(214): len = 455551, overlap = 306.688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 82326, tnet num: 16810, tinst num: 14966, tnode num: 95991, tedge num: 134843.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.076156s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (47.9%)

RUN-1004 : used memory is 544 MB, reserved memory is 528 MB, peak memory is 582 MB
OPT-1001 : Total overflow 891.03 peak overflow 10.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 823/25260.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635056, over cnt = 3074(8%), over = 16285, worst = 51
PHY-1001 : End global iterations;  0.770406s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (71.0%)

PHY-1001 : Congestion index: top1 = 80.60, top5 = 65.28, top10 = 58.15, top15 = 53.78.
PHY-1001 : End incremental global routing;  0.983403s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (74.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16810 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.428078s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (43.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.715867s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (63.7%)

OPT-1001 : Current memory(MB): used = 563, reserve = 547, peak = 582.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16802/25260.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635056, over cnt = 3074(8%), over = 16285, worst = 51
PHY-1002 : len = 762616, over cnt = 2911(8%), over = 8799, worst = 44
PHY-1002 : len = 853600, over cnt = 1636(4%), over = 3751, worst = 28
PHY-1002 : len = 913608, over cnt = 546(1%), over = 1021, worst = 18
PHY-1002 : len = 944064, over cnt = 34(0%), over = 108, worst = 13
PHY-1001 : End global iterations;  1.630118s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (61.3%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 58.23, top10 = 54.12, top15 = 51.50.
OPT-1001 : End congestion update;  1.870787s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (60.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16810 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.400487s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (62.4%)

OPT-0007 : Start: WNS 999070 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.271432s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (60.5%)

OPT-1001 : Current memory(MB): used = 570, reserve = 554, peak = 582.
OPT-1001 : End physical optimization;  5.199689s wall, 2.968750s user + 0.015625s system = 2.984375s CPU (57.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8885 LUT to BLE ...
SYN-4008 : Packed 8885 LUT and 1279 SEQ to BLE.
SYN-4003 : Packing 1729 remaining SEQ's ...
SYN-4005 : Packed 1469 SEQ with LUT/SLICE
SYN-4006 : 6245 single LUT's are left
SYN-4006 : 260 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9145/12758 primitive instances ...
PHY-3001 : End packing;  0.645247s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (41.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7928 instances
RUN-1001 : 3899 mslices, 3899 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24196 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 13395 nets have 2 pins
RUN-1001 : 9284 nets have [3 - 5] pins
RUN-1001 : 864 nets have [6 - 10] pins
RUN-1001 : 352 nets have [11 - 20] pins
RUN-1001 : 222 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
PHY-3001 : design contains 7926 instances, 7798 slices, 884 macros(2945 instances: 1955 mslices 990 lslices)
PHY-3001 : Cell area utilization is 83%
PHY-3001 : After packing: Len = 466219, Over = 454.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12203/24196.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 880408, over cnt = 2204(6%), over = 3605, worst = 11
PHY-1002 : len = 882472, over cnt = 1735(4%), over = 2470, worst = 10
PHY-1002 : len = 897080, over cnt = 940(2%), over = 1240, worst = 6
PHY-1002 : len = 905504, over cnt = 620(1%), over = 812, worst = 5
PHY-1002 : len = 934600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.320901s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (56.8%)

PHY-1001 : Congestion index: top1 = 66.75, top5 = 58.22, top10 = 54.01, top15 = 51.26.
PHY-3001 : End congestion estimation;  1.655307s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (54.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79099, tnet num: 15746, tinst num: 7926, tnode num: 90380, tedge num: 132209.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.265275s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (34.6%)

RUN-1004 : used memory is 603 MB, reserved memory is 588 MB, peak memory is 603 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.736375s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (34.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.46991e-05
PHY-3002 : Step(215): len = 448644, overlap = 470.5
PHY-3002 : Step(216): len = 446134, overlap = 479.25
PHY-3002 : Step(217): len = 439192, overlap = 487.25
PHY-3002 : Step(218): len = 437202, overlap = 486.75
PHY-3002 : Step(219): len = 431317, overlap = 512.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.93982e-05
PHY-3002 : Step(220): len = 435239, overlap = 498.5
PHY-3002 : Step(221): len = 438896, overlap = 491.75
PHY-3002 : Step(222): len = 442280, overlap = 482.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.87964e-05
PHY-3002 : Step(223): len = 455617, overlap = 448.75
PHY-3002 : Step(224): len = 462897, overlap = 431.25
PHY-3002 : Step(225): len = 472511, overlap = 412.75
PHY-3002 : Step(226): len = 476911, overlap = 410.25
PHY-3002 : Step(227): len = 480084, overlap = 403
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.442721s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (3.5%)

PHY-3001 : Trial Legalized: Len = 736978
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 690/24196.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 969552, over cnt = 3703(10%), over = 6690, worst = 8
PHY-1002 : len = 996376, over cnt = 2450(6%), over = 3777, worst = 7
PHY-1002 : len = 1.02577e+06, over cnt = 1104(3%), over = 1592, worst = 6
PHY-1002 : len = 1.04373e+06, over cnt = 431(1%), over = 606, worst = 6
PHY-1002 : len = 1.05633e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.843464s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (48.9%)

PHY-1001 : Congestion index: top1 = 63.71, top5 = 58.79, top10 = 55.45, top15 = 53.08.
PHY-3001 : End congestion estimation;  3.203241s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (46.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.481001s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (45.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.47649e-05
PHY-3002 : Step(228): len = 635987, overlap = 160
PHY-3002 : Step(229): len = 598235, overlap = 215.5
PHY-3002 : Step(230): len = 575388, overlap = 209.75
PHY-3002 : Step(231): len = 561422, overlap = 215.5
PHY-3002 : Step(232): len = 552842, overlap = 222.75
PHY-3002 : Step(233): len = 544191, overlap = 217.25
PHY-3002 : Step(234): len = 539500, overlap = 226
PHY-3002 : Step(235): len = 535261, overlap = 222.5
PHY-3002 : Step(236): len = 532561, overlap = 223.5
PHY-3002 : Step(237): len = 530009, overlap = 223.75
PHY-3002 : Step(238): len = 528309, overlap = 221.75
PHY-3002 : Step(239): len = 527752, overlap = 221.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00018953
PHY-3002 : Step(240): len = 540219, overlap = 207.25
PHY-3002 : Step(241): len = 550151, overlap = 203.75
PHY-3002 : Step(242): len = 553483, overlap = 195
PHY-3002 : Step(243): len = 555058, overlap = 193
PHY-3002 : Step(244): len = 556567, overlap = 191.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000356834
PHY-3002 : Step(245): len = 566175, overlap = 185.75
PHY-3002 : Step(246): len = 576618, overlap = 181
PHY-3002 : Step(247): len = 582299, overlap = 177.5
PHY-3002 : Step(248): len = 586586, overlap = 180.75
PHY-3002 : Step(249): len = 590094, overlap = 177.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017969s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.0%)

PHY-3001 : Legalized: Len = 634985, Over = 0
PHY-3001 : Spreading special nets. 78 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.049204s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.3%)

PHY-3001 : 123 instances has been re-located, deltaX = 49, deltaY = 69, maxDist = 2.
PHY-3001 : Final: Len = 636857, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79099, tnet num: 15746, tinst num: 7926, tnode num: 90380, tedge num: 132209.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.376357s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (45.4%)

RUN-1004 : used memory is 611 MB, reserved memory is 602 MB, peak memory is 637 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2110/24196.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 877544, over cnt = 3502(9%), over = 6160, worst = 8
PHY-1002 : len = 901600, over cnt = 2246(6%), over = 3333, worst = 7
PHY-1002 : len = 930184, over cnt = 848(2%), over = 1185, worst = 7
PHY-1002 : len = 941848, over cnt = 399(1%), over = 551, worst = 6
PHY-1002 : len = 951088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.555592s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (48.3%)

PHY-1001 : Congestion index: top1 = 58.23, top5 = 53.60, top10 = 50.63, top15 = 48.52.
PHY-1001 : End incremental global routing;  2.880882s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (48.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.480575s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (71.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.715940s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (51.3%)

OPT-1001 : Current memory(MB): used = 618, reserve = 607, peak = 637.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14710/24196.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 951088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.132967s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (58.8%)

PHY-1001 : Congestion index: top1 = 58.23, top5 = 53.60, top10 = 50.63, top15 = 48.52.
OPT-1001 : End congestion update;  0.466810s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (53.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.353178s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (48.7%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.820123s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (51.4%)

OPT-1001 : Current memory(MB): used = 624, reserve = 612, peak = 637.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.337961s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (50.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14710/24196.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 951088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.122442s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (89.3%)

PHY-1001 : Congestion index: top1 = 58.23, top5 = 53.60, top10 = 50.63, top15 = 48.52.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.332406s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (51.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 57.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.168318s wall, 3.593750s user + 0.000000s system = 3.593750s CPU (50.1%)

RUN-1003 : finish command "place" in  32.577719s wall, 14.390625s user + 0.468750s system = 14.859375s CPU (45.6%)

RUN-1004 : used memory is 585 MB, reserved memory is 571 MB, peak memory is 637 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.356337s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (97.9%)

RUN-1004 : used memory is 586 MB, reserved memory is 572 MB, peak memory is 642 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7928 instances
RUN-1001 : 3899 mslices, 3899 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24196 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 13395 nets have 2 pins
RUN-1001 : 9284 nets have [3 - 5] pins
RUN-1001 : 864 nets have [6 - 10] pins
RUN-1001 : 352 nets have [11 - 20] pins
RUN-1001 : 222 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79099, tnet num: 15746, tinst num: 7926, tnode num: 90380, tedge num: 132209.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.252505s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (36.2%)

RUN-1004 : used memory is 579 MB, reserved memory is 567 MB, peak memory is 642 MB
PHY-1001 : 3899 mslices, 3899 lslices, 101 pads, 20 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 861720, over cnt = 3595(10%), over = 6544, worst = 8
PHY-1002 : len = 891584, over cnt = 2242(6%), over = 3374, worst = 8
PHY-1002 : len = 923928, over cnt = 752(2%), over = 1088, worst = 8
PHY-1002 : len = 937824, over cnt = 72(0%), over = 80, worst = 2
PHY-1002 : len = 941480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.551170s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (54.5%)

PHY-1001 : Congestion index: top1 = 58.86, top5 = 53.63, top10 = 50.45, top15 = 48.15.
PHY-1001 : End global routing;  2.881877s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (52.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 628, reserve = 617, peak = 642.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net sd_rd_data[4] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 904, reserve = 897, peak = 904.
PHY-1001 : End build detailed router design. 3.042021s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (38.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 163376, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.563596s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (35.0%)

PHY-1001 : Current memory(MB): used = 940, reserve = 933, peak = 940.
PHY-1001 : End phase 1; 1.569858s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (34.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.9314e+06, over cnt = 3242(0%), over = 3276, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 950, reserve = 942, peak = 950.
PHY-1001 : End initial routed; 25.652408s wall, 14.546875s user + 0.062500s system = 14.609375s CPU (57.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15162(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.460    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.083341s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (75.0%)

PHY-1001 : Current memory(MB): used = 966, reserve = 958, peak = 966.
PHY-1001 : End phase 2; 27.735837s wall, 16.109375s user + 0.062500s system = 16.171875s CPU (58.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.9314e+06, over cnt = 3242(0%), over = 3276, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.077148s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (60.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.81529e+06, over cnt = 1481(0%), over = 1485, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.661788s wall, 4.625000s user + 0.015625s system = 4.640625s CPU (126.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.79363e+06, over cnt = 442(0%), over = 442, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.610531s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (81.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.79323e+06, over cnt = 157(0%), over = 157, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.586194s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (96.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.79523e+06, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.440102s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (71.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.79645e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.358625s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (87.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.79679e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.264855s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (59.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.79679e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.306586s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (76.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.79681e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.157448s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (79.4%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.79681e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.159991s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (39.1%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.79679e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.166264s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (65.8%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.79679e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.180334s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (78.0%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.79679e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.276277s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (73.5%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.79679e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.166818s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (65.6%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.79682e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.148065s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (84.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15162(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.460    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.071687s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (37.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 803 feed throughs used by 428 nets
PHY-1001 : End commit to database; 1.839423s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (45.9%)

PHY-1001 : Current memory(MB): used = 1061, reserve = 1056, peak = 1061.
PHY-1001 : End phase 3; 12.724851s wall, 10.234375s user + 0.062500s system = 10.296875s CPU (80.9%)

PHY-1003 : Routed, final wirelength = 2.79682e+06
PHY-1001 : Current memory(MB): used = 1066, reserve = 1061, peak = 1066.
PHY-1001 : End export database. 0.051533s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  45.440852s wall, 28.156250s user + 0.156250s system = 28.312500s CPU (62.3%)

RUN-1003 : finish command "route" in  50.177564s wall, 30.406250s user + 0.171875s system = 30.578125s CPU (60.9%)

RUN-1004 : used memory is 1059 MB, reserved memory is 1055 MB, peak memory is 1066 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15149   out of  19600   77.29%
#reg                     3100   out of  19600   15.82%
#le                     15409
  #lut only             12309   out of  15409   79.88%
  #reg only               260   out of  15409    1.69%
  #lut&reg               2840   out of  15409   18.43%
#dsp                        3   out of     29   10.34%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2149
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    249
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    203
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               130
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 67
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    52
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15409  |14508   |641     |3116    |20      |3       |
|  ISP                               |AHBISP                                      |8189   |7899    |220     |634     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7618   |7504    |76      |293     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1785   |1779    |6       |26      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1775   |1769    |6       |23      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1780   |1774    |6       |31      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |45     |39      |6       |27      |2       |0       |
|    u_demosaic                      |demosaic                                    |448    |284     |132     |262     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |113    |62      |29      |78      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |75     |46      |27      |47      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |101    |68      |33      |65      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |135    |96      |35      |60      |0       |0       |
|    u_gamma                         |gamma                                       |26     |26      |0       |17      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |6      |6       |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |12     |12      |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |6      |6       |0       |6       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |18     |15      |3       |7       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |10     |10      |0       |3       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |8      |5       |3       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |16     |16      |0       |16      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |44     |44      |0       |19      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |2      |2       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |4      |4       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |3      |3       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |31     |24      |0       |31      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |0       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |10     |10      |0       |10      |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                         |2      |2       |0       |1       |0       |0       |
|  sd_reader                         |sd_reader                                   |642    |540     |99      |323     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |286    |249     |34      |148     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |733    |558     |103     |372     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |372    |240     |60      |252     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |133    |70      |18      |108     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |13     |8       |0       |13      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |35     |19      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |31     |21      |0       |31      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |141    |96      |18      |114     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |22     |22      |0       |22      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |34     |22      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |36     |26      |0       |36      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |361    |318     |43      |120     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |54     |45      |9       |28      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |88     |88      |0       |10      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |43     |39      |4       |23      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |102    |84      |18      |29      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |74     |62      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5027   |4965    |56      |1318    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |153    |88      |65      |27      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |511    |314     |95      |335     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |511    |314     |95      |335     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |222    |125     |0       |215     |0       |0       |
|        reg_inst                    |register                                    |222    |125     |0       |215     |0       |0       |
|      trigger_inst                  |trigger                                     |289    |189     |95      |120     |0       |0       |
|        bus_inst                    |bus_top                                     |103    |68      |34      |39      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |97     |62      |34      |33      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |109    |80      |29      |59      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13348  
    #2          2       7992   
    #3          3        700   
    #4          4        592   
    #5        5-10       924   
    #6        11-50      482   
    #7       51-100      30    
    #8       101-500     44    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.839068s wall, 2.171875s user + 0.015625s system = 2.187500s CPU (118.9%)

RUN-1004 : used memory is 1059 MB, reserved memory is 1055 MB, peak memory is 1116 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79099, tnet num: 15746, tinst num: 7926, tnode num: 90380, tedge num: 132209.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.207136s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (75.1%)

RUN-1004 : used memory is 1061 MB, reserved memory is 1056 MB, peak memory is 1116 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 1590f815334e26d65ec8f63ae0c8bb3dbfe4145c195d3d018a283f57c9a1e8be -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7926
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24196, pip num: 187437
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 803
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3155 valid insts, and 495929 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111101011000111011111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  28.409565s wall, 118.953125s user + 1.421875s system = 120.375000s CPU (423.7%)

RUN-1004 : used memory is 1083 MB, reserved memory is 1086 MB, peak memory is 1282 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_153442.log"
