
ubuntu-preinstalled/pic:     file format elf32-littlearm


Disassembly of section .init:

00002cbc <.init>:
    2cbc:	push	{r3, lr}
    2cc0:	bl	3558 <floor@plt+0x538>
    2cc4:	pop	{r3, pc}

Disassembly of section .plt:

00002cc8 <rand@plt-0x14>:
    2cc8:	push	{lr}		; (str lr, [sp, #-4]!)
    2ccc:	ldr	lr, [pc, #4]	; 2cd8 <rand@plt-0x4>
    2cd0:	add	lr, pc, lr
    2cd4:	ldr	pc, [lr, #8]!
    2cd8:	andeq	ip, r2, ip, asr r1

00002cdc <rand@plt>:
    2cdc:	add	ip, pc, #0, 12
    2ce0:	add	ip, ip, #44, 20	; 0x2c000
    2ce4:	ldr	pc, [ip, #348]!	; 0x15c

00002ce8 <sqrt@plt>:
    2ce8:	add	ip, pc, #0, 12
    2cec:	add	ip, ip, #44, 20	; 0x2c000
    2cf0:	ldr	pc, [ip, #340]!	; 0x154

00002cf4 <__aeabi_atexit@plt>:
    2cf4:			; <UNDEFINED> instruction: 0xe7fd4778
    2cf8:	add	ip, pc, #0, 12
    2cfc:	add	ip, ip, #44, 20	; 0x2c000
    2d00:	ldr	pc, [ip, #328]!	; 0x148

00002d04 <strtol@plt>:
    2d04:	add	ip, pc, #0, 12
    2d08:	add	ip, ip, #44, 20	; 0x2c000
    2d0c:	ldr	pc, [ip, #320]!	; 0x140

00002d10 <free@plt>:
    2d10:			; <UNDEFINED> instruction: 0xe7fd4778
    2d14:	add	ip, pc, #0, 12
    2d18:	add	ip, ip, #44, 20	; 0x2c000
    2d1c:	ldr	pc, [ip, #308]!	; 0x134

00002d20 <strncmp@plt>:
    2d20:	add	ip, pc, #0, 12
    2d24:	add	ip, ip, #44, 20	; 0x2c000
    2d28:	ldr	pc, [ip, #300]!	; 0x12c

00002d2c <__aeabi_uidivmod@plt>:
    2d2c:	add	ip, pc, #0, 12
    2d30:	add	ip, ip, #44, 20	; 0x2c000
    2d34:	ldr	pc, [ip, #292]!	; 0x124

00002d38 <exit@plt>:
    2d38:	add	ip, pc, #0, 12
    2d3c:	add	ip, ip, #44, 20	; 0x2c000
    2d40:	ldr	pc, [ip, #284]!	; 0x11c

00002d44 <strerror@plt>:
    2d44:	add	ip, pc, #0, 12
    2d48:	add	ip, ip, #44, 20	; 0x2c000
    2d4c:	ldr	pc, [ip, #276]!	; 0x114

00002d50 <stpcpy@plt>:
    2d50:	add	ip, pc, #0, 12
    2d54:	add	ip, ip, #44, 20	; 0x2c000
    2d58:	ldr	pc, [ip, #268]!	; 0x10c

00002d5c <puts@plt>:
    2d5c:			; <UNDEFINED> instruction: 0xe7fd4778
    2d60:	add	ip, pc, #0, 12
    2d64:	add	ip, ip, #44, 20	; 0x2c000
    2d68:	ldr	pc, [ip, #256]!	; 0x100

00002d6c <cos@plt>:
    2d6c:	add	ip, pc, #0, 12
    2d70:	add	ip, ip, #44, 20	; 0x2c000
    2d74:	ldr	pc, [ip, #248]!	; 0xf8

00002d78 <__cxa_guard_release@plt>:
    2d78:	add	ip, pc, #0, 12
    2d7c:	add	ip, ip, #44, 20	; 0x2c000
    2d80:	ldr	pc, [ip, #240]!	; 0xf0

00002d84 <snprintf@plt>:
    2d84:	add	ip, pc, #0, 12
    2d88:	add	ip, ip, #44, 20	; 0x2c000
    2d8c:	ldr	pc, [ip, #232]!	; 0xe8

00002d90 <_Znaj@plt>:
    2d90:			; <UNDEFINED> instruction: 0xe7fd4778
    2d94:	add	ip, pc, #0, 12
    2d98:	add	ip, ip, #44, 20	; 0x2c000
    2d9c:	ldr	pc, [ip, #220]!	; 0xdc

00002da0 <abort@plt>:
    2da0:	add	ip, pc, #0, 12
    2da4:	add	ip, ip, #44, 20	; 0x2c000
    2da8:	ldr	pc, [ip, #212]!	; 0xd4

00002dac <setbuf@plt>:
    2dac:	add	ip, pc, #0, 12
    2db0:	add	ip, ip, #44, 20	; 0x2c000
    2db4:	ldr	pc, [ip, #204]!	; 0xcc

00002db8 <log10@plt>:
    2db8:	add	ip, pc, #0, 12
    2dbc:	add	ip, ip, #44, 20	; 0x2c000
    2dc0:	ldr	pc, [ip, #196]!	; 0xc4

00002dc4 <system@plt>:
    2dc4:	add	ip, pc, #0, 12
    2dc8:	add	ip, ip, #44, 20	; 0x2c000
    2dcc:	ldr	pc, [ip, #188]!	; 0xbc

00002dd0 <realloc@plt>:
    2dd0:	add	ip, pc, #0, 12
    2dd4:	add	ip, ip, #44, 20	; 0x2c000
    2dd8:	ldr	pc, [ip, #180]!	; 0xb4

00002ddc <strcpy@plt>:
    2ddc:	add	ip, pc, #0, 12
    2de0:	add	ip, ip, #44, 20	; 0x2c000
    2de4:	ldr	pc, [ip, #172]!	; 0xac

00002de8 <ceil@plt>:
    2de8:	add	ip, pc, #0, 12
    2dec:	add	ip, ip, #44, 20	; 0x2c000
    2df0:	ldr	pc, [ip, #164]!	; 0xa4

00002df4 <fmod@plt>:
    2df4:	add	ip, pc, #0, 12
    2df8:	add	ip, ip, #44, 20	; 0x2c000
    2dfc:	ldr	pc, [ip, #156]!	; 0x9c

00002e00 <ungetc@plt>:
    2e00:	add	ip, pc, #0, 12
    2e04:	add	ip, ip, #44, 20	; 0x2c000
    2e08:	ldr	pc, [ip, #148]!	; 0x94

00002e0c <__stack_chk_fail@plt>:
    2e0c:	add	ip, pc, #0, 12
    2e10:	add	ip, ip, #44, 20	; 0x2c000
    2e14:	ldr	pc, [ip, #140]!	; 0x8c

00002e18 <__cxa_end_cleanup@plt>:
    2e18:	add	ip, pc, #0, 12
    2e1c:	add	ip, ip, #44, 20	; 0x2c000
    2e20:	ldr	pc, [ip, #132]!	; 0x84

00002e24 <putc@plt>:
    2e24:			; <UNDEFINED> instruction: 0xe7fd4778
    2e28:	add	ip, pc, #0, 12
    2e2c:	add	ip, ip, #44, 20	; 0x2c000
    2e30:	ldr	pc, [ip, #120]!	; 0x78

00002e34 <getc@plt>:
    2e34:	add	ip, pc, #0, 12
    2e38:	add	ip, ip, #44, 20	; 0x2c000
    2e3c:	ldr	pc, [ip, #112]!	; 0x70

00002e40 <atan2@plt>:
    2e40:	add	ip, pc, #0, 12
    2e44:	add	ip, ip, #44, 20	; 0x2c000
    2e48:	ldr	pc, [ip, #104]!	; 0x68

00002e4c <_ZdaPv@plt>:
    2e4c:	add	ip, pc, #0, 12
    2e50:	add	ip, ip, #44, 20	; 0x2c000
    2e54:	ldr	pc, [ip, #96]!	; 0x60

00002e58 <__ctype_b_loc@plt>:
    2e58:	add	ip, pc, #0, 12
    2e5c:	add	ip, ip, #44, 20	; 0x2c000
    2e60:	ldr	pc, [ip, #88]!	; 0x58

00002e64 <setlocale@plt>:
    2e64:	add	ip, pc, #0, 12
    2e68:	add	ip, ip, #44, 20	; 0x2c000
    2e6c:	ldr	pc, [ip, #80]!	; 0x50

00002e70 <ferror@plt>:
    2e70:	add	ip, pc, #0, 12
    2e74:	add	ip, ip, #44, 20	; 0x2c000
    2e78:	ldr	pc, [ip, #72]!	; 0x48

00002e7c <fputc@plt>:
    2e7c:	add	ip, pc, #0, 12
    2e80:	add	ip, ip, #44, 20	; 0x2c000
    2e84:	ldr	pc, [ip, #64]!	; 0x40

00002e88 <fwrite@plt>:
    2e88:			; <UNDEFINED> instruction: 0xe7fd4778
    2e8c:	add	ip, pc, #0, 12
    2e90:	add	ip, ip, #44, 20	; 0x2c000
    2e94:	ldr	pc, [ip, #52]!	; 0x34

00002e98 <sincos@plt>:
    2e98:	add	ip, pc, #0, 12
    2e9c:	add	ip, ip, #44, 20	; 0x2c000
    2ea0:	ldr	pc, [ip, #44]!	; 0x2c

00002ea4 <memcpy@plt>:
    2ea4:	add	ip, pc, #0, 12
    2ea8:	add	ip, ip, #44, 20	; 0x2c000
    2eac:	ldr	pc, [ip, #36]!	; 0x24

00002eb0 <malloc@plt>:
    2eb0:	add	ip, pc, #0, 12
    2eb4:	add	ip, ip, #44, 20	; 0x2c000
    2eb8:	ldr	pc, [ip, #28]!

00002ebc <strlen@plt>:
    2ebc:	add	ip, pc, #0, 12
    2ec0:	add	ip, ip, #44, 20	; 0x2c000
    2ec4:	ldr	pc, [ip, #20]!

00002ec8 <__snprintf_chk@plt>:
    2ec8:	add	ip, pc, #0, 12
    2ecc:	add	ip, ip, #44, 20	; 0x2c000
    2ed0:	ldr	pc, [ip, #12]!

00002ed4 <fclose@plt>:
    2ed4:	add	ip, pc, #0, 12
    2ed8:	add	ip, ip, #44, 20	; 0x2c000
    2edc:	ldr	pc, [ip, #4]!

00002ee0 <write@plt>:
    2ee0:			; <UNDEFINED> instruction: 0xe7fd4778
    2ee4:	add	ip, pc, #0, 12
    2ee8:	add	ip, ip, #176128	; 0x2b000
    2eec:	ldr	pc, [ip, #4088]!	; 0xff8

00002ef0 <__gxx_personality_v0@plt>:
    2ef0:	add	ip, pc, #0, 12
    2ef4:	add	ip, ip, #176128	; 0x2b000
    2ef8:	ldr	pc, [ip, #4080]!	; 0xff0

00002efc <_exit@plt>:
    2efc:	add	ip, pc, #0, 12
    2f00:	add	ip, ip, #176128	; 0x2b000
    2f04:	ldr	pc, [ip, #4072]!	; 0xfe8

00002f08 <strcmp@plt>:
    2f08:	add	ip, pc, #0, 12
    2f0c:	add	ip, ip, #176128	; 0x2b000
    2f10:	ldr	pc, [ip, #4064]!	; 0xfe0

00002f14 <__powidf2@plt>:
    2f14:	add	ip, pc, #0, 12
    2f18:	add	ip, ip, #176128	; 0x2b000
    2f1c:	ldr	pc, [ip, #4056]!	; 0xfd8

00002f20 <__errno_location@plt>:
    2f20:	add	ip, pc, #0, 12
    2f24:	add	ip, ip, #176128	; 0x2b000
    2f28:	ldr	pc, [ip, #4048]!	; 0xfd0

00002f2c <pow@plt>:
    2f2c:	add	ip, pc, #0, 12
    2f30:	add	ip, ip, #176128	; 0x2b000
    2f34:	ldr	pc, [ip, #4040]!	; 0xfc8

00002f38 <memchr@plt>:
    2f38:	add	ip, pc, #0, 12
    2f3c:	add	ip, ip, #176128	; 0x2b000
    2f40:	ldr	pc, [ip, #4032]!	; 0xfc0

00002f44 <sscanf@plt>:
    2f44:	add	ip, pc, #0, 12
    2f48:	add	ip, ip, #176128	; 0x2b000
    2f4c:	ldr	pc, [ip, #4024]!	; 0xfb8

00002f50 <fflush@plt>:
    2f50:			; <UNDEFINED> instruction: 0xe7fd4778
    2f54:	add	ip, pc, #0, 12
    2f58:	add	ip, ip, #176128	; 0x2b000
    2f5c:	ldr	pc, [ip, #4012]!	; 0xfac

00002f60 <fopen64@plt>:
    2f60:	add	ip, pc, #0, 12
    2f64:	add	ip, ip, #176128	; 0x2b000
    2f68:	ldr	pc, [ip, #4004]!	; 0xfa4

00002f6c <memcmp@plt>:
    2f6c:	add	ip, pc, #0, 12
    2f70:	add	ip, ip, #176128	; 0x2b000
    2f74:	ldr	pc, [ip, #3996]!	; 0xf9c

00002f78 <__cxa_guard_acquire@plt>:
    2f78:	add	ip, pc, #0, 12
    2f7c:	add	ip, ip, #176128	; 0x2b000
    2f80:	ldr	pc, [ip, #3988]!	; 0xf94

00002f84 <__sprintf_chk@plt>:
    2f84:	add	ip, pc, #0, 12
    2f88:	add	ip, ip, #176128	; 0x2b000
    2f8c:	ldr	pc, [ip, #3980]!	; 0xf8c

00002f90 <sin@plt>:
    2f90:	add	ip, pc, #0, 12
    2f94:	add	ip, ip, #176128	; 0x2b000
    2f98:	ldr	pc, [ip, #3972]!	; 0xf84

00002f9c <fputs@plt>:
    2f9c:			; <UNDEFINED> instruction: 0xe7fd4778
    2fa0:	add	ip, pc, #0, 12
    2fa4:	add	ip, ip, #176128	; 0x2b000
    2fa8:	ldr	pc, [ip, #3960]!	; 0xf78

00002fac <getenv@plt>:
    2fac:	add	ip, pc, #0, 12
    2fb0:	add	ip, ip, #176128	; 0x2b000
    2fb4:	ldr	pc, [ip, #3952]!	; 0xf70

00002fb8 <__libc_start_main@plt>:
    2fb8:	add	ip, pc, #0, 12
    2fbc:	add	ip, ip, #176128	; 0x2b000
    2fc0:	ldr	pc, [ip, #3944]!	; 0xf68

00002fc4 <__gmon_start__@plt>:
    2fc4:	add	ip, pc, #0, 12
    2fc8:	add	ip, ip, #176128	; 0x2b000
    2fcc:	ldr	pc, [ip, #3936]!	; 0xf60

00002fd0 <srand@plt>:
    2fd0:	add	ip, pc, #0, 12
    2fd4:	add	ip, ip, #176128	; 0x2b000
    2fd8:	ldr	pc, [ip, #3928]!	; 0xf58

00002fdc <acos@plt>:
    2fdc:	add	ip, pc, #0, 12
    2fe0:	add	ip, ip, #176128	; 0x2b000
    2fe4:	ldr	pc, [ip, #3920]!	; 0xf50

00002fe8 <strchr@plt>:
    2fe8:	add	ip, pc, #0, 12
    2fec:	add	ip, ip, #176128	; 0x2b000
    2ff0:	ldr	pc, [ip, #3912]!	; 0xf48

00002ff4 <__cxa_finalize@plt>:
    2ff4:	add	ip, pc, #0, 12
    2ff8:	add	ip, ip, #176128	; 0x2b000
    2ffc:	ldr	pc, [ip, #3904]!	; 0xf40

00003000 <hypot@plt>:
    3000:			; <UNDEFINED> instruction: 0xe7fd4778
    3004:	add	ip, pc, #0, 12
    3008:	add	ip, ip, #176128	; 0x2b000
    300c:	ldr	pc, [ip, #3892]!	; 0xf34

00003010 <__printf_chk@plt>:
    3010:			; <UNDEFINED> instruction: 0xe7fd4778
    3014:	add	ip, pc, #0, 12
    3018:	add	ip, ip, #176128	; 0x2b000
    301c:	ldr	pc, [ip, #3880]!	; 0xf28

00003020 <floor@plt>:
    3020:	add	ip, pc, #0, 12
    3024:	add	ip, ip, #176128	; 0x2b000
    3028:	ldr	pc, [ip, #3872]!	; 0xf20

Disassembly of section .text:

00003030 <_Znwj@@Base-0x131f4>:
    3030:	cfstr32mi	mvfx11, [lr], {56}	; 0x38
    3034:			; <UNDEFINED> instruction: 0xf104447c
    3038:			; <UNDEFINED> instruction: 0xf5040518
    303c:			; <UNDEFINED> instruction: 0xf012608a
    3040:			; <UNDEFINED> instruction: 0xf104f901
    3044:			; <UNDEFINED> instruction: 0xf0090008
    3048:			; <UNDEFINED> instruction: 0x4628fa39
    304c:	blx	9bf056 <_ZdlPv@@Base+0x9a8dea>
    3050:	stmdbmi	r8, {r0, r1, r2, r9, fp, lr}
    3054:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    3058:			; <UNDEFINED> instruction: 0xf7ff4479
    305c:			; <UNDEFINED> instruction: 0xf104ee4e
    3060:	pop	{r2, r5}
    3064:			; <UNDEFINED> instruction: 0xf00a4038
    3068:	svclt	0x0000bcb1
    306c:	andeq	ip, r2, r8, lsl r4
    3070:	andeq	fp, r2, sl, lsr #31
    3074:	andeq	r0, r0, r5, asr #11
    3078:	mvnsmi	lr, sp, lsr #18
    307c:	ldcmi	0, cr11, [ip], {130}	; 0x82
    3080:	ldrbtmi	r4, [ip], #-3356	; 0xfffff2e4
    3084:			; <UNDEFINED> instruction: 0xf1044e1c
    3088:			; <UNDEFINED> instruction: 0xf1040820
    308c:			; <UNDEFINED> instruction: 0xf012004c
    3090:	ldrbtmi	pc, [sp], #-2265	; 0xfffff727	; <UNPREDICTABLE>
    3094:			; <UNDEFINED> instruction: 0xf1044640
    3098:			; <UNDEFINED> instruction: 0xf0030708
    309c:	ldmdbmi	r7, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    30a0:	strbmi	r4, [r0], -sl, lsr #12
    30a4:	strls	r4, [r1, #-1145]	; 0xfffffb87
    30a8:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    30ac:			; <UNDEFINED> instruction: 0xf0134638
    30b0:	ldrbtmi	pc, [lr], #-2409	; 0xfffff697	; <UNPREDICTABLE>
    30b4:			; <UNDEFINED> instruction: 0x46384912
    30b8:			; <UNDEFINED> instruction: 0xf1044633
    30bc:	bls	44914 <_ZdlPv@@Base+0x2e6a8>
    30c0:	ldmdapl	sp, {r2, r3, r4, r5, sl, ip, sp}^
    30c4:			; <UNDEFINED> instruction: 0xf7ff4629
    30c8:			; <UNDEFINED> instruction: 0x4630ee18
    30cc:			; <UNDEFINED> instruction: 0xf95af013
    30d0:	strtmi	r9, [r9], -r1, lsl #20
    30d4:			; <UNDEFINED> instruction: 0xf7ff4630
    30d8:			; <UNDEFINED> instruction: 0x4620ee10
    30dc:			; <UNDEFINED> instruction: 0xf952f013
    30e0:	strtmi	r9, [r9], -r1, lsl #20
    30e4:	andlt	r4, r2, r0, lsr #12
    30e8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    30ec:	mcrlt	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    30f0:	andeq	ip, r2, r2, lsr #16
    30f4:	andeq	fp, r2, lr, ror #30
    30f8:	andeq	fp, r2, lr, ror sp
    30fc:	andeq	r3, r0, r9, ror #18
    3100:	andeq	r0, r0, r0, lsr #2
    3104:	blmi	ff155c1c <_ZdlPv@@Base+0xff13f9b0>
    3108:	push	{r1, r3, r4, r5, r6, sl, lr}
    310c:			; <UNDEFINED> instruction: 0x460d4ff0
    3110:	addlt	r4, fp, r3, asr #19
    3114:			; <UNDEFINED> instruction: 0x460658d3
    3118:			; <UNDEFINED> instruction: 0xf8df4479
    311c:	andcs	r9, r1, r8, lsl #6
    3120:	movwls	r6, #38939	; 0x981b
    3124:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3128:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
    312c:	ldrbtmi	r4, [r9], #2750	; 0xabe
    3130:	blmi	fef9d1d8 <_ZdlPv@@Base+0xfef86f6c>
    3134:	beq	3f278 <_ZdlPv@@Base+0x2900c>
    3138:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    313c:	ldmibmi	ip!, {r0, r1, r4, r6, r7, r9, sl, lr}
    3140:			; <UNDEFINED> instruction: 0x60104fbc
    3144:			; <UNDEFINED> instruction: 0xf8594479
    3148:	ldrbtmi	r3, [pc], #-3	; 3150 <floor@plt+0x130>
    314c:			; <UNDEFINED> instruction: 0x371c4aba
    3150:	rschi	pc, r8, #14614528	; 0xdf0000
    3154:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    3158:	ldrbtmi	r9, [r8], #771	; 0x303
    315c:			; <UNDEFINED> instruction: 0xf7ff9202
    3160:	ldrtmi	lr, [fp], -r6, lsr #28
    3164:	strbmi	r2, [r2], -r0, lsl #8
    3168:	ldrtmi	r4, [r0], -r9, lsr #12
    316c:			; <UNDEFINED> instruction: 0xf0129400
    3170:	mcrrne	15, 1, pc, r3, cr9	; <UNPREDICTABLE>
    3174:	sbcshi	pc, pc, r0
    3178:	vceq.i8	q1, q0, q13
    317c:	ldmdacs	lr!, {r0, r2, r7, pc}
    3180:	sbcshi	pc, r3, r0, asr #6
    3184:	teqeq	pc, #160, 2	; 0x28	; <UNPREDICTABLE>
    3188:	vpadd.i8	d2, d0, d27
    318c:	andge	r8, r2, #206	; 0xce
    3190:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    3194:			; <UNDEFINED> instruction: 0x4710441a
    3198:	andeq	r0, r0, sp, ror #4
    319c:	muleq	r0, r3, r1
    31a0:	muleq	r0, r3, r1
    31a4:	muleq	r0, r3, r1
    31a8:	andeq	r0, r0, r9, lsl #3
    31ac:			; <UNDEFINED> instruction: 0xffffffcb
    31b0:	muleq	r0, r3, r1
    31b4:	muleq	r0, r3, r1
    31b8:	muleq	r0, r3, r1
    31bc:	muleq	r0, r3, r1
    31c0:	muleq	r0, r3, r1
    31c4:	muleq	r0, r3, r1
    31c8:	muleq	r0, r3, r1
    31cc:	muleq	r0, r3, r1
    31d0:	muleq	r0, r3, r1
    31d4:	muleq	r0, r3, r1
    31d8:	muleq	r0, r3, r1
    31dc:	muleq	r0, r3, r1
    31e0:	muleq	r0, r3, r1
    31e4:	muleq	r0, r3, r1
    31e8:	andeq	r0, r0, pc, ror r1
    31ec:			; <UNDEFINED> instruction: 0xffffffcb
    31f0:	andeq	r0, r0, r5, ror r1
    31f4:	muleq	r0, r3, r1
    31f8:	muleq	r0, r3, r1
    31fc:	muleq	r0, r3, r1
    3200:	muleq	r0, r3, r1
    3204:	muleq	r0, r3, r1
    3208:	muleq	r0, r3, r1
    320c:	muleq	r0, r3, r1
    3210:	muleq	r0, r3, r1
    3214:	muleq	r0, r3, r1
    3218:	muleq	r0, r3, r1
    321c:	muleq	r0, r3, r1
    3220:	muleq	r0, r3, r1
    3224:	muleq	r0, r3, r1
    3228:	andeq	r0, r0, pc, ror #2
    322c:	muleq	r0, r3, r1
    3230:	muleq	r0, r3, r1
    3234:	andeq	r0, r0, fp, asr r1
    3238:	muleq	r0, r3, r1
    323c:	muleq	r0, r3, r1
    3240:	muleq	r0, r3, r1
    3244:	muleq	r0, r3, r1
    3248:	muleq	r0, r3, r1
    324c:	muleq	r0, r3, r1
    3250:	muleq	r0, r3, r1
    3254:	andeq	r0, r0, r1, asr r1
    3258:	muleq	r0, r3, r1
    325c:	andeq	r0, r0, r3, lsr r1
    3260:	muleq	r0, r3, r1
    3264:	muleq	r0, r3, r1
    3268:	muleq	r0, r3, r1
    326c:	andeq	r0, r0, sp, lsr #2
    3270:	muleq	r0, r3, r1
    3274:	andeq	r0, r0, r5, lsl r1
    3278:	muleq	r0, r3, r1
    327c:	andeq	r0, r0, r3, lsr r1
    3280:	muleq	r0, r3, r1
    3284:	andeq	r0, r0, r9, lsl #2
    3288:	svcvc	0x0080f5b0
    328c:	blmi	1b377c8 <_ZdlPv@@Base+0x1b2155c>
    3290:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3294:			; <UNDEFINED> instruction: 0xf0086818
    3298:			; <UNDEFINED> instruction: 0x4620fa31
    329c:	stcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    32a0:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
    32a4:	movwcc	r6, #6483	; 0x1953
    32a8:			; <UNDEFINED> instruction: 0xe75a6153
    32ac:	andcs	r4, r1, r6, ror #22
    32b0:			; <UNDEFINED> instruction: 0xf8594966
    32b4:	ldrbtmi	r3, [r9], #-3
    32b8:			; <UNDEFINED> instruction: 0xf7ff681a
    32bc:	andcs	lr, r0, ip, lsr #29
    32c0:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    32c4:	bleq	7f6f8 <_ZdlPv@@Base+0x6948c>
    32c8:	stcge	7, cr14, [r4], {75}	; 0x4b
    32cc:	strtmi	fp, [r0], -r1, asr #5
    32d0:			; <UNDEFINED> instruction: 0xffe0f011
    32d4:	ldmdami	pc, {r1, r2, r3, r4, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    32d8:			; <UNDEFINED> instruction: 0xf8594621
    32dc:	ldrbtmi	r3, [r8], #-3
    32e0:			; <UNDEFINED> instruction: 0xf012461a
    32e4:	ldr	pc, [ip, -r5, ror #18]!
    32e8:	andcs	r4, r0, #93184	; 0x16c00
    32ec:	addsvs	r4, sl, fp, ror r4
    32f0:	blmi	15fcfd4 <_ZdlPv@@Base+0x15e6d68>
    32f4:			; <UNDEFINED> instruction: 0xf8594859
    32f8:	ldrbtmi	r3, [r8], #-3
    32fc:			; <UNDEFINED> instruction: 0x4619461a
    3300:			; <UNDEFINED> instruction: 0xf97ef012
    3304:			; <UNDEFINED> instruction: 0xf10ae72d
    3308:	str	r0, [sl, -r1, lsl #20]!
    330c:	andcs	r4, r0, #84, 22	; 0x15000
    3310:	subsvs	r4, sl, fp, ror r4
    3314:	blmi	14fcfb0 <_ZdlPv@@Base+0x14e6d44>
    3318:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    331c:			; <UNDEFINED> instruction: 0xe720605a
    3320:	andcs	r4, r1, #82944	; 0x14400
    3324:	subsvs	r4, sl, fp, ror r4
    3328:	stmdbls	r2, {r0, r1, r3, r4, r8, r9, sl, sp, lr, pc}
    332c:	subscs	pc, sl, r0, asr #4
    3330:	ldc2l	0, cr15, [r2, #68]!	; 0x44
    3334:			; <UNDEFINED> instruction: 0xf000e715
    3338:			; <UNDEFINED> instruction: 0xf1bafc3b
    333c:	cmple	r8, r0, lsl #30
    3340:	svceq	0x0000f1bb
    3344:			; <UNDEFINED> instruction: 0xf011d045
    3348:	bmi	1242474 <_ZdlPv@@Base+0x122c208>
    334c:	cmpcs	ip, r8, asr #22
    3350:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    3354:	andge	pc, r0, r3, asr #17
    3358:	ldrsbvs	r6, [r0], r9
    335c:			; <UNDEFINED> instruction: 0xf8594b45
    3360:	ldmdavs	ip, {r0, r1, ip, sp}
    3364:	ble	fd3e3c <_ZdlPv@@Base+0xfbdbd0>
    3368:	streq	lr, [r4], #2821	; 0xb05
    336c:	streq	lr, [r6, #2821]	; 0xb05
    3370:	bleq	1414c8 <_ZdlPv@@Base+0x12b25c>
    3374:	ldc2l	0, cr15, [r4, #28]!
    3378:	mvnsle	r4, ip, lsr #5
    337c:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
    3380:			; <UNDEFINED> instruction: 0xb1106898
    3384:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    3388:	blmi	b551f0 <_ZdlPv@@Base+0xb3ef84>
    338c:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3390:			; <UNDEFINED> instruction: 0xf7ff6820
    3394:	ldmiblt	r0, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    3398:			; <UNDEFINED> instruction: 0xf7ff6820
    339c:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    33a0:	blmi	db9fdc <_ZdlPv@@Base+0xda3d70>
    33a4:	ldrbtmi	r4, [fp], #-2614	; 0xfffff5ca
    33a8:	ldmdbvs	r8, {r1, r3, r4, r5, r6, sl, lr}
    33ac:	ldmpl	r3, {r0, r1, r3, r4, r8, r9, fp, lr}^
    33b0:	blls	25d420 <_ZdlPv@@Base+0x2471b4>
    33b4:	qsuble	r4, sl, ip
    33b8:	pop	{r0, r1, r3, ip, sp, pc}
    33bc:	blmi	927384 <_ZdlPv@@Base+0x911118>
    33c0:			; <UNDEFINED> instruction: 0xf8594830
    33c4:	ldrbtmi	r3, [r8], #-3
    33c8:			; <UNDEFINED> instruction: 0x4619461a
    33cc:			; <UNDEFINED> instruction: 0xf918f012
    33d0:			; <UNDEFINED> instruction: 0xf010e7e7
    33d4:	blmi	b42d40 <_ZdlPv@@Base+0xb2cad4>
    33d8:			; <UNDEFINED> instruction: 0x4602447b
    33dc:	addsvs	r4, sl, fp, lsr #16
    33e0:			; <UNDEFINED> instruction: 0xf7ff4478
    33e4:			; <UNDEFINED> instruction: 0xe7b9ecbe
    33e8:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    33ec:	ldc2	0, cr15, [r8, #28]!
    33f0:			; <UNDEFINED> instruction: 0xf011e7c4
    33f4:	bmi	a02940 <_ZdlPv@@Base+0x9ec6d4>
    33f8:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
    33fc:	andsvs	r4, ip, fp, ror r4
    3400:			; <UNDEFINED> instruction: 0xe7ab6090
    3404:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
    3408:			; <UNDEFINED> instruction: 0xf978f008
    340c:			; <UNDEFINED> instruction: 0xf7ff2001
    3410:			; <UNDEFINED> instruction: 0xf7ffec94
    3414:	svclt	0x0000ecfc
    3418:	andeq	fp, r2, r8, lsr #26
    341c:	andeq	r0, r0, ip, lsl r1
    3420:	andeq	r8, r1, r8, ror #17
    3424:	andeq	fp, r2, r2, lsl #26
    3428:	andeq	r0, r0, r4, asr #2
    342c:	andeq	r0, r0, r8, ror #2
    3430:	andeq	ip, r2, ip, asr #15
    3434:	andeq	sl, r2, sl, asr pc
    3438:	ldrdeq	r8, [r1], -r2
    343c:	andeq	r8, r1, sl, lsr #17
    3440:	andeq	r0, r0, r0, lsr #3
    3444:	andeq	ip, r2, r2, asr r6
    3448:	andeq	r0, r0, r8, asr r1
    344c:	muleq	r1, r2, r7
    3450:	andeq	r0, r0, r8, ror r1
    3454:	andeq	r8, r1, r2, asr r7
    3458:	andeq	ip, r2, r0, lsr r0
    345c:	andeq	r8, r1, sl, lsl r7
    3460:	andeq	ip, r2, ip
    3464:	andeq	ip, r2, r2
    3468:	ldrdeq	ip, [r2], -r0
    346c:	andeq	ip, r2, r4, lsr #11
    3470:	andeq	fp, r2, sl, asr #31
    3474:	andeq	r0, r0, r4, asr #3
    3478:	andeq	ip, r2, r6, ror r5
    347c:	andeq	ip, r2, lr, asr #10
    3480:	andeq	fp, r2, r8, lsl #21
    3484:			; <UNDEFINED> instruction: 0x000186be
    3488:	andeq	ip, r2, ip, lsl r5
    348c:	andeq	r8, r1, r4, lsl #13
    3490:	andeq	r8, r1, r2, asr #2
    3494:	strdeq	ip, [r2], -sl
    3498:	andeq	fp, r2, r0, lsr #30
    349c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    34a0:			; <UNDEFINED> instruction: 0xf0113018
    34a4:	svclt	0x0000becf
    34a8:	andeq	ip, r2, r6, asr r4
    34ac:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    34b0:			; <UNDEFINED> instruction: 0xf011307c
    34b4:	svclt	0x0000bec7
    34b8:	andeq	lr, r2, r6, ror #8
    34bc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    34c0:	mcrlt	0, 6, pc, cr0, cr1, {0}	; <UNPREDICTABLE>
    34c4:	ldrdeq	lr, [r2], -r6
    34c8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    34cc:	mrclt	0, 5, APSR_nzcv, cr10, cr1, {0}
    34d0:	andeq	lr, r2, lr, asr #9
    34d4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    34d8:	mrclt	0, 5, APSR_nzcv, cr4, cr1, {0}
    34dc:	andeq	lr, r2, r6, asr #9
    34e0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    34e4:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    34e8:	stcllt	0, cr15, [r2, #-68]	; 0xffffffbc
    34ec:	svclt	0x00004770
    34f0:			; <UNDEFINED> instruction: 0x0002e4be
    34f4:	andcs	r4, r0, #2048	; 0x800
    34f8:	andsvs	r4, sl, fp, ror r4
    34fc:	svclt	0x00004770
    3500:	andeq	lr, r2, ip, lsr #31
    3504:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    3508:	mrclt	0, 4, APSR_nzcv, cr12, cr1, {0}
    350c:	andeq	pc, r2, lr
    3510:	bleq	3f654 <_ZdlPv@@Base+0x293e8>
    3514:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3518:	strbtmi	fp, [sl], -r2, lsl #24
    351c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3520:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3524:	ldrmi	sl, [sl], #776	; 0x308
    3528:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    352c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3530:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3534:			; <UNDEFINED> instruction: 0xf85a4b06
    3538:	stmdami	r6, {r0, r1, ip, sp}
    353c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3540:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    3544:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    3548:	andeq	fp, r2, ip, ror #17
    354c:	andeq	r0, r0, ip, lsr #3
    3550:	muleq	r0, r8, r1
    3554:	andeq	r0, r0, r8, lsr #2
    3558:	ldr	r3, [pc, #20]	; 3574 <floor@plt+0x554>
    355c:	ldr	r2, [pc, #20]	; 3578 <floor@plt+0x558>
    3560:	add	r3, pc, r3
    3564:	ldr	r2, [r3, r2]
    3568:	cmp	r2, #0
    356c:	bxeq	lr
    3570:	b	2fc4 <__gmon_start__@plt>
    3574:	andeq	fp, r2, ip, asr #17
    3578:			; <UNDEFINED> instruction: 0x000001b0
    357c:	blmi	1d559c <_ZdlPv@@Base+0x1bf330>
    3580:	bmi	1d4768 <_ZdlPv@@Base+0x1be4fc>
    3584:	addmi	r4, r3, #2063597568	; 0x7b000000
    3588:	andle	r4, r3, sl, ror r4
    358c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3590:	ldrmi	fp, [r8, -r3, lsl #2]
    3594:	svclt	0x00004770
    3598:	andeq	fp, r2, r4, asr #29
    359c:	andeq	fp, r2, r0, asr #29
    35a0:	andeq	fp, r2, r8, lsr #17
    35a4:	andeq	r0, r0, r8, lsr #3
    35a8:	stmdbmi	r9, {r3, fp, lr}
    35ac:	bmi	254794 <_ZdlPv@@Base+0x23e528>
    35b0:	bne	25479c <_ZdlPv@@Base+0x23e530>
    35b4:	svceq	0x00cb447a
    35b8:			; <UNDEFINED> instruction: 0x01a1eb03
    35bc:	andle	r1, r3, r9, asr #32
    35c0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    35c4:	ldrmi	fp, [r8, -r3, lsl #2]
    35c8:	svclt	0x00004770
    35cc:	muleq	r2, r8, lr
    35d0:	muleq	r2, r4, lr
    35d4:	andeq	fp, r2, ip, ror r8
    35d8:			; <UNDEFINED> instruction: 0x000001b4
    35dc:	blmi	2b0a04 <_ZdlPv@@Base+0x29a798>
    35e0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    35e4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    35e8:	blmi	271b9c <_ZdlPv@@Base+0x25b930>
    35ec:	ldrdlt	r5, [r3, -r3]!
    35f0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    35f4:			; <UNDEFINED> instruction: 0xf7ff6818
    35f8:			; <UNDEFINED> instruction: 0xf7ffecfe
    35fc:	blmi	1c3500 <_ZdlPv@@Base+0x1ad294>
    3600:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3604:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3608:	andeq	fp, r2, r2, ror #28
    360c:	andeq	fp, r2, ip, asr #16
    3610:			; <UNDEFINED> instruction: 0x000001b8
    3614:	andeq	fp, r2, lr, lsl #20
    3618:	andeq	fp, r2, r2, asr #28
    361c:	svclt	0x0000e7c4
    3620:			; <UNDEFINED> instruction: 0x4605b538
    3624:	cmplt	fp, r3, asr #16
    3628:	stmdavs	fp!, {sl, sp}
    362c:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    3630:			; <UNDEFINED> instruction: 0xf7ff3401
    3634:	stmdavs	fp!, {r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    3638:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
    363c:	tstlt	r8, r8, lsr #16
    3640:	stc	7, cr15, [r4], {255}	; 0xff
    3644:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    3648:	rsbvs	pc, r7, #1610612740	; 0x60000004
    364c:	rsbvs	pc, r6, #1610612748	; 0x6000000c
    3650:	smlabtcs	sl, r3, r7, r1
    3654:	andgt	pc, r0, #133120	; 0x20800
    3658:			; <UNDEFINED> instruction: 0x03a2ebc3
    365c:	tsteq	r3, #1024	; 0x400	; <UNPREDICTABLE>
    3660:	andle	r2, ip, r2, lsl #22
    3664:	andle	r2, r4, r3, lsl #22
    3668:	andle	r2, r5, r1, lsl #22
    366c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    3670:	stmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
    3674:			; <UNDEFINED> instruction: 0x47704478
    3678:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    367c:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    3680:			; <UNDEFINED> instruction: 0x47704478
    3684:	andeq	r7, r1, lr, lsr sp
    3688:	andeq	r4, r1, r0, lsl #14
    368c:	strdeq	r4, [r1], -lr
    3690:	strdeq	r4, [r1], -r0
    3694:	stmib	r0, {r9, sp}^
    3698:	ldrbmi	r2, [r0, -r0, lsl #4]!
    369c:			; <UNDEFINED> instruction: 0x4604b510
    36a0:	addcs	r2, r8, r1, lsl r3
    36a4:			; <UNDEFINED> instruction: 0xf7ff6063
    36a8:	andcs	lr, r0, #120832	; 0x1d800
    36ac:	orreq	pc, r8, r0, lsl #2
    36b0:	stmib	r3, {r0, r1, r9, sl, lr}^
    36b4:	movwcc	r2, #33280	; 0x8200
    36b8:			; <UNDEFINED> instruction: 0xd1fa4299
    36bc:	strtmi	r6, [r0], -r0, lsr #32
    36c0:	ldclt	0, cr6, [r0, #-648]	; 0xfffffd78
    36c4:	svcmi	0x00f0e92d
    36c8:	addlt	r4, r3, r1, lsl #13
    36cc:			; <UNDEFINED> instruction: 0x460e4692
    36d0:	subsle	r2, r9, r0, lsl #18
    36d4:			; <UNDEFINED> instruction: 0xf0124630
    36d8:			; <UNDEFINED> instruction: 0xf8d9fdd1
    36dc:	strbmi	r8, [r1], -r4
    36e0:			; <UNDEFINED> instruction: 0xf7ff9001
    36e4:			; <UNDEFINED> instruction: 0xf8d9eb24
    36e8:			; <UNDEFINED> instruction: 0xf8555000
    36ec:	sbceq	fp, sl, r1, lsr r0
    36f0:	strmi	r1, [ip], -pc, lsr #17
    36f4:	svceq	0x0000f1bb
    36f8:	ands	sp, r7, r9, lsl #2
    36fc:	ldrbtcc	pc, [pc], #264	; 3704 <floor@plt+0x6e4>	; <UNPREDICTABLE>
    3700:	eorslt	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    3704:	stmiane	pc!, {r1, r5, r6, r7}	; <UNPREDICTABLE>
    3708:	svceq	0x0000f1bb
    370c:	ldrtmi	sp, [r1], -lr
    3710:			; <UNDEFINED> instruction: 0xf7ff4658
    3714:	orrlt	lr, r8, #256000	; 0x3e800
    3718:	rscle	r2, pc, r0, lsl #24
    371c:			; <UNDEFINED> instruction: 0xf8553c01
    3720:	rsceq	fp, r2, r4, lsr r0
    3724:			; <UNDEFINED> instruction: 0xf1bb18af
    3728:	mvnsle	r0, r0, lsl #30
    372c:	svceq	0x0000f1ba
    3730:	addshi	pc, ip, r0
    3734:	ldrdcc	pc, [r8], -r9
    3738:	svceq	0x0083ebb8
    373c:	ldrmi	fp, [r4], -r8, lsl #31
    3740:	ldrtmi	sp, [r0], -r8, lsr #18
    3744:	bl	feec1748 <_ZdlPv@@Base+0xfeeab4dc>
    3748:	andls	r1, r1, #16896	; 0x4200
    374c:			; <UNDEFINED> instruction: 0xf7ff4610
    3750:	bls	7e618 <_ZdlPv@@Base+0x683ac>
    3754:			; <UNDEFINED> instruction: 0x46834631
    3758:	bl	fe94175c <_ZdlPv@@Base+0xfe92b4f0>
    375c:	ldrdne	pc, [r0], -r9
    3760:	ldrdcs	pc, [r8], -r9
    3764:			; <UNDEFINED> instruction: 0xf8411908
    3768:	andcc	fp, r1, #4
    376c:	andge	pc, r4, r0, asr #17
    3770:	andcs	pc, r8, r9, asr #17
    3774:	andlt	r4, r3, r8, asr r6
    3778:	svchi	0x00f0e8bd
    377c:			; <UNDEFINED> instruction: 0xf8c74658
    3780:	andlt	sl, r3, r4
    3784:	svchi	0x00f0e8bd
    3788:	eorcs	r4, pc, r9, lsr r9	; <UNPREDICTABLE>
    378c:			; <UNDEFINED> instruction: 0xf0114479
    3790:	ldr	pc, [pc, r3, asr #23]
    3794:			; <UNDEFINED> instruction: 0xf0124640
    3798:			; <UNDEFINED> instruction: 0xf1b0fd8f
    379c:	strmi	r5, [r4], -r0, lsl #31
    37a0:	andeq	pc, r4, r9, asr #17
    37a4:	sbceq	fp, r0, r4, lsr pc
    37a8:	rscscc	pc, pc, pc, asr #32
    37ac:	b	ffcc17b0 <_ZdlPv@@Base+0xffcab544>
    37b0:	svclt	0x00581e62
    37b4:	strmi	r2, [r7], -r0, lsl #2
    37b8:			; <UNDEFINED> instruction: 0x4603bf58
    37bc:	bcc	787dc <_ZdlPv@@Base+0x62570>
    37c0:	smlabtne	r0, r3, r9, lr
    37c4:			; <UNDEFINED> instruction: 0xf1031c50
    37c8:	mvnsle	r0, r8, lsl #6
    37cc:	andvc	pc, r0, r9, asr #17
    37d0:	svceq	0x0000f1b8
    37d4:	bl	177890 <_ZdlPv@@Base+0x161624>
    37d8:	strtmi	r0, [ip], -r8, asr #17
    37dc:			; <UNDEFINED> instruction: 0xf7ffe004
    37e0:	strcc	lr, [r8], #-2714	; 0xfffff566
    37e4:	eorle	r4, r2, r0, lsr #11
    37e8:	stmdacs	r0, {r5, fp, sp, lr}
    37ec:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    37f0:	rscsle	r2, r4, r0, lsl #22
    37f4:	stc2l	0, cr15, [r2, #-72]	; 0xffffffb8
    37f8:	ldrdvc	pc, [r4], -r9
    37fc:			; <UNDEFINED> instruction: 0xf7ff4639
    3800:			; <UNDEFINED> instruction: 0xf8d9ea96
    3804:			; <UNDEFINED> instruction: 0xf8522000
    3808:	bl	8f8d4 <_ZdlPv@@Base+0x79668>
    380c:	teqlt	fp, r1, asr #1
    3810:	vsubne.f64	d27, d9, d1
    3814:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    3818:	sbceq	lr, r1, r2, lsl #22
    381c:	mvnsle	r2, r0, lsl #22
    3820:	movwcs	lr, #2516	; 0x9d4
    3824:	strmi	r3, [r0, #1032]!	; 0x408
    3828:	movwcs	lr, #2496	; 0x9c0
    382c:			; <UNDEFINED> instruction: 0xf8d9d1dc
    3830:			; <UNDEFINED> instruction: 0xf8d97000
    3834:	stmdals	r1, {r2, pc}
    3838:			; <UNDEFINED> instruction: 0xf7ff4641
    383c:			; <UNDEFINED> instruction: 0xf857ea78
    3840:	sbceq	r3, ip, r1, lsr r0
    3844:	ldmdblt	r9!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    3848:	mvnscc	pc, r8, lsl #2
    384c:	eorscc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    3850:	blcs	3b88 <floor@plt+0xb68>
    3854:	stfcsd	f5, [r0, #-988]	; 0xfffffc24
    3858:	svcge	0x0073f43f
    385c:			; <UNDEFINED> instruction: 0xf7ff4628
    3860:			; <UNDEFINED> instruction: 0xe76eeaf6
    3864:	ldrb	r3, [r5, r1, lsl #18]
    3868:	strb	r3, [pc, r1, lsl #18]!
    386c:			; <UNDEFINED> instruction: 0xe78146d3
    3870:	strdeq	r4, [r1], -r0
    3874:	mvnsmi	lr, sp, lsr #18
    3878:	strmi	r4, [lr], -r4, lsl #12
    387c:	ldrtmi	fp, [r0], -r1, asr #6
    3880:	ldc2l	0, cr15, [ip], #72	; 0x48
    3884:	ldrdhi	pc, [r4], -r4
    3888:			; <UNDEFINED> instruction: 0xf7ff4641
    388c:	stmdavs	r5!, {r4, r6, r9, fp, sp, lr, pc}
    3890:	eorseq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    3894:	strbeq	lr, [r1, r5, lsl #22]
    3898:	ldmdblt	r8!, {r2, r3, r9, sl, lr}
    389c:			; <UNDEFINED> instruction: 0xf108e013
    38a0:			; <UNDEFINED> instruction: 0xf85534ff
    38a4:	bl	14397c <_ZdlPv@@Base+0x12d710>
    38a8:	smulbtlt	r0, r4, r7
    38ac:			; <UNDEFINED> instruction: 0xf7ff4631
    38b0:	cmplt	r0, ip, lsr #22
    38b4:	rscsle	r2, r2, r0, lsl #24
    38b8:			; <UNDEFINED> instruction: 0xf8553c01
    38bc:	bl	143994 <_ZdlPv@@Base+0x12d728>
    38c0:	stmdacs	r0, {r2, r6, r7, r8, r9, sl}
    38c4:	pop	{r1, r4, r5, r6, r7, r8, ip, lr, pc}
    38c8:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}^
    38cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    38d0:	eorcs	r4, pc, r2, lsl #18
    38d4:			; <UNDEFINED> instruction: 0xf0114479
    38d8:	bfc	pc, (invalid: 22:16)	; <UNPREDICTABLE>
    38dc:	andeq	r4, r1, r8, lsr #9
    38e0:	ldrbmi	lr, [r0, sp, lsr #18]!
    38e4:	stmdavs	pc, {r0, r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    38e8:	cmnlt	r7, #4, 12	; 0x400000
    38ec:			; <UNDEFINED> instruction: 0xf0124638
    38f0:			; <UNDEFINED> instruction: 0xf8d4fcc5
    38f4:	strbmi	r8, [r1], -r4
    38f8:	b	6418fc <_ZdlPv@@Base+0x62b690>
    38fc:			; <UNDEFINED> instruction: 0xf8566826
    3900:	bl	1979cc <_ZdlPv@@Base+0x181760>
    3904:	strmi	r0, [ip], -r1, asr #21
    3908:	ands	fp, r4, sp, lsr r9
    390c:	ldrbtcc	pc, [pc], #264	; 3914 <floor@plt+0x8f4>	; <UNPREDICTABLE>
    3910:	eorspl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    3914:	beq	ff13e534 <_ZdlPv@@Base+0xff1282c8>
    3918:	ldrtmi	fp, [r9], -sp, ror #2
    391c:			; <UNDEFINED> instruction: 0xf7ff4628
    3920:	ldrshlt	lr, [r8, #-164]	; 0xffffff5c
    3924:	rscsle	r2, r1, r0, lsl #24
    3928:			; <UNDEFINED> instruction: 0xf8563c01
    392c:	bl	197a04 <_ZdlPv@@Base+0x181798>
    3930:	vstrcs	s0, [r0, #-784]	; 0xfffffcf0
    3934:			; <UNDEFINED> instruction: 0x4628d1f1
    3938:			; <UNDEFINED> instruction: 0x87f0e8bd
    393c:	andpl	pc, r0, r9, asr #17
    3940:	ldrdpl	pc, [r4], -sl
    3944:	pop	{r3, r5, r9, sl, lr}
    3948:	stmdbmi	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    394c:	ldrbtmi	r2, [r9], #-47	; 0xffffffd1
    3950:	blx	ff8bf99c <_ZdlPv@@Base+0xff8a9730>
    3954:	svclt	0x0000e7ca
    3958:	andeq	r4, r1, lr, lsr #8
    395c:	stmib	r0, {r9, sp}^
    3960:	ldrbmi	r1, [r0, -r0, lsl #4]!
    3964:			; <UNDEFINED> instruction: 0x4606b4f0
    3968:	ldmdavs	r3!, {fp, sp, lr}^
    396c:			; <UNDEFINED> instruction: 0x0700e9d0
    3970:	svclt	0x003842bb
    3974:	strbeq	lr, [r3, #2816]	; 0xb00
    3978:	ands	sp, r0, r5, lsl #6
    397c:			; <UNDEFINED> instruction: 0xf105429f
    3980:	rsbsvs	r0, r3, r8, lsl #10
    3984:			; <UNDEFINED> instruction: 0xf850d00b
    3988:	movwcc	r4, #4147	; 0x1033
    398c:	rscsle	r2, r5, r0, lsl #24
    3990:	andcs	r6, r1, sp, ror #16
    3994:	andsvs	r6, r5, ip
    3998:	ldcllt	0, cr6, [r0], #460	; 0x1cc
    399c:	andcs	r4, r0, r0, ror r7
    39a0:			; <UNDEFINED> instruction: 0x4770bcf0
    39a4:			; <UNDEFINED> instruction: 0x4605b538
    39a8:	blmi	2161cc <_ZdlPv@@Base+0x1fff60>
    39ac:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    39b0:	ldmdavs	r8, {r2, r4, fp, sp, lr}
    39b4:	teqlt	r4, r2
    39b8:	ldrdmi	lr, [r6], -r4
    39bc:			; <UNDEFINED> instruction: 0xf7ff4629
    39c0:	stmdacs	r0, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    39c4:	ldclt	0, cr13, [r8, #-988]!	; 0xfffffc24
    39c8:	andeq	fp, r2, r0, lsr #21
    39cc:	andeq	fp, r2, r6, asr r6
    39d0:	mvnsmi	lr, sp, lsr #18
    39d4:	strmi	fp, [r0], r2, lsl #1
    39d8:	tstls	r1, r8, lsl r0
    39dc:			; <UNDEFINED> instruction: 0xf7ff460c
    39e0:	svcmi	0x0009e9da
    39e4:	andls	r4, r1, pc, ror r4
    39e8:	cdpls	12, 0, cr12, cr1, cr15, {0}
    39ec:	strgt	r4, [pc, #-1589]	; 33bf <floor@plt+0x39f>
    39f0:	ldm	r4, {r1, r4, r5, r9, sl, lr}
    39f4:	stm	r5, {r0, r1}
    39f8:	strbmi	r0, [r1], -r3
    39fc:	andlt	r6, r2, r8, lsr r8
    3a00:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3a04:	mrclt	7, 2, APSR_nzcv, cr14, cr15, {7}
    3a08:	andeq	fp, r2, r0, lsr #12
    3a0c:			; <UNDEFINED> instruction: 0x460cb510
    3a10:			; <UNDEFINED> instruction: 0xffc8f7ff
    3a14:	ldmib	r0, {r5, r8, ip, sp, pc}^
    3a18:	andcs	r2, r1, r2, lsl #6
    3a1c:	movwcs	lr, #2500	; 0x9c4
    3a20:	svclt	0x0000bd10
    3a24:			; <UNDEFINED> instruction: 0x4604b5f8
    3a28:	blhi	beee4 <_ZdlPv@@Base+0xa8c78>
    3a2c:			; <UNDEFINED> instruction: 0x26002018
    3a30:	cdp	7, 11, cr2, cr0, cr0, {0}
    3a34:			; <UNDEFINED> instruction: 0xf7ff8b40
    3a38:	blmi	5be0f8 <_ZdlPv@@Base+0x5a7e8c>
    3a3c:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    3a40:	andvs	r4, r1, r2, lsl #12
    3a44:	stc	6, cr4, [r2, #132]	; 0x84
    3a48:	ldmdavs	r8, {r1, r8, r9, fp, pc}
    3a4c:	strvs	lr, [r4, -r2, asr #19]
    3a50:	mrc2	7, 1, pc, cr8, cr15, {7}
    3a54:			; <UNDEFINED> instruction: 0x46204910
    3a58:			; <UNDEFINED> instruction: 0xf7ff4479
    3a5c:	ldmiblt	r0!, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
    3a60:	movwcs	r4, #7182	; 0x1c0e
    3a64:			; <UNDEFINED> instruction: 0xf504447c
    3a68:	stmdblt	fp!, {r2, r8, sl, ip, sp, lr}
    3a6c:	adcmi	r3, ip, #24, 8	; 0x18000000
    3a70:	stmdbvs	r3!, {r0, r2, r3, ip, lr, pc}
    3a74:	rscsle	r2, r9, r0, lsl #22
    3a78:	bleq	bf0d0 <_ZdlPv@@Base+0xa8e64>
    3a7c:			; <UNDEFINED> instruction: 0xf8543418
    3a80:	mcr	12, 1, r0, cr8, cr8, {0}
    3a84:			; <UNDEFINED> instruction: 0xf7ff0b00
    3a88:	adcmi	pc, ip, #820	; 0x334
    3a8c:	ldfd	f5, [sp], #964	; 0x3c4
    3a90:			; <UNDEFINED> instruction: 0xbdf88b02
    3a94:	andeq	fp, r2, r6, asr #11
    3a98:	andeq	r4, r1, r0, asr #6
    3a9c:	andeq	sl, r2, r8, asr #6
    3aa0:	mvnsmi	lr, sp, lsr #18
    3aa4:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    3aa8:	strcs	r8, [r0, #-2820]	; 0xfffff4fc
    3aac:	blmi	ad635c <_ZdlPv@@Base+0xac00f0>
    3ab0:	cfstrsmi	mvf4, [fp], #-488	; 0xfffffe18
    3ab4:	addlt	r4, r8, fp, lsr #28
    3ab8:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    3abc:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
    3ac0:	ldrcc	r4, [r8], #-1150	; 0xfffffb82
    3ac4:	movwls	r6, #30747	; 0x781b
    3ac8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3acc:	strd	r4, [r5], -r8
    3ad0:	ldrcc	r3, [r8], #-1281	; 0xfffffaff
    3ad4:	eorle	r2, r2, r6, lsl sp
    3ad8:	ldcvs	8, cr15, [r8], {84}	; 0x54
    3adc:			; <UNDEFINED> instruction: 0x46384631
    3ae0:	b	4c1ae4 <_ZdlPv@@Base+0x4ab878>
    3ae4:	mvnsle	r2, r0, lsl #16
    3ae8:	andscs	r4, r8, #32, 22	; 0x8000
    3aec:	blx	94ce2 <_ZdlPv@@Base+0x7ea76>
    3af0:	stmdbvs	fp!, {r0, r2, r8, sl, ip, sp}
    3af4:	blhi	bf150 <_ZdlPv@@Base+0xa8ee4>
    3af8:	vmov.f64	d11, #11	; 0x40580000  3.375
    3afc:	ldrtmi	r0, [r0], -r8, asr #22
    3b00:			; <UNDEFINED> instruction: 0xff90f7ff
    3b04:	blmi	556374 <_ZdlPv@@Base+0x540108>
    3b08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3b0c:	blls	1ddb7c <_ZdlPv@@Base+0x1c7910>
    3b10:	tstle	lr, sl, asr r0
    3b14:	ldc	0, cr11, [sp], #32
    3b18:	pop	{r2, r8, r9, fp, pc}
    3b1c:	stfged	f0, [r2], {240}	; 0xf0
    3b20:			; <UNDEFINED> instruction: 0x46204639
    3b24:	blx	fe7bfb72 <_ZdlPv@@Base+0xfe7a9906>
    3b28:	ldmdami	r3, {r1, r4, r8, r9, fp, lr}
    3b2c:			; <UNDEFINED> instruction: 0xf8584621
    3b30:	ldrbtmi	r3, [r8], #-3
    3b34:	movwls	r4, #5658	; 0x161a
    3b38:	blx	1b3fb52 <_ZdlPv@@Base+0x1b298e6>
    3b3c:	stmdami	pc, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    3b40:			; <UNDEFINED> instruction: 0xf7ff4478
    3b44:	tstlt	r8, pc, lsr #30	; <UNPREDICTABLE>
    3b48:	blls	bf190 <_ZdlPv@@Base+0xa8f24>
    3b4c:	blhi	27f3f4 <_ZdlPv@@Base+0x269188>
    3b50:			; <UNDEFINED> instruction: 0xf7ffe7d3
    3b54:	svclt	0x0000e95c
    3b58:	andeq	fp, r2, r0, lsl #7
    3b5c:	andeq	r0, r0, ip, lsl r1
    3b60:	strdeq	sl, [r2], -r2
    3b64:	andeq	r4, r1, r0, ror #5
    3b68:	andeq	fp, r2, r4, ror #6
    3b6c:	andeq	sl, r2, r0, asr #5
    3b70:	andeq	fp, r2, r8, lsr #6
    3b74:	andeq	r0, r0, r8, ror r1
    3b78:	andeq	r4, r1, r6, ror r2
    3b7c:	andeq	r4, r1, r8, asr r2
    3b80:	cfstr32mi	mvfx11, [sl], {56}	; 0x38
    3b84:			; <UNDEFINED> instruction: 0xf504447c
    3b88:	ldrcc	r7, [r8], #-1284	; 0xfffffafc
    3b8c:	andle	r4, fp, ip, lsr #5
    3b90:	blcs	1e024 <_ZdlPv@@Base+0x7db8>
    3b94:	ldfd	f5, [r4, #996]	; 0x3e4
    3b98:	ldrcc	r0, [r8], #-2818	; 0xfffff4fe
    3b9c:	ldceq	8, cr15, [r8], {84}	; 0x54
    3ba0:			; <UNDEFINED> instruction: 0xff40f7ff
    3ba4:	mvnsle	r4, ip, lsr #5
    3ba8:	svclt	0x0000bd38
    3bac:	andeq	sl, r2, r8, lsr #4
    3bb0:	andcs	r4, r0, r5, lsl #22
    3bb4:	andcs	r2, r0, #0, 2
    3bb8:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3bbc:	subsvs	r0, sl, r2, lsl #2
    3bc0:	smlabteq	r4, r3, r9, lr
    3bc4:	svclt	0x00dcf7ff
    3bc8:	muleq	r2, r4, r8
    3bcc:	mvnsmi	lr, sp, lsr #18
    3bd0:	ldcmi	0, cr11, [r5, #-528]!	; 0xfffffdf0
    3bd4:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    3bd8:	rndmidp	f3, f3
    3bdc:			; <UNDEFINED> instruction: 0x4637447e
    3be0:			; <UNDEFINED> instruction: 0x46206834
    3be4:			; <UNDEFINED> instruction: 0xf7ffb124
    3be8:			; <UNDEFINED> instruction: 0x4620fd1b
    3bec:	blx	fbfc3e <_ZdlPv@@Base+0xfa99d2>
    3bf0:	ldmib	r0, {r3, r5, fp, sp, lr}^
    3bf4:	eorvs	r3, fp, r6, lsl #4
    3bf8:			; <UNDEFINED> instruction: 0xf012603a
    3bfc:	stmdavs	fp!, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    3c00:	mvnle	r2, r0, lsl #22
    3c04:	blmi	ad6cb4 <_ZdlPv@@Base+0xac0a48>
    3c08:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    3c0c:	tstcc	r8, #2490368	; 0x260000
    3c10:			; <UNDEFINED> instruction: 0xd140429e
    3c14:	strcs	r6, [r0], #-2165	; 0xfffff78b
    3c18:			; <UNDEFINED> instruction: 0x46a06831
    3c1c:	eorle	r4, r0, #172, 4	; 0xc000000a
    3c20:	biceq	lr, r4, #1024	; 0x400
    3c24:	adcmi	lr, ip, #3
    3c28:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    3c2c:			; <UNDEFINED> instruction: 0xf851d019
    3c30:	strcc	r2, [r1], #-52	; 0xffffffcc
    3c34:	rscsle	r2, r6, r0, lsl #20
    3c38:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r6, fp, sp, lr}
    3c3c:	rscle	r2, sp, r0, lsl #16
    3c40:	ldmvs	fp, {r0, r1, fp, sp, lr}
    3c44:	ldmib	r6, {r3, r4, r7, r8, r9, sl, lr}^
    3c48:			; <UNDEFINED> instruction: 0xf8c71500
    3c4c:	adcmi	r8, ip, #0
    3c50:	bleq	3f28c <_ZdlPv@@Base+0x29020>
    3c54:	bleq	bf278 <_ZdlPv@@Base+0xa900c>
    3c58:	blne	bf294 <_ZdlPv@@Base+0xa9028>
    3c5c:	blne	13f280 <_ZdlPv@@Base+0x129014>
    3c60:	ldcmi	3, cr13, [r5], {222}	; 0xde
    3c64:	bvs	1814e5c <_ZdlPv@@Base+0x17febf0>
    3c68:	stmdavs	r3, {r3, r4, r5, r8, ip, sp, pc}
    3c6c:	ldmdavs	fp, {r1, r7, fp, sp, lr}^
    3c70:	ldrmi	r6, [r8, r2, ror #4]
    3c74:	stmdacs	r0, {r5, r6, r9, fp, sp, lr}
    3c78:	blmi	43845c <_ZdlPv@@Base+0x4221f0>
    3c7c:	mrscs	r2, (UNDEF: 0)
    3c80:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    3c84:	smlabteq	r2, r3, r9, lr
    3c88:			; <UNDEFINED> instruction: 0x605a629a
    3c8c:	smlabteq	r4, r3, r9, lr
    3c90:	pop	{r2, ip, sp, pc}
    3c94:	stmdbmi	sl, {r4, r5, r6, r7, r8, pc}
    3c98:	andsvc	pc, r7, r0, asr #4
    3c9c:			; <UNDEFINED> instruction: 0xf0114479
    3ca0:	stmdavs	r6!, {r0, r1, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    3ca4:	svclt	0x0000e7b6
    3ca8:	andeq	fp, r2, r8, ror r8
    3cac:	andeq	fp, r2, r8, lsr #8
    3cb0:	strdeq	fp, [r2], -ip
    3cb4:	andeq	fp, r2, r2, asr #16
    3cb8:	andeq	fp, r2, r8, ror #15
    3cbc:	andeq	fp, r2, sl, asr #15
    3cc0:	andeq	r4, r1, r0, ror #1
    3cc4:	movweq	pc, #41376	; 0xa1a0	; <UNPREDICTABLE>
    3cc8:	stmdble	r0, {r1, r3, r8, r9, fp, sp}
    3ccc:	stmdami	r1, {r2, r3, r4, r5, r7, sl, sp, lr, pc}
    3cd0:			; <UNDEFINED> instruction: 0x47704478
    3cd4:	ldrdeq	r7, [r1], -ip
    3cd8:	stmdacs	r9, {r0, fp, ip, sp}
    3cdc:	ldm	pc, {r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3ce0:	streq	pc, [r8, #-0]
    3ce4:	ldcne	7, cr1, [sl, #-56]	; 0xffffffc8
    3ce8:	bleq	508170 <_ZdlPv@@Base+0x4f1f04>
    3cec:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    3cf0:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
    3cf4:			; <UNDEFINED> instruction: 0x47704478
    3cf8:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    3cfc:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
    3d00:			; <UNDEFINED> instruction: 0x47704478
    3d04:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    3d08:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
    3d0c:			; <UNDEFINED> instruction: 0x47704478
    3d10:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    3d14:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
    3d18:			; <UNDEFINED> instruction: 0x47704478
    3d1c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    3d20:	stmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
    3d24:			; <UNDEFINED> instruction: 0x47704478
    3d28:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    3d2c:	svclt	0x00004770
    3d30:	andeq	r4, r1, lr, lsl r1
    3d34:	andeq	r4, r1, r0, ror #1
    3d38:	andeq	r4, r1, lr, lsl #2
    3d3c:	ldrdeq	r4, [r1], -r8
    3d40:	strdeq	r4, [r1], -r6
    3d44:	strdeq	r4, [r1], -r8
    3d48:	andeq	r4, r1, lr, asr #1
    3d4c:	andeq	r4, r1, ip, asr #1
    3d50:	andeq	r4, r1, lr, asr #1
    3d54:	ldrdeq	r4, [r1], -r0
    3d58:	andeq	r4, r1, r2, lsr #1
    3d5c:	svcmi	0x00f0e92d
    3d60:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    3d64:	blmi	fe4e6974 <_ZdlPv@@Base+0xfe4d0708>
    3d68:			; <UNDEFINED> instruction: 0xf10db091
    3d6c:			; <UNDEFINED> instruction: 0xf10d0a24
    3d70:	stmib	sp, {r4, r5, fp}^
    3d74:	bmi	fe40c190 <_ZdlPv@@Base+0xfe3f5f24>
    3d78:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
    3d7c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d80:			; <UNDEFINED> instruction: 0xf04f930f
    3d84:			; <UNDEFINED> instruction: 0xf0120300
    3d88:	blmi	fe342984 <_ZdlPv@@Base+0xfe32c718>
    3d8c:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
    3d90:			; <UNDEFINED> instruction: 0xf0129307
    3d94:	ldmdavc	r4!, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    3d98:			; <UNDEFINED> instruction: 0xf0002c00
    3d9c:	bmi	fe223fb4 <_ZdlPv@@Base+0xfe20dd48>
    3da0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3da4:	ldrbtmi	r4, [sl], #-2951	; 0xfffff479
    3da8:	ldrbtmi	r4, [fp], #-3975	; 0xfffff079
    3dac:	andslt	pc, ip, #14614528	; 0xdf0000
    3db0:			; <UNDEFINED> instruction: 0x332c322c
    3db4:	ldrbtmi	r4, [fp], #1151	; 0x47f
    3db8:	bcs	43f5e0 <_ZdlPv@@Base+0x429374>
    3dbc:	bcc	fe43f5e4 <_ZdlPv@@Base+0xfe429378>
    3dc0:	ldmib	sp, {r2, r3, sp, lr, pc}^
    3dc4:	addsmi	r3, r3, #-1610612736	; 0xa0000000
    3dc8:	addhi	pc, lr, r0, lsl #5
    3dcc:	strtmi	r9, [lr], -r9, lsl #20
    3dd0:	tstls	sl, r9, asr ip
    3dd4:	ldmdavc	r4!, {r2, r4, r6, r7, sl, ip, lr}
    3dd8:	rsble	r2, r4, r0, lsl #24
    3ddc:			; <UNDEFINED> instruction: 0xf1062c25
    3de0:	mvnle	r0, r1, lsl #10
    3de4:	andcc	lr, sp, #3620864	; 0x374000
    3de8:	vrshr.s64	d4, d3, #64
    3dec:	bls	323ffc <_ZdlPv@@Base+0x30dd90>
    3df0:	tstls	sp, r9, asr ip
    3df4:	ldrbpl	r2, [r1], #293	; 0x125
    3df8:	stmdblt	ip, {r2, r4, r5, r6, fp, ip, sp, lr}^
    3dfc:	bls	33c0c4 <_ZdlPv@@Base+0x325e58>
    3e00:	tstls	sp, r9, asr ip
    3e04:			; <UNDEFINED> instruction: 0xf81554d4
    3e08:	stccs	15, cr4, [r0], {1}
    3e0c:	adchi	pc, r8, r0
    3e10:	ldrtmi	r4, [r8], -r1, lsr #12
    3e14:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e18:	ldmib	sp, {r6, r8, ip, sp, pc}^
    3e1c:	addsmi	r3, r3, #-805306368	; 0xd0000000
    3e20:	strbmi	sp, [r0], -sp, ror #23
    3e24:	blx	1fbfe76 <_ZdlPv@@Base+0x1fa9c0a>
    3e28:	strb	r9, [r8, sp, lsl #22]!
    3e2c:	ldrbmi	r4, [r8], -r1, lsr #12
    3e30:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e34:			; <UNDEFINED> instruction: 0xf0002800
    3e38:	stccs	0, cr8, [r5], #-588	; 0xfffffdb4
    3e3c:	blls	177fbc <_ZdlPv@@Base+0x161d50>
    3e40:	vrshl.u8	q10, <illegal reg q5.5>, q0
    3e44:	blls	3640e8 <_ZdlPv@@Base+0x34de7c>
    3e48:	bls	38b008 <_ZdlPv@@Base+0x374d9c>
    3e4c:	ble	1cd48a0 <_ZdlPv@@Base+0x1cbe634>
    3e50:	mrrcne	10, 0, r9, r9, cr12	; <UNPREDICTABLE>
    3e54:	ldrbpl	r9, [r4], #269	; 0x10d
    3e58:	andcc	lr, sp, #3620864	; 0x374000
    3e5c:	ble	1c148b0 <_ZdlPv@@Base+0x1bfe644>
    3e60:	mrrcne	10, 0, r9, r8, cr6
    3e64:	bl	aa29c <_ZdlPv@@Base+0x94030>
    3e68:	andls	r0, sp, r9, asr #5
    3e6c:			; <UNDEFINED> instruction: 0xf1092000
    3e70:	strbpl	r0, [r8], #2305	; 0x901
    3e74:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3e78:	blvc	3f4c8 <_ZdlPv@@Base+0x2925c>
    3e7c:	stcls	6, cr4, [ip], {25}
    3e80:	cdp	2, 1, cr2, cr8, cr1, {0}
    3e84:	vstr	s0, [sp, #576]	; 0x240
    3e88:	strls	r7, [r0], #-2818	; 0xfffff4fe
    3e8c:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e90:			; <UNDEFINED> instruction: 0xf0124640
    3e94:	cdp	12, 1, cr15, cr8, cr11, {4}
    3e98:			; <UNDEFINED> instruction: 0x46501a10
    3e9c:	blx	14bfeee <_ZdlPv@@Base+0x14a9c82>
    3ea0:	stccs	8, cr7, [r0], {52}	; 0x34
    3ea4:	ldmib	sp, {r1, r3, r4, r7, r8, ip, lr, pc}^
    3ea8:	addsmi	r3, r3, #-1610612736	; 0xa0000000
    3eac:	bls	27a868 <_ZdlPv@@Base+0x2645fc>
    3eb0:	tstls	sl, r9, asr ip
    3eb4:	ldrbpl	r2, [r1], #256	; 0x100
    3eb8:			; <UNDEFINED> instruction: 0xf0129809
    3ebc:			; <UNDEFINED> instruction: 0x4604fd1d
    3ec0:			; <UNDEFINED> instruction: 0xf0124640
    3ec4:	ldrbmi	pc, [r0], -r9, asr #21	; <UNPREDICTABLE>
    3ec8:	blx	ff1bff18 <_ZdlPv@@Base+0xff1a9cac>
    3ecc:	blmi	e567d4 <_ZdlPv@@Base+0xe40568>
    3ed0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3ed4:	blls	3ddf44 <_ZdlPv@@Base+0x3c7cd8>
    3ed8:	cmple	pc, sl, asr r0	; <UNPREDICTABLE>
    3edc:	andslt	r4, r1, r0, lsr #12
    3ee0:	blhi	bf1dc <_ZdlPv@@Base+0xa8f70>
    3ee4:	svchi	0x00f0e8bd
    3ee8:			; <UNDEFINED> instruction: 0xf0124650
    3eec:	blls	2c2b60 <_ZdlPv@@Base+0x2ac8f4>
    3ef0:	strbmi	lr, [r0], -ip, ror #14
    3ef4:	blx	5bff46 <_ZdlPv@@Base+0x5a9cda>
    3ef8:	ldrb	r9, [r8, -sp, lsl #22]!
    3efc:			; <UNDEFINED> instruction: 0x1c6e9b0d
    3f00:	addsmi	r9, r3, #57344	; 0xe000
    3f04:	bls	33a7a8 <_ZdlPv@@Base+0x32453c>
    3f08:	tstls	sp, r9, asr ip
    3f0c:	ldrbpl	r2, [r1], #293	; 0x125
    3f10:	andcc	lr, sp, #3620864	; 0x374000
    3f14:	ble	654968 <_ZdlPv@@Base+0x63e6fc>
    3f18:	mrrcne	10, 0, r9, r9, cr12	; <UNPREDICTABLE>
    3f1c:	strcs	r4, [r0], #-2093	; 0xfffff7d3
    3f20:	vst4.8	{d25,d27,d29,d31}, [pc]!
    3f24:	ldrbpl	r6, [r4], #384	; 0x180
    3f28:	bmi	ad5110 <_ZdlPv@@Base+0xabeea4>
    3f2c:	blls	30ffe4 <_ZdlPv@@Base+0x2f9d78>
    3f30:			; <UNDEFINED> instruction: 0xf7fe447a
    3f34:	str	lr, [fp, r8, lsr #30]!
    3f38:			; <UNDEFINED> instruction: 0xf0124640
    3f3c:	blls	382b10 <_ZdlPv@@Base+0x36c8a4>
    3f40:	strbmi	lr, [r0], -r6, lsl #15
    3f44:	blx	ffbbff94 <_ZdlPv@@Base+0xffba9d28>
    3f48:	str	r9, [r9, sp, lsl #22]
    3f4c:			; <UNDEFINED> instruction: 0xf0124640
    3f50:	blls	382afc <_ZdlPv@@Base+0x36c890>
    3f54:	strbmi	lr, [r0], -r0, ror #15
    3f58:	blx	ff93ffa8 <_ZdlPv@@Base+0xff929d3c>
    3f5c:	ldrb	r9, [r2, sp, lsl #22]
    3f60:	blmi	7d5fe0 <_ZdlPv@@Base+0x7bfd74>
    3f64:	bls	1d514c <_ZdlPv@@Base+0x1beee0>
    3f68:			; <UNDEFINED> instruction: 0x461a58d3
    3f6c:			; <UNDEFINED> instruction: 0xf0044619
    3f70:			; <UNDEFINED> instruction: 0x4641f951
    3f74:			; <UNDEFINED> instruction: 0xf0124650
    3f78:	strtmi	pc, [r9], -fp, lsl #22
    3f7c:			; <UNDEFINED> instruction: 0xf0124650
    3f80:	ldmib	sp, {r0, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    3f84:	addsmi	r3, r3, #-1610612736	; 0xa0000000
    3f88:			; <UNDEFINED> instruction: 0x4650db91
    3f8c:	blx	ff2bffdc <_ZdlPv@@Base+0xff2a9d70>
    3f90:	str	r9, [ip, sl, lsl #22]
    3f94:	blmi	495fe8 <_ZdlPv@@Base+0x47fd7c>
    3f98:			; <UNDEFINED> instruction: 0xe7e44478
    3f9c:	svc	0x0036f7fe
    3fa0:			; <UNDEFINED> instruction: 0xf0124640
    3fa4:			; <UNDEFINED> instruction: 0x4650fa59
    3fa8:	blx	15bfff8 <_ZdlPv@@Base+0x15a9d8c>
    3fac:	svc	0x0034f7fe
    3fb0:	svclt	0x0000e7f9
    3fb4:	andeq	r0, r0, ip, lsl r1
    3fb8:	strheq	fp, [r2], -r6
    3fbc:	andeq	fp, r2, r2, lsr #1
    3fc0:	andeq	fp, r2, r6, lsr #13
    3fc4:	andeq	fp, r2, r2, lsr #13
    3fc8:	andeq	r4, r1, r0, rrx
    3fcc:	andeq	r4, r1, r6, lsr #1
    3fd0:	andeq	sl, r2, r0, ror #30
    3fd4:	andeq	fp, r2, r4, lsr #10
    3fd8:	andeq	r3, r1, r8, lsl #30
    3fdc:	andeq	r3, r1, r0, asr #29
    3fe0:	andeq	r0, r0, r8, ror r1
    3fe4:	andeq	r3, r1, r4, lsr #29
    3fe8:	addlt	fp, r3, r0, lsl #10
    3fec:	bleq	3f628 <_ZdlPv@@Base+0x293bc>
    3ff0:	andcs	fp, r1, #48, 2
    3ff4:			; <UNDEFINED> instruction: 0xf7ff4669
    3ff8:			; <UNDEFINED> instruction: 0xb003feb1
    3ffc:	blx	14217a <_ZdlPv@@Base+0x12bf0e>
    4000:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4004:	svclt	0x0000e7f5
    4008:	muleq	r1, lr, lr
    400c:	svcmi	0x00f0e92d
    4010:	stfs	f2, [sp, #-0]
    4014:			; <UNDEFINED> instruction: 0xf06f8b08
    4018:			; <UNDEFINED> instruction: 0xf8df0201
    401c:			; <UNDEFINED> instruction: 0x460febbc
    4020:	blgt	fee423a4 <_ZdlPv@@Base+0xfee2c138>
    4024:	bleq	ff240168 <_ZdlPv@@Base+0xff229efc>
    4028:	blhi	3fb0c <_ZdlPv@@Base+0x298a0>
    402c:			; <UNDEFINED> instruction: 0xf5ad44fe
    4030:			; <UNDEFINED> instruction: 0xf8df5da9
    4034:	addlt	r3, r1, ip, lsr #23
    4038:	blvs	fea423bc <_ZdlPv@@Base+0xfea2c150>
    403c:	ldmdage	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    4040:			; <UNDEFINED> instruction: 0xf50d447e
    4044:	andls	r5, r8, r8, lsr #9
    4048:			; <UNDEFINED> instruction: 0x960b341c
    404c:			; <UNDEFINED> instruction: 0xf85e4680
    4050:	ldcge	0, cr12, [r6, #48]	; 0x30
    4054:	ldrdgt	pc, [r0], -ip
    4058:	andgt	pc, r0, r4, asr #17
    405c:	stceq	0, cr15, [r0], {79}	; 0x4f
    4060:	strtne	pc, [ip], #-2243	; 0xfffff73d
    4064:	blge	13fb34 <_ZdlPv@@Base+0x1298c8>
    4068:	ldrtcs	pc, [r0], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
    406c:	msreq	CPSR_s, #-2147483647	; 0x80000001
    4070:			; <UNDEFINED> instruction: 0xf8df930c
    4074:			; <UNDEFINED> instruction: 0x46043b74
    4078:	sbcne	pc, r8, sp, lsr #17
    407c:	movwls	r4, #42107	; 0xa47b
    4080:	blcc	1a42404 <_ZdlPv@@Base+0x1a2c198>
    4084:	ldrbtmi	r9, [fp], #-263	; 0xfffffef9
    4088:	movwls	r9, #25861	; 0x6505
    408c:	blls	3fb6c <_ZdlPv@@Base+0x29900>
    4090:			; <UNDEFINED> instruction: 0xf9339b06
    4094:			; <UNDEFINED> instruction: 0xf1199017
    4098:			; <UNDEFINED> instruction: 0x464e0ff0
    409c:	andshi	pc, lr, #0
    40a0:	blge	1342424 <_ZdlPv@@Base+0x132c1b8>
    40a4:			; <UNDEFINED> instruction: 0xf8da44fa
    40a8:	cfstrsne	mvf0, [r3], {48}	; 0x30
    40ac:	addshi	pc, r6, #0
    40b0:	vsub.i8	d18, d0, d0
    40b4:			; <UNDEFINED> instruction: 0xf5b0827f
    40b8:	svclt	0x00a47fbe
    40bc:	streq	pc, [r2], -r9, lsl #2
    40c0:	ble	1cc8d0 <_ZdlPv@@Base+0x1b6664>
    40c4:	blcc	b42448 <_ZdlPv@@Base+0xb2c1dc>
    40c8:	ldrmi	r4, [r8], #-1147	; 0xfffffb85
    40cc:	orrcs	pc, ip, #144, 16	; 0x900000
    40d0:	streq	lr, [r2], -r9, lsl #22
    40d4:	orrne	pc, r6, #64, 12	; 0x4000000
    40d8:	vqsub.s8	d4, d16, d14
    40dc:			; <UNDEFINED> instruction: 0xf8df81ff
    40e0:	ldrbtmi	r3, [fp], #-2840	; 0xfffff4e8
    40e4:	andscc	pc, r6, r3, lsr r9	; <UNPREDICTABLE>
    40e8:			; <UNDEFINED> instruction: 0xf0404293
    40ec:			; <UNDEFINED> instruction: 0xf8df81f7
    40f0:	ldrbtmi	r3, [fp], #-2828	; 0xfffff4f4
    40f4:	andsvc	pc, r6, r3, lsr r9	; <UNPREDICTABLE>
    40f8:	ldrtmi	r2, [lr], -r0, lsl #30
    40fc:	rsbsmi	fp, lr, #216, 30	; 0x360
    4100:	blls	1fb568 <_ZdlPv@@Base+0x1e52fc>
    4104:	blcc	70538 <_ZdlPv@@Base+0x5a2cc>
    4108:			; <UNDEFINED> instruction: 0xf8df9307
    410c:			; <UNDEFINED> instruction: 0xf06f3af4
    4110:			; <UNDEFINED> instruction: 0xf1050201
    4114:	ldrbtmi	r0, [fp], #-3096	; 0xfffff3e8
    4118:	cdpvs	5, 8, cr15, cr7, cr3, {0}
    411c:			; <UNDEFINED> instruction: 0xf8c34665
    4120:	ldm	lr!, {r4, r5, sl, sp}
    4124:	stmia	ip!, {r0, r1, r2, r3}
    4128:	ldm	lr, {r0, r1, r2, r3}
    412c:	stm	ip, {r0, r1}
    4130:	cmn	ip, r3
    4134:	bcc	ff3424b8 <_ZdlPv@@Base+0xff32c24c>
    4138:			; <UNDEFINED> instruction: 0xf10d2218
    413c:			; <UNDEFINED> instruction: 0xf1a609a0
    4140:	ldrbtmi	r0, [fp], #-3587	; 0xfffff1fd
    4144:	beq	6407f0 <_ZdlPv@@Base+0x62a584>
    4148:			; <UNDEFINED> instruction: 0x46d44433
    414c:	ldmcc	r4, {r0, r1, r4, r7, fp, ip, sp, lr, pc}
    4150:	streq	pc, [r1, -r3, asr #3]
    4154:	blx	a8d82 <_ZdlPv@@Base+0x92b16>
    4158:	svcgt	0x000f5707
    415c:	andeq	lr, pc, ip, lsr #17
    4160:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    4164:	muleq	r3, r7, r8
    4168:	andeq	lr, r3, ip, lsl #17
    416c:	vqrshl.s8	d4, d14, d16
    4170:	ldm	pc, {r0, r1, r3, r5, r8, pc}^	; <UNPREDICTABLE>
    4174:	ldrteq	pc, [r2], #30	; <UNPREDICTABLE>
    4178:	ldrteq	r0, [fp], #1221	; 0x4c5
    417c:	ldrdeq	r0, [r9, -r6]!
    4180:			; <UNDEFINED> instruction: 0x01290129
    4184:	ldreq	r0, [sp, r9, lsr #2]!
    4188:	stmdaeq	r8!, {r0, r1, r2, r3, r4, r5, fp}
    418c:	streq	r0, [pc], #2123	; 4194 <floor@plt+0x1174>
    4190:	ldrbeq	r0, [ip], r2, ror #13
    4194:	strteq	r0, [r0], lr, lsr #13
    4198:	subeq	r0, r6, #4, 14	; 0x100000
    419c:	bleq	fee47180 <_ZdlPv@@Base+0xfee30f14>
    41a0:	rsbeq	r0, r9, #112, 4
    41a4:	rsbseq	r0, r0, #1052770304	; 0x3ec00000
    41a8:	streq	r0, [r7], r9, ror #4
    41ac:	ldrbeq	r0, [r5], -r6, asr #4
    41b0:	subeq	r0, r6, #112, 12	; 0x7000000
    41b4:			; <UNDEFINED> instruction: 0x0129046f
    41b8:	smulwteq	r9, r4, r4
    41bc:	ldrbeq	r0, [sl], #297	; 0x129
    41c0:	ldrdne	r0, [r7, #-64]	; 0xffffffc0
    41c4:	stcleq	12, cr0, [r1], #-548	; 0xfffffddc
    41c8:	mcrreq	12, 4, r0, r7, cr13
    41cc:	subeq	r0, r6, #12032	; 0x2f00
    41d0:	sbcne	r1, r1, r6, asr #1
    41d4:	ldrhtne	r1, [r6], ip
    41d8:	sbcsne	r1, r4, sp, ror #1
    41dc:	beq	4085b0 <_ZdlPv@@Base+0x3f2344>
    41e0:	beq	ff286d6c <_ZdlPv@@Base+0xff270b00>
    41e4:	stmibeq	fp!, {r1, r2, r3, r7, ip}
    41e8:	stmibeq	r3, {r1, r4, r7, r8, fp}
    41ec:	ldmdbeq	r3!, {r2, r3, r4, r5, r6, r8, fp}^
    41f0:	stmdbeq	r1, {r1, r3, r5, r6, r8, fp}^
    41f4:	ldmdbeq	r7, {r0, r2, r3, r5, r8, fp}
    41f8:	ldmeq	r3!, {r0, r1, r8, fp}^
    41fc:	ldmeq	r7, {r0, r1, r5, r6, r7, fp}^
    4200:	smulwbeq	r9, r2, fp
    4204:	bleq	fe5c46b0 <_ZdlPv@@Base+0xfe5ae444>
    4208:	rsbsne	r0, r3, lr, ror #19
    420c:	tsteq	r2, r2, rrx
    4210:	beq	fe0482fc <_ZdlPv@@Base+0xfe032090>
    4214:	beq	1106b88 <_ZdlPv@@Base+0x10f091c>
    4218:	ldmdaeq	r2, {r2, r3, r4, r5, r6, fp}^
    421c:	stceq	12, cr0, [fp], #868	; 0x364
    4220:	stceq	12, cr0, [pc], {157}	; 0x9d
    4224:	stceq	13, cr0, [r6, #728]!	; 0x2d8
    4228:	ldcleq	13, cr0, [lr, #-588]!	; 0xfffffdb4
    422c:	cdpeq	14, 0, cr0, cr11, cr0, {1}
    4230:	beq	ffe07b0c <_ZdlPv@@Base+0xffdf18a0>
    4234:	mcreq	14, 2, r0, cr10, cr15, {2}
    4238:	stcleq	14, cr0, [ip, #-464]!	; 0xfffffe30
    423c:	stcleq	13, cr0, [r4, #900]	; 0x384
    4240:	stmibeq	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp}^
    4244:	andne	r1, r6, r9, lsl r0
    4248:	svceq	0x003c1033
    424c:	svceq	0x00d40fea
    4250:	stceq	15, cr0, [r5], #-992	; 0xfffffc20
    4254:	svceq	0x00aa0fc6
    4258:	mcreq	15, 5, r0, cr9, cr8, {5}
    425c:	svceq	0x00520f6b
    4260:	ldmibeq	r9!, {r0, r2, r4, r7, r8, r9, sl, fp}^
    4264:	cdpeq	14, 13, cr0, cr6, cr0, {7}
    4268:	cdpeq	14, 12, cr0, cr2, cr12, {6}
    426c:	mcreq	14, 7, r0, cr10, cr4, {7}
    4270:	beq	fe9c6d78 <_ZdlPv@@Base+0xfe9b0b0c>
    4274:	svceq	0x001c0f2c
    4278:	mcreq	14, 4, r0, cr9, cr9, {4}
    427c:	cdpeq	15, 15, cr0, cr14, cr8, {0}
    4280:	popeq	{r1, r2, r4, r8, r9, sl, fp}
    4284:	tstne	ip, r0, asr #2
    4288:	strbteq	r0, [fp], #1272	; 0x4f8
    428c:	streq	r0, [fp, #-1296]	; 0xfffffaf0
    4290:	strteq	r0, [pc], #-1310	; 4298 <floor@plt+0x1278>
    4294:	biceq	r0, r5, #1476395011	; 0x58000003
    4298:			; <UNDEFINED> instruction: 0x03a303bc
    429c:	cmneq	r1, #671088642	; 0x28000002
    42a0:			; <UNDEFINED> instruction: 0x01290358
    42a4:	movteq	r0, #61737	; 0xf129
    42a8:	streq	r0, [ip], #-1046	; 0xfffffbea
    42ac:	mvneq	r0, #-402653181	; 0xe8000003
    42b0:	movteq	r0, #1052	; 0x41c
    42b4:			; <UNDEFINED> instruction: 0x0329032d
    42b8:	movweq	r0, #33548	; 0x830c
    42bc:	rscseq	r0, sp, #67108864	; 0x4000000
    42c0:	sbcseq	r0, r8, #36, 6	; 0x90000000
    42c4:	adceq	r0, pc, #805306379	; 0x3000000b
    42c8:	adceq	r0, r7, #-1342177270	; 0xb000000a
    42cc:	addseq	r0, pc, #805306378	; 0x3000000a
    42d0:	addseq	r0, r7, #-1342177271	; 0xb0000009
    42d4:	addeq	r0, pc, #805306377	; 0x30000009
    42d8:	stcleq	13, cr0, [r7, #-320]	; 0xfffffec0
    42dc:	stceq	13, cr0, [lr, #-384]	; 0xfffffe80
    42e0:	ldceq	13, cr0, [r3, #-244]	; 0xffffff0c
    42e4:	ldrbeq	r0, [r3, -r7, lsr #20]
    42e8:			; <UNDEFINED> instruction: 0x07e20810
    42ec:	ldreq	r0, [r4], #1179	; 0x49b
    42f0:	ldrbteq	r0, [sp], #1284	; 0x504
    42f4:	bleq	ffbc4cd8 <_ZdlPv@@Base+0xffbaea6c>
    42f8:	subseq	r0, r4, #236544	; 0x39c00
    42fc:	strbeq	r0, [r4], sp, asr #4
    4300:			; <UNDEFINED> instruction: 0x06cc06d4
    4304:	rsbseq	r0, r7, #188, 12	; 0xbc00000
    4308:	subseq	r0, fp, #536870918	; 0x20000006
    430c:	subeq	r0, sp, #84, 4	; 0x40000005
    4310:	rsbseq	r0, lr, #1342177288	; 0x50000008
    4314:	subseq	r0, fp, #536870918	; 0x20000006
    4318:	subeq	r0, sp, #84, 4	; 0x40000005
    431c:	rsbseq	r0, lr, #1342177288	; 0x50000008
    4320:			; <UNDEFINED> instruction: 0x078106fc
    4324:	rsbeq	r0, r2, #-1342177275	; 0xb0000005
    4328:			; <UNDEFINED> instruction: 0x079d0bb1
    432c:			; <UNDEFINED> instruction: 0x078f0795
    4330:	cmpne	r8, r9, lsl #15
    4334:	cmpne	r2, r6, lsl ip
    4338:	stmiaeq	sp!, {r1, r2, r3, r4, r5, r6, ip}
    433c:	ldreq	r0, [r1, r1, lsr #17]!
    4340:	ldrbteq	r0, [r2], r5, lsr #15
    4344:	streq	r0, [r6, -r8, ror #13]!
    4348:	strbteq	r0, [r0], #-1814	; 0xfffff8ea
    434c:	strbeq	r0, [r7, #1088]!	; 0x440
    4350:	strbeq	r0, [pc, #1505]!	; 4939 <floor@plt+0x1919>
    4354:	ldreq	r0, [ip, #1493]!	; 0x5d5
    4358:	ldreq	r0, [r2, #1448]	; 0x5a8
    435c:	cmnne	r9, r1, lsr sl
    4360:	bleq	fe248604 <_ZdlPv@@Base+0xfe232398>
    4364:	bleq	1947130 <_ZdlPv@@Base+0x1930ec4>
    4368:	bleq	7870cc <_ZdlPv@@Base+0x770e60>
    436c:	bleq	ff586fa8 <_ZdlPv@@Base+0xff570d3c>
    4370:	streq	r0, [r1, #3013]	; 0xbc5
    4374:			; <UNDEFINED> instruction: 0x0625063e
    4378:	rsccs	r0, r8, r6, lsl r6
    437c:			; <UNDEFINED> instruction: 0xff52f011
    4380:	strmi	r2, [r7], -r6, lsl #2
    4384:	blx	fec403b0 <_ZdlPv@@Base+0xfec2a144>
    4388:	ldmdaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    438c:	andvc	pc, r0, sl, asr #17
    4390:			; <UNDEFINED> instruction: 0xf7ff4478
    4394:	tstlt	r8, r7, lsl #22	; <UNPREDICTABLE>
    4398:	movwcs	lr, #10704	; 0x29d0
    439c:			; <UNDEFINED> instruction: 0x2322e9c7
    43a0:	stmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    43a4:	ldrdvc	pc, [r0], -sl
    43a8:			; <UNDEFINED> instruction: 0xf7ff4478
    43ac:			; <UNDEFINED> instruction: 0xb118fafb
    43b0:	movwcs	lr, #10704	; 0x29d0
    43b4:			; <UNDEFINED> instruction: 0x2320e9c7
    43b8:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    43bc:	ldrdcs	pc, [r0], -sl
    43c0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    43c4:	sbccc	pc, r8, r2, asr #17
    43c8:	stmdagt	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    43cc:	bls	255d30 <_ZdlPv@@Base+0x23fac4>
    43d0:	bne	fe1c1cd8 <_ZdlPv@@Base+0xfe1aba6c>
    43d4:	strbtmi	r4, [r6], #-1276	; 0xfffffb04
    43d8:	bl	c452c <_ZdlPv@@Base+0xae2c0>
    43dc:			; <UNDEFINED> instruction: 0xf8960e02
    43e0:	bne	ff91ea58 <_ZdlPv@@Base+0xff9087ec>
    43e4:	strbeq	lr, [lr, #2981]	; 0xba5
    43e8:	coseqdp	f7, f6
    43ec:	ldrcc	ip, [r8, #-3855]	; 0xfffff0f1
    43f0:	vmlseq.f32	s29, s28, s30
    43f4:			; <UNDEFINED> instruction: 0x9000f9b4
    43f8:			; <UNDEFINED> instruction: 0x462e44f4
    43fc:			; <UNDEFINED> instruction: 0xf9bcc60f
    4400:	ldm	r7, {r2, r5, r7, r9, fp, ip, sp}
    4404:	strbmi	r0, [fp], #-3
    4408:	stm	r6, {r0, r1, r4, r6, r8, sl, lr}
    440c:	stmdale	r7, {r0, r1}
    4410:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4414:			; <UNDEFINED> instruction: 0xf932447a
    4418:	strbmi	r2, [sl, #-19]	; 0xffffffed
    441c:	sbcshi	pc, r7, r0
    4420:	ubfxcc	pc, pc, #17, #25
    4424:	ldrmi	r4, [lr], #1147	; 0x47b
    4428:	blvs	242b28 <_ZdlPv@@Base+0x22c8bc>
    442c:			; <UNDEFINED> instruction: 0xf10b4637
    4430:	rsbhi	r4, r6, r0, lsl #6
    4434:	strcc	r3, [r2], #-2817	; 0xfffff4ff
    4438:	bl	2045ac <_ZdlPv@@Base+0x1ee340>
    443c:	addsmi	r0, r4, #805306368	; 0x30000000
    4440:	bl	fe939160 <_ZdlPv@@Base+0xfe922ef4>
    4444:	vshl.s8	d16, d8, d2
    4448:	strmi	r7, [fp, #271]	; 0x10f
    444c:	strbeq	lr, [r4, #-2639]!	; 0xfffff5b1
    4450:	streq	pc, [r1, #-261]	; 0xfffffefb
    4454:	eorshi	pc, r4, r2, lsl #4
    4458:	vcgt.s8	d19, d2, d2
    445c:	ldrmi	r7, [fp, #2832]	; 0xb10
    4460:	andseq	pc, sl, pc, asr #32
    4464:	ldrmi	fp, [fp], r8, lsr #30
    4468:			; <UNDEFINED> instruction: 0xf00bfb00
    446c:			; <UNDEFINED> instruction: 0xf7fe3017
    4470:	strmi	lr, [r1], r0, lsr #26
    4474:			; <UNDEFINED> instruction: 0xf0022800
    4478:	stcne	0, cr8, [r2], #140	; 0x8c
    447c:	b	13d5d88 <_ZdlPv@@Base+0x13bfb1c>
    4480:			; <UNDEFINED> instruction: 0xf7fe064b
    4484:			; <UNDEFINED> instruction: 0xf106ed10
    4488:			; <UNDEFINED> instruction: 0xf64a0a17
    448c:			; <UNDEFINED> instruction: 0xf6ca22ab
    4490:	tstcs	r8, #-1610612726	; 0xa000000a
    4494:			; <UNDEFINED> instruction: 0xf505fb03
    4498:	blx	fe8aa8b6 <_ZdlPv@@Base+0xfe89464a>
    449c:	strtmi	r2, [sl], -sl, lsl #20
    44a0:	bne	6bede4 <_ZdlPv@@Base+0x6a8b78>
    44a4:	bls	2c30b8 <_ZdlPv@@Base+0x2ace4c>
    44a8:			; <UNDEFINED> instruction: 0xf7fe4650
    44ac:	blls	23f8a4 <_ZdlPv@@Base+0x229638>
    44b0:	mulle	r2, r8, r5
    44b4:			; <UNDEFINED> instruction: 0xf7fe4640
    44b8:	cdpcc	12, 0, cr14, cr2, cr14, {1}
    44bc:	strbmi	r4, [lr], #-1100	; 0xfffffbb4
    44c0:	adcsmi	r3, r4, #24, 26	; 0x600
    44c4:			; <UNDEFINED> instruction: 0xf0824455
    44c8:	strbmi	r8, [r8], r3
    44cc:	andsge	pc, r4, sp, asr #17
    44d0:			; <UNDEFINED> instruction: 0xf47f2f06
    44d4:			; <UNDEFINED> instruction: 0x4644addd
    44d8:	sub	r2, pc, r0, lsl #12
    44dc:			; <UNDEFINED> instruction: 0x6740f8df
    44e0:	bl	1956e0 <_ZdlPv@@Base+0x17f474>
    44e4:			; <UNDEFINED> instruction: 0xf8b60647
    44e8:	cfsh32cs	mvfx6, mvfx0, #8
    44ec:	mcrge	4, 1, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    44f0:	blcs	2b114 <_ZdlPv@@Base+0x14ea8>
    44f4:	blls	1f86d8 <_ZdlPv@@Base+0x1e246c>
    44f8:	tstle	r8, r3, lsl #22
    44fc:			; <UNDEFINED> instruction: 0x3724f8df
    4500:			; <UNDEFINED> instruction: 0xf8d3447b
    4504:	bcs	d5cc <floor@plt+0xa5ac>
    4508:			; <UNDEFINED> instruction: 0xf000dc5c
    450c:			; <UNDEFINED> instruction: 0xf8df80c0
    4510:			; <UNDEFINED> instruction: 0xf6400718
    4514:			; <UNDEFINED> instruction: 0xf8df1186
    4518:			; <UNDEFINED> instruction: 0xf8dfc714
    451c:	ldrbtmi	r2, [r8], #-1812	; 0xfffff8ec
    4520:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    4524:	strbmi	lr, [r4, #-6]
    4528:			; <UNDEFINED> instruction: 0xf934d027
    452c:	ldccc	13, cr3, [r8, #-8]
    4530:	andsls	pc, r3, r2, lsr r9	; <UNPREDICTABLE>
    4534:	svceq	0x00f0f119
    4538:			; <UNDEFINED> instruction: 0xf109d0f5
    453c:	strmi	r0, [r9, #2305]	; 0x901
    4540:			; <UNDEFINED> instruction: 0xf930d8f1
    4544:	blcs	505b0 <_ZdlPv@@Base+0x3a344>
    4548:			; <UNDEFINED> instruction: 0xf93cd1ed
    454c:	mcrcs	0, 0, r6, cr0, cr9, {0}
    4550:	stclle	6, cr4, [r8, #220]!	; 0xdc
    4554:			; <UNDEFINED> instruction: 0xc6dcf8df
    4558:	movwls	r2, #29443	; 0x7303
    455c:	mnfeqe	f7, f5
    4560:			; <UNDEFINED> instruction: 0xf50c44fc
    4564:	ldrbtmi	r6, [r5], -r7, lsl #25
    4568:			; <UNDEFINED> instruction: 0x000fe8bc
    456c:	andeq	lr, pc, lr, lsr #17
    4570:	muleq	r3, ip, r8
    4574:	andeq	lr, r3, lr, lsl #17
    4578:			; <UNDEFINED> instruction: 0x2601e759
    457c:	addsmi	r9, ip, #8, 22	; 0x2000
    4580:	strtmi	sp, [r0], -r2
    4584:	bl	ff1c2584 <_ZdlPv@@Base+0xff1ac318>
    4588:	ssatne	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    458c:			; <UNDEFINED> instruction: 0x53a8f50d
    4590:			; <UNDEFINED> instruction: 0x2648f8df
    4594:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    4598:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    459c:	subsmi	r6, r1, sl, lsl r8
    45a0:	teqhi	fp, r2, asr #32	; <UNPREDICTABLE>
    45a4:			; <UNDEFINED> instruction: 0xf50d4630
    45a8:	andlt	r5, r1, r9, lsr #27
    45ac:	blhi	23f8a8 <_ZdlPv@@Base+0x22963c>
    45b0:	svchi	0x00f0e8bd
    45b4:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    45b8:	strmi	r2, [sl], -r0, lsl #2
    45bc:			; <UNDEFINED> instruction: 0xf8c3447b
    45c0:	str	r1, [r7, #1072]	; 0x430
    45c4:	andeq	pc, r1, #111	; 0x6f
    45c8:	ldrtcs	pc, [r0], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
    45cc:			; <UNDEFINED> instruction: 0xf8dfe79f
    45d0:	ldrbtmi	r2, [sl], #-1648	; 0xfffff990
    45d4:	andsvs	pc, r3, r2, lsr r9	; <UNPREDICTABLE>
    45d8:			; <UNDEFINED> instruction: 0xe7284637
    45dc:	cdp2	0, 9, cr15, cr0, cr5, {0}
    45e0:	ldrteq	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
    45e4:			; <UNDEFINED> instruction: 0xf8dfe564
    45e8:			; <UNDEFINED> instruction: 0xf8df265c
    45ec:	ldrbtmi	r0, [sl], #-1628	; 0xfffff9a4
    45f0:			; <UNDEFINED> instruction: 0xf8d24478
    45f4:	movwcc	r3, #5164	; 0x142c
    45f8:	strtcc	pc, [ip], #-2242	; 0xfffff73e
    45fc:			; <UNDEFINED> instruction: 0xf94cf006
    4600:			; <UNDEFINED> instruction: 0xf8dfe785
    4604:	andcs	r3, r1, #72, 12	; 0x4800000
    4608:	stmiapl	fp, {r1, r3, r8, fp, ip, pc}^
    460c:			; <UNDEFINED> instruction: 0xe6db601a
    4610:			; <UNDEFINED> instruction: 0xf8492334
    4614:	movwcs	r3, #7192	; 0x1c18
    4618:	andcc	pc, r4, sl, asr #17
    461c:			; <UNDEFINED> instruction: 0x232ce6d4
    4620:	ldccc	8, cr15, [r8], {73}	; 0x49
    4624:			; <UNDEFINED> instruction: 0xf8ca2301
    4628:	strb	r3, [sp], r4
    462c:			; <UNDEFINED> instruction: 0xf8492320
    4630:	movwcs	r3, #7192	; 0x1c18
    4634:	andcc	pc, r4, sl, asr #17
    4638:			; <UNDEFINED> instruction: 0x2324e6c6
    463c:	ldccc	8, cr15, [r8], {73}	; 0x49
    4640:			; <UNDEFINED> instruction: 0xf8ca2301
    4644:	ldrt	r3, [pc], r4
    4648:			; <UNDEFINED> instruction: 0x3600f8df
    464c:	stmdbls	sl, {r9, sp}
    4650:	andsvs	r5, sl, fp, asr #17
    4654:			; <UNDEFINED> instruction: 0xf8dfe6b8
    4658:	andcs	r3, r2, #244, 10	; 0x3d000000
    465c:	stmiapl	fp, {r1, r3, r8, fp, ip, pc}^
    4660:	ssat	r6, #18, sl
    4664:			; <UNDEFINED> instruction: 0xf849231c
    4668:	movwcs	r3, #7192	; 0x1c18
    466c:	andcc	pc, r4, sl, asr #17
    4670:	teqcs	r0, #178257920	; 0xaa00000
    4674:	ldccc	8, cr15, [r8], {73}	; 0x49
    4678:			; <UNDEFINED> instruction: 0xf8ca2301
    467c:	strt	r3, [r3], r4
    4680:			; <UNDEFINED> instruction: 0xf8492328
    4684:	movwcs	r3, #7192	; 0x1c18
    4688:	andcc	pc, r4, sl, asr #17
    468c:			; <UNDEFINED> instruction: 0x4644e69c
    4690:	ldrb	r2, [r3, -r1, lsl #12]!
    4694:			; <UNDEFINED> instruction: 0xf8492309
    4698:			; <UNDEFINED> instruction: 0xe6953c18
    469c:			; <UNDEFINED> instruction: 0xf849230a
    46a0:			; <UNDEFINED> instruction: 0xe6913c18
    46a4:			; <UNDEFINED> instruction: 0xf8492305
    46a8:	pkhbt	r3, sp, r8, lsl #24
    46ac:			; <UNDEFINED> instruction: 0xf8492307
    46b0:	pkhbt	r3, r9, r8, lsl #24
    46b4:			; <UNDEFINED> instruction: 0xf8492306
    46b8:	pkhbt	r3, r5, r8, lsl #24
    46bc:			; <UNDEFINED> instruction: 0xf8492304
    46c0:	pkhbt	r3, r1, r8, lsl #24
    46c4:			; <UNDEFINED> instruction: 0xf8492303
    46c8:			; <UNDEFINED> instruction: 0xe67d3c18
    46cc:			; <UNDEFINED> instruction: 0xf8492302
    46d0:			; <UNDEFINED> instruction: 0xe6793c18
    46d4:			; <UNDEFINED> instruction: 0xf8492301
    46d8:			; <UNDEFINED> instruction: 0xe6753c18
    46dc:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    46e0:	bvs	fe7d58d4 <_ZdlPv@@Base+0xfe7bf668>
    46e4:			; <UNDEFINED> instruction: 0xf0012f00
    46e8:	movwcs	r8, #1946	; 0x79a
    46ec:	strtmi	r9, [r3], -sp, lsl #6
    46f0:	ldrmi	r4, [sp], -ip, lsr #12
    46f4:	ldmdavs	pc!, {r0, r1, sp, lr, pc}^	; <UNPREDICTABLE>
    46f8:			; <UNDEFINED> instruction: 0xf0012f00
    46fc:	ldmdavs	fp!, {r0, r1, r2, r3, r7, r8, r9, sl, pc}
    4700:	ldclvs	6, cr4, [fp, #-224]	; 0xffffff20
    4704:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
    4708:	mvnsle	r4, r3, lsl #5
    470c:			; <UNDEFINED> instruction: 0xf8549a0d
    4710:	andcc	r3, r1, #24, 24	; 0x1800
    4714:	addsmi	r9, r3, #-805306368	; 0xd0000000
    4718:	strtmi	sp, [fp], -sp, ror #3
    471c:	andvc	pc, r0, sl, asr #17
    4720:	ldrmi	r4, [ip], -r5, lsr #12
    4724:			; <UNDEFINED> instruction: 0xf8dfe650
    4728:	ldrbtmi	r3, [fp], #-1324	; 0xfffffad4
    472c:	svccs	0x00006a5f
    4730:	ldrhi	pc, [pc, -r1]
    4734:	movwls	r2, #54016	; 0xd300
    4738:	strtmi	r4, [ip], -r3, lsr #12
    473c:	and	r4, r3, sp, lsl r6
    4740:	svccs	0x000068bf
    4744:	ldrhi	pc, [r4, -r1]
    4748:			; <UNDEFINED> instruction: 0x4638683b
    474c:			; <UNDEFINED> instruction: 0x47986d5b
    4750:	addmi	r6, r3, #2293760	; 0x230000
    4754:	bls	378f2c <_ZdlPv@@Base+0x362cc0>
    4758:	ldccc	8, cr15, [r8], {84}	; 0x54
    475c:	andls	r3, sp, #268435456	; 0x10000000
    4760:			; <UNDEFINED> instruction: 0xd1ed4293
    4764:			; <UNDEFINED> instruction: 0xf8ca462b
    4768:	strtmi	r7, [r5], -r0
    476c:			; <UNDEFINED> instruction: 0xe62b461c
    4770:			; <UNDEFINED> instruction: 0xf8492301
    4774:			; <UNDEFINED> instruction: 0xe6273c18
    4778:	blvc	1bfbd4 <_ZdlPv@@Base+0x1a9968>
    477c:	blvc	ff200278 <_ZdlPv@@Base+0xff1ea00c>
    4780:	bvc	1bfbac <_ZdlPv@@Base+0x1a9940>
    4784:	stmdavs	fp!, {r5, r9, sl, sp, lr, pc}
    4788:	ldccc	8, cr15, [r8], {73}	; 0x49
    478c:			; <UNDEFINED> instruction: 0x462fe61c
    4790:			; <UNDEFINED> instruction: 0xf857aa0e
    4794:			; <UNDEFINED> instruction: 0xf04f1930
    4798:	strbmi	r0, [r8], -r0, lsl #24
    479c:			; <UNDEFINED> instruction: 0xcc0ee9cd
    47a0:			; <UNDEFINED> instruction: 0xf009ca0c
    47a4:	usub16mi	pc, r2, sp	; <UNPREDICTABLE>
    47a8:			; <UNDEFINED> instruction: 0x46484639
    47ac:			; <UNDEFINED> instruction: 0xf830f00a
    47b0:			; <UNDEFINED> instruction: 0xf0022800
    47b4:	strbmi	r8, [r8], -r4
    47b8:			; <UNDEFINED> instruction: 0xff94f009
    47bc:			; <UNDEFINED> instruction: 0xf855e604
    47c0:			; <UNDEFINED> instruction: 0xf8493c18
    47c4:	ldrb	r3, [pc, #3096]!	; 53e4 <floor@plt+0x23c4>
    47c8:			; <UNDEFINED> instruction: 0xf849682b
    47cc:	ldrb	r3, [fp, #3096]!	; 0xc18
    47d0:			; <UNDEFINED> instruction: 0xf7ff6828
    47d4:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, fp, ip, sp, lr, pc}
    47d8:	eorhi	pc, sl, r2
    47dc:	ldrbmi	r4, [r4], r7, lsl #12
    47e0:	stmia	ip!, {r0, r1, r2, r3, r8, r9, sl, fp, lr, pc}
    47e4:	ldm	r7, {r0, r1, r2, r3}
    47e8:	stm	ip, {r0, r1}
    47ec:	stmdavs	r8!, {r0, r1}
    47f0:	b	fe4427f0 <_ZdlPv@@Base+0xfe42c584>
    47f4:			; <UNDEFINED> instruction: 0xf8dfe5e8
    47f8:	andcs	r3, r0, #96, 8	; 0x60000000
    47fc:	ldccs	8, cr15, [r8], {73}	; 0x49
    4800:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4804:	ldmib	r3, {r1, r8}^
    4808:	stmib	sl, {r2, r8, r9, sp}^
    480c:	stmib	sl, {r1, r8}^
    4810:	ldrb	r2, [r9, #772]	; 0x304
    4814:	tsteq	ip, r5, asr r9
    4818:	movwcs	lr, #2517	; 0x9d5
    481c:	tsteq	r6, r9, asr #18
    4820:	movwcs	lr, #10698	; 0x29ca
    4824:	cfldr32	mvfx14, [r5, #-832]	; 0xfffffcc0
    4828:	vldr	d7, [r5, #-144]	; 0xffffff70
    482c:	vldr	d3, [r5, #-48]	; 0xffffffd0
    4830:	vmul.f64	d4, d7, d10
    4834:	vldr	d3, [r5, #-12]
    4838:	vldr	d5, [r5, #-96]	; 0xffffffa0
    483c:	vmov.32	d7[1], r6
    4840:	vadd.f64	d4, d8, d4
    4844:	vmls.f64	d7, d7, d7
    4848:	vmla.f64	d3, d7, d5
    484c:	vstr	d4, [r9, #-24]	; 0xffffffe8
    4850:	vstr	d3, [sl, #24]
    4854:	ldr	r4, [r7, #2818]!	; 0xb02
    4858:	blvc	7bfcb4 <_ZdlPv@@Base+0x7a9a48>
    485c:	blcc	1bfcb8 <_ZdlPv@@Base+0x1a9a4c>
    4860:	blmi	13fcbc <_ZdlPv@@Base+0x129a50>
    4864:	blcc	100108 <_ZdlPv@@Base+0xe9e9c>
    4868:	blpl	4bfcc4 <_ZdlPv@@Base+0x4a9a58>
    486c:	blvs	43fcc8 <_ZdlPv@@Base+0x429a5c>
    4870:	blmi	140114 <_ZdlPv@@Base+0x129ea8>
    4874:	blvc	120015c <_ZdlPv@@Base+0x11e9ef0>
    4878:	blcc	18009c <_ZdlPv@@Base+0x169e30>
    487c:	blmi	1c00a0 <_ZdlPv@@Base+0x1a9e34>
    4880:	blcc	1bfcac <_ZdlPv@@Base+0x1a9a40>
    4884:	blmi	bfeb4 <_ZdlPv@@Base+0xa9c48>
    4888:	cfldr32	mvfx14, [r5, #-632]	; 0xfffffd88
    488c:	vldr	d7, [r5, #-120]	; 0xffffff88
    4890:	vldr	d3, [r5, #-24]	; 0xffffffe8
    4894:	vmul.f64	d4, d7, d4
    4898:	vldr	d3, [r5, #-12]
    489c:	vldr	d5, [r5, #-72]	; 0xffffffb8
    48a0:	vmov.32	d7[1], r6
    48a4:	vadd.f64	d4, d8, d4
    48a8:	vmls.f64	d7, d7, d7
    48ac:	vmla.f64	d3, d7, d5
    48b0:	vstr	d4, [r9, #-24]	; 0xffffffe8
    48b4:	vstr	d3, [sl, #24]
    48b8:	str	r4, [r5, #2818]	; 0xb02
    48bc:	blvc	63fd18 <_ZdlPv@@Base+0x629aac>
    48c0:	blcc	3ff1c <_ZdlPv@@Base+0x29cb0>
    48c4:	blmi	bff20 <_ZdlPv@@Base+0xa9cb4>
    48c8:	blcc	10016c <_ZdlPv@@Base+0xe9f00>
    48cc:	blpl	33fd28 <_ZdlPv@@Base+0x329abc>
    48d0:	blvs	2bfd2c <_ZdlPv@@Base+0x2a9ac0>
    48d4:	blmi	140178 <_ZdlPv@@Base+0x129f0c>
    48d8:	blvc	12001c0 <_ZdlPv@@Base+0x11e9f54>
    48dc:	blcc	180100 <_ZdlPv@@Base+0x169e94>
    48e0:	blmi	1c0104 <_ZdlPv@@Base+0x1a9e98>
    48e4:	blcc	1bfd10 <_ZdlPv@@Base+0x1a9aa4>
    48e8:	blmi	bff18 <_ZdlPv@@Base+0xa9cac>
    48ec:	ldmdb	r5, {r2, r3, r5, r6, r8, sl, sp, lr, pc}^
    48f0:	ldmdb	r5, {r1, r4, r8}^
    48f4:	stmdb	r9, {r2, r8, r9, sp}^
    48f8:	stmib	sl, {r1, r2, r8}^
    48fc:	strb	r2, [r3, #-770]!	; 0xfffffcfe
    4900:	blvs	4bfd5c <_ZdlPv@@Base+0x4a9af0>
    4904:	blpl	1bfd60 <_ZdlPv@@Base+0x1a9af4>
    4908:	blvc	43fd64 <_ZdlPv@@Base+0x429af8>
    490c:	blmi	13fd68 <_ZdlPv@@Base+0x129afc>
    4910:	blvs	11801f0 <_ZdlPv@@Base+0x1169f84>
    4914:	blvc	11401f8 <_ZdlPv@@Base+0x1129f8c>
    4918:	blvs	1bfd44 <_ZdlPv@@Base+0x1a9ad8>
    491c:	blvc	bff4c <_ZdlPv@@Base+0xa9ce0>
    4920:	cfldr32	mvfx14, [r5, #-328]	; 0xfffffeb8
    4924:	vldr	d6, [r5, #48]	; 0x30
    4928:	vldr	d5, [r5, #-0]
    492c:	vldr	d7, [r5, #40]	; 0x28
    4930:	vadd.f64	d4, d6, d2
    4934:	vsub.f64	d6, d7, d5
    4938:	vstr	d7, [r9, #-272]	; 0xfffffef0
    493c:	vstr	d6, [sl, #24]
    4940:	strb	r7, [r1, #-2818]	; 0xfffff4fe
    4944:	ldccs	8, cr15, [r4], {85}	; 0x55
    4948:			; <UNDEFINED> instruction: 0xf8554648
    494c:			; <UNDEFINED> instruction: 0xf0091c18
    4950:			; <UNDEFINED> instruction: 0x4652fe7f
    4954:	strbmi	r4, [r8], -r9, lsr #12
    4958:			; <UNDEFINED> instruction: 0xff5af009
    495c:			; <UNDEFINED> instruction: 0xf0012800
    4960:	strbmi	r8, [r8], -lr, lsr #14
    4964:	cdp2	0, 11, cr15, cr14, cr9, {0}
    4968:	ldm	r5, {r1, r2, r3, r5, r8, sl, sp, lr, pc}
    496c:	strbmi	r0, [r8], -r6
    4970:	cdp2	0, 6, cr15, cr14, cr9, {0}
    4974:	tsteq	r8, r5, lsr #3	; <UNPREDICTABLE>
    4978:			; <UNDEFINED> instruction: 0x46484652
    497c:			; <UNDEFINED> instruction: 0xff48f009
    4980:			; <UNDEFINED> instruction: 0xf0012800
    4984:			; <UNDEFINED> instruction: 0x4648871c
    4988:	cdp2	0, 10, cr15, cr12, cr9, {0}
    498c:	ssatmi	lr, #13, ip, lsl #10
    4990:	ldm	ip!, {r0, r1, r2, r4, r6, r9, sl, lr}
    4994:	strgt	r0, [pc, -pc]
    4998:	muleq	r3, ip, r8
    499c:	andeq	lr, r3, r7, lsl #17
    49a0:			; <UNDEFINED> instruction: 0xf1a5e512
    49a4:	blgt	3c560c <_ZdlPv@@Base+0x3af3a0>
    49a8:	andeq	lr, pc, sl, lsl #17
    49ac:			; <UNDEFINED> instruction: 0xf855e50c
    49b0:	strbmi	r2, [r8], -ip, lsr #24
    49b4:	ldcne	8, cr15, [r0], #-340	; 0xfffffeac
    49b8:	cdp2	0, 4, cr15, cr10, cr9, {0}
    49bc:			; <UNDEFINED> instruction: 0x46294652
    49c0:			; <UNDEFINED> instruction: 0xf0094648
    49c4:	stmdacs	r0, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    49c8:	ldrbthi	pc, [r9], r1	; <UNPREDICTABLE>
    49cc:			; <UNDEFINED> instruction: 0xf0094648
    49d0:	ldrbt	pc, [r9], #3721	; 0xe89	; <UNPREDICTABLE>
    49d4:	blvs	4bfe30 <_ZdlPv@@Base+0x4a9bc4>
    49d8:	blpl	1bfe34 <_ZdlPv@@Base+0x1a9bc8>
    49dc:	blvc	43fe38 <_ZdlPv@@Base+0x429bcc>
    49e0:	blmi	13fe3c <_ZdlPv@@Base+0x129bd0>
    49e4:	blvs	1802c4 <_ZdlPv@@Base+0x16a058>
    49e8:	blvc	1402cc <_ZdlPv@@Base+0x12a060>
    49ec:	blvs	1bfe18 <_ZdlPv@@Base+0x1a9bac>
    49f0:	blvc	c0020 <_ZdlPv@@Base+0xa9db4>
    49f4:			; <UNDEFINED> instruction: 0xf7fee4e8
    49f8:	movwcs	lr, #2708	; 0xa94
    49fc:	blne	40058 <_ZdlPv@@Base+0x29dec>
    4a00:	bleq	33fe5c <_ZdlPv@@Base+0x329bf0>
    4a04:	strmi	r6, [r7], -r3
    4a08:	b	fe442a08 <_ZdlPv@@Base+0xfe42c79c>
    4a0c:	blcs	85eb00 <_ZdlPv@@Base+0x848894>
    4a10:	bleq	1bfe3c <_ZdlPv@@Base+0x1a9bd0>
    4a14:	ldrhi	pc, [r5, -r1]
    4a18:			; <UNDEFINED> instruction: 0xf47f2b22
    4a1c:	stmmi	pc, {r0, r2, r4, r6, r7, sl, fp, sp, pc}	; <UNPREDICTABLE>
    4a20:	blmi	fe3d6338 <_ZdlPv@@Base+0xfe3c00cc>
    4a24:	bls	295c0c <_ZdlPv@@Base+0x27f9a0>
    4a28:	ldmpl	r3, {r0, r9, sl, sp}^
    4a2c:			; <UNDEFINED> instruction: 0x4619461a
    4a30:	blx	ffc40a46 <_ZdlPv@@Base+0xffc2a7da>
    4a34:	cfldr32	mvfx14, [r5, #648]	; 0x288
    4a38:	vmov.f64	d1, #80	; 0x3e800000  0.250
    4a3c:	vneg.f64	d17, d0
    4a40:			; <UNDEFINED> instruction: 0xf001fa10
    4a44:	ldc	6, cr8, [r5, #-780]	; 0xfffffcf4
    4a48:			; <UNDEFINED> instruction: 0xf7fe0b0c
    4a4c:	vstr.16	s28, [sl, #424]	; 0x1a8
    4a50:	ldrt	r0, [r9], #2816	; 0xb00
    4a54:	smlabbcs	r0, r3, fp, r4
    4a58:	stmdals	sl, {r2, r3, r4, r5, r6, r9, fp, lr}
    4a5c:			; <UNDEFINED> instruction: 0xf8d3447b
    4a60:	stmpl	r2, {r4, r5, sl, ip, sp}
    4a64:	andsvs	r4, r1, fp, lsl #5
    4a68:	strhi	pc, [r9], -r1, asr #5
    4a6c:	blvc	4bfec8 <_ZdlPv@@Base+0x4a9c5c>
    4a70:	blvc	104054c <_ZdlPv@@Base+0x102a2e0>
    4a74:	blx	440640 <_ZdlPv@@Base+0x42a3d4>
    4a78:			; <UNDEFINED> instruction: 0xf855bf14
    4a7c:	stmdavs	r8!, {r6, sl, fp}
    4a80:	blx	fe640a96 <_ZdlPv@@Base+0xfe62a82a>
    4a84:	mcrreq	8, 5, pc, r0, cr5	; <UNPREDICTABLE>
    4a88:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a8c:			; <UNDEFINED> instruction: 0xf7fe6828
    4a90:	ldr	lr, [r9], #2370	; 0x942
    4a94:	andcs	r4, r3, #116, 22	; 0x1d000
    4a98:	subsvs	r4, sl, fp, ror r4
    4a9c:	tstcs	r8, #148, 8	; 0x94000000
    4aa0:	ldccc	8, cr15, [r8], {73}	; 0x49
    4aa4:			; <UNDEFINED> instruction: 0xf8ca2301
    4aa8:	str	r3, [sp], #4
    4aac:	ldcne	8, cr15, [r8], {85}	; 0x55
    4ab0:			; <UNDEFINED> instruction: 0xf0104648
    4ab4:	bls	2c3a18 <_ZdlPv@@Base+0x2ad7ac>
    4ab8:	strbmi	r4, [r9], -r9, ror #22
    4abc:	ldmpl	r3, {r0, r1, r3, r5, r6, fp, lr}^
    4ac0:			; <UNDEFINED> instruction: 0x461a4478
    4ac4:			; <UNDEFINED> instruction: 0xf92ef004
    4ac8:	ldceq	8, cr15, [r8], {85}	; 0x55
    4acc:			; <UNDEFINED> instruction: 0xf7feb108
    4ad0:	stmdavs	fp!, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    4ad4:	andcc	pc, r0, sl, asr #17
    4ad8:	blmi	197dcb8 <_ZdlPv@@Base+0x1967a4c>
    4adc:	bvs	1615cd0 <_ZdlPv@@Base+0x15ffa64>
    4ae0:			; <UNDEFINED> instruction: 0xf43f2800
    4ae4:			; <UNDEFINED> instruction: 0xf00aac71
    4ae8:	strbt	pc, [sp], #-4009	; 0xfffff057	; <UNPREDICTABLE>
    4aec:	ldrbmi	r4, [r7], -ip, lsr #13
    4af0:			; <UNDEFINED> instruction: 0x000fe8bc
    4af4:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    4af8:	stm	r7, {r0, r1}
    4afc:	strbt	r0, [r3], #-3
    4b00:	ldfeqd	f7, [r8], {165}	; 0xa5
    4b04:	ldm	ip!, {r0, r1, r2, r4, r6, r9, sl, lr}
    4b08:	strgt	r0, [pc, -pc]
    4b0c:	muleq	r3, ip, r8
    4b10:	andeq	lr, r3, r7, lsl #17
    4b14:	stmdavs	r8!, {r3, r4, r6, sl, sp, lr, pc}
    4b18:			; <UNDEFINED> instruction: 0xffc2f7fe
    4b1c:	stmdacs	r0, {r3, r5, fp, sp, lr}
    4b20:	cfldrdge	mvd15, [r2], {63}	; 0x3f
    4b24:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b28:	stmdavs	r8!, {r1, r2, r3, r6, sl, sp, lr, pc}
    4b2c:			; <UNDEFINED> instruction: 0xffb8f7fe
    4b30:	stmdacs	r0, {r3, r5, fp, sp, lr}
    4b34:	cfstrdge	mvd15, [r8], {63}	; 0x3f
    4b38:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b3c:	stmdami	sp, {r2, r6, sl, sp, lr, pc}^
    4b40:	bleq	1240608 <_ZdlPv@@Base+0x122a39c>
    4b44:			; <UNDEFINED> instruction: 0xf7fe4478
    4b48:	ldrt	pc, [sp], #-3949	; 0xfffff093	; <UNPREDICTABLE>
    4b4c:	strbmi	r4, [r8], -r9, lsr #12
    4b50:	ldc2	0, cr15, [ip], {7}
    4b54:	ldrdeq	lr, [r0, -r9]
    4b58:	movwcs	lr, #10713	; 0x29d9
    4b5c:	tsteq	r6, r9, asr #18
    4b60:	movwcs	lr, #10698	; 0x29ca
    4b64:	ldm	r5, {r4, r5, sl, sp, lr, pc}
    4b68:	stm	sl, {r0, r1, r2, r3}
    4b6c:	strt	r0, [fp], #-15
    4b70:			; <UNDEFINED> instruction: 0xf8492324
    4b74:	movwcs	r3, #7192	; 0x1c18
    4b78:	andcc	pc, r4, sl, asr #17
    4b7c:			; <UNDEFINED> instruction: 0x2320e424
    4b80:	ldccc	8, cr15, [r8], {73}	; 0x49
    4b84:			; <UNDEFINED> instruction: 0xf8ca2301
    4b88:	ldr	r3, [sp], #-4
    4b8c:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    4b90:	andeq	lr, pc, sl, lsl #17
    4b94:			; <UNDEFINED> instruction: 0xf1a5e418
    4b98:			; <UNDEFINED> instruction: 0x46480118
    4b9c:	ldc2l	0, cr15, [r6], #-28	; 0xffffffe4
    4ba0:	ldrdeq	lr, [r0, -r9]
    4ba4:	movwcs	lr, #10713	; 0x29d9
    4ba8:	tsteq	r6, r9, asr #18
    4bac:	movwcs	lr, #10698	; 0x29ca
    4bb0:	cfldrs	mvf14, [r5, #-40]	; 0xffffffd8
    4bb4:	vldr	d6, [r5, #48]	; 0x30
    4bb8:	vldr	d5, [r5, #-0]
    4bbc:	vldr	d7, [r5, #40]	; 0x28
    4bc0:	vadd.f64	d4, d6, d2
    4bc4:	vadd.f64	d6, d7, d5
    4bc8:	vstr	d7, [r9, #-16]
    4bcc:	vstr	d6, [sl, #24]
    4bd0:			; <UNDEFINED> instruction: 0xf7ff7b02
    4bd4:	svclt	0x0000bbf9
    4bd8:	andeq	sl, r2, r4, lsl #28
    4bdc:	andeq	r0, r0, ip, lsl r1
    4be0:	andeq	fp, r2, r0, lsl r4
    4be4:	andeq	fp, r2, ip, lsl #8
    4be8:			; <UNDEFINED> instruction: 0x0002adb4
    4bec:	strdeq	r4, [r1], -lr
    4bf0:	andeq	fp, r2, r8, lsr #7
    4bf4:	strheq	r4, [r1], -ip
    4bf8:	andeq	r4, r1, lr, lsl #24
    4bfc:	andeq	r5, r1, lr, lsl #30
    4c00:	andeq	fp, r2, r6, lsr r3
    4c04:	andeq	r4, r1, r2, asr #32
    4c08:	andeq	r3, r1, r4, lsl fp
    4c0c:	andeq	r3, r1, r4, lsl #22
    4c10:	andeq	fp, r2, ip, lsl #1
    4c14:			; <UNDEFINED> instruction: 0x00013db0
    4c18:	ldrdeq	r4, [r1], -ip
    4c1c:	andeq	r3, r1, r0, ror #26
    4c20:	andeq	r3, r1, r4, lsr #25
    4c24:	andeq	sl, r2, ip, asr #30
    4c28:	ldrdeq	r4, [r1], -r2
    4c2c:	andeq	r5, r1, r0, ror #21
    4c30:	andeq	r3, r1, r2, ror #24
    4c34:	andeq	sl, r2, ip, ror #29
    4c38:	muleq	r2, sl, r8
    4c3c:	muleq	r2, r0, lr
    4c40:	andeq	r5, r1, lr, lsr #20
    4c44:	andeq	sl, r2, lr, asr lr
    4c48:	ldrdeq	r3, [r1], -ip
    4c4c:	andeq	r0, r0, r4, lsr #3
    4c50:	andeq	sl, r2, ip, ror #26
    4c54:	andeq	sl, r2, r2, lsr #26
    4c58:	andeq	sl, r2, ip, asr #24
    4c5c:	strdeq	r3, [r1], -ip
    4c60:	andeq	r0, r0, r8, ror r1
    4c64:	strdeq	sl, [r2], -r0
    4c68:			; <UNDEFINED> instruction: 0x0002a9b4
    4c6c:	ldrdeq	r3, [r1], -r0
    4c70:	andeq	sl, r2, r0, ror r9
    4c74:	andeq	r3, r1, r4, asr r2
    4c78:	blpl	3400d4 <_ZdlPv@@Base+0x329e68>
    4c7c:	blvs	402d8 <_ZdlPv@@Base+0x2a06c>
    4c80:	blvc	ff580304 <_ZdlPv@@Base+0xff56a098>
    4c84:	blpl	11c075c <_ZdlPv@@Base+0x11aa4f0>
    4c88:	blx	440854 <_ZdlPv@@Base+0x42a5e8>
    4c8c:	mrc	15, 5, fp, cr0, cr8, {0}
    4c90:	vstr	d7, [r9, #-288]	; 0xfffffee0
    4c94:			; <UNDEFINED> instruction: 0xf7ff7b06
    4c98:			; <UNDEFINED> instruction: 0xf7febb97
    4c9c:	movwcs	lr, #2370	; 0x942
    4ca0:	blne	1c00fc <_ZdlPv@@Base+0x1a9e90>
    4ca4:	bleq	12c076c <_ZdlPv@@Base+0x12aa500>
    4ca8:	strmi	r6, [r7], -r3
    4cac:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cb0:	blcs	89eda4 <_ZdlPv@@Base+0x888b38>
    4cb4:	bleq	1c00e0 <_ZdlPv@@Base+0x1a9e74>
    4cb8:	blge	fe1c1ebc <_ZdlPv@@Base+0xfe1abc50>
    4cbc:	strbmi	r4, [r4], -r8, asr #17
    4cc0:	ldrbtmi	r4, [r8], #-3016	; 0xfffff438
    4cc4:			; <UNDEFINED> instruction: 0xf7fee6af
    4cc8:	movwcs	lr, #2348	; 0x92c
    4ccc:	bleq	1c0128 <_ZdlPv@@Base+0x1a9ebc>
    4cd0:	strmi	r6, [r7], -r3
    4cd4:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4cd8:	blcs	89edcc <_ZdlPv@@Base+0x888b60>
    4cdc:	bleq	1c0108 <_ZdlPv@@Base+0x1a9e9c>
    4ce0:	blge	1cc1ee4 <_ZdlPv@@Base+0x1cabc78>
    4ce4:	strbmi	r4, [r4], -r0, asr #17
    4ce8:	ldrbtmi	r4, [r8], #-3006	; 0xfffff442
    4cec:			; <UNDEFINED> instruction: 0xf7fee69b
    4cf0:	movwcs	lr, #2328	; 0x918
    4cf4:	blne	1c0150 <_ZdlPv@@Base+0x1a9ee4>
    4cf8:	bleq	4c0154 <_ZdlPv@@Base+0x4a9ee8>
    4cfc:	strmi	r6, [r7], -r3
    4d00:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d04:	blcs	85edf8 <_ZdlPv@@Base+0x848b8c>
    4d08:	bleq	1c0134 <_ZdlPv@@Base+0x1a9ec8>
    4d0c:	strhi	pc, [r8, #1]!
    4d10:			; <UNDEFINED> instruction: 0xf47f2b22
    4d14:	ldmmi	r5!, {r0, r3, r4, r6, r8, r9, fp, sp, pc}
    4d18:	blmi	fec96630 <_ZdlPv@@Base+0xfec803c4>
    4d1c:	sxtab16	r4, r2, r8, ror #8
    4d20:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d24:	ldc	3, cr2, [r5, #-0]
    4d28:	andvs	r0, r3, r6, lsl #22
    4d2c:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d30:	bleq	1c015c <_ZdlPv@@Base+0x1a9ef0>
    4d34:	bllt	1242d38 <_ZdlPv@@Base+0x122cacc>
    4d38:	movwcs	lr, #26965	; 0x6955
    4d3c:	movwcs	lr, #26953	; 0x6949
    4d40:	bllt	10c2d44 <_ZdlPv@@Base+0x10acad8>
    4d44:	blvc	403a0 <_ZdlPv@@Base+0x2a134>
    4d48:	blvc	1200814 <_ZdlPv@@Base+0x11ea5a8>
    4d4c:	blvc	1c0178 <_ZdlPv@@Base+0x1a9f0c>
    4d50:	bllt	ec2d54 <_ZdlPv@@Base+0xeacae8>
    4d54:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d58:	ldc	3, cr2, [r5, #-0]
    4d5c:	andvs	r0, r3, r6, lsl #22
    4d60:	ldmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d64:	bleq	1c0190 <_ZdlPv@@Base+0x1a9f24>
    4d68:	bllt	bc2d6c <_ZdlPv@@Base+0xbacb00>
    4d6c:	ldrbtmi	r4, [fp], #-2976	; 0xfffff460
    4d70:	ldrtcc	pc, [r0], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
    4d74:	vqdmlsl.s<illegal width 8>	q9, d1, d0
    4d78:			; <UNDEFINED> instruction: 0xf8558512
    4d7c:	stmdavs	sl!, {r3, r4, r5, r6, sl, fp}
    4d80:	ldcne	8, cr15, [r0], #-340	; 0xfffffeac
    4d84:			; <UNDEFINED> instruction: 0xff4af003
    4d88:	ldceq	8, cr15, [r0], #-340	; 0xfffffeac
    4d8c:			; <UNDEFINED> instruction: 0xf7feb108
    4d90:	stmdavs	r8!, {r1, r2, r3, r4, r6, fp, sp, lr, pc}
    4d94:			; <UNDEFINED> instruction: 0xf43f2800
    4d98:			; <UNDEFINED> instruction: 0xf7feab17
    4d9c:			; <UNDEFINED> instruction: 0xf7ffe858
    4da0:	vldr	d11, [pc, #76]	; 4df4 <floor@plt+0x1dd4>
    4da4:	vldr	d7, [r5, #564]	; 0x234
    4da8:	vmov.f64	d6, #64	; 0x3e000000  0.125
    4dac:	vneg.f64	d22, d7
    4db0:	svclt	0x0008fa10
    4db4:	blvc	124087c <_ZdlPv@@Base+0x122a610>
    4db8:	blvc	1c01e4 <_ZdlPv@@Base+0x1a9f78>
    4dbc:	bllt	142dc0 <_ZdlPv@@Base+0x12cb54>
    4dc0:	blvc	34021c <_ZdlPv@@Base+0x329fb0>
    4dc4:	blvc	10408a0 <_ZdlPv@@Base+0x102a634>
    4dc8:	blx	440994 <_ZdlPv@@Base+0x42a728>
    4dcc:	bichi	pc, ip, #65	; 0x41
    4dd0:	blvc	4042c <_ZdlPv@@Base+0x2a1c0>
    4dd4:	blvc	10408b0 <_ZdlPv@@Base+0x102a644>
    4dd8:	blx	4409a4 <_ZdlPv@@Base+0x42a738>
    4ddc:	movwcs	fp, #7956	; 0x1f14
    4de0:	cdp	3, 0, cr2, cr7, cr0, {0}
    4de4:			; <UNDEFINED> instruction: 0xeeb83a10
    4de8:	vstr	d7, [sl, #284]	; 0x11c
    4dec:			; <UNDEFINED> instruction: 0xf7ff7b00
    4df0:	vldr	s22, [r5, #-940]	; 0xfffffc54
    4df4:	vmov.f64	d7, #92	; 0x3ee00000  0.4375000
    4df8:	vneg.f64	d23, d0
    4dfc:			; <UNDEFINED> instruction: 0xf001fa10
    4e00:	ldc	3, cr8, [pc, #628]	; 507c <floor@plt+0x205c>
    4e04:	vldr	d7, [r5, #468]	; 0x1d4
    4e08:	vmov.f64	d6, #64	; 0x3e000000  0.125
    4e0c:	vneg.f64	d22, d7
    4e10:	svclt	0x0018fa10
    4e14:	blvc	12408dc <_ZdlPv@@Base+0x122a670>
    4e18:	blvc	40448 <_ZdlPv@@Base+0x2a1dc>
    4e1c:	blt	ff542e20 <_ZdlPv@@Base+0xff52cbb4>
    4e20:	tstcs	r0, r4, ror fp
    4e24:	stmdals	sl, {r2, r4, r5, r6, r9, fp, lr}
    4e28:			; <UNDEFINED> instruction: 0xf8d3447b
    4e2c:	stmpl	r2, {r4, r5, sl, ip, sp}
    4e30:	andsvs	r4, r1, fp, lsl #5
    4e34:	ldrbthi	pc, [r5], #-705	; 0xfffffd3f	; <UNPREDICTABLE>
    4e38:	blcs	4c0294 <_ZdlPv@@Base+0x4aa028>
    4e3c:			; <UNDEFINED> instruction: 0xf855682a
    4e40:	ldc	12, cr1, [r5, #-256]	; 0xffffff00
    4e44:			; <UNDEFINED> instruction: 0xf8551b18
    4e48:	ldc	12, cr0, [r5, #-768]	; 0xfffffd00
    4e4c:			; <UNDEFINED> instruction: 0xf0030b24
    4e50:			; <UNDEFINED> instruction: 0xf7fff909
    4e54:	blmi	1a73940 <_ZdlPv@@Base+0x1a5d6d4>
    4e58:			; <UNDEFINED> instruction: 0xf8d3447b
    4e5c:	blcs	11f24 <floor@plt+0xef04>
    4e60:	strhi	pc, [r8], #705	; 0x2c1
    4e64:	blvc	404c0 <_ZdlPv@@Base+0x2a254>
    4e68:	cdp	8, 11, cr6, cr5, cr8, {5}
    4e6c:	vneg.f64	d23, d0
    4e70:			; <UNDEFINED> instruction: 0xf041fa10
    4e74:	stmdacs	r0, {r3, r4, r5, r6, r7, r9, pc}
    4e78:	bge	fe9c1f7c <_ZdlPv@@Base+0xfe9abd10>
    4e7c:	svc	0x00e6f7fd
    4e80:	blt	fe8c2e84 <_ZdlPv@@Base+0xfe8acc18>
    4e84:	ldrbtmi	r4, [fp], #-2910	; 0xfffff4a2
    4e88:	ldrtcc	pc, [r0], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
    4e8c:	vqdmlsl.s<illegal width 8>	q9, d1, d0
    4e90:			; <UNDEFINED> instruction: 0xf8558404
    4e94:	stmdavs	r9!, {r4, r5, sl, fp}
    4e98:	stc2	0, cr15, [r4], {3}
    4e9c:	ldceq	8, cr15, [r0], #-340	; 0xfffffeac
    4ea0:			; <UNDEFINED> instruction: 0xf7fdb108
    4ea4:	stmdavs	r8!, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4ea8:			; <UNDEFINED> instruction: 0xf43f2800
    4eac:			; <UNDEFINED> instruction: 0xf7fdaa8d
    4eb0:			; <UNDEFINED> instruction: 0xf7ffefce
    4eb4:	ldmib	r5, {r0, r3, r7, r9, fp, ip, sp, pc}^
    4eb8:	stmdavs	r8!, {r0, r9, ip}
    4ebc:	ldc2l	0, cr15, [r6, #-32]	; 0xffffffe0
    4ec0:	ldrbtmi	r4, [fp], #-2896	; 0xfffff4b0
    4ec4:			; <UNDEFINED> instruction: 0xf1034601
    4ec8:			; <UNDEFINED> instruction: 0xf0080024
    4ecc:			; <UNDEFINED> instruction: 0xf7fffd83
    4ed0:	ldmib	r5, {r0, r1, r3, r4, r5, r6, r9, fp, ip, sp, pc}^
    4ed4:	stmdavs	r8!, {r0, r9, ip}
    4ed8:	stc2l	0, cr15, [r8, #-32]	; 0xffffffe0
    4edc:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
    4ee0:			; <UNDEFINED> instruction: 0xf1034601
    4ee4:			; <UNDEFINED> instruction: 0xf0080024
    4ee8:			; <UNDEFINED> instruction: 0xf7fffd75
    4eec:	tstcs	r8, #446464	; 0x6d000
    4ef0:	ldccc	8, cr15, [r8], {73}	; 0x49
    4ef4:			; <UNDEFINED> instruction: 0xf8ca2301
    4ef8:			; <UNDEFINED> instruction: 0xf7ff3004
    4efc:	movtcs	fp, #2661	; 0xa65
    4f00:	ldccc	8, cr15, [r8], {73}	; 0x49
    4f04:			; <UNDEFINED> instruction: 0xf8ca2301
    4f08:			; <UNDEFINED> instruction: 0xf7ff3004
    4f0c:	teqcs	ip, #380928	; 0x5d000
    4f10:	ldccc	8, cr15, [r8], {73}	; 0x49
    4f14:			; <UNDEFINED> instruction: 0xf8ca2301
    4f18:			; <UNDEFINED> instruction: 0xf7ff3004
    4f1c:	teqcs	r8, #348160	; 0x55000
    4f20:	ldccc	8, cr15, [r8], {73}	; 0x49
    4f24:			; <UNDEFINED> instruction: 0xf8ca2301
    4f28:			; <UNDEFINED> instruction: 0xf7ff3004
    4f2c:	blmi	df3868 <_ZdlPv@@Base+0xddd5fc>
    4f30:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    4f34:			; <UNDEFINED> instruction: 0xf7ff605a
    4f38:	blmi	d7385c <_ZdlPv@@Base+0xd5d5f0>
    4f3c:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    4f40:			; <UNDEFINED> instruction: 0xf7ff605a
    4f44:	vldr	s22, [r5, #-260]	; 0xfffffefc
    4f48:	vldr	d7, [r5, #48]	; 0x30
    4f4c:	vadd.f64	d6, d7, d0
    4f50:	vstr	d7, [r9, #-280]	; 0xfffffee8
    4f54:			; <UNDEFINED> instruction: 0xf7ff7b06
    4f58:	vldr	s22, [r5, #-220]	; 0xffffff24
    4f5c:	vldr	d7, [r5, #48]	; 0x30
    4f60:	vadd.f64	d6, d7, d0
    4f64:	vstr	d7, [r9, #-24]	; 0xffffffe8
    4f68:			; <UNDEFINED> instruction: 0xf7ff7b06
    4f6c:	tstcs	r8, #184320	; 0x2d000
    4f70:	ldccc	8, cr15, [r8], {73}	; 0x49
    4f74:			; <UNDEFINED> instruction: 0xf8ca2301
    4f78:			; <UNDEFINED> instruction: 0xf7ff3004
    4f7c:	stmdals	sl, {r0, r2, r5, r9, fp, ip, sp, pc}
    4f80:	stmdbmi	r5!, {r2, r5, r8, r9, fp, lr}
    4f84:	stmiapl	r7, {r1, r3, r5, fp, sp, lr}^
    4f88:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    4f8c:	stc2l	0, cr15, [r8], #68	; 0x44
    4f90:	tstlt	r8, r8, lsr #16
    4f94:	svc	0x005af7fd
    4f98:			; <UNDEFINED> instruction: 0xf7fd6838
    4f9c:			; <UNDEFINED> instruction: 0xf7ffefdc
    4fa0:	vldr	s22, [r5, #76]	; 0x4c
    4fa4:	vmov.f64	d7, #80	; 0x3e800000  0.250
    4fa8:	vneg.f64	d23, d0
    4fac:			; <UNDEFINED> instruction: 0xf001fa10
    4fb0:	cfldrs	mvf8, [r5, #-312]	; 0xfffffec8
    4fb4:	vdiv.f64	d5, d5, d12
    4fb8:	vstr	d6, [sl, #28]
    4fbc:			; <UNDEFINED> instruction: 0xf7ff6b00
    4fc0:	vldr	s22, [r5, #-12]
    4fc4:	vldr	d7, [r5, #48]	; 0x30
    4fc8:	vmul.f64	d6, d7, d0
    4fcc:	vstr	d7, [r9, #-24]	; 0xffffffe8
    4fd0:			; <UNDEFINED> instruction: 0xf7ff7b06
    4fd4:	svclt	0x0000b9f9
	...
    4fe0:	ldrdeq	r3, [r1], -r6
    4fe4:	andeq	r0, r0, r8, ror r1
    4fe8:	muleq	r1, r6, r3
    4fec:	andeq	r3, r1, r8, asr #6
    4ff0:	ldrdeq	sl, [r2], -lr
    4ff4:	andeq	sl, r2, r4, lsr #12
    4ff8:	andeq	r0, r0, r4, lsr #3
    4ffc:	strdeq	sl, [r2], -r4
    5000:	andeq	sl, r2, r6, asr #11
    5004:	andeq	sl, r2, sl, lsl #11
    5008:	andeq	sl, r2, lr, ror #10
    500c:	andeq	sl, r2, sl, lsl r5
    5010:	andeq	sl, r2, lr, lsl #10
    5014:	andeq	r0, r0, r8, ror #2
    5018:	ldrdeq	r6, [r1], -r8
    501c:			; <UNDEFINED> instruction: 0xf855af12
    5020:	blge	60c148 <_ZdlPv@@Base+0x5f5edc>
    5024:	ldrtmi	r9, [r8], -sp, lsl #6
    5028:			; <UNDEFINED> instruction: 0xf92cf010
    502c:	mcrreq	8, 5, pc, r8, cr5	; <UNPREDICTABLE>
    5030:	movweq	pc, #41376	; 0xa1a0	; <UNPREDICTABLE>
    5034:	vqdmulh.s<illegal width 8>	d18, d1, d10
    5038:			; <UNDEFINED> instruction: 0xf7fe82de
    503c:	strmi	pc, [r1], -r5, lsl #22
    5040:			; <UNDEFINED> instruction: 0xf1a39b0d
    5044:	andls	r0, sp, #8, 4	; 0x80000000
    5048:			; <UNDEFINED> instruction: 0xf0104610
    504c:			; <UNDEFINED> instruction: 0xf855f90b
    5050:			; <UNDEFINED> instruction: 0xf7fe0c18
    5054:	strmi	pc, [r1], -r1, asr #28
    5058:			; <UNDEFINED> instruction: 0xf0104648
    505c:			; <UNDEFINED> instruction: 0xf8dff903
    5060:	strbmi	r0, [fp], -r0, lsl #15
    5064:	ldrbtmi	r9, [r8], #-2573	; 0xfffff5f3
    5068:			; <UNDEFINED> instruction: 0xf0034639
    506c:	stmdavs	fp!, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    5070:	andcc	pc, r0, sl, asr #17
    5074:	stmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5078:			; <UNDEFINED> instruction: 0xf849231c
    507c:	movwcs	r3, #7192	; 0x1c18
    5080:	andcc	pc, r4, sl, asr #17
    5084:	stmiblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5088:	movwcs	lr, #2517	; 0x9d5
    508c:	movwcs	lr, #26953	; 0x6949
    5090:	ldmiblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5094:	movwcs	lr, #2517	; 0x9d5
    5098:	movwcs	lr, #26953	; 0x6949
    509c:	ldmiblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50a0:			; <UNDEFINED> instruction: 0xf849233c
    50a4:	movwcs	r3, #7192	; 0x1c18
    50a8:	andcc	pc, r4, sl, asr #17
    50ac:	stmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50b0:			; <UNDEFINED> instruction: 0xf8492338
    50b4:	movwcs	r3, #7192	; 0x1c18
    50b8:	andcc	pc, r4, sl, asr #17
    50bc:	stmiblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50c0:	ldceq	8, cr15, [r8], {85}	; 0x55
    50c4:			; <UNDEFINED> instruction: 0xf0012800
    50c8:	stmdavs	r3, {r4, r5, r9, pc}
    50cc:			; <UNDEFINED> instruction: 0x4798691b
    50d0:	bleq	40700 <_ZdlPv@@Base+0x2a494>
    50d4:	ldmdblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    50d8:	ldceq	8, cr15, [r8], {85}	; 0x55
    50dc:			; <UNDEFINED> instruction: 0xf0012800
    50e0:	stmdavs	r3, {r2, r5, r9, pc}
    50e4:			; <UNDEFINED> instruction: 0x479868db
    50e8:	bleq	40718 <_ZdlPv@@Base+0x2a4ac>
    50ec:	stmdblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    50f0:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    50f4:	ldmpl	r7, {r1, r3, r9, fp, ip, pc}^
    50f8:	tstlt	r8, r8, lsr r8
    50fc:	mcr	7, 5, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    5100:			; <UNDEFINED> instruction: 0xf7fd6828
    5104:	ldrdcc	lr, [r1], -ip
    5108:	mcr	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    510c:	tstls	sp, r9, lsr #16
    5110:			; <UNDEFINED> instruction: 0xf7fd6038
    5114:	stmdbls	sp, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
    5118:			; <UNDEFINED> instruction: 0xf7fd4608
    511c:			; <UNDEFINED> instruction: 0xf7ffee98
    5120:			; <UNDEFINED> instruction: 0xf1a5b953
    5124:			; <UNDEFINED> instruction: 0x46570c30
    5128:			; <UNDEFINED> instruction: 0x000fe8bc
    512c:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    5130:	stm	r7, {r0, r1}
    5134:			; <UNDEFINED> instruction: 0xf7ff0003
    5138:	svcge	0x0012b947
    513c:	ldcne	8, cr15, [r0], #-340	; 0xfffffeac
    5140:	movwls	sl, #56088	; 0xdb18
    5144:			; <UNDEFINED> instruction: 0xf0104638
    5148:			; <UNDEFINED> instruction: 0xf855f89d
    514c:			; <UNDEFINED> instruction: 0xf1a00c30
    5150:	blcs	285d80 <_ZdlPv@@Base+0x26fb14>
    5154:	subhi	pc, r3, #268435460	; 0x10000004
    5158:	blx	1dc3158 <_ZdlPv@@Base+0x1daceec>
    515c:	blls	356968 <_ZdlPv@@Base+0x3406fc>
    5160:	andeq	pc, r8, #-1073741784	; 0xc0000028
    5164:	ldrmi	r9, [r0], -sp, lsl #4
    5168:			; <UNDEFINED> instruction: 0xf87cf010
    516c:	ldceq	8, cr15, [r8], {85}	; 0x55
    5170:	ldc2	7, cr15, [r2, #1016]!	; 0x3f8
    5174:	strbmi	r4, [r8], -r1, lsl #12
    5178:			; <UNDEFINED> instruction: 0xf874f010
    517c:			; <UNDEFINED> instruction: 0x0668f8df
    5180:	bls	356ab4 <_ZdlPv@@Base+0x340848>
    5184:			; <UNDEFINED> instruction: 0x46394478
    5188:	stc2l	0, cr15, [ip, #12]
    518c:			; <UNDEFINED> instruction: 0xf8ca682b
    5190:			; <UNDEFINED> instruction: 0xf7ff3000
    5194:			; <UNDEFINED> instruction: 0xf855b919
    5198:			; <UNDEFINED> instruction: 0xf7fe0c18
    519c:			; <UNDEFINED> instruction: 0x4601fd9d
    51a0:			; <UNDEFINED> instruction: 0xf0104648
    51a4:	bls	2c3328 <_ZdlPv@@Base+0x2ad0bc>
    51a8:			; <UNDEFINED> instruction: 0x3640f8df
    51ac:			; <UNDEFINED> instruction: 0xf8df4649
    51b0:	ldmpl	r3, {r6, r9, sl}^
    51b4:			; <UNDEFINED> instruction: 0x461a4478
    51b8:	ldc2	0, cr15, [r4, #12]!
    51bc:			; <UNDEFINED> instruction: 0xf849682b
    51c0:			; <UNDEFINED> instruction: 0xf7ff3c18
    51c4:			; <UNDEFINED> instruction: 0xf855b901
    51c8:			; <UNDEFINED> instruction: 0xf7fe0c48
    51cc:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    51d0:	movwhi	pc, #8193	; 0x2001	; <UNPREDICTABLE>
    51d4:	andvs	r2, r3, r0, lsl #6
    51d8:	blvc	40834 <_ZdlPv@@Base+0x2a5c8>
    51dc:	movwcs	r2, #512	; 0x200
    51e0:	movwcs	lr, #18880	; 0x49c0
    51e4:	blvc	c07ec <_ZdlPv@@Base+0xaa580>
    51e8:	mcrreq	8, 5, pc, r8, cr5	; <UNPREDICTABLE>
    51ec:	ldc	7, cr15, [r2, #1012]	; 0x3f4
    51f0:	stmialt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    51f4:	ldceq	8, cr15, [r0], #-340	; 0xfffffeac
    51f8:	bleq	40854 <_ZdlPv@@Base+0x2a5e8>
    51fc:	ldc2	7, cr15, [r2], {254}	; 0xfe
    5200:	ldceq	8, cr15, [r0], #-340	; 0xfffffeac
    5204:	stc	7, cr15, [r6, #1012]	; 0x3f4
    5208:	ldmlt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    520c:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    5210:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    5214:			; <UNDEFINED> instruction: 0xf7ff605a
    5218:	ldrdcs	fp, [r8], #135	; 0x87	; <UNPREDICTABLE>
    521c:			; <UNDEFINED> instruction: 0xf802f011
    5220:	strmi	r2, [r7], -r9, lsl #2
    5224:	blx	184124e <_ZdlPv@@Base+0x182afe2>
    5228:	movwcs	lr, #26965	; 0x6955
    522c:			; <UNDEFINED> instruction: 0xf8ca6828
    5230:	stmib	r9, {ip, sp, lr}^
    5234:	stmdacs	r0, {r8, r9, sp}
    5238:	eorhi	pc, r5, #1
    523c:	andcs	r4, r1, #76546048	; 0x4900000
    5240:	stc2	7, cr15, [ip, #1016]	; 0x3f8
    5244:	andscs	r9, r8, sp
    5248:			; <UNDEFINED> instruction: 0xffecf010
    524c:	ldmib	r5, {r0, r2, r3, r8, fp, ip, pc}^
    5250:	strmi	r2, [r7], -r1, lsl #6
    5254:	blx	d4127e <_ZdlPv@@Base+0xd2b012>
    5258:	ldrdcc	pc, [r0], -sl
    525c:	ldrbvs	r6, [pc], -r8, lsr #16
    5260:			; <UNDEFINED> instruction: 0xf43f2800
    5264:			; <UNDEFINED> instruction: 0xf7fda8b1
    5268:			; <UNDEFINED> instruction: 0xf7ffedf2
    526c:	rsccs	fp, r8, sp, lsr #17
    5270:			; <UNDEFINED> instruction: 0xffd8f010
    5274:	strmi	r2, [r7], -r9, lsl #2
    5278:	blx	dc12a2 <_ZdlPv@@Base+0xdab036>
    527c:	blvc	408d8 <_ZdlPv@@Base+0x2a66c>
    5280:			; <UNDEFINED> instruction: 0xf8df2201
    5284:			; <UNDEFINED> instruction: 0x46490574
    5288:	andvc	pc, r0, sl, asr #17
    528c:	cfstrs	mvf4, [r9, #480]	; 0x1e0
    5290:			; <UNDEFINED> instruction: 0xf7fe7b00
    5294:	strmi	pc, [r1], -r3, ror #26
    5298:	tstls	sp, r8, lsl r0
    529c:			; <UNDEFINED> instruction: 0xffc2f010
    52a0:			; <UNDEFINED> instruction: 0xf04f990d
    52a4:	andcs	r3, r0, #-67108861	; 0xfc000003
    52a8:			; <UNDEFINED> instruction: 0xf0084607
    52ac:			; <UNDEFINED> instruction: 0xf8dafb09
    52b0:	ldrbvs	r3, [pc], -r0
    52b4:	stmlt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52b8:	ldceq	8, cr15, [r8], {85}	; 0x55
    52bc:			; <UNDEFINED> instruction: 0xf0012800
    52c0:	stmdavs	r3, {r2, r4, r5, r8, pc}
    52c4:			; <UNDEFINED> instruction: 0x4798695b
    52c8:	bleq	408f8 <_ZdlPv@@Base+0x2a68c>
    52cc:	ldmdalt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    52d0:	ldceq	8, cr15, [r8], {85}	; 0x55
    52d4:			; <UNDEFINED> instruction: 0xf0012800
    52d8:	stmdavs	r3, {r1, r3, r4, r6, r7, r8, pc}
    52dc:			; <UNDEFINED> instruction: 0x4798689b
    52e0:	bleq	7c091c <_ZdlPv@@Base+0x7aa6b0>
    52e4:	blne	840920 <_ZdlPv@@Base+0x82a6b4>
    52e8:	blne	40918 <_ZdlPv@@Base+0x2a6ac>
    52ec:	stmdalt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    52f0:	movweq	lr, #47445	; 0xb955
    52f4:	andne	lr, r6, #1392640	; 0x154000
    52f8:	andeq	pc, r4, sl, asr #17
    52fc:	ldceq	8, cr15, [r0], #-340	; 0xfffffeac
    5300:	andcc	pc, r8, sl, asr #17
    5304:	stc2	7, cr15, [sl, #-1016]!	; 0xfffffc08
    5308:	ldccc	8, cr15, [r8], {85}	; 0x55
    530c:	ldceq	8, cr15, [r8], {73}	; 0x49
    5310:			; <UNDEFINED> instruction: 0x4618b113
    5314:	ldc	7, cr15, [sl, #1012]	; 0x3f4
    5318:	ldceq	8, cr15, [r0], #-340	; 0xfffffeac
    531c:	ldcl	7, cr15, [sl], #1012	; 0x3f4
    5320:	ldmdalt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5324:	stfeqp	f7, [r8], {165}	; 0xa5
    5328:	ldm	ip!, {r0, r1, r2, r4, r6, r9, sl, lr}
    532c:	strgt	r0, [pc, -pc]
    5330:	muleq	r3, ip, r8
    5334:	andeq	lr, r3, r7, lsl #17
    5338:	stmdalt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    533c:	blvc	340798 <_ZdlPv@@Base+0x32a52c>
    5340:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    5344:	stccs	8, cr15, [r0], #-340	; 0xfffffeac
    5348:	tsteq	sl, r5, asr r9
    534c:	cfstrs	mvf4, [r3, #492]	; 0x1ec
    5350:	subsvs	r7, sl, r2, lsl #22
    5354:	smlabteq	r4, r3, r9, lr
    5358:	ldmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    535c:	strtcc	pc, [r0], #2271	; 0x8df
    5360:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5364:	ldmdavs	pc, {r1, r8}^	; <UNPREDICTABLE>
    5368:	movwcs	lr, #18899	; 0x49d3
    536c:	tsteq	r6, r9, asr #18
    5370:	andsvc	pc, r0, sl, asr #17
    5374:	movwcs	lr, #10698	; 0x29ca
    5378:	stmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    537c:	ldrbmi	r4, [r7], -ip, lsr #13
    5380:			; <UNDEFINED> instruction: 0x000fe8bc
    5384:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    5388:	stm	r7, {r0, r1}
    538c:	ldrbmi	r0, [r1], -r3
    5390:	mcrreq	8, 5, pc, r8, cr5	; <UNPREDICTABLE>
    5394:	blx	743396 <_ZdlPv@@Base+0x72d12a>
    5398:	mcrreq	8, 5, pc, r8, cr5	; <UNPREDICTABLE>
    539c:	ldc	7, cr15, [sl], #1012	; 0x3f4
    53a0:	ldmdalt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    53a4:	blvc	40a00 <_ZdlPv@@Base+0x2a794>
    53a8:	ldmib	r5, {r0, r4, r6, r9, sl, lr}^
    53ac:			; <UNDEFINED> instruction: 0xf8552302
    53b0:	stmib	sl, {r3, r6, sl, fp}^
    53b4:	movwcs	r2, #772	; 0x304
    53b8:	blvc	c09e8 <_ZdlPv@@Base+0xaa77c>
    53bc:	ldccc	8, cr15, [r8], {73}	; 0x49
    53c0:	blx	1c33c2 <_ZdlPv@@Base+0x1ad156>
    53c4:	mcrreq	8, 5, pc, r8, cr5	; <UNPREDICTABLE>
    53c8:	stc	7, cr15, [r4], #1012	; 0x3f4
    53cc:	svclt	0x00fcf7fe
    53d0:	ldrbmi	r4, [r7], -ip, lsr #13
    53d4:			; <UNDEFINED> instruction: 0x000fe8bc
    53d8:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    53dc:	stm	r7, {r0, r1}
    53e0:	ldrbmi	r0, [r1], -r3
    53e4:	mcrreq	8, 5, pc, r8, cr5	; <UNPREDICTABLE>
    53e8:	blx	ffcc33e8 <_ZdlPv@@Base+0xffcad17c>
    53ec:	mcrreq	8, 5, pc, r8, cr5	; <UNPREDICTABLE>
    53f0:	ldc	7, cr15, [r0], {253}	; 0xfd
    53f4:	svclt	0x00e8f7fe
    53f8:	strne	pc, [r8], #-2271	; 0xfffff721
    53fc:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    5400:	tstcc	r8, sl, lsl #26
    5404:	blx	ac1434 <_ZdlPv@@Base+0xaab1c8>
    5408:			; <UNDEFINED> instruction: 0xf8494601
    540c:	stmdacs	r0, {r3, r4, sl, fp}
    5410:	ldmdbge	sp!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    5414:	svccs	0x0000682f
    5418:	rscshi	pc, r8, r1
    541c:			; <UNDEFINED> instruction: 0xf0094638
    5420:			; <UNDEFINED> instruction: 0x4638f97f
    5424:			; <UNDEFINED> instruction: 0xff22f010
    5428:	ldrdne	pc, [r0], -sl
    542c:			; <UNDEFINED> instruction: 0xf0412900
    5430:	blmi	ffd657ec <_ZdlPv@@Base+0xffd4f580>
    5434:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5438:	ldmib	r3, {r1, r8}^
    543c:	stmib	sl, {r2, r8, r9, sp}^
    5440:	stmib	sl, {r1, r8}^
    5444:			; <UNDEFINED> instruction: 0xf7fe2304
    5448:	ldmib	r5, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    544c:	mrscs	r2, SP_irq
    5450:	andne	pc, r8, sl, asr #17
    5454:	movwcs	lr, #26953	; 0x6949
    5458:	svclt	0x00b6f7fe
    545c:	movwcs	lr, #2517	; 0x9d5
    5460:			; <UNDEFINED> instruction: 0xf8ca2100
    5464:	stmdb	r9, {r3, ip}^
    5468:			; <UNDEFINED> instruction: 0xf7fe2306
    546c:	movwcs	fp, #4013	; 0xfad
    5470:	blhi	1c089c <_ZdlPv@@Base+0x1aa630>
    5474:	andcc	pc, r8, sl, asr #17
    5478:	svclt	0x00a6f7fe
    547c:	blvc	ff5c0b00 <_ZdlPv@@Base+0xff5aa894>
    5480:	blvs	40adc <_ZdlPv@@Base+0x2a870>
    5484:	blvs	1200f5c <_ZdlPv@@Base+0x11eacf0>
    5488:	blx	441054 <_ZdlPv@@Base+0x42ade8>
    548c:	cdp	15, 11, cr11, cr0, cr8, {0}
    5490:	vstr	d7, [r9, #-288]	; 0xfffffee0
    5494:			; <UNDEFINED> instruction: 0xf7fe7b06
    5498:	ldc	15, cr11, [r5, #-604]	; 0xfffffda4
    549c:	vmov.f64	d7, #92	; 0x3ee00000  0.4375000
    54a0:	vneg.f64	d23, d0
    54a4:			; <UNDEFINED> instruction: 0xf041fa10
    54a8:	ldc	0, cr8, [r5, #648]	; 0x288
    54ac:	vmov.f64	d7, #80	; 0x3e800000  0.250
    54b0:	vneg.f64	d23, d0
    54b4:	svclt	0x0014fa10
    54b8:	movwcs	r2, #769	; 0x301
    54bc:	bcc	440ce0 <_ZdlPv@@Base+0x42aa74>
    54c0:	blvc	1200fa8 <_ZdlPv@@Base+0x11ead3c>
    54c4:	blvc	40af4 <_ZdlPv@@Base+0x2a888>
    54c8:	svclt	0x007ef7fe
    54cc:	blvc	340928 <_ZdlPv@@Base+0x32a6bc>
    54d0:	blvc	1040fac <_ZdlPv@@Base+0x102ad40>
    54d4:	blx	4410a0 <_ZdlPv@@Base+0x42ae34>
    54d8:	rsbshi	pc, sp, r1, asr #32
    54dc:	blvc	40b38 <_ZdlPv@@Base+0x2a8cc>
    54e0:	blvc	1040fbc <_ZdlPv@@Base+0x102ad50>
    54e4:	blx	4410b0 <_ZdlPv@@Base+0x42ae44>
    54e8:	movwcs	fp, #7956	; 0x1f14
    54ec:	cdp	3, 0, cr2, cr7, cr0, {0}
    54f0:			; <UNDEFINED> instruction: 0xeeb83a10
    54f4:	vstr	d7, [sl, #284]	; 0x11c
    54f8:			; <UNDEFINED> instruction: 0xf7fe7b00
    54fc:			; <UNDEFINED> instruction: 0xf855bf65
    5500:	svcge	0x00163c30
    5504:	tstls	sp, r8, lsl r9
    5508:	ldmdavs	sl, {r3, r4, r5, r9, sl, lr}
    550c:	ldccc	8, cr15, [r8], {73}	; 0x49
    5510:	andvs	pc, r0, #1107296256	; 0x42000000
    5514:			; <UNDEFINED> instruction: 0xf006601a
    5518:	ldc	15, cr15, [r5, #836]	; 0x344
    551c:	ldmib	r5, {r1, r8, r9, fp, ip, sp, lr}^
    5520:	stmdbls	sp, {r8, r9, sp}
    5524:	blvc	c0b48 <_ZdlPv@@Base+0xaa8dc>
    5528:	movwcs	lr, #10561	; 0x2941
    552c:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    5530:	andeq	lr, pc, r9, lsl #17
    5534:			; <UNDEFINED> instruction: 0xf0102028
    5538:	ldc	14, cr15, [r9, #468]	; 0x1d4
    553c:	vldr	d0, [r9]
    5540:	strmi	r1, [r7], -r2, lsl #22
    5544:			; <UNDEFINED> instruction: 0xf89ef009
    5548:	ldrdcc	pc, [r0], -sl
    554c:			; <UNDEFINED> instruction: 0xf7fe661f
    5550:	rsccs	fp, r8, fp, lsr pc
    5554:	mcr2	0, 3, pc, cr6, cr0, {0}	; <UNPREDICTABLE>
    5558:	strmi	r2, [r7], -r2, lsl #2
    555c:			; <UNDEFINED> instruction: 0xf9c4f008
    5560:	andvc	pc, r0, sl, asr #17
    5564:	svclt	0x0030f7fe
    5568:	ldccs	8, cr15, [r0], #-340	; 0xfffffeac
    556c:	ldrdeq	lr, [r0, -r5]
    5570:			; <UNDEFINED> instruction: 0xf8496813
    5574:	orrseq	r2, pc, #24, 24	; 0x1800
    5578:	subhi	pc, r1, r1, asr #2
    557c:	blvc	fe5c0c00 <_ZdlPv@@Base+0xfe5aa994>
    5580:	movwcc	pc, #1059	; 0x423	; <UNPREDICTABLE>
    5584:	orrcc	pc, r0, #1124073472	; 0x43000000
    5588:	smlawteq	r6, r2, r9, lr
    558c:	stc	0, cr6, [r2, #76]	; 0x4c
    5590:			; <UNDEFINED> instruction: 0xf7fe7b24
    5594:	ldc	15, cr11, [r5, #-100]	; 0xffffff9c
    5598:	vmov.f64	d7, #92	; 0x3ee00000  0.4375000
    559c:	vneg.f64	d23, d0
    55a0:			; <UNDEFINED> instruction: 0xf001fa10
    55a4:	ldc	0, cr8, [pc, #64]	; 55ec <floor@plt+0x25cc>
    55a8:	vldr	d7, [r5, #560]	; 0x230
    55ac:	vmov.f64	d6, #64	; 0x3e000000  0.125
    55b0:	vneg.f64	d22, d7
    55b4:	svclt	0x0018fa10
    55b8:	blvc	1241080 <_ZdlPv@@Base+0x122ae14>
    55bc:	blvc	40bec <_ZdlPv@@Base+0x2a980>
    55c0:	svclt	0x0002f7fe
    55c4:	mcrreq	8, 5, pc, r8, cr5	; <UNPREDICTABLE>
    55c8:	ldcne	8, cr15, [r8], {85}	; 0x55
    55cc:	ldceq	8, cr15, [r8], {73}	; 0x49
    55d0:			; <UNDEFINED> instruction: 0xf91cf009
    55d4:	mrclt	7, 7, APSR_nzcv, cr8, cr14, {7}
    55d8:	stc	7, cr15, [r2], #1012	; 0x3f4
    55dc:	bleq	1c0a38 <_ZdlPv@@Base+0x1aa7cc>
    55e0:	cdp	3, 11, cr2, cr5, cr0, {0}
    55e4:	vneg.f64	d0, d0
    55e8:	vsqrt.f64	d27, d0
    55ec:			; <UNDEFINED> instruction: 0x4607fa10
    55f0:			; <UNDEFINED> instruction: 0xf1016003
    55f4:	stc	0, cr8, [sl, #1004]	; 0x3ec
    55f8:			; <UNDEFINED> instruction: 0xf7febb00
    55fc:	rsccs	fp, r8, r5, ror #29
    5600:	mrc2	0, 0, pc, cr0, cr0, {0}
    5604:	strmi	r2, [r7], -r9, lsl #2
    5608:			; <UNDEFINED> instruction: 0xf96ef008
    560c:			; <UNDEFINED> instruction: 0xf8ca2018
    5610:			; <UNDEFINED> instruction: 0xf0107000
    5614:	stmiavs	fp!, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
    5618:	andne	lr, r0, #3489792	; 0x354000
    561c:			; <UNDEFINED> instruction: 0xf0084607
    5620:			; <UNDEFINED> instruction: 0xf8daf94f
    5624:	ldrbvs	r3, [pc], -r0
    5628:	mcrlt	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    562c:			; <UNDEFINED> instruction: 0xf01020e8
    5630:	strdcs	pc, [r5, -r9]
    5634:			; <UNDEFINED> instruction: 0xf0084607
    5638:	ldmdami	r4!, {r0, r1, r2, r4, r6, r8, fp, ip, sp, lr, pc}^
    563c:	andvc	pc, r0, sl, asr #17
    5640:			; <UNDEFINED> instruction: 0xf7fe4478
    5644:	tstlt	r8, pc, lsr #19	; <UNPREDICTABLE>
    5648:	movwcs	lr, #10704	; 0x29d0
    564c:			; <UNDEFINED> instruction: 0x2322e9c7
    5650:			; <UNDEFINED> instruction: 0xf8da486f
    5654:	ldrbtmi	r7, [r8], #-0
    5658:			; <UNDEFINED> instruction: 0xf9a4f7fe
    565c:	ldmib	r0, {r3, r4, r8, ip, sp, pc}^
    5660:	stmib	r7, {r1, r8, r9, sp}^
    5664:	blmi	1ace2ec <_ZdlPv@@Base+0x1ab8080>
    5668:	ldrdcs	pc, [r0], -sl
    566c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5670:	sbccc	pc, r8, r2, asr #17
    5674:	mcrlt	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    5678:			; <UNDEFINED> instruction: 0xf01020e8
    567c:	ldrdcs	pc, [r8, -r3]
    5680:			; <UNDEFINED> instruction: 0xf0084607
    5684:	stmdami	r4!, {r0, r4, r5, r8, fp, ip, sp, lr, pc}^
    5688:	andvc	pc, r0, sl, asr #17
    568c:			; <UNDEFINED> instruction: 0xf7fe4478
    5690:	tstlt	r8, r9, lsl #19	; <UNPREDICTABLE>
    5694:	movwcs	lr, #10704	; 0x29d0
    5698:			; <UNDEFINED> instruction: 0x2322e9c7
    569c:			; <UNDEFINED> instruction: 0xf8da485f
    56a0:	ldrbtmi	r7, [r8], #-0
    56a4:			; <UNDEFINED> instruction: 0xf97ef7fe
    56a8:	ldmib	r0, {r3, r4, r8, ip, sp, pc}^
    56ac:	stmib	r7, {r1, r8, r9, sp}^
    56b0:	blmi	16ce338 <_ZdlPv@@Base+0x16b80cc>
    56b4:	ldrdcs	pc, [r0], -sl
    56b8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    56bc:	sbccc	pc, r8, r2, asr #17
    56c0:	mcrlt	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    56c4:	ldcvc	8, cr15, [r8], {85}	; 0x55
    56c8:			; <UNDEFINED> instruction: 0xf8496e7b
    56cc:	blcs	24734 <_ZdlPv@@Base+0xe4c8>
    56d0:	sbchi	pc, r3, r1
    56d4:	ldmdavs	fp, {r0, r1, r2, r3, r4, r9, sl, lr}
    56d8:	mvnsle	r2, r0, lsl #22
    56dc:			; <UNDEFINED> instruction: 0xf0102018
    56e0:	stmiavs	fp!, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    56e4:	andne	lr, r0, #3489792	; 0x354000
    56e8:			; <UNDEFINED> instruction: 0xf0084681
    56ec:			; <UNDEFINED> instruction: 0xf8c7f8e9
    56f0:			; <UNDEFINED> instruction: 0xf7fe9000
    56f4:			; <UNDEFINED> instruction: 0xf855be69
    56f8:	ldmdavs	sl, {r3, r4, sl, fp, ip, sp}
    56fc:	ldccc	8, cr15, [r8], {73}	; 0x49
    5700:	andeq	pc, r4, #34	; 0x22
    5704:			; <UNDEFINED> instruction: 0xf7fe601a
    5708:	ldc	14, cr11, [r5, #-380]	; 0xfffffe84
    570c:	vmov.f64	d7, #92	; 0x3ee00000  0.4375000
    5710:	vneg.f64	d23, d0
    5714:			; <UNDEFINED> instruction: 0xf000fa10
    5718:	ldc	7, cr8, [pc, #408]	; 58b8 <floor@plt+0x2898>
    571c:	vldr	d7, [r5, #188]	; 0xbc
    5720:	vmov.f64	d6, #64	; 0x3e000000  0.125
    5724:	vneg.f64	d22, d7
    5728:	svclt	0x0018fa10
    572c:	blvc	12411f4 <_ZdlPv@@Base+0x122af88>
    5730:	blvc	40d60 <_ZdlPv@@Base+0x2aaf4>
    5734:	mcrlt	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    5738:	blvc	340b94 <_ZdlPv@@Base+0x32a928>
    573c:	blvc	1041218 <_ZdlPv@@Base+0x102afac>
    5740:	blx	44130c <_ZdlPv@@Base+0x42b0a0>
    5744:	strbhi	pc, [r3, -r0]	; <UNPREDICTABLE>
    5748:	blvc	900dcc <_ZdlPv@@Base+0x8eab60>
    574c:	blvs	40da8 <_ZdlPv@@Base+0x2ab3c>
    5750:	blvs	1201228 <_ZdlPv@@Base+0x11eafbc>
    5754:	blx	441320 <_ZdlPv@@Base+0x42b0b4>
    5758:	mrc	15, 5, fp, cr0, cr8, {0}
    575c:	vstr	d7, [sl, #288]	; 0x120
    5760:			; <UNDEFINED> instruction: 0xf7fe7b00
    5764:			; <UNDEFINED> instruction: 0xf855be31
    5768:	andcs	r3, r0, #24, 24	; 0x1800
    576c:	blvc	d40dc0 <_ZdlPv@@Base+0xd2ab54>
    5770:	sbccs	pc, r8, r3, asr #17
    5774:	ldc	8, cr6, [r3, #104]	; 0x68
    5778:			; <UNDEFINED> instruction: 0xf0426b20
    577c:			; <UNDEFINED> instruction: 0xf8490280
    5780:	andsvs	r3, sl, r8, lsl ip
    5784:	blvc	1c1068 <_ZdlPv@@Base+0x1aadfc>
    5788:	blvc	d40d9c <_ZdlPv@@Base+0xd2ab30>
    578c:	mrclt	7, 0, APSR_nzcv, cr12, cr14, {7}
    5790:	blpl	340bec <_ZdlPv@@Base+0x32a980>
    5794:	blvs	40df0 <_ZdlPv@@Base+0x2ab84>
    5798:	blvc	400e1c <_ZdlPv@@Base+0x3eabb0>
    579c:	blpl	ff1c1274 <_ZdlPv@@Base+0xff1ab008>
    57a0:	blx	44136c <_ZdlPv@@Base+0x42b100>
    57a4:	cdp	15, 11, cr11, cr0, cr8, {6}
    57a8:	vstr	d7, [r9, #-288]	; 0xfffffee0
    57ac:			; <UNDEFINED> instruction: 0xf7fe7b06
    57b0:	ldc	14, cr11, [r5, #-44]	; 0xffffffd4
    57b4:	vldr	d5, [r5, #48]	; 0x30
    57b8:	vldr	d6, [pc]	; 57c0 <floor@plt+0x27a0>
    57bc:	vmov.f64	d7, #71	; 0x3e380000  0.1796875
    57c0:	vsqrt.f64	d21, d6
    57c4:	svclt	0x0098fa10
    57c8:	blvc	1241290 <_ZdlPv@@Base+0x122b024>
    57cc:	blvc	1c0bf8 <_ZdlPv@@Base+0x1aa98c>
    57d0:	ldcllt	7, cr15, [sl, #1016]!	; 0x3f8
    57d4:	andhi	pc, r0, pc, lsr #7
	...
    57e0:	andeq	r2, r1, lr, lsr #29
    57e4:	andeq	r0, r0, r4, ror r1
    57e8:	andeq	r2, r1, r4, ror #27
    57ec:	andeq	r0, r0, r8, ror r1
    57f0:	andeq	r2, r1, ip, lsl #27
    57f4:	andeq	sl, r2, sl, lsr r2
    57f8:	andeq	r2, r1, r4, lsl ip
    57fc:	andeq	sl, r2, r0, lsl #2
    5800:	andeq	sl, r2, ip, ror #1
    5804:	andeq	sl, r2, lr, asr #32
    5808:	andeq	sl, r2, r8, lsl r0
    580c:	andeq	r2, r1, r4, ror #16
    5810:	andeq	r2, r1, r6, asr r8
    5814:	andeq	r9, r2, r0, ror #27
    5818:	andeq	r2, r1, r8, lsr #16
    581c:	andeq	r2, r1, sl, lsl r8
    5820:	muleq	r2, r4, sp
    5824:	blvc	1c0c80 <_ZdlPv@@Base+0x1aaa14>
    5828:	movwcs	r2, #512	; 0x200
    582c:	movwcs	lr, #26953	; 0x6949
    5830:	blvc	ff201428 <_ZdlPv@@Base+0xff1eb1bc>
    5834:	beq	fe441098 <_ZdlPv@@Base+0xfe42ae2c>
    5838:	bl	ff2c3834 <_ZdlPv@@Base+0xff2ad5c8>
    583c:	stcllt	7, cr15, [r4, #1016]	; 0x3f8
    5840:	b	134383c <_ZdlPv@@Base+0x132d5d0>
    5844:	andeq	pc, lr, r0, asr #7
    5848:	beq	44106c <_ZdlPv@@Base+0x42ae00>
    584c:	blvc	ffa4133c <_ZdlPv@@Base+0xffa2b0d0>
    5850:	blvc	1c0c7c <_ZdlPv@@Base+0x1aaa10>
    5854:	ldclt	7, cr15, [r8, #1016]!	; 0x3f8
    5858:	b	1043854 <_ZdlPv@@Base+0x102d5e8>
    585c:	blpl	ff4c0ee0 <_ZdlPv@@Base+0xff4aac74>
    5860:	blvs	1c0cbc <_ZdlPv@@Base+0x1aaa50>
    5864:	andeq	pc, lr, r0, asr #7
    5868:	beq	fe44108c <_ZdlPv@@Base+0xfe42ae20>
    586c:	blvc	ffa01354 <_ZdlPv@@Base+0xff9eb0e8>
    5870:	bleq	181294 <_ZdlPv@@Base+0x16b028>
    5874:	bleq	1c10fc <_ZdlPv@@Base+0x1aae90>
    5878:	bl	ff4c3874 <_ZdlPv@@Base+0xff4ad608>
    587c:	bleq	241144 <_ZdlPv@@Base+0x22aed8>
    5880:	bleq	1c0cac <_ZdlPv@@Base+0x1aaa40>
    5884:	stclt	7, cr15, [r0, #1016]!	; 0x3f8
    5888:	bleq	1c0ce4 <_ZdlPv@@Base+0x1aaa78>
    588c:	bleq	ff041368 <_ZdlPv@@Base+0xff02b0fc>
    5890:	blx	44145c <_ZdlPv@@Base+0x42b1f0>
    5894:	ldrbhi	pc, [sp, -r0, lsl #2]	; <UNPREDICTABLE>
    5898:	bl	ff0c3894 <_ZdlPv@@Base+0xff0ad628>
    589c:	bleq	40ecc <_ZdlPv@@Base+0x2ac60>
    58a0:	ldclt	7, cr15, [r2, #1016]	; 0x3f8
    58a4:			; <UNDEFINED> instruction: 0xf01020e8
    58a8:			; <UNDEFINED> instruction: 0x2101fcbd
    58ac:			; <UNDEFINED> instruction: 0xf0084607
    58b0:			; <UNDEFINED> instruction: 0xf8caf81b
    58b4:			; <UNDEFINED> instruction: 0xf7fe7000
    58b8:	blmi	feff4edc <_ZdlPv@@Base+0xfefdec70>
    58bc:			; <UNDEFINED> instruction: 0xf8492200
    58c0:	ldrbtmi	r2, [fp], #-3096	; 0xfffff3e8
    58c4:	ldrdeq	lr, [r2, -r3]
    58c8:	movwcs	lr, #18899	; 0x49d3
    58cc:	smlabteq	r2, sl, r9, lr
    58d0:	movwcs	lr, #18890	; 0x49ca
    58d4:	ldcllt	7, cr15, [r8, #-1016]!	; 0xfffffc08
    58d8:			; <UNDEFINED> instruction: 0xf8492340
    58dc:	movwcs	r3, #7192	; 0x1c18
    58e0:	andcc	pc, r4, sl, asr #17
    58e4:	ldcllt	7, cr15, [r0, #-1016]!	; 0xfffffc08
    58e8:	ldrbtmi	r4, [fp], #-2996	; 0xfffff44c
    58ec:	ldrtcc	pc, [r0], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
    58f0:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    58f4:	stmdavs	r8!, {r6, r7, r9, sl, pc}
    58f8:			; <UNDEFINED> instruction: 0xf920f003
    58fc:	stcllt	7, cr15, [r4, #-1016]!	; 0xfffffc08
    5900:	blpl	340d5c <_ZdlPv@@Base+0x32aaf0>
    5904:	blvs	40f60 <_ZdlPv@@Base+0x2acf4>
    5908:	blvc	fea80f8c <_ZdlPv@@Base+0xfea6ad20>
    590c:	blpl	11c13e4 <_ZdlPv@@Base+0x11ab178>
    5910:	blx	4414dc <_ZdlPv@@Base+0x42b270>
    5914:	cdp	15, 11, cr11, cr0, cr8, {0}
    5918:	vstr	d7, [r9, #-288]	; 0xfffffee0
    591c:			; <UNDEFINED> instruction: 0xf7fe7b06
    5920:	ldc	13, cr11, [r5, #-332]	; 0xfffffeb4
    5924:	vldr	d5, [r5, #48]	; 0x30
    5928:	vldr	d6, [pc]	; 5930 <floor@plt+0x2910>
    592c:			; <UNDEFINED> instruction: 0xeeb47ba1
    5930:	vsqrt.f64	d21, d6
    5934:	svclt	0x00a8fa10
    5938:	blvc	1241400 <_ZdlPv@@Base+0x122b194>
    593c:	blvc	1c0d68 <_ZdlPv@@Base+0x1aaafc>
    5940:	stcllt	7, cr15, [r2, #-1016]	; 0xfffffc08
    5944:			; <UNDEFINED> instruction: 0xf8492330
    5948:	movwcs	r3, #7192	; 0x1c18
    594c:	andcc	pc, r4, sl, asr #17
    5950:	ldclt	7, cr15, [sl, #-1016]!	; 0xfffffc08
    5954:			; <UNDEFINED> instruction: 0xf8492328
    5958:	movwcs	r3, #7192	; 0x1c18
    595c:	andcc	pc, r4, sl, asr #17
    5960:	ldclt	7, cr15, [r2, #-1016]!	; 0xfffffc08
    5964:	andcs	r9, r0, sl, lsl #30
    5968:	blmi	fe5983c4 <_ZdlPv@@Base+0xfe582158>
    596c:	ldmpl	sl!, {r0, r3, r5, fp, sp, lr}
    5970:	ldmpl	fp!, {r4, sp, lr}^
    5974:	blcs	1f9e8 <_ZdlPv@@Base+0x977c>
    5978:	ldrbhi	pc, [r1, #0]!	; <UNPREDICTABLE>
    597c:			; <UNDEFINED> instruction: 0xf00f4648
    5980:	blmi	fe484b4c <_ZdlPv@@Base+0xfe46e8e0>
    5984:			; <UNDEFINED> instruction: 0x46494891
    5988:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    598c:			; <UNDEFINED> instruction: 0xf002461a
    5990:	stmdavs	r8!, {r0, r6, sl, fp, ip, sp, lr, pc}
    5994:			; <UNDEFINED> instruction: 0xf43e2800
    5998:			; <UNDEFINED> instruction: 0xf7fdad17
    599c:			; <UNDEFINED> instruction: 0xf7feea58
    59a0:	stmdavs	r8!, {r0, r1, r4, r8, sl, fp, ip, sp, pc}
    59a4:			; <UNDEFINED> instruction: 0xfffef7fd
    59a8:			; <UNDEFINED> instruction: 0xf0002800
    59ac:	ldmib	r0, {r0, r1, r2, r5, r6, r7, r9, sl, pc}^
    59b0:	stmdavs	r8!, {r1, r8, r9, sp}
    59b4:	movwcs	lr, #2506	; 0x9ca
    59b8:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59bc:	stclt	7, cr15, [r4, #-1016]	; 0xfffffc08
    59c0:	ldccc	8, cr15, [r8], {85}	; 0x55
    59c4:			; <UNDEFINED> instruction: 0xf849681a
    59c8:			; <UNDEFINED> instruction: 0xf4423c18
    59cc:	andsvs	r1, sl, r0, lsl #5
    59d0:	ldcllt	7, cr15, [sl], #1016	; 0x3f8
    59d4:			; <UNDEFINED> instruction: 0xf7fd201f
    59d8:	vldr.16	s28, [r5, #444]	; 0x1bc
    59dc:	blmi	1f245ec <_ZdlPv@@Base+0x1f0e380>
    59e0:	tstcs	r1, pc, lsl r2
    59e4:			; <UNDEFINED> instruction: 0xf849447b
    59e8:	stc	12, cr0, [sp, #96]	; 0x60
    59ec:	vldr	d7, [r5, #8]
    59f0:	vstr	d7, [sp]
    59f4:			; <UNDEFINED> instruction: 0xf7fd7b00
    59f8:	movwcs	lr, #2758	; 0xac6
    59fc:	movwcc	lr, #6602	; 0x19ca
    5a00:	stcllt	7, cr15, [r2], #1016	; 0x3f8
    5a04:	muleq	r7, r5, r8
    5a08:	andeq	lr, r7, sl, lsl #17
    5a0c:	ldcllt	7, cr15, [ip], {254}	; 0xfe
    5a10:			; <UNDEFINED> instruction: 0xf7fd200f
    5a14:	vldr.16	s28, [r5, #384]	; 0x180
    5a18:	blmi	1ba4620 <_ZdlPv@@Base+0x1b8e3b4>
    5a1c:	tstcs	r1, pc, lsl #4
    5a20:			; <UNDEFINED> instruction: 0xf849447b
    5a24:	stc	12, cr0, [sp, #96]	; 0x60
    5a28:			; <UNDEFINED> instruction: 0xf7fd7b00
    5a2c:	movwcs	lr, #2732	; 0xaac
    5a30:	movwcc	lr, #6602	; 0x19ca
    5a34:	stcllt	7, cr15, [r8], {254}	; 0xfe
    5a38:	ldceq	8, cr15, [r8], {85}	; 0x55
    5a3c:	b	fc3a38 <_ZdlPv@@Base+0xfad7cc>
    5a40:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
    5a44:	b	ec3a40 <_ZdlPv@@Base+0xead7d4>
    5a48:	andcc	r4, r1, r8, lsr r4
    5a4c:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a50:	ldcvc	8, cr15, [r8], {85}	; 0x55
    5a54:			; <UNDEFINED> instruction: 0xf8494639
    5a58:			; <UNDEFINED> instruction: 0xf7fd0c18
    5a5c:	stmdavs	r9!, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    5a60:	ldmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a64:			; <UNDEFINED> instruction: 0xf7fd4638
    5a68:	stmdavs	r8!, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    5a6c:			; <UNDEFINED> instruction: 0xf7fdb108
    5a70:			; <UNDEFINED> instruction: 0xf855e9ee
    5a74:	blcs	14acc <floor@plt+0x11aac>
    5a78:	strbthi	pc, [r2], -r0	; <UNPREDICTABLE>
    5a7c:	ldccs	8, cr15, [r0], {85}	; 0x55
    5a80:	andcc	lr, r1, #3309568	; 0x328000
    5a84:	stclt	7, cr15, [r0], #1016	; 0x3f8
    5a88:	muleq	r7, r5, r8
    5a8c:	andeq	lr, r7, sl, lsl #17
    5a90:	ldclt	7, cr15, [sl], {254}	; 0xfe
    5a94:	ldccc	8, cr15, [r0], #-340	; 0xfffffeac
    5a98:	ldrdeq	lr, [r0, -r5]
    5a9c:			; <UNDEFINED> instruction: 0xf849681a
    5aa0:			; <UNDEFINED> instruction: 0xf4423c18
    5aa4:	stmib	r3, {r7, r9, lr}^
    5aa8:	andsvs	r0, sl, ip, lsl r1
    5aac:	stclt	7, cr15, [ip], {254}	; 0xfe
    5ab0:	ldccc	8, cr15, [r0], #-340	; 0xfffffeac
    5ab4:	ldrdeq	lr, [r0, -r5]
    5ab8:			; <UNDEFINED> instruction: 0xf849681a
    5abc:			; <UNDEFINED> instruction: 0xf4423c18
    5ac0:	stmib	r3, {r7, r9, ip, lr}^
    5ac4:	andsvs	r0, sl, sl, lsl r1
    5ac8:	ldcllt	7, cr15, [lr], #-1016	; 0xfffffc08
    5acc:	ldccs	8, cr15, [r0], #-340	; 0xfffffeac
    5ad0:	blmi	104de78 <_ZdlPv@@Base+0x1037c0c>
    5ad4:	blvs	41124 <_ZdlPv@@Base+0x2aeb8>
    5ad8:	ldmdbvs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    5adc:	blvc	c112c <_ZdlPv@@Base+0xaaec0>
    5ae0:	stc	0, cr6, [r3, #356]	; 0x164
    5ae4:	vstr	d6, [r3, #8]
    5ae8:			; <UNDEFINED> instruction: 0xf0107b04
    5aec:			; <UNDEFINED> instruction: 0x210afb9b
    5af0:			; <UNDEFINED> instruction: 0xf0074607
    5af4:	stmdals	ip, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    5af8:	tsteq	r8, r7, lsl #2	; <UNPREDICTABLE>
    5afc:	andvc	pc, r0, sl, asr #17
    5b00:			; <UNDEFINED> instruction: 0xff74f007
    5b04:			; <UNDEFINED> instruction: 0xf8554935
    5b08:	ldrbtmi	r0, [r9], #-3120	; 0xfffff3d0
    5b0c:	ldrdcs	pc, [r0], -sl
    5b10:	ldmib	r0, {r0, r1, r3, fp, sp, lr}^
    5b14:	tstvs	r3, r6, lsl #14
    5b18:	andvs	r9, pc, fp, lsl #20
    5b1c:	andgt	pc, r0, r2, asr #17
    5b20:	blx	fe941b6a <_ZdlPv@@Base+0xfe92b8fe>
    5b24:	mrrclt	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    5b28:			; <UNDEFINED> instruction: 0xf0102020
    5b2c:	blmi	b44920 <_ZdlPv@@Base+0xb2e6b4>
    5b30:	ldrbtmi	r4, [fp], #-2604	; 0xfffff5d4
    5b34:	cfldrs	mvf4, [r3, #488]	; 0x1e8
    5b38:	ldmdavs	r2, {r1, r8, r9, fp, ip, sp, lr}
    5b3c:	ldc	8, cr6, [r3, #356]	; 0x164
    5b40:	strmi	r6, [r7], -r4, lsl #22
    5b44:	stc	0, cr2, [r7, #48]	; 0x30
    5b48:	mvnsvs	r7, r0, lsl #22
    5b4c:	ldc	8, cr6, [pc, #104]	; 5bbc <floor@plt+0x2b9c>
    5b50:	teqvs	r9, r8, lsl fp
    5b54:	stfs	f6, [r7, #744]	; 0x2e8
    5b58:			; <UNDEFINED> instruction: 0xf8496b02
    5b5c:	stc	12, cr7, [r3, #96]	; 0x60
    5b60:	vstr	d7, [r3, #8]
    5b64:			; <UNDEFINED> instruction: 0xf0107b04
    5b68:	andls	pc, sp, sp, asr fp	; <UNPREDICTABLE>
    5b6c:	ldc2	7, cr15, [r6, #1012]	; 0x3f4
    5b70:	ldrsbtls	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5b74:	bls	3587f0 <_ZdlPv@@Base+0x342584>
    5b78:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    5b7c:	blvc	943ca8 <_ZdlPv@@Base+0x92da3c>
    5b80:			; <UNDEFINED> instruction: 0xf007601a
    5b84:	strmi	pc, [r1], -r7, lsl #30
    5b88:			; <UNDEFINED> instruction: 0xf0074648
    5b8c:			; <UNDEFINED> instruction: 0xf7feff23
    5b90:	stmdavs	fp!, {r0, r1, r3, r4, sl, fp, ip, sp, pc}
    5b94:	ldccc	8, cr15, [r8], {73}	; 0x49
    5b98:	ldclt	7, cr15, [r6], {254}	; 0xfe
    5b9c:			; <UNDEFINED> instruction: 0xf849682b
    5ba0:			; <UNDEFINED> instruction: 0xf7fe3c18
    5ba4:	svclt	0x0000bc11
    5ba8:	andeq	r0, r0, r0
    5bac:	sbcsmi	pc, pc, r0, asr #31
	...
    5bb8:	andeq	r9, r2, sl, lsl #23
    5bbc:	andeq	r9, r2, r2, ror #22
    5bc0:	andeq	r0, r0, r4, lsr #3
    5bc4:	andeq	r0, r0, r0, ror #2
    5bc8:	andeq	r0, r0, r8, ror r1
    5bcc:	strdeq	r2, [r1], -r6
    5bd0:			; <UNDEFINED> instruction: 0x000124b8
    5bd4:	andeq	r2, r1, r0, lsl #9
    5bd8:	andeq	r9, r2, r4, ror r9
    5bdc:	strdeq	r9, [r2], -sl
    5be0:	andeq	r9, r2, sl, lsl r9
    5be4:	ldrdeq	r9, [r2], -r0
    5be8:	ldrdeq	r9, [r2], -r4
    5bec:	andeq	r9, r2, sl, lsl #9
    5bf0:	ldceq	8, cr15, [r8], {85}	; 0x55
    5bf4:	muleq	r6, r5, r8
    5bf8:	ldceq	8, cr15, [r8], {73}	; 0x49
    5bfc:	ldc2l	0, cr15, [r6, #32]
    5c00:	bllt	ff8c3c00 <_ZdlPv@@Base+0xff8ad994>
    5c04:	ldceq	8, cr15, [r0], #-340	; 0xfffffeac
    5c08:			; <UNDEFINED> instruction: 0xf8496829
    5c0c:			; <UNDEFINED> instruction: 0xf0080c18
    5c10:			; <UNDEFINED> instruction: 0xf7fefde9
    5c14:	ldrdcs	fp, [r8], -r9	; <UNPREDICTABLE>
    5c18:	blx	141c62 <_ZdlPv@@Base+0x12b9f6>
    5c1c:	andcs	sl, r0, #16, 22	; 0x4000
    5c20:	stmib	sp, {r0, r3, r5, fp, sp, lr}^
    5c24:	blgt	30e46c <_ZdlPv@@Base+0x2f8200>
    5c28:			; <UNDEFINED> instruction: 0xf0084607
    5c2c:			; <UNDEFINED> instruction: 0xf8cafd39
    5c30:			; <UNDEFINED> instruction: 0xf7fe7000
    5c34:	eorcs	fp, r8, r9, asr #23
    5c38:	blx	ffd41c80 <_ZdlPv@@Base+0xffd2ba14>
    5c3c:	muleq	r6, r5, r8
    5c40:			; <UNDEFINED> instruction: 0xf0084607
    5c44:			; <UNDEFINED> instruction: 0xf8cafd05
    5c48:			; <UNDEFINED> instruction: 0xf7fe7000
    5c4c:			; <UNDEFINED> instruction: 0xf855bbbd
    5c50:	ldc	12, cr3, [r5, #192]	; 0xc0
    5c54:	ldmib	r5, {r8, r9, fp, ip, sp, lr}^
    5c58:	ldmdavs	sl, {r1, r8}
    5c5c:	ldccc	8, cr15, [r8], {73}	; 0x49
    5c60:	andvc	pc, r0, #1107296256	; 0x42000000
    5c64:	blvc	241278 <_ZdlPv@@Base+0x22b00c>
    5c68:	stmib	r3, {r1, r3, r4, sp, lr}^
    5c6c:			; <UNDEFINED> instruction: 0xf7fe010a
    5c70:			; <UNDEFINED> instruction: 0xf855bbab
    5c74:	andcs	r3, r1, #24, 24	; 0x1800
    5c78:	blvc	dc12cc <_ZdlPv@@Base+0xdab060>
    5c7c:	sbccs	pc, r8, r3, asr #17
    5c80:	ldc	8, cr6, [r3, #104]	; 0x68
    5c84:			; <UNDEFINED> instruction: 0xf0426b22
    5c88:			; <UNDEFINED> instruction: 0xf8490280
    5c8c:	andsvs	r3, sl, r8, lsl ip
    5c90:	blvc	1c1574 <_ZdlPv@@Base+0x1ab308>
    5c94:	blvc	dc12a8 <_ZdlPv@@Base+0xdab03c>
    5c98:	bllt	fe5c3c98 <_ZdlPv@@Base+0xfe5ada2c>
    5c9c:	ldccc	8, cr15, [r8], {85}	; 0x55
    5ca0:			; <UNDEFINED> instruction: 0xf8d3681a
    5ca4:			; <UNDEFINED> instruction: 0xf04210c8
    5ca8:			; <UNDEFINED> instruction: 0xf8490280
    5cac:	andsvs	r3, sl, r8, lsl ip
    5cb0:			; <UNDEFINED> instruction: 0xf63e2903
    5cb4:	ldm	pc, {r0, r3, r7, r8, r9, fp, sp, pc}^	; <UNPREDICTABLE>
    5cb8:	mvnseq	pc, #17
    5cbc:	mvneq	r0, #-1140850685	; 0xbc000003
    5cc0:	ldc	3, cr0, [r5, #876]	; 0x36c
    5cc4:			; <UNDEFINED> instruction: 0xf8557b00
    5cc8:	mcr	12, 1, r3, cr7, cr0, {1}
    5ccc:	ldmdavs	sl, {r0, r3, r8, r9, fp, ip, sp, lr}
    5cd0:	ldccc	8, cr15, [r8], {73}	; 0x49
    5cd4:	addmi	pc, r0, #1107296256	; 0x42000000
    5cd8:	stc	0, cr6, [r3, #104]	; 0x68
    5cdc:			; <UNDEFINED> instruction: 0xf7fe7b1c
    5ce0:			; <UNDEFINED> instruction: 0xf855bb73
    5ce4:	ldmib	r5, {r4, r5, sl, fp, ip, sp}^
    5ce8:	ldmdavs	sl, {r8}
    5cec:	ldccc	8, cr15, [r8], {73}	; 0x49
    5cf0:	andpl	pc, r0, #1107296256	; 0x42000000
    5cf4:	tsteq	lr, r3, asr #19
    5cf8:			; <UNDEFINED> instruction: 0xf7fe601a
    5cfc:			; <UNDEFINED> instruction: 0xf855bb65
    5d00:	ldc	12, cr3, [r5, #192]	; 0xc0
    5d04:	ldmdavs	r9, {r8, r9, fp, sp, lr}^
    5d08:	blvc	c1364 <_ZdlPv@@Base+0xab0f8>
    5d0c:	stmdbcs	r4, {r1, r3, r4, fp, sp, lr}
    5d10:	ldccc	8, cr15, [r8], {73}	; 0x49
    5d14:	addvs	pc, r0, r2, asr #8
    5d18:	blvs	44132c <_ZdlPv@@Base+0x42b0c0>
    5d1c:	stc	0, cr6, [r3, #96]	; 0x60
    5d20:			; <UNDEFINED> instruction: 0xf43e7b12
    5d24:			; <UNDEFINED> instruction: 0xf442ab51
    5d28:	andsvs	r6, sl, r0, asr #5
    5d2c:	blvs	241340 <_ZdlPv@@Base+0x22b0d4>
    5d30:	blvc	2c1344 <_ZdlPv@@Base+0x2ab0d8>
    5d34:	bllt	1243d34 <_ZdlPv@@Base+0x122dac8>
    5d38:	ldccc	8, cr15, [r0], #-340	; 0xfffffeac
    5d3c:			; <UNDEFINED> instruction: 0xf849681a
    5d40:			; <UNDEFINED> instruction: 0x06113c18
    5d44:	ldrbhi	pc, [r8], #256	; 0x100	; <UNPREDICTABLE>
    5d48:	blvc	413a4 <_ZdlPv@@Base+0x2b138>
    5d4c:	andmi	pc, r0, #1107296256	; 0x42000000
    5d50:	ldrdeq	lr, [r2, -r5]
    5d54:	addeq	pc, r0, #66	; 0x42
    5d58:	andsvs	r2, sl, r1, lsl #14
    5d5c:	rscvc	pc, r0, r3, asr #17
    5d60:	blvc	d41374 <_ZdlPv@@Base+0xd2b108>
    5d64:	teqeq	r6, r3, asr #19
    5d68:	smlabteq	lr, r3, r9, lr
    5d6c:	blvc	341380 <_ZdlPv@@Base+0x32b114>
    5d70:	bllt	ac3d70 <_ZdlPv@@Base+0xaadb04>
    5d74:	ldccc	8, cr15, [r0], #-340	; 0xfffffeac
    5d78:	ldmdavs	sl, {r0, r3, r5, fp, sp, lr}
    5d7c:	ldccc	8, cr15, [r8], {73}	; 0x49
    5d80:	andvs	pc, r0, #1107296256	; 0x42000000
    5d84:	andsvs	r6, sl, r9, lsl r6
    5d88:	bllt	7c3d88 <_ZdlPv@@Base+0x7adb1c>
    5d8c:	ldccc	8, cr15, [r8], {85}	; 0x55
    5d90:	lfm	f2, 4, [r3, #12]
    5d94:			; <UNDEFINED> instruction: 0xf8c37b36
    5d98:	ldmdavs	sl, {r3, r6, r7, sp}
    5d9c:	blvs	8c13f0 <_ZdlPv@@Base+0x8ab184>
    5da0:	addeq	pc, r0, #66	; 0x42
    5da4:	ldccc	8, cr15, [r8], {73}	; 0x49
    5da8:	mrc	0, 1, r6, cr7, cr10, {0}
    5dac:	vstr	d7, [r3, #280]	; 0x118
    5db0:			; <UNDEFINED> instruction: 0xf7fe7b36
    5db4:			; <UNDEFINED> instruction: 0xf855bb09
    5db8:	andcs	r3, r1, #48, 24	; 0x3000
    5dbc:	blvs	41418 <_ZdlPv@@Base+0x2b1ac>
    5dc0:	sbccs	pc, r8, r3, asr #17
    5dc4:	blvc	dc1418 <_ZdlPv@@Base+0xdab1ac>
    5dc8:			; <UNDEFINED> instruction: 0xf849681a
    5dcc:			; <UNDEFINED> instruction: 0xf0423c18
    5dd0:	andsvs	r0, sl, r0, lsl #5
    5dd4:	blvc	1c16b8 <_ZdlPv@@Base+0x1ab44c>
    5dd8:	blvc	dc13ec <_ZdlPv@@Base+0xdab180>
    5ddc:	blt	ffd43ddc <_ZdlPv@@Base+0xffd2db70>
    5de0:	ldccc	8, cr15, [r0], #-340	; 0xfffffeac
    5de4:	lfm	f2, 4, [r5, #12]
    5de8:			; <UNDEFINED> instruction: 0xf8c36b00
    5dec:	ldc	0, cr2, [r3, #800]	; 0x320
    5df0:	ldmdavs	sl, {r1, r2, r4, r5, r8, r9, fp, ip, sp, lr}
    5df4:	ldccc	8, cr15, [r8], {73}	; 0x49
    5df8:	addeq	pc, r0, #66	; 0x42
    5dfc:	mrc	0, 1, r6, cr7, cr10, {0}
    5e00:	vstr	d7, [r3, #280]	; 0x118
    5e04:			; <UNDEFINED> instruction: 0xf7fe7b36
    5e08:			; <UNDEFINED> instruction: 0xf855badf
    5e0c:	andcs	r3, r2, #24, 24	; 0x1800
    5e10:	blvc	d41464 <_ZdlPv@@Base+0xd2b1f8>
    5e14:	sbccs	pc, r8, r3, asr #17
    5e18:	ldc	8, cr6, [r3, #104]	; 0x68
    5e1c:			; <UNDEFINED> instruction: 0xf0426b20
    5e20:			; <UNDEFINED> instruction: 0xf8490280
    5e24:	andsvs	r3, sl, r8, lsl ip
    5e28:	blvc	11c170c <_ZdlPv@@Base+0x11ab4a0>
    5e2c:	blvc	d41440 <_ZdlPv@@Base+0xd2b1d4>
    5e30:	blt	ff2c3e30 <_ZdlPv@@Base+0xff2adbc4>
    5e34:	ldccc	8, cr15, [r0], #-340	; 0xfffffeac
    5e38:	lfm	f2, 4, [r5]
    5e3c:			; <UNDEFINED> instruction: 0xf8c36b00
    5e40:	ldc	0, cr2, [r3, #800]	; 0x320
    5e44:	ldmdavs	sl, {r2, r4, r5, r8, r9, fp, ip, sp, lr}
    5e48:	ldccc	8, cr15, [r8], {73}	; 0x49
    5e4c:	addeq	pc, r0, #66	; 0x42
    5e50:	mrc	0, 1, r6, cr7, cr10, {0}
    5e54:	vstr	d7, [r3, #24]
    5e58:			; <UNDEFINED> instruction: 0xf7fe7b34
    5e5c:			; <UNDEFINED> instruction: 0xf855bab5
    5e60:	andcs	r3, r2, #48, 24	; 0x3000
    5e64:	blvs	414c0 <_ZdlPv@@Base+0x2b254>
    5e68:	sbccs	pc, r8, r3, asr #17
    5e6c:	blvc	d414c0 <_ZdlPv@@Base+0xd2b254>
    5e70:			; <UNDEFINED> instruction: 0xf849681a
    5e74:			; <UNDEFINED> instruction: 0xf0423c18
    5e78:	andsvs	r0, sl, r0, lsl #5
    5e7c:	blvc	11c1760 <_ZdlPv@@Base+0x11ab4f4>
    5e80:	blvc	d41494 <_ZdlPv@@Base+0xd2b228>
    5e84:	blt	fe843e84 <_ZdlPv@@Base+0xfe82dc18>
    5e88:	ldccs	8, cr15, [r8], {85}	; 0x55
    5e8c:			; <UNDEFINED> instruction: 0xf8496e53
    5e90:	blcs	10ef8 <floor@plt+0xded8>
    5e94:	bge	fe642f94 <_ZdlPv@@Base+0xfe62cd28>
    5e98:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
    5e9c:	mvnsle	r2, r0, lsl #22
    5ea0:	sbcsvs	r2, r3, r2, lsl #6
    5ea4:	blt	fe443ea4 <_ZdlPv@@Base+0xfe42dc38>
    5ea8:	ldccs	8, cr15, [r8], {85}	; 0x55
    5eac:			; <UNDEFINED> instruction: 0xf8496e53
    5eb0:	blcs	10f18 <floor@plt+0xdef8>
    5eb4:	bge	fe242fb4 <_ZdlPv@@Base+0xfe22cd48>
    5eb8:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
    5ebc:	mvnsle	r2, r0, lsl #22
    5ec0:	sbcsvs	r2, r3, r1, lsl #6
    5ec4:	blt	fe043ec4 <_ZdlPv@@Base+0xfe02dc58>
    5ec8:	ldcvc	8, cr15, [r0], #-340	; 0xfffffeac
    5ecc:	ldmdavs	fp!, {r3, r5, fp, sp, lr}
    5ed0:	ldcvc	8, cr15, [r8], {73}	; 0x49
    5ed4:	orrseq	pc, r0, #1124073472	; 0x43000000
    5ed8:			; <UNDEFINED> instruction: 0xf7fc603b
    5edc:	strdcc	lr, [r1], -r0
    5ee0:	svc	0x0058f7fc
    5ee4:	ldccc	8, cr15, [r8], {89}	; 0x59
    5ee8:			; <UNDEFINED> instruction: 0xf8c76829
    5eec:			; <UNDEFINED> instruction: 0xf8d300c0
    5ef0:			; <UNDEFINED> instruction: 0xf7fc00c0
    5ef4:			; <UNDEFINED> instruction: 0xf7feef74
    5ef8:			; <UNDEFINED> instruction: 0xf855ba67
    5efc:	ldmdavs	sl, {r3, r4, sl, fp, ip, sp}
    5f00:	ldccc	8, cr15, [r8], {73}	; 0x49
    5f04:	subeq	pc, r0, #66	; 0x42
    5f08:			; <UNDEFINED> instruction: 0xf7fe601a
    5f0c:			; <UNDEFINED> instruction: 0xf855ba5d
    5f10:	ldmdavs	sl, {r3, r4, sl, fp, ip, sp}
    5f14:	ldccc	8, cr15, [r8], {73}	; 0x49
    5f18:	eoreq	pc, r0, #66	; 0x42
    5f1c:			; <UNDEFINED> instruction: 0xf7fe601a
    5f20:			; <UNDEFINED> instruction: 0xf855ba53
    5f24:	ldmdavs	sl, {r3, r4, sl, fp, ip, sp}
    5f28:	ldccc	8, cr15, [r8], {73}	; 0x49
    5f2c:	andseq	pc, r0, #66	; 0x42
    5f30:			; <UNDEFINED> instruction: 0xf7fe601a
    5f34:			; <UNDEFINED> instruction: 0xf855ba49
    5f38:	ldmdavs	sl, {r3, r4, sl, fp, ip, sp}
    5f3c:	ldccc	8, cr15, [r8], {73}	; 0x49
    5f40:	addvc	pc, r0, #1107296256	; 0x42000000
    5f44:			; <UNDEFINED> instruction: 0xf7fe601a
    5f48:			; <UNDEFINED> instruction: 0xf855ba3f
    5f4c:	ldmdavs	sl, {r3, r4, sl, fp, ip, sp}
    5f50:	ldccc	8, cr15, [r8], {73}	; 0x49
    5f54:	andeq	pc, r4, #66	; 0x42
    5f58:			; <UNDEFINED> instruction: 0xf7fe601a
    5f5c:			; <UNDEFINED> instruction: 0xf855ba35
    5f60:	ldmdavs	sl, {r3, r4, sl, fp, ip, sp}
    5f64:	ldccc	8, cr15, [r8], {73}	; 0x49
    5f68:	rsbeq	pc, r0, #66	; 0x42
    5f6c:			; <UNDEFINED> instruction: 0xf7fe601a
    5f70:			; <UNDEFINED> instruction: 0xf855ba2b
    5f74:	ldmdavs	sl, {r3, r4, sl, fp, ip, sp}
    5f78:	ldccc	8, cr15, [r8], {73}	; 0x49
    5f7c:	andne	pc, r0, #1107296256	; 0x42000000
    5f80:			; <UNDEFINED> instruction: 0xf7fe601a
    5f84:			; <UNDEFINED> instruction: 0xf855ba21
    5f88:	ldmib	r5, {r4, r5, sl, fp, ip, sp}^
    5f8c:	ldmdavs	sl, {r8}
    5f90:	ldccc	8, cr15, [r8], {73}	; 0x49
    5f94:	addcs	pc, r0, #1107296256	; 0x42000000
    5f98:	smlawteq	r8, r3, r9, lr
    5f9c:			; <UNDEFINED> instruction: 0xf7fe601a
    5fa0:	ldm	r5, {r0, r1, r4, r9, fp, ip, sp, pc}
    5fa4:	stm	sl, {r0, r1, r2}
    5fa8:			; <UNDEFINED> instruction: 0xf7fe0007
    5fac:			; <UNDEFINED> instruction: 0xf855ba0d
    5fb0:	mrcvs	12, 2, r2, cr3, cr8, {0}
    5fb4:	ldccs	8, cr15, [r8], {73}	; 0x49
    5fb8:			; <UNDEFINED> instruction: 0xf43e2b00
    5fbc:	ldrmi	sl, [sl], -r5, lsl #20
    5fc0:	blcs	20034 <_ZdlPv@@Base+0x9dc8>
    5fc4:	movwcs	sp, #8699	; 0x21fb
    5fc8:			; <UNDEFINED> instruction: 0xf7fe6093
    5fcc:			; <UNDEFINED> instruction: 0xf855b9fd
    5fd0:	mrcvs	12, 2, r2, cr3, cr8, {0}
    5fd4:	ldccs	8, cr15, [r8], {73}	; 0x49
    5fd8:			; <UNDEFINED> instruction: 0xf43e2b00
    5fdc:			; <UNDEFINED> instruction: 0x461aa9f5
    5fe0:	blcs	20054 <_ZdlPv@@Base+0x9de8>
    5fe4:	movwcs	sp, #4603	; 0x11fb
    5fe8:			; <UNDEFINED> instruction: 0xf7fe6093
    5fec:			; <UNDEFINED> instruction: 0xf855b9ed
    5ff0:			; <UNDEFINED> instruction: 0xf8df7c18
    5ff4:	ldmdavs	fp!, {r2, r3, r4, r5, r7, r9, sl}
    5ff8:			; <UNDEFINED> instruction: 0xf8494478
    5ffc:			; <UNDEFINED> instruction: 0xf0437c18
    6000:	eorsvs	r0, fp, r1, lsl #6
    6004:	stc2l	7, cr15, [lr], {253}	; 0xfd
    6008:			; <UNDEFINED> instruction: 0xf43e2800
    600c:	ldmib	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, pc}^
    6010:	stmib	r7, {r1, r8, r9, sp}^
    6014:			; <UNDEFINED> instruction: 0xf7fe2306
    6018:			; <UNDEFINED> instruction: 0xf855b9d7
    601c:	stmdavs	r8!, {r4, r5, sl, fp, ip, sp, lr}
    6020:			; <UNDEFINED> instruction: 0xf849683b
    6024:			; <UNDEFINED> instruction: 0xf4437c18
    6028:	eorsvs	r0, fp, r0, lsl #6
    602c:	svc	0x0046f7fc
    6030:			; <UNDEFINED> instruction: 0xf7fc3001
    6034:			; <UNDEFINED> instruction: 0xf859eeb0
    6038:	stmdavs	r9!, {r3, r4, sl, fp, ip, sp}
    603c:	sbceq	pc, r4, r7, asr #17
    6040:	ldrdeq	pc, [r4], #131	; 0x83
    6044:	mcr	7, 6, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    6048:	ldmiblt	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    604c:	ldcvc	8, cr15, [r0], #-340	; 0xfffffeac
    6050:	ldmdavs	fp!, {r3, r5, fp, sp, lr}
    6054:	ldcvc	8, cr15, [r8], {73}	; 0x49
    6058:	movteq	pc, #33859	; 0x8443	; <UNPREDICTABLE>
    605c:			; <UNDEFINED> instruction: 0xf7fc603b
    6060:	andcc	lr, r1, lr, lsr #30
    6064:	mrc	7, 4, APSR_nzcv, cr6, cr12, {7}
    6068:	ldccc	8, cr15, [r8], {89}	; 0x59
    606c:			; <UNDEFINED> instruction: 0xf8c76829
    6070:			; <UNDEFINED> instruction: 0xf8d300c0
    6074:			; <UNDEFINED> instruction: 0xf7fc00c0
    6078:	stmdavs	r8!, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    607c:	svc	0x001ef7fc
    6080:	ldcvc	8, cr15, [r8], {89}	; 0x59
    6084:			; <UNDEFINED> instruction: 0xf7fc3001
    6088:			; <UNDEFINED> instruction: 0xf859ee86
    608c:	stmdavs	r9!, {r3, r4, sl, fp, ip, sp}
    6090:	sbceq	pc, r4, r7, asr #17
    6094:	ldrdeq	pc, [r4], #131	; 0x83
    6098:	mcr	7, 5, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    609c:	ldmiblt	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    60a0:	ldccs	8, cr15, [r8], {85}	; 0x55
    60a4:			; <UNDEFINED> instruction: 0xf8496813
    60a8:	orrseq	r2, r8, #24, 24	; 0x1800
    60ac:	subhi	pc, sl, #64, 2
    60b0:	movwcc	pc, #1059	; 0x423	; <UNPREDICTABLE>
    60b4:	mrscs	r2, (UNDEF: 0)
    60b8:	orrcc	pc, r0, #1124073472	; 0x43000000
    60bc:	smlawteq	r6, r2, r9, lr
    60c0:	stmib	r2, {r0, r1, r4, sp, lr}^
    60c4:			; <UNDEFINED> instruction: 0xf7fe0124
    60c8:			; <UNDEFINED> instruction: 0xf855b97f
    60cc:	ldmib	r5, {r4, r5, sl, fp, ip, sp}^
    60d0:	ldmdavs	sl, {r8}
    60d4:	ldccc	8, cr15, [r8], {73}	; 0x49
    60d8:	addvc	pc, r0, #66	; 0x42
    60dc:	smlawteq	ip, r3, r9, lr
    60e0:			; <UNDEFINED> instruction: 0xf7fe601a
    60e4:			; <UNDEFINED> instruction: 0xf855b971
    60e8:	ldmib	r5, {r4, r5, sl, fp, ip, sp}^
    60ec:	ldmdavs	sl, {r8}
    60f0:	ldccc	8, cr15, [r8], {73}	; 0x49
    60f4:	andvc	pc, r0, #66	; 0x42
    60f8:	smlawteq	lr, r3, r9, lr
    60fc:			; <UNDEFINED> instruction: 0xf7fe601a
    6100:			; <UNDEFINED> instruction: 0xf855b963
    6104:	ldmib	r5, {r4, r5, sl, fp, ip, sp}^
    6108:	ldmdavs	sl, {r8}
    610c:	ldccc	8, cr15, [r8], {73}	; 0x49
    6110:	andcs	pc, r0, #1107296256	; 0x42000000
    6114:	smlawteq	sl, r3, r9, lr
    6118:			; <UNDEFINED> instruction: 0xf7fe601a
    611c:			; <UNDEFINED> instruction: 0xf855b955
    6120:			; <UNDEFINED> instruction: 0xf8df7c18
    6124:	ldmdavs	fp!, {r4, r7, r8, sl}
    6128:			; <UNDEFINED> instruction: 0xf8494478
    612c:			; <UNDEFINED> instruction: 0xf0437c18
    6130:	eorsvs	r0, fp, r2, lsl #6
    6134:	ldc2	7, cr15, [r6], #-1012	; 0xfffffc0c
    6138:			; <UNDEFINED> instruction: 0xf43e2800
    613c:	ldmib	r0, {r0, r2, r6, r8, fp, sp, pc}^
    6140:	stmib	r7, {r1, r8, r9, sp}^
    6144:			; <UNDEFINED> instruction: 0xf7fe2306
    6148:			; <UNDEFINED> instruction: 0xf855b93f
    614c:	ldmib	r5, {r4, r5, sl, fp, ip, sp}^
    6150:	ldmdavs	sl, {r8}
    6154:	ldccc	8, cr15, [r8], {73}	; 0x49
    6158:	andeq	pc, r1, #66	; 0x42
    615c:	smlabteq	r6, r3, r9, lr
    6160:			; <UNDEFINED> instruction: 0xf7fe601a
    6164:			; <UNDEFINED> instruction: 0xf855b931
    6168:	ldmib	r5, {r4, r5, sl, fp, ip, sp}^
    616c:	ldmdavs	sl, {r8}
    6170:	ldccc	8, cr15, [r8], {73}	; 0x49
    6174:	andeq	pc, r2, #66	; 0x42
    6178:	smlabteq	r6, r3, r9, lr
    617c:			; <UNDEFINED> instruction: 0xf7fe601a
    6180:			; <UNDEFINED> instruction: 0xf855b923
    6184:	ldmdavs	sl, {r3, r4, sl, fp, ip, sp}
    6188:	ldccc	8, cr15, [r8], {73}	; 0x49
    618c:			; <UNDEFINED> instruction: 0xf1000617
    6190:			; <UNDEFINED> instruction: 0xf8d381ab
    6194:	bcs	ce4bc <_ZdlPv@@Base+0xb8250>
    6198:			; <UNDEFINED> instruction: 0x81a6f200
    619c:			; <UNDEFINED> instruction: 0xf012e8df
    61a0:	orrseq	r0, ip, pc, lsr r3
    61a4:	teqeq	r4, #402653184	; 0x18000000
    61a8:	ldccc	8, cr15, [r0], #-340	; 0xfffffeac
    61ac:	blmi	41808 <_ZdlPv@@Base+0x2b59c>
    61b0:	ldc	8, cr6, [r5, #104]	; 0x68
    61b4:			; <UNDEFINED> instruction: 0xf0425b02
    61b8:			; <UNDEFINED> instruction: 0xf8490280
    61bc:	andsvs	r3, sl, r8, lsl ip
    61c0:	blvs	d41814 <_ZdlPv@@Base+0xd2b5a8>
    61c4:	blvc	dc1818 <_ZdlPv@@Base+0xdab5ac>
    61c8:	blvs	141aa8 <_ZdlPv@@Base+0x12b83c>
    61cc:	blvc	181ab0 <_ZdlPv@@Base+0x16b844>
    61d0:	blvs	d417e4 <_ZdlPv@@Base+0xd2b578>
    61d4:	blvc	dc17e8 <_ZdlPv@@Base+0xdab57c>
    61d8:	ldmlt	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    61dc:	ldccc	8, cr15, [r8], {85}	; 0x55
    61e0:	ldccc	8, cr15, [r8], {73}	; 0x49
    61e4:	ldmlt	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    61e8:			; <UNDEFINED> instruction: 0xf01020e8
    61ec:	tstcs	r7, fp, lsl r8	; <UNPREDICTABLE>
    61f0:			; <UNDEFINED> instruction: 0xf0074607
    61f4:			; <UNDEFINED> instruction: 0xf8dffb79
    61f8:			; <UNDEFINED> instruction: 0xf8ca04c0
    61fc:	ldrbtmi	r7, [r8], #-0
    6200:	blx	ff4441fe <_ZdlPv@@Base+0xff42df92>
    6204:	ldmib	r0, {r3, r4, r8, ip, sp, pc}^
    6208:	stmib	r7, {r1, r8, r9, sp}^
    620c:			; <UNDEFINED> instruction: 0xf8df2322
    6210:			; <UNDEFINED> instruction: 0xf8da04ac
    6214:	ldrbtmi	r7, [r8], #-0
    6218:	blx	ff144216 <_ZdlPv@@Base+0xff12dfaa>
    621c:	ldmib	r0, {r3, r4, r8, ip, sp, pc}^
    6220:	stmib	r7, {r1, r8, r9, sp}^
    6224:			; <UNDEFINED> instruction: 0xf8df2320
    6228:			; <UNDEFINED> instruction: 0xf8da3498
    622c:	ldrbtmi	r2, [fp], #-0
    6230:			; <UNDEFINED> instruction: 0xf8c2685b
    6234:			; <UNDEFINED> instruction: 0xf7fe30c8
    6238:	rsccs	fp, r8, r7, asr #17
    623c:			; <UNDEFINED> instruction: 0xfff2f00f
    6240:	strmi	r2, [r7], -r4, lsl #2
    6244:	blx	144226a <_ZdlPv@@Base+0x142bffe>
    6248:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    624c:	andvc	pc, r0, sl, asr #17
    6250:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6254:	sbccc	pc, r8, r7, asr #17
    6258:	ldmlt	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    625c:			; <UNDEFINED> instruction: 0xf00f20e8
    6260:	smlattcs	r3, r1, pc, pc	; <UNPREDICTABLE>
    6264:			; <UNDEFINED> instruction: 0xf0074607
    6268:			; <UNDEFINED> instruction: 0xf8cafb3f
    626c:			; <UNDEFINED> instruction: 0xf7fe7000
    6270:			; <UNDEFINED> instruction: 0xf855b8ab
    6274:	stmdacs	r0, {r3, r4, sl, fp}
    6278:	eorshi	pc, r8, #0
    627c:	ldmvs	fp, {r0, r1, fp, sp, lr}
    6280:	stc	7, cr4, [sp, #608]	; 0x260
    6284:	vstr	d0, [sl, #104]	; 0x68
    6288:	vstr	d0, [sp]
    628c:			; <UNDEFINED> instruction: 0xf7fe1b1c
    6290:	ldc	8, cr11, [r5, #-620]	; 0xfffffd94
    6294:	vmov.f64	d7, #92	; 0x3ee00000  0.4375000
    6298:	vneg.f64	d23, d0
    629c:			; <UNDEFINED> instruction: 0xf040fa10
    62a0:	ldfd	f0, [r5, #296]	; 0x128
    62a4:	vmov.f64	d7, #80	; 0x3e800000  0.250
    62a8:	vneg.f64	d23, d0
    62ac:	svclt	0x0014fa10
    62b0:	movwcs	r2, #769	; 0x301
    62b4:	bcc	441ad8 <_ZdlPv@@Base+0x42b86c>
    62b8:	blvc	1201da0 <_ZdlPv@@Base+0x11ebb34>
    62bc:	blvc	418ec <_ZdlPv@@Base+0x2b680>
    62c0:	stmlt	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    62c4:	blvc	4c1720 <_ZdlPv@@Base+0x4ab4b4>
    62c8:	blvs	1c1724 <_ZdlPv@@Base+0x1ab4b8>
    62cc:	blvc	ff1c1da4 <_ZdlPv@@Base+0xff1abb38>
    62d0:	blx	441e9c <_ZdlPv@@Base+0x42bc30>
    62d4:	mrc	15, 5, fp, cr0, cr8, {2}
    62d8:	vstr	d7, [r9, #-280]	; 0xfffffee8
    62dc:			; <UNDEFINED> instruction: 0xf7fe7b06
    62e0:	ldmib	r5, {r0, r1, r4, r5, r6, fp, ip, sp, pc}^
    62e4:	stmdb	r9, {r8, r9, sp}^
    62e8:			; <UNDEFINED> instruction: 0xf7fe2306
    62ec:	stmdavs	fp!, {r0, r2, r3, r5, r6, fp, ip, sp, pc}
    62f0:	ldccc	8, cr15, [r8], {73}	; 0x49
    62f4:	stmdalt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62f8:			; <UNDEFINED> instruction: 0xf8492300
    62fc:			; <UNDEFINED> instruction: 0xf7fe3c18
    6300:	blmi	ffc74494 <_ZdlPv@@Base+0xffc5e228>
    6304:	bls	28e70c <_ZdlPv@@Base+0x2784a0>
    6308:	blvc	4c1764 <_ZdlPv@@Base+0x4ab4f8>
    630c:	stmdavs	fp!, {r1, r4, r6, r7, fp, ip, lr}
    6310:	blvc	1c173c <_ZdlPv@@Base+0x1ab4d0>
    6314:			; <UNDEFINED> instruction: 0xf8ca6011
    6318:			; <UNDEFINED> instruction: 0xf7fe3008
    631c:			; <UNDEFINED> instruction: 0xf855b855
    6320:	stmdavs	r9!, {r4, r5, sl, fp, ip, sp, lr}
    6324:			; <UNDEFINED> instruction: 0xf7fc4638
    6328:	ldc	13, cr14, [pc, #960]	; 66f0 <floor@plt+0x36d0>
    632c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr}
    6330:	svclt	0x00084638
    6334:	blvc	1241dfc <_ZdlPv@@Base+0x122bb90>
    6338:	blvc	1c1764 <_ZdlPv@@Base+0x1ab4f8>
    633c:	stc	7, cr15, [r6, #1008]	; 0x3f0
    6340:	stmdacs	r0, {r3, r5, fp, sp, lr}
    6344:	stmdage	r0, {r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    6348:	stc	7, cr15, [r0, #1008]	; 0x3f0
    634c:	ldmdalt	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6350:	movwcs	lr, #2517	; 0x9d5
    6354:	movwcs	lr, #26953	; 0x6949
    6358:	ldmdalt	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    635c:	ldcvc	8, cr15, [r0], #-340	; 0xfffffeac
    6360:	ldrtmi	r6, [r8], -r9, lsr #16
    6364:	ldcl	7, cr15, [r0, #1008]	; 0x3f0
    6368:	blvc	ff4019ec <_ZdlPv@@Base+0xff3eb780>
    636c:	ldrtmi	r2, [r8], -r0, lsl #16
    6370:	mrc	15, 5, fp, cr0, cr8, {0}
    6374:	vstr	d7, [r9, #-288]	; 0xfffffee0
    6378:			; <UNDEFINED> instruction: 0xf7fc7b06
    637c:	stmdavs	r8!, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
    6380:			; <UNDEFINED> instruction: 0xf43e2800
    6384:			; <UNDEFINED> instruction: 0xf7fca821
    6388:			; <UNDEFINED> instruction: 0xf7feed62
    638c:			; <UNDEFINED> instruction: 0xf1a5b81d
    6390:	ldm	r3, {r4, r5, r8, r9}
    6394:	addsmi	r0, r1, #7
    6398:	andeq	lr, r7, sl, lsl #17
    639c:	stmdbcs	r0, {r2, r3, r4, r8, r9, fp, ip, lr, pc}
    63a0:	bichi	pc, r3, r0
    63a4:	pkhtbmi	r0, r1, r3, asr #32
    63a8:	svcpl	0x0080f1b3
    63ac:	andcc	pc, r8, sl, asr #17
    63b0:	tsteq	r0, r4, lsr pc
    63b4:	rscscc	pc, pc, pc, asr #32
    63b8:	stcl	7, cr15, [ip], #1008	; 0x3f0
    63bc:	ldrdcs	pc, [r4], -sl
    63c0:	sbcseq	r4, r2, r9, asr #12
    63c4:			; <UNDEFINED> instruction: 0xf7fc4607
    63c8:	strbmi	lr, [r8], -lr, ror #26
    63cc:	andvc	pc, r0, sl, asr #17
    63d0:	ldc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    63d4:	ldrdne	pc, [r4], -sl
    63d8:	ldrdcc	pc, [r0], -sl
    63dc:	blvc	41a38 <_ZdlPv@@Base+0x2b7cc>
    63e0:	biceq	lr, r1, #3072	; 0xc00
    63e4:	blvc	419f8 <_ZdlPv@@Base+0x2b78c>
    63e8:	ldrdcc	pc, [r4], -sl
    63ec:			; <UNDEFINED> instruction: 0xf8ca3301
    63f0:			; <UNDEFINED> instruction: 0xf7fd3004
    63f4:	movwcs	fp, #4073	; 0xfe9
    63f8:	ldccc	8, cr15, [r8], {73}	; 0x49
    63fc:	movwcc	lr, #6602	; 0x19ca
    6400:	svclt	0x00e2f7fd
    6404:			; <UNDEFINED> instruction: 0xf7fd6828
    6408:	stmdavs	r8!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    640c:			; <UNDEFINED> instruction: 0xf43d2800
    6410:			; <UNDEFINED> instruction: 0xf7fcafdb
    6414:			; <UNDEFINED> instruction: 0xf7fded1c
    6418:	ldmib	r5, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    641c:	stmdb	r9, {r8, r9, sp}^
    6420:			; <UNDEFINED> instruction: 0xf7fd2306
    6424:	ldc	15, cr11, [r5, #-836]	; 0xfffffcbc
    6428:	vldr	d5, [r5, #48]	; 0x30
    642c:	vldr	d6, [pc]	; 6434 <floor@plt+0x3414>
    6430:	vmov.32	r7, d20[1]
    6434:	vsqrt.f64	d21, d6
    6438:	svclt	0x0048fa10
    643c:	blvc	1241f04 <_ZdlPv@@Base+0x122bc98>
    6440:	blvc	1c186c <_ZdlPv@@Base+0x1ab600>
    6444:	svclt	0x00c0f7fd
    6448:	blvc	4c18a4 <_ZdlPv@@Base+0x4ab638>
    644c:	blvs	1c18a8 <_ZdlPv@@Base+0x1ab63c>
    6450:	blvc	ff1c1f28 <_ZdlPv@@Base+0xff1abcbc>
    6454:	blx	442020 <_ZdlPv@@Base+0x42bdb4>
    6458:	mrc	15, 5, fp, cr0, cr8, {6}
    645c:	vstr	d7, [r9, #-280]	; 0xfffffee8
    6460:			; <UNDEFINED> instruction: 0xf7fd7b06
    6464:			; <UNDEFINED> instruction: 0xf001bfb1
    6468:	stmiavs	r8!, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    646c:	stclt	7, cr15, [r3, #-1016]	; 0xfffffc08
    6470:	blvc	dc1ac4 <_ZdlPv@@Base+0xdab858>
    6474:	blvs	41ad0 <_ZdlPv@@Base+0x2b864>
    6478:	blvc	11c1d5c <_ZdlPv@@Base+0x11abaf0>
    647c:	blvc	dc1a90 <_ZdlPv@@Base+0xdab824>
    6480:	svclt	0x00a2f7fd
    6484:	blvc	d41ad8 <_ZdlPv@@Base+0xd2b86c>
    6488:	blvs	41ae4 <_ZdlPv@@Base+0x2b878>
    648c:	blvc	11c1d70 <_ZdlPv@@Base+0x11abb04>
    6490:	blvc	d41aa4 <_ZdlPv@@Base+0xd2b838>
    6494:	svclt	0x0098f7fd
    6498:	blvc	dc1aec <_ZdlPv@@Base+0xdab880>
    649c:	blvs	41af8 <_ZdlPv@@Base+0x2b88c>
    64a0:	blvc	1c1d84 <_ZdlPv@@Base+0x1abb18>
    64a4:	blvc	dc1ab8 <_ZdlPv@@Base+0xdab84c>
    64a8:	svclt	0x008ef7fd
    64ac:	blvc	d41b00 <_ZdlPv@@Base+0xd2b894>
    64b0:	blvs	41b0c <_ZdlPv@@Base+0x2b8a0>
    64b4:	blvc	1c1d98 <_ZdlPv@@Base+0x1abb2c>
    64b8:	blvc	d41acc <_ZdlPv@@Base+0xd2b860>
    64bc:	svclt	0x0084f7fd
    64c0:	strbmi	r4, [r4], -r2, lsl #17
    64c4:	ldrbtmi	r2, [r8], #-1538	; 0xfffff9fe
    64c8:			; <UNDEFINED> instruction: 0xf9e6f004
    64cc:	ldmdalt	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    64d0:	strcs	r4, [r1], -ip, asr #12
    64d4:	ldmdalt	r5, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    64d8:	blvc	dc1b2c <_ZdlPv@@Base+0xdab8c0>
    64dc:	blvs	841b30 <_ZdlPv@@Base+0x82b8c4>
    64e0:	blvc	1c1dc4 <_ZdlPv@@Base+0x1abb58>
    64e4:	blvc	dc1af8 <_ZdlPv@@Base+0xdab88c>
    64e8:			; <UNDEFINED> instruction: 0xf00f2020
    64ec:			; <UNDEFINED> instruction: 0xf8dafe9b
    64f0:			; <UNDEFINED> instruction: 0xf1022000
    64f4:			; <UNDEFINED> instruction: 0xf8d201d0
    64f8:			; <UNDEFINED> instruction: 0xf8d230cc
    64fc:	strmi	r2, [r1], r0, ror #1
    6500:			; <UNDEFINED> instruction: 0xf9d0f007
    6504:	ldrdcc	pc, [r0], -sl
    6508:	mrscs	r2, (UNDEF: 0)
    650c:	ldmdavs	sl, {r8, r9, sl, sp}
    6510:	sbcls	pc, ip, r3, asr #17
    6514:	addeq	pc, r0, #34	; 0x22
    6518:	rscvc	pc, r0, r3, asr #17
    651c:	teqeq	r6, r3, asr #19
    6520:	stmib	r3, {r1, r3, r4, sp, lr}^
    6524:			; <UNDEFINED> instruction: 0xf7fd0134
    6528:	andcs	fp, r0, #316	; 0x13c
    652c:	stmib	sl, {r8, r9, sp}^
    6530:			; <UNDEFINED> instruction: 0xf7fd2300
    6534:	cdp	15, 11, cr11, cr0, cr9, {2}
    6538:	ldrt	r7, [pc], r8, asr #22
    653c:	blvc	16c1bc0 <_ZdlPv@@Base+0x16ab954>
    6540:	stcllt	7, cr15, [sl], #-1016	; 0xfffffc08
    6544:	svclt	0x005c03d9
    6548:	movwcc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    654c:			; <UNDEFINED> instruction: 0xf57d6013
    6550:	andcs	sl, r0, fp, lsr pc
    6554:	stmib	r2, {r8, sp}^
    6558:			; <UNDEFINED> instruction: 0xf7fd0126
    655c:			; <UNDEFINED> instruction: 0x4608bf35
    6560:	ldc	7, cr15, [r0], #-1008	; 0xfffffc10
    6564:	blt	584568 <_ZdlPv@@Base+0x56e2fc>
    6568:	blvc	1242030 <_ZdlPv@@Base+0x122bdc4>
    656c:	ldclt	7, cr15, [sp], #-1016	; 0xfffffc08
    6570:	ldcge	6, cr4, [r8], {37}	; 0x25
    6574:	ldcne	8, cr15, [r8], {85}	; 0x55
    6578:	ldreq	pc, [r8, -r4, lsr #3]
    657c:			; <UNDEFINED> instruction: 0xf00e4638
    6580:			; <UNDEFINED> instruction: 0xf855fe81
    6584:			; <UNDEFINED> instruction: 0xf1a00c18
    6588:	blcs	2871b8 <_ZdlPv@@Base+0x270f4c>
    658c:	tsthi	fp, r0, asr #4	; <UNPREDICTABLE>
    6590:			; <UNDEFINED> instruction: 0xf85af7fd
    6594:			; <UNDEFINED> instruction: 0xf1a44601
    6598:	andls	r0, r5, #8, 4	; 0x80000000
    659c:	strcs	r4, [r1], -r4, asr #12
    65a0:			; <UNDEFINED> instruction: 0xf00e4610
    65a4:	stmdavs	r8!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    65a8:	blx	fe5c45a6 <_ZdlPv@@Base+0xfe5ae33a>
    65ac:	strbmi	r4, [r8], -r1, lsl #12
    65b0:	cdp2	0, 5, cr15, cr8, cr14, {0}
    65b4:	bls	1586d4 <_ZdlPv@@Base+0x142468>
    65b8:	ldrbtmi	r4, [r8], #-1611	; 0xfffff9b5
    65bc:			; <UNDEFINED> instruction: 0xf0014639
    65c0:			; <UNDEFINED> instruction: 0xf7fdfe29
    65c4:	ldc	15, cr11, [pc, #876]	; 6938 <floor@plt+0x3918>
    65c8:			; <UNDEFINED> instruction: 0xf7fe7b38
    65cc:	ldc	15, cr11, [pc, #988]	; 69b0 <floor@plt+0x3990>
    65d0:			; <UNDEFINED> instruction: 0xf7ff7b36
    65d4:	cdp	8, 11, cr11, cr0, cr4, {6}
    65d8:			; <UNDEFINED> instruction: 0xf7fe7b48
    65dc:	ldmdbmi	sp!, {r2, r3, r7, r8, r9, sl, fp, ip, sp, pc}
    65e0:			; <UNDEFINED> instruction: 0xf7fe4479
    65e4:	ldc	13, cr11, [pc, #752]	; 68dc <floor@plt+0x38bc>
    65e8:			; <UNDEFINED> instruction: 0xf7ff7b30
    65ec:	cdp	8, 11, cr11, cr0, cr1, {5}
    65f0:			; <UNDEFINED> instruction: 0xf7fe7b48
    65f4:	ldmdbmi	r8!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    65f8:			; <UNDEFINED> instruction: 0xf7fe4479
    65fc:	bicseq	fp, pc, #2112	; 0x840
    6600:	adchi	pc, pc, r0, asr #2
    6604:	smlawteq	r6, r2, r9, lr
    6608:	mrclt	7, 6, APSR_nzcv, cr14, cr13, {7}
    660c:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    6610:	eoreq	pc, r4, r3, lsl #2
    6614:			; <UNDEFINED> instruction: 0xf9def007
    6618:	mrclt	7, 6, APSR_nzcv, cr6, cr13, {7}
    661c:	ldcge	6, cr4, [r8], {37}	; 0x25
    6620:	ldcne	8, cr15, [r8], {85}	; 0x55
    6624:	ldreq	pc, [r8, -r4, lsr #3]
    6628:			; <UNDEFINED> instruction: 0xf00e4638
    662c:			; <UNDEFINED> instruction: 0xf855fe2b
    6630:			; <UNDEFINED> instruction: 0xf1a00c18
    6634:	blcs	287264 <_ZdlPv@@Base+0x270ff8>
    6638:			; <UNDEFINED> instruction: 0xf7fdd91a
    663c:	strmi	pc, [r1], -r5, lsl #16
    6640:	andeq	pc, r8, #164, 2	; 0x29
    6644:	strbmi	r9, [r4], -r5, lsl #4
    6648:	ldrmi	r2, [r0], -r1, lsl #12
    664c:	cdp2	0, 0, cr15, cr10, cr14, {0}
    6650:			; <UNDEFINED> instruction: 0xf7fd6828
    6654:	strmi	pc, [r1], -r1, asr #22
    6658:			; <UNDEFINED> instruction: 0xf00e4648
    665c:	stmdami	r0!, {r0, r1, r9, sl, fp, ip, sp, lr, pc}
    6660:	strbmi	r9, [fp], -r5, lsl #20
    6664:			; <UNDEFINED> instruction: 0x46394478
    6668:	ldc2l	0, cr15, [r4, #4]
    666c:	svclt	0x0086f7fd
    6670:	ldrbtmi	r4, [r9], #-2332	; 0xfffff6e4
    6674:			; <UNDEFINED> instruction: 0xf003e7e4
    6678:			; <UNDEFINED> instruction: 0xf7fffe2b
    667c:			; <UNDEFINED> instruction: 0xf003b93c
    6680:			; <UNDEFINED> instruction: 0xf7fefe27
    6684:	ldmdami	r8, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    6688:			; <UNDEFINED> instruction: 0xf7fe4478
    668c:	ldmdb	r5, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip, sp, pc}^
    6690:	stmib	sl, {r1, r8, r9, sp}^
    6694:			; <UNDEFINED> instruction: 0xf7fd2300
    6698:			; <UNDEFINED> instruction: 0xf003be97
    669c:			; <UNDEFINED> instruction: 0xf7fefe19
    66a0:	svclt	0x0000bbf8
    66a4:	andhi	pc, r0, pc, lsr #7
	...
    66b0:	andeq	r1, r1, ip, asr #29
    66b4:	muleq	r1, ip, sp
    66b8:	andeq	r1, r1, r6, lsr #25
    66bc:	muleq	r1, r6, ip
    66c0:	andeq	r9, r2, lr, lsl r2
    66c4:	strdeq	r9, [r2], -ip
    66c8:	andeq	r0, r0, r4, lsr #3
    66cc:	andeq	r1, r1, r6, lsl ip
    66d0:	andeq	r1, r1, sl, lsr #18
    66d4:	andeq	r4, r1, ip, asr #27
    66d8:			; <UNDEFINED> instruction: 0x00014db4
    66dc:	andeq	r8, r2, lr, lsr lr
    66e0:	muleq	r1, r4, r8
    66e4:	andeq	r4, r1, sl, lsr sp
    66e8:	andeq	r1, r1, r8, lsl r8
    66ec:	movwcs	lr, #18773	; 0x4955
    66f0:	movwcs	lr, #2506	; 0x9ca
    66f4:	mcrlt	7, 3, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    66f8:			; <UNDEFINED> instruction: 0xf00f2020
    66fc:			; <UNDEFINED> instruction: 0xf8dafd93
    6700:			; <UNDEFINED> instruction: 0xf1022000
    6704:			; <UNDEFINED> instruction: 0xf8d201d0
    6708:			; <UNDEFINED> instruction: 0xf8d230cc
    670c:	strmi	r2, [r7], -r0, ror #1
    6710:			; <UNDEFINED> instruction: 0xf8c8f007
    6714:	ldrdcc	pc, [r0], -sl
    6718:			; <UNDEFINED> instruction: 0xf8c3681a
    671c:			; <UNDEFINED> instruction: 0xf7ff70cc
    6720:			; <UNDEFINED> instruction: 0xf003bb13
    6724:			; <UNDEFINED> instruction: 0xf7fefdd5
    6728:	eorcs	fp, r0, r7, lsl #23
    672c:	bl	cc4724 <_ZdlPv@@Base+0xcae4b8>
    6730:			; <UNDEFINED> instruction: 0xf8da2304
    6734:			; <UNDEFINED> instruction: 0xf8ca1004
    6738:			; <UNDEFINED> instruction: 0xf8ca3008
    673c:	strb	r0, [fp], -r0
    6740:	blcs	208f4 <_ZdlPv@@Base+0xa688>
    6744:	mcrge	4, 2, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
    6748:	stmib	sl, {r1, r3, r5, r7, fp, sp, lr}^
    674c:			; <UNDEFINED> instruction: 0xf7fd3201
    6750:	mrc	14, 5, fp, cr1, cr11, {1}
    6754:			; <UNDEFINED> instruction: 0xf7fc0b40
    6758:	cdp	12, 11, cr14, cr1, cr4, {3}
    675c:			; <UNDEFINED> instruction: 0xf7ff0b40
    6760:	vst2.32	{d27-d28}, [r3 :64]!
    6764:	stmib	r2, {r7, r8, r9, ip, sp}^
    6768:	andsvs	r0, r3, r6, lsr #2
    676c:	smlawteq	r4, r2, r9, lr
    6770:	mcrlt	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    6774:	stc2	0, cr15, [ip, #12]!
    6778:	bllt	1d44778 <_ZdlPv@@Base+0x1d2e50c>
    677c:	strbmi	r6, [r8], -r9, lsr #16
    6780:	ldc2l	0, cr15, [r0, #-56]!	; 0xffffffc8
    6784:	blmi	16188e8 <_ZdlPv@@Base+0x160267c>
    6788:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    678c:	strbmi	r9, [r4], -sl, lsl #20
    6790:	ldmpl	r3, {r0, r9, sl, sp}^
    6794:			; <UNDEFINED> instruction: 0xf001461a
    6798:			; <UNDEFINED> instruction: 0xf7fdfd3d
    679c:			; <UNDEFINED> instruction: 0xf003beef
    67a0:			; <UNDEFINED> instruction: 0xf7fefd97
    67a4:	ldmdbmi	r1, {r1, r3, r5, r6, r7, r9, fp, ip, sp, pc}^
    67a8:	uxtah	r4, r4, r9, ror #8
    67ac:	blvc	d41e00 <_ZdlPv@@Base+0xd2bb94>
    67b0:	blvs	841e04 <_ZdlPv@@Base+0x82bb98>
    67b4:	blvc	11c2098 <_ZdlPv@@Base+0x11abe2c>
    67b8:	blvc	d41dcc <_ZdlPv@@Base+0xd2bb60>
    67bc:			; <UNDEFINED> instruction: 0x4648e694
    67c0:			; <UNDEFINED> instruction: 0xf0074644
    67c4:	strcs	pc, [r1], -pc, lsl #31
    67c8:	mrclt	7, 6, APSR_nzcv, cr8, cr13, {7}
    67cc:	strbmi	r4, [r4], -r8, asr #16
    67d0:	ldrbtmi	r4, [r8], #-2885	; 0xfffff4bb
    67d4:	stmdblt	r7!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    67d8:	mcrrne	8, 5, pc, r8, cr5	; <UNPREDICTABLE>
    67dc:			; <UNDEFINED> instruction: 0xf00e4648
    67e0:	stmdami	r4, {r0, r6, r8, sl, fp, ip, sp, lr, pc}^
    67e4:	strbmi	r4, [r9], -r0, asr #22
    67e8:			; <UNDEFINED> instruction: 0xe7cf4478
    67ec:	b	1f447e4 <_ZdlPv@@Base+0x1f2e578>
    67f0:	stc	8, cr6, [sl, #236]	; 0xec
    67f4:	blcs	8753fc <_ZdlPv@@Base+0x85f190>
    67f8:	cfstrdge	mvd15, [r6, #500]!	; 0x1f4
    67fc:			; <UNDEFINED> instruction: 0x4644483e
    6800:	ldrbtmi	r4, [r8], #-2873	; 0xfffff4c7
    6804:	stmdblt	pc, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    6808:	blvc	dc1e5c <_ZdlPv@@Base+0xdabbf0>
    680c:	blvs	841e60 <_ZdlPv@@Base+0x82bbf4>
    6810:	blvc	11c20f4 <_ZdlPv@@Base+0x11abe88>
    6814:	blvc	dc1e28 <_ZdlPv@@Base+0xdabbbc>
    6818:			; <UNDEFINED> instruction: 0xf7fce666
    681c:	vldr	s28, [r3, #992]	; 0x3e0
    6820:	vldr	d7, [r3, #208]	; 0xd0
    6824:	vadd.f64	d6, d7, d16
    6828:	vstr	d7, [r3, #24]
    682c:			; <UNDEFINED> instruction: 0xe65b7b34
    6830:	strbmi	r6, [r8], -r9, lsr #16
    6834:	ldc2	0, cr15, [r6, #-56]	; 0xffffffc8
    6838:	blmi	ad8900 <_ZdlPv@@Base+0xac2694>
    683c:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    6840:	stmdami	pc!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    6844:	blmi	a1815c <_ZdlPv@@Base+0xa01ef0>
    6848:			; <UNDEFINED> instruction: 0xf7fe4478
    684c:	stmdami	sp!, {r2, r3, r5, r6, r7, fp, ip, sp, pc}
    6850:	blmi	958168 <_ZdlPv@@Base+0x941efc>
    6854:			; <UNDEFINED> instruction: 0xf7fe4478
    6858:	strbcc	fp, [r4, -r6, ror #17]!
    685c:	svclt	0x003ef7fe
    6860:	strbmi	r4, [r4], -r9, lsr #16
    6864:	ldrbtmi	r4, [r8], #-2848	; 0xfffff4e0
    6868:	ldmlt	sp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    686c:			; <UNDEFINED> instruction: 0xf0074648
    6870:			; <UNDEFINED> instruction: 0xf7fcff39
    6874:			; <UNDEFINED> instruction: 0x4638ead2
    6878:	ldc2l	0, cr15, [r8], #60	; 0x3c
    687c:	b	ff344874 <_ZdlPv@@Base+0xff32e608>
    6880:	udf	#36473	; 0x8e79
    6884:	stmdals	sp, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6888:	ldc2l	0, cr15, [r0], #60	; 0x3c
    688c:	b	ff144884 <_ZdlPv@@Base+0xff12e618>
    6890:	udf	#3697	; 0xe71
    6894:	strb	lr, [lr, pc, ror #15]!
    6898:			; <UNDEFINED> instruction: 0xf00f4648
    689c:			; <UNDEFINED> instruction: 0xf7fcfce7
    68a0:			; <UNDEFINED> instruction: 0xe7e8eabc
    68a4:	strb	lr, [r6, r7, ror #15]!
    68a8:	strbmi	lr, [r8], -r5, ror #15
    68ac:	ldc2l	0, cr15, [lr], {15}
    68b0:	b	fecc48a8 <_ZdlPv@@Base+0xfecae63c>
    68b4:			; <UNDEFINED> instruction: 0xe7dee7df
    68b8:			; <UNDEFINED> instruction: 0xe7dce7dd
    68bc:			; <UNDEFINED> instruction: 0xe7dae7db
    68c0:			; <UNDEFINED> instruction: 0xf0074648
    68c4:			; <UNDEFINED> instruction: 0xf7fcff0f
    68c8:	ldrb	lr, [r4, r8, lsr #21]
    68cc:			; <UNDEFINED> instruction: 0x4648e7d3
    68d0:			; <UNDEFINED> instruction: 0xff08f007
    68d4:	b	fe8448cc <_ZdlPv@@Base+0xfe82e660>
    68d8:			; <UNDEFINED> instruction: 0xf0074648
    68dc:			; <UNDEFINED> instruction: 0xf7fcff03
    68e0:	svclt	0x0000ea9c
    68e4:	andeq	r1, r1, lr, lsr #16
    68e8:	andeq	r0, r0, r8, ror r1
    68ec:	andeq	r4, r1, r4, lsl #24
    68f0:	andeq	r1, r1, r6, lsl r8
    68f4:	andeq	r1, r1, ip, ror r6
    68f8:	andeq	r1, r1, lr, lsr #17
    68fc:	andeq	r1, r1, lr, lsl #13
    6900:			; <UNDEFINED> instruction: 0x000117b0
    6904:	andeq	r1, r1, r0, lsl #15
    6908:	ldrdeq	r1, [r1], -lr
    690c:	andeq	r0, r0, r0
    6910:	ldrbmi	r2, [r0, -r0]!
    6914:	ldmdbvs	fp, {r0, r1, r9, sl, lr}
    6918:	stmiavs	r4, {r4, sl, ip, sp, pc}^
    691c:	andvs	r2, ip, r1
    6920:	blmi	144a9c <_ZdlPv@@Base+0x12e830>
    6924:			; <UNDEFINED> instruction: 0x47706013
    6928:	smlawtlt	fp, r3, r8, r6
    692c:	tstlt	sl, sl, lsl r8
    6930:	sbcvs	r1, r2, sl, asr ip
    6934:			; <UNDEFINED> instruction: 0x47707818
    6938:	rscscc	pc, pc, pc, asr #32
    693c:	svclt	0x00004770
    6940:	smlawtlt	fp, r3, r8, r6
    6944:	stmdacs	r0, {r3, r4, fp, ip, sp, lr}
    6948:			; <UNDEFINED> instruction: 0xf04fbf08
    694c:			; <UNDEFINED> instruction: 0x477030ff
    6950:	rscscc	pc, pc, pc, asr #32
    6954:	svclt	0x00004770
    6958:			; <UNDEFINED> instruction: 0xf04f4603
    695c:	stmvs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    6960:			; <UNDEFINED> instruction: 0x4770609a
    6964:	ldrbmi	r6, [r0, -r0, lsl #17]!
    6968:	ldrdeq	pc, [ip], r0	; <UNPREDICTABLE>
    696c:	stmdavs	r3, {r4, r8, ip, sp, pc}
    6970:			; <UNDEFINED> instruction: 0x4718689b
    6974:	rscscc	pc, pc, pc, asr #32
    6978:	svclt	0x00004770
    697c:			; <UNDEFINED> instruction: 0x4604b510
    6980:	ldmdblt	r0, {r6, fp, sp, lr}^
    6984:	stmdavs	r3!, {r0, r1, r2, r3, sp, lr, pc}^
    6988:			; <UNDEFINED> instruction: 0x4618685a
    698c:	ldmdavs	fp, {r1, r3, r4, r6, r8, ip, sp, pc}
    6990:	ldmdavs	fp, {r1, r5, r6, sp, lr}^
    6994:	stmdavs	r0!, {r3, r4, r7, r8, r9, sl, lr}^
    6998:	stmdavs	r3, {r3, r5, r8, ip, sp, pc}
    699c:			; <UNDEFINED> instruction: 0x4798689b
    69a0:	rscsle	r1, r0, r3, asr #24
    69a4:			; <UNDEFINED> instruction: 0xf04fbd10
    69a8:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    69ac:	ldmvs	fp, {r0, r1, r9, sl, lr}^
    69b0:	stmvs	r4, {r4, sl, ip, sp, pc}
    69b4:	andvs	r2, ip, r1
    69b8:	blmi	144b34 <_ZdlPv@@Base+0x12e8c8>
    69bc:			; <UNDEFINED> instruction: 0x47706013
    69c0:			; <UNDEFINED> instruction: 0x4604b510
    69c4:			; <UNDEFINED> instruction: 0xf7fc6880
    69c8:	strtmi	lr, [r0], -r6, lsr #19
    69cc:	svclt	0x0000bd10
    69d0:	ldrblt	r6, [r0, #-2371]!	; 0xfffff6bd
    69d4:	strmi	r2, [r6], -r0, lsl #22
    69d8:			; <UNDEFINED> instruction: 0xf100dd0a
    69dc:	strcs	r0, [r0], #-1300	; 0xfffffaec
    69e0:	svceq	0x0004f855
    69e4:			; <UNDEFINED> instruction: 0xf7fc3401
    69e8:	ldmdbvs	r3!, {r1, r2, r4, r7, r8, fp, sp, lr, pc}^
    69ec:	lfmle	f4, 2, [r7], #652	; 0x28c
    69f0:			; <UNDEFINED> instruction: 0xf7fc68b0
    69f4:			; <UNDEFINED> instruction: 0x4630e990
    69f8:	svclt	0x0000bd70
    69fc:			; <UNDEFINED> instruction: 0x4604b510
    6a00:			; <UNDEFINED> instruction: 0xf7fc6880
    6a04:	stmiavs	r0!, {r3, r7, r8, fp, sp, lr, pc}^
    6a08:	stmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a0c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    6a10:			; <UNDEFINED> instruction: 0x4605b538
    6a14:	cmplt	fp, r3, asr #16
    6a18:	stmdavs	fp!, {sl, sp}
    6a1c:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    6a20:			; <UNDEFINED> instruction: 0xf7fc3401
    6a24:	stmdavs	fp!, {r3, r4, r5, r6, r8, fp, sp, lr, pc}^
    6a28:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
    6a2c:	tstlt	r8, r8, lsr #16
    6a30:	b	344a28 <_ZdlPv@@Base+0x32e7bc>
    6a34:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    6a38:			; <UNDEFINED> instruction: 0x4604b510
    6a3c:			; <UNDEFINED> instruction: 0xf7fc6880
    6a40:	strtmi	lr, [r0], -sl, ror #18
    6a44:	ldc2	0, cr15, [r2], {15}
    6a48:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    6a4c:			; <UNDEFINED> instruction: 0x4604b510
    6a50:			; <UNDEFINED> instruction: 0xffbef7ff
    6a54:			; <UNDEFINED> instruction: 0xf00f4620
    6a58:	strtmi	pc, [r0], -r9, lsl #24
    6a5c:	svclt	0x0000bd10
    6a60:			; <UNDEFINED> instruction: 0x4604b510
    6a64:			; <UNDEFINED> instruction: 0xf7fc6880
    6a68:	stmiavs	r0!, {r1, r2, r4, r6, r8, fp, sp, lr, pc}^
    6a6c:	ldmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a70:			; <UNDEFINED> instruction: 0xf00f4620
    6a74:			; <UNDEFINED> instruction: 0x4620fbfb
    6a78:	svclt	0x0000bd10
    6a7c:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
    6a80:			; <UNDEFINED> instruction: 0x4604447b
    6a84:	stmdbvs	r0, {r3, r8, r9, ip, sp}
    6a88:			; <UNDEFINED> instruction: 0xf7fc6023
    6a8c:	strtmi	lr, [r0], -r4, lsr #20
    6a90:	svclt	0x0000bd10
    6a94:	andeq	r7, r2, ip, lsr r5
    6a98:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
    6a9c:			; <UNDEFINED> instruction: 0x4604447b
    6aa0:	stmdbvs	r0, {r3, r8, r9, ip, sp}
    6aa4:			; <UNDEFINED> instruction: 0xf7fc6023
    6aa8:			; <UNDEFINED> instruction: 0x4620ea16
    6aac:	blx	ff7c2af2 <_ZdlPv@@Base+0xff7ac886>
    6ab0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    6ab4:			; <UNDEFINED> instruction: 0xf00f4620
    6ab8:			; <UNDEFINED> instruction: 0xf7fcfbd9
    6abc:	svclt	0x0000e9ae
    6ac0:	andeq	r7, r2, r0, lsr #10
    6ac4:	ldrlt	r4, [r0, #-2826]	; 0xfffff4f6
    6ac8:			; <UNDEFINED> instruction: 0x4604447b
    6acc:	stmvs	r0, {r2, r5, r8, r9, ip, sp}
    6ad0:			; <UNDEFINED> instruction: 0xf7fc6023
    6ad4:			; <UNDEFINED> instruction: 0xf104ea00
    6ad8:			; <UNDEFINED> instruction: 0xf00f0014
    6adc:			; <UNDEFINED> instruction: 0x4620fcbd
    6ae0:			; <UNDEFINED> instruction: 0xf104bd10
    6ae4:			; <UNDEFINED> instruction: 0xf00f0014
    6ae8:			; <UNDEFINED> instruction: 0xf7fcfcb7
    6aec:	svclt	0x0000e996
    6af0:	strdeq	r7, [r2], -r4
    6af4:			; <UNDEFINED> instruction: 0x4604b510
    6af8:			; <UNDEFINED> instruction: 0xffe4f7ff
    6afc:			; <UNDEFINED> instruction: 0xf00f4620
    6b00:			; <UNDEFINED> instruction: 0x4620fbb5
    6b04:			; <UNDEFINED> instruction: 0x4620bd10
    6b08:	blx	fec42b4e <_ZdlPv@@Base+0xfec2c8e2>
    6b0c:	stmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b10:	blmi	819394 <_ZdlPv@@Base+0x803128>
    6b14:	push	{r1, r3, r4, r5, r6, sl, lr}
    6b18:			; <UNDEFINED> instruction: 0x460441f0
    6b1c:	ldrdlt	r5, [r6], r3
    6b20:	ldmdavs	fp, {r8, fp, sp, lr}
    6b24:			; <UNDEFINED> instruction: 0xf04f9305
    6b28:			; <UNDEFINED> instruction: 0xf7fc0300
    6b2c:	vldrmi.16	s28, [sl, #-264]	; 0xfffffef8	; <UNPREDICTABLE>
    6b30:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    6b34:	blmi	67d79c <_ZdlPv@@Base+0x667530>
    6b38:	svcmi	0x0019466e
    6b3c:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    6b40:			; <UNDEFINED> instruction: 0xf818447f
    6b44:	bicslt	r3, r3, r0
    6b48:	ldrtmi	r4, [r0], -r1, lsl #12
    6b4c:	blx	fe6c2b8e <_ZdlPv@@Base+0xfe6ac922>
    6b50:			; <UNDEFINED> instruction: 0x46314b14
    6b54:	stmiapl	fp!, {r3, r4, r5, r9, sl, lr}^
    6b58:			; <UNDEFINED> instruction: 0xf00e461a
    6b5c:	stmdbvs	r0!, {r0, r8, sl, fp, ip, sp, lr, pc}
    6b60:	stmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b64:	ble	ffb10b6c <_ZdlPv@@Base+0xffafa900>
    6b68:	blmi	2993ac <_ZdlPv@@Base+0x283140>
    6b6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b70:	blls	160be0 <_ZdlPv@@Base+0x14a974>
    6b74:	qaddle	r4, sl, r8
    6b78:	pop	{r1, r2, ip, sp, pc}
    6b7c:	stmdacs	sl, {r4, r5, r6, r7, r8, pc}
    6b80:	stmiavs	r3!, {r1, r8, r9, sl, fp, ip, sp, pc}^
    6b84:	rscvs	r3, r3, r1, lsl #6
    6b88:			; <UNDEFINED> instruction: 0xf7fce7ee
    6b8c:	svclt	0x0000e940
    6b90:	andeq	r8, r2, ip, lsl r3
    6b94:	andeq	r0, r0, ip, lsl r1
    6b98:	andeq	r8, r2, r0, lsl #6
    6b9c:	andeq	r0, r0, r0, asr #3
    6ba0:	ldrdeq	r4, [r1], -r0
    6ba4:	andeq	r0, r0, r8, ror r1
    6ba8:	andeq	r8, r2, r4, asr #5
    6bac:	blmi	859434 <_ZdlPv@@Base+0x8431c8>
    6bb0:	push	{r1, r3, r4, r5, r6, sl, lr}
    6bb4:			; <UNDEFINED> instruction: 0x460543f0
    6bb8:	ldrdlt	r5, [r7], r3
    6bbc:	ldmdavs	fp, {r8, fp, sp, lr}
    6bc0:			; <UNDEFINED> instruction: 0xf04f9305
    6bc4:			; <UNDEFINED> instruction: 0xf7fc0300
    6bc8:			; <UNDEFINED> instruction: 0x4e1be936
    6bcc:	mcrne	4, 0, r4, cr4, cr14, {3}
    6bd0:	blmi	6bd83c <_ZdlPv@@Base+0x6a75d0>
    6bd4:			; <UNDEFINED> instruction: 0xf8df466f
    6bd8:			; <UNDEFINED> instruction: 0xf8568068
    6bdc:	ldrbtmi	r9, [r8], #3
    6be0:	andcc	pc, r4, r9, lsl r8	; <UNPREDICTABLE>
    6be4:	strtmi	fp, [r1], -fp, ror #3
    6be8:			; <UNDEFINED> instruction: 0xf00e4638
    6bec:	blmi	585920 <_ZdlPv@@Base+0x56f6b4>
    6bf0:			; <UNDEFINED> instruction: 0x46404639
    6bf4:			; <UNDEFINED> instruction: 0x461a58f3
    6bf8:	ldc2	0, cr15, [r2], #56	; 0x38
    6bfc:			; <UNDEFINED> instruction: 0xf7fc6928
    6c00:			; <UNDEFINED> instruction: 0x1e04e91a
    6c04:			; <UNDEFINED> instruction: 0x1c63daec
    6c08:	bmi	3fb03c <_ZdlPv@@Base+0x3e4dd0>
    6c0c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    6c10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c14:	subsmi	r9, sl, r5, lsl #22
    6c18:	strtmi	sp, [r0], -r8, lsl #2
    6c1c:	pop	{r0, r1, r2, ip, sp, pc}
    6c20:	stmdbvs	r9!, {r4, r5, r6, r7, r8, r9, pc}
    6c24:			; <UNDEFINED> instruction: 0xf7fc4620
    6c28:	strb	lr, [lr, ip, ror #17]!
    6c2c:	stmia	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c30:	andeq	r8, r2, r0, lsl #5
    6c34:	andeq	r0, r0, ip, lsl r1
    6c38:	andeq	r8, r2, r4, ror #4
    6c3c:	andeq	r0, r0, r0, asr #3
    6c40:	andeq	r4, r1, r2, lsr r7
    6c44:	andeq	r0, r0, r8, ror r1
    6c48:	andeq	r8, r2, r2, lsr #4
    6c4c:	teqlt	r3, r3, lsl #18
    6c50:	tstlt	sl, sl, lsl r8
    6c54:	tstvs	r2, sl, asr ip
    6c58:			; <UNDEFINED> instruction: 0x47707818
    6c5c:	stmiavs	r3, {r1, r8, sp, lr}^
    6c60:	ldmdavc	sl, {r0, r1, r4, r5, r6, r8, r9, ip, sp, pc}
    6c64:	orreq	pc, r0, r2, lsl #1
    6c68:	stmdale	r1!, {r0, r1, r2, r3, r4, r8, fp, sp}
    6c6c:	stmdbvs	r4, {r4, sl, ip, sp, pc}^
    6c70:	sbcvs	r3, r3, r1, lsl #6
    6c74:	stccs	8, cr15, [r1], {19}
    6c78:	cmneq	sl, r2, lsr #3	; <UNPREDICTABLE>
    6c7c:	adcmi	r3, r2, #128, 20	; 0x80000
    6c80:			; <UNDEFINED> instruction: 0xf850da04
    6c84:	tstlt	sl, r1, lsr #32
    6c88:	ldmdblt	r9, {r0, r4, fp, ip, sp, lr}^
    6c8c:			; <UNDEFINED> instruction: 0xf082781a
    6c90:	ldmdbcs	pc, {r7, r8}	; <UNPREDICTABLE>
    6c94:	orrlt	sp, r2, ip, ror #19
    6c98:	sbcvs	r1, r2, sl, asr ip
    6c9c:			; <UNDEFINED> instruction: 0xf85d7818
    6ca0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    6ca4:			; <UNDEFINED> instruction: 0xf85d1c53
    6ca8:	tstvs	r3, r4, lsl #22
    6cac:			; <UNDEFINED> instruction: 0x47707810
    6cb0:	ldfnep	f3, [sl], {50}	; 0x32
    6cb4:	ldmdavc	r8, {r1, r6, r7, sp, lr}
    6cb8:			; <UNDEFINED> instruction: 0xf04f4770
    6cbc:			; <UNDEFINED> instruction: 0xe7ee30ff
    6cc0:	rscscc	pc, pc, pc, asr #32
    6cc4:	svclt	0x00004770
    6cc8:	tstlt	r3, r3, lsl #18
    6ccc:	bllt	2a4d3c <_ZdlPv@@Base+0x28ead0>
    6cd0:	stmiavs	r3, {r1, r8, sp, lr}^
    6cd4:	ldmdavc	sl, {r0, r1, r3, r4, r5, r8, r9, ip, sp, pc}
    6cd8:	orreq	pc, r0, r2, lsl #1
    6cdc:	stmdale	r0!, {r0, r1, r2, r3, r4, r8, fp, sp}
    6ce0:	stmdbvs	r4, {r4, sl, ip, sp, pc}^
    6ce4:	sbcvs	r3, r3, r1, lsl #6
    6ce8:	stccs	8, cr15, [r1], {19}
    6cec:	cmneq	sl, r2, lsr #3	; <UNPREDICTABLE>
    6cf0:	adcmi	r3, r2, #128, 20	; 0x80000
    6cf4:			; <UNDEFINED> instruction: 0xf850da04
    6cf8:	tstlt	sl, r1, lsr #32
    6cfc:	ldmdblt	r9, {r0, r4, fp, ip, sp, lr}^
    6d00:			; <UNDEFINED> instruction: 0xf082781a
    6d04:	ldmdbcs	pc, {r7, r8}	; <UNPREDICTABLE>
    6d08:	cmnlt	sl, ip, ror #19
    6d0c:			; <UNDEFINED> instruction: 0xf85d4610
    6d10:	ldrbmi	r4, [r0, -r4, lsl #22]!
    6d14:			; <UNDEFINED> instruction: 0x47704610
    6d18:			; <UNDEFINED> instruction: 0xf85d6102
    6d1c:	ldmdavc	r0, {r2, r8, r9, fp, lr}
    6d20:	bcs	18ae8 <_ZdlPv@@Base+0x287c>
    6d24:			; <UNDEFINED> instruction: 0xf04fd1f6
    6d28:			; <UNDEFINED> instruction: 0x477030ff
    6d2c:	rscscc	pc, pc, pc, asr #32
    6d30:	svclt	0x0000e7ed
    6d34:	blmi	c195f8 <_ZdlPv@@Base+0xc0338c>
    6d38:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    6d3c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    6d40:	movwls	r6, #14363	; 0x381b
    6d44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6d48:	blcs	2195c <_ZdlPv@@Base+0xb6f0>
    6d4c:	strmi	sp, [r4], -ip, asr #32
    6d50:	stmiblt	r8!, {r3, r4, fp, ip, sp, lr}^
    6d54:	andcs	r6, sl, r3, ror #22
    6d58:	stmiavs	r0!, {r0, r1, r4, r6, r7, r8, ip, sp, pc}
    6d5c:			; <UNDEFINED> instruction: 0xf7fc4669
    6d60:	stmdacs	r0, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    6d64:	bvs	8fae6c <_ZdlPv@@Base+0x8e4c00>
    6d68:	blvc	1c23c0 <_ZdlPv@@Base+0x1ac154>
    6d6c:	ldfd	f3, [r4, #844]	; 0x34c
    6d70:	vldr	d6, [sp, #40]	; 0x28
    6d74:	vmul.f64	d5, d6, d0
    6d78:	vmov.f64	d6, #69	; 0x3e280000  0.1640625
    6d7c:	vsqrt.f64	d22, d7
    6d80:			; <UNDEFINED> instruction: 0xdc31fa10
    6d84:	ldmdavc	r8, {r0, r1, r5, r6, r7, fp, sp, lr}
    6d88:	svclt	0x00082800
    6d8c:	rscscc	pc, pc, pc, asr #32
    6d90:	blmi	659600 <_ZdlPv@@Base+0x643394>
    6d94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6d98:	blls	e0e08 <_ZdlPv@@Base+0xcab9c>
    6d9c:	qsuble	r4, sl, r6
    6da0:	ldclt	0, cr11, [r0, #-16]
    6da4:	blvs	1423fc <_ZdlPv@@Base+0x12c190>
    6da8:	blvs	ff202880 <_ZdlPv@@Base+0xff1ec614>
    6dac:	blx	442978 <_ZdlPv@@Base+0x42c70c>
    6db0:	ldc	8, cr13, [r4, #40]	; 0x28
    6db4:	vldr	d5, [sp, #40]	; 0x28
    6db8:	vadd.f64	d4, d5, d0
    6dbc:	vmov.f64	d5, #68	; 0x3e200000  0.1562500
    6dc0:	vsqrt.f64	d21, d7
    6dc4:			; <UNDEFINED> instruction: 0xdc0ffa10
    6dc8:	blvs	ff2028a0 <_ZdlPv@@Base+0xff1ec634>
    6dcc:	blx	442998 <_ZdlPv@@Base+0x42c72c>
    6dd0:	vldr	d13, [r4, #864]	; 0x360
    6dd4:	vldr	d6, [sp, #40]	; 0x28
    6dd8:	vadd.f64	d5, d6, d0
    6ddc:	vmov.f64	d6, #69	; 0x3e280000  0.1640625
    6de0:	vsqrt.f64	d22, d7
    6de4:	strble	pc, [sp, #2576]	; 0xa10	; <UNPREDICTABLE>
    6de8:	rscscc	pc, pc, pc, asr #32
    6dec:			; <UNDEFINED> instruction: 0xf7fce7d0
    6df0:	svclt	0x0000e80e
    6df4:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    6df8:	andeq	r0, r0, ip, lsl r1
    6dfc:	muleq	r2, ip, r0
    6e00:			; <UNDEFINED> instruction: 0xf100b5f8
    6e04:	strmi	r0, [r7], -r0, lsr #11
    6e08:	strtmi	r2, [r8], -r0, lsl #8
    6e0c:			; <UNDEFINED> instruction: 0xf00f4626
    6e10:	ldmdavs	fp!, {r0, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    6e14:	addsmi	pc, ip, r7, asr #17
    6e18:	ldmdbvs	fp, {r3, r4, r5, r9, sl, lr}^
    6e1c:			; <UNDEFINED> instruction: 0x46044798
    6e20:	rsble	r2, r3, r0, lsr #24
    6e24:	svclt	0x00182c0a
    6e28:	svccc	0x00fff1b4
    6e2c:			; <UNDEFINED> instruction: 0x209cf8d7
    6e30:	bcs	83af00 <_ZdlPv@@Base+0x824c94>
    6e34:			; <UNDEFINED> instruction: 0xf8d7d024
    6e38:	bl	1d30d0 <_ZdlPv@@Base+0x1bce64>
    6e3c:	andcc	r0, r1, #-2147483616	; 0x80000020
    6e40:	addscs	pc, ip, r7, asr #17
    6e44:	ands	r6, r0, fp, asr #3
    6e48:	ldrdcs	pc, [r0], r7	; <UNPREDICTABLE>
    6e4c:			; <UNDEFINED> instruction: 0xf8c71c59
    6e50:	ldrtmi	r1, [r8], -r4, lsr #1
    6e54:	ldmdavs	fp!, {r2, r4, r6, r7, sl, ip, lr}
    6e58:			; <UNDEFINED> instruction: 0x4798695b
    6e5c:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
    6e60:	svclt	0x0018280a
    6e64:	strmi	r2, [r4], -r0, lsr #16
    6e68:			; <UNDEFINED> instruction: 0xf8d7d033
    6e6c:	rsclt	r2, r4, #168	; 0xa8
    6e70:	sfmle	f4, 2, [r9], #616	; 0x268
    6e74:			; <UNDEFINED> instruction: 0xf00f4628
    6e78:			; <UNDEFINED> instruction: 0xf8d7fb55
    6e7c:	strb	r3, [r3, r4, lsr #1]!
    6e80:			; <UNDEFINED> instruction: 0x4638683b
    6e84:			; <UNDEFINED> instruction: 0x4798695b
    6e88:	svccc	0x00fff1b0
    6e8c:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    6e90:	mvnsle	r4, r4, lsl #12
    6e94:			; <UNDEFINED> instruction: 0x209cf8d7
    6e98:	orrlt	r6, r1, r9, lsr r9
    6e9c:	vstrle	s4, [lr, #-0]
    6ea0:	vstrcs.16	s12, [r0, #-506]	; 0xfffffe06	; <UNPREDICTABLE>
    6ea4:			; <UNDEFINED> instruction: 0xf8d7db2e
    6ea8:	addsmi	r3, sp, #164	; 0xa4
    6eac:			; <UNDEFINED> instruction: 0xf8d7da2a
    6eb0:	strtmi	r0, [r8], #-160	; 0xffffff60
    6eb4:	stmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6eb8:			; <UNDEFINED> instruction: 0xf8d7b388
    6ebc:	bcs	f134 <floor@plt+0xc114>
    6ec0:	andcs	fp, r0, #212, 30	; 0x350
    6ec4:	sfmcs	f2, 4, [sl], {1}
    6ec8:	sadd16mi	fp, r0, r4
    6ecc:	andeq	pc, r1, r2, asr #32
    6ed0:			; <UNDEFINED> instruction: 0xf8d7bdf8
    6ed4:	addsmi	r2, r3, #168	; 0xa8
    6ed8:			; <UNDEFINED> instruction: 0xf8d7da0e
    6edc:	stccs	0, cr2, [r0], #-640	; 0xfffffd80
    6ee0:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
    6ee4:	adcne	pc, r4, r7, asr #17
    6ee8:			; <UNDEFINED> instruction: 0xd19b54d6
    6eec:			; <UNDEFINED> instruction: 0x4638683b
    6ef0:			; <UNDEFINED> instruction: 0x4798695b
    6ef4:	ldr	r4, [r3, r4, lsl #12]
    6ef8:			; <UNDEFINED> instruction: 0xf00f4628
    6efc:			; <UNDEFINED> instruction: 0xf8d7fb13
    6f00:	strb	r3, [sl, r4, lsr #1]!
    6f04:	rsbcs	r4, r2, r7, lsl #18
    6f08:			; <UNDEFINED> instruction: 0xf00e4479
    6f0c:			; <UNDEFINED> instruction: 0xf8d7f805
    6f10:	ldmdbvs	r9!, {r5, r7}
    6f14:			; <UNDEFINED> instruction: 0xf7fb4428
    6f18:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6f1c:	movwcs	sp, #4557	; 0x11cd
    6f20:	ldcllt	0, cr6, [r8, #748]!	; 0x2ec
    6f24:	andeq	r4, r1, r8, lsr #8
    6f28:			; <UNDEFINED> instruction: 0x4604b5f8
    6f2c:	teqlt	r3, r3, lsl #19
    6f30:	tstlt	sl, sl, lsl r8
    6f34:	orrvs	r1, r2, sl, asr ip
    6f38:	ldcllt	8, cr7, [r8, #96]!	; 0x60
    6f3c:	sufmid	f6, f4, f2
    6f40:	ldrbtmi	r6, [lr], #-2403	; 0xfffff69d
    6f44:	ldmdavc	sl, {r0, r1, r3, r4, r6, r8, r9, ip, sp, pc}
    6f48:	eors	fp, sp, sl, asr r9
    6f4c:	cmnvs	r3, r1, lsl #6
    6f50:			; <UNDEFINED> instruction: 0x109cf8d4
    6f54:	stccs	8, cr15, [r1], {19}
    6f58:	streq	pc, [r0, #418]	; 0x1a2
    6f5c:	blle	297998 <_ZdlPv@@Base+0x28172c>
    6f60:			; <UNDEFINED> instruction: 0xf082781a
    6f64:	ldmdbcs	pc, {r7, r8}	; <UNPREDICTABLE>
    6f68:	bcs	3d730 <_ZdlPv@@Base+0x274c4>
    6f6c:	mrrcne	0, 14, sp, sl, cr10
    6f70:	ldmdavc	r8, {r1, r5, r6, r8, sp, lr}
    6f74:	bcc	1eb675c <_ZdlPv@@Base+0x1ea04f0>
    6f78:	rsbcs	r4, r2, r1, lsr r6
    6f7c:	addeq	lr, r2, #4, 22	; 0x1000
    6f80:	svccs	0x00006857
    6f84:			; <UNDEFINED> instruction: 0xf8d4db03
    6f88:	addsmi	r3, pc, #164	; 0xa4
    6f8c:			; <UNDEFINED> instruction: 0xf00ddb01
    6f90:			; <UNDEFINED> instruction: 0xf8d4ffc3
    6f94:	ldclpl	0, cr3, [sl, #640]	; 0x280
    6f98:	stmdbvs	r3!, {r1, r4, r5, r6, r8, fp, ip, sp, pc}^
    6f9c:	stmiavs	r3!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6fa0:			; <UNDEFINED> instruction: 0xf04fb113
    6fa4:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    6fa8:			; <UNDEFINED> instruction: 0xf7ff4620
    6fac:	stmdacs	r0, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    6fb0:	stmiavs	r3!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}^
    6fb4:	strb	r6, [r6, r3, ror #2]
    6fb8:	streq	lr, [r5, #2820]	; 0xb04
    6fbc:	ldmdane	sl, {r0, r3, r5, r6, r7, r8, fp, sp, lr}^
    6fc0:			; <UNDEFINED> instruction: 0x61a23201
    6fc4:	ldcllt	12, cr5, [r8, #352]!	; 0x160
    6fc8:	cmnvs	r2, sl
    6fcc:	svclt	0x0000bdf8
    6fd0:	andeq	r4, r1, lr, ror #7
    6fd4:			; <UNDEFINED> instruction: 0x4604b5f8
    6fd8:	tstlt	r3, r3, lsl #19
    6fdc:	stmiblt	r0, {r3, r4, fp, ip, sp, lr}^
    6fe0:	sufmidp	f6, f1, f0
    6fe4:	ldrbtmi	r6, [lr], #-2403	; 0xfffff69d
    6fe8:	ldmdavc	r8, {r0, r1, r6, r8, r9, ip, sp, pc}
    6fec:	eors	fp, r9, r8, asr r9
    6ff0:	cmnvs	r3, r1, lsl #6
    6ff4:			; <UNDEFINED> instruction: 0x109cf8d4
    6ff8:	stccs	8, cr15, [r1], {19}
    6ffc:	streq	pc, [r0, #418]	; 0x1a2
    7000:	blle	1d7a3c <_ZdlPv@@Base+0x1c17d0>
    7004:			; <UNDEFINED> instruction: 0xf0807818
    7008:	bcs	7c7a10 <_ZdlPv@@Base+0x7b17a4>
    700c:	stmdacs	r0, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
    7010:	ldcllt	0, cr13, [r8, #936]!	; 0x3a8
    7014:			; <UNDEFINED> instruction: 0x46313a7a
    7018:	bl	10f1a8 <_ZdlPv@@Base+0xf8f3c>
    701c:	ldmdavs	r7, {r1, r7, r9}^
    7020:	blle	d2c28 <_ZdlPv@@Base+0xbc9bc>
    7024:	ldrdcc	pc, [r4], r4	; <UNPREDICTABLE>
    7028:	blle	57aac <_ZdlPv@@Base+0x41840>
    702c:			; <UNDEFINED> instruction: 0xff74f00d
    7030:	ldrdcc	pc, [r0], r4	; <UNPREDICTABLE>
    7034:	ldmdblt	r2!, {r1, r3, r4, r6, r7, r8, sl, fp, ip, lr}^
    7038:	strb	r6, [r3, r3, ror #18]!
    703c:	tstlt	r3, r3, lsr #17
    7040:	rscscc	pc, pc, pc, asr #32
    7044:			; <UNDEFINED> instruction: 0x4620bdf8
    7048:	mrc2	7, 6, pc, cr10, cr15, {7}
    704c:	rscsle	r2, r7, r0, lsl #16
    7050:	cmnvs	r3, r3, ror #17
    7054:	bl	140f80 <_ZdlPv@@Base+0x12ad14>
    7058:	stmibvs	sl!, {r0, r2, r7, r8, sl}^
    705c:			; <UNDEFINED> instruction: 0x61a11899
    7060:	ldcllt	12, cr5, [r8, #608]!	; 0x260
    7064:	ldcllt	0, cr2, [r8, #40]!	; 0x28
    7068:	andeq	r4, r1, sl, asr #6
    706c:	stmib	r0, {r9, sp}^
    7070:	ldrbmi	r2, [r0, -r0, lsl #4]!
    7074:			; <UNDEFINED> instruction: 0x4604b510
    7078:	addcs	r2, r8, r1, lsl r3
    707c:			; <UNDEFINED> instruction: 0xf7fb6063
    7080:	andcs	lr, r0, #2208	; 0x8a0
    7084:	orreq	pc, r8, r0, lsl #2
    7088:	stmib	r3, {r0, r1, r9, sl, lr}^
    708c:	movwcc	r2, #33280	; 0x8200
    7090:			; <UNDEFINED> instruction: 0xd1fa4299
    7094:	strtmi	r6, [r0], -r0, lsr #32
    7098:	ldclt	0, cr6, [r0, #-648]	; 0xfffffd78
    709c:	svcmi	0x00f0e92d
    70a0:	addlt	r4, r3, r1, lsl #13
    70a4:			; <UNDEFINED> instruction: 0x460e4692
    70a8:	subsle	r2, r9, r0, lsl #18
    70ac:			; <UNDEFINED> instruction: 0xf00f4630
    70b0:			; <UNDEFINED> instruction: 0xf8d9f8e5
    70b4:	strbmi	r8, [r1], -r4
    70b8:			; <UNDEFINED> instruction: 0xf7fb9001
    70bc:			; <UNDEFINED> instruction: 0xf8d9ee38
    70c0:			; <UNDEFINED> instruction: 0xf8555000
    70c4:	sbceq	fp, sl, r1, lsr r0
    70c8:	strmi	r1, [ip], -pc, lsr #17
    70cc:	svceq	0x0000f1bb
    70d0:	ands	sp, r7, r9, lsl #2
    70d4:	ldrbtcc	pc, [pc], #264	; 70dc <floor@plt+0x40bc>	; <UNPREDICTABLE>
    70d8:	eorslt	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    70dc:	stmiane	pc!, {r1, r5, r6, r7}	; <UNPREDICTABLE>
    70e0:	svceq	0x0000f1bb
    70e4:	ldrtmi	sp, [r1], -lr
    70e8:			; <UNDEFINED> instruction: 0xf7fb4658
    70ec:	orrlt	lr, r8, #14, 30	; 0x38
    70f0:	rscle	r2, pc, r0, lsl #24
    70f4:			; <UNDEFINED> instruction: 0xf8553c01
    70f8:	rsceq	fp, r2, r4, lsr r0
    70fc:			; <UNDEFINED> instruction: 0xf1bb18af
    7100:	mvnsle	r0, r0, lsl #30
    7104:	svceq	0x0000f1ba
    7108:	addshi	pc, sp, r0
    710c:	ldrdcc	pc, [r8], -r9
    7110:	svceq	0x0083ebb8
    7114:	ldrmi	fp, [r4], -r8, lsl #31
    7118:	ldrtmi	sp, [r0], -r8, lsr #18
    711c:	mcr	7, 6, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    7120:	andls	r1, r1, #16896	; 0x4200
    7124:			; <UNDEFINED> instruction: 0xf7fb4610
    7128:	bls	82c40 <_ZdlPv@@Base+0x6c9d4>
    712c:			; <UNDEFINED> instruction: 0x46834631
    7130:	mrc	7, 5, APSR_nzcv, cr8, cr11, {7}
    7134:	ldrdne	pc, [r0], -r9
    7138:	ldrdcs	pc, [r8], -r9
    713c:			; <UNDEFINED> instruction: 0xf8411908
    7140:	andcc	fp, r1, #4
    7144:	andge	pc, r4, r0, asr #17
    7148:	andcs	pc, r8, r9, asr #17
    714c:	andlt	r4, r3, r8, asr r6
    7150:	svchi	0x00f0e8bd
    7154:			; <UNDEFINED> instruction: 0xf8c74658
    7158:	andlt	sl, r3, r4
    715c:	svchi	0x00f0e8bd
    7160:	andscs	r4, sl, sl, lsr r9
    7164:			; <UNDEFINED> instruction: 0xf00d4479
    7168:			; <UNDEFINED> instruction: 0xe79ffed7
    716c:			; <UNDEFINED> instruction: 0xf00f4640
    7170:			; <UNDEFINED> instruction: 0xf1b0f8a3
    7174:	strmi	r5, [r4], -r0, lsl #31
    7178:	andeq	pc, r4, r9, asr #17
    717c:	sbceq	fp, r0, r4, lsr pc
    7180:	rscscc	pc, pc, pc, asr #32
    7184:	mcr	7, 0, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    7188:	svclt	0x00581e62
    718c:	strmi	r2, [r7], -r0, lsl #2
    7190:			; <UNDEFINED> instruction: 0x4603bf58
    7194:	bcc	7c1b4 <_ZdlPv@@Base+0x65f48>
    7198:	smlabtne	r0, r3, r9, lr
    719c:			; <UNDEFINED> instruction: 0xf1031c50
    71a0:	mvnsle	r0, r8, lsl #6
    71a4:	andvc	pc, r0, r9, asr #17
    71a8:	svceq	0x0000f1b8
    71ac:	bl	17b26c <_ZdlPv@@Base+0x165000>
    71b0:	strtmi	r0, [ip], -r8, asr #17
    71b4:			; <UNDEFINED> instruction: 0xf7fbe004
    71b8:	strcc	lr, [r8], #-3502	; 0xfffff252
    71bc:	eorle	r4, r3, r0, lsr #11
    71c0:	stmdacs	r0, {r5, fp, sp, lr}
    71c4:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    71c8:	rscsle	r2, r4, r0, lsl #22
    71cc:			; <UNDEFINED> instruction: 0xf856f00f
    71d0:	ldrdvc	pc, [r4], -r9
    71d4:			; <UNDEFINED> instruction: 0xf7fb4639
    71d8:			; <UNDEFINED> instruction: 0xf8d9edaa
    71dc:			; <UNDEFINED> instruction: 0xf8522000
    71e0:	bl	932ac <_ZdlPv@@Base+0x7d040>
    71e4:	teqlt	fp, r1, asr #1
    71e8:	vsubne.f64	d27, d9, d9
    71ec:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    71f0:	sbceq	lr, r1, r2, lsl #22
    71f4:	mvnsle	r2, r0, lsl #22
    71f8:	strcc	r6, [r8], #-2083	; 0xfffff7dd
    71fc:			; <UNDEFINED> instruction: 0xf8546003
    7200:	strmi	r3, [r0, #3076]!	; 0xc04
    7204:	bicsle	r6, fp, r3, asr #32
    7208:	ldrdvc	pc, [r0], -r9
    720c:	ldrdhi	pc, [r4], -r9
    7210:	strbmi	r9, [r1], -r1, lsl #16
    7214:	stc	7, cr15, [sl, #1004]	; 0x3ec
    7218:	eorscc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    721c:	teqlt	fp, ip, asr #1
    7220:			; <UNDEFINED> instruction: 0xf108b979
    7224:			; <UNDEFINED> instruction: 0xf85731ff
    7228:	sbceq	r3, ip, r1, lsr r0
    722c:	mvnsle	r2, r0, lsl #22
    7230:			; <UNDEFINED> instruction: 0xf43f2d00
    7234:	qsub16mi	sl, r8, r2
    7238:	mcr	7, 0, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    723c:	stmdbcc	r1, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    7240:	stmdbcc	r1, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7244:	ldrbmi	lr, [r3], pc, ror #15
    7248:	svclt	0x0000e780
    724c:	andeq	r4, r1, ip, ror #3
    7250:	mvnsmi	lr, sp, lsr #18
    7254:	strmi	r4, [lr], -r4, lsl #12
    7258:	ldrtmi	fp, [r0], -r1, asr #6
    725c:			; <UNDEFINED> instruction: 0xf80ef00f
    7260:	ldrdhi	pc, [r4], -r4
    7264:			; <UNDEFINED> instruction: 0xf7fb4641
    7268:	stmdavs	r5!, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
    726c:	eorseq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    7270:	strbeq	lr, [r1, r5, lsl #22]
    7274:	ldmdblt	r8!, {r2, r3, r9, sl, lr}
    7278:			; <UNDEFINED> instruction: 0xf108e013
    727c:			; <UNDEFINED> instruction: 0xf85534ff
    7280:	bl	147358 <_ZdlPv@@Base+0x1310ec>
    7284:	smulbtlt	r0, r4, r7
    7288:			; <UNDEFINED> instruction: 0xf7fb4631
    728c:	cmplt	r0, lr, lsr lr
    7290:	rscsle	r2, r2, r0, lsl #24
    7294:			; <UNDEFINED> instruction: 0xf8553c01
    7298:	bl	147370 <_ZdlPv@@Base+0x131104>
    729c:	stmdacs	r0, {r2, r6, r7, r8, r9, sl}
    72a0:	pop	{r1, r4, r5, r6, r7, r8, ip, lr, pc}
    72a4:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}^
    72a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    72ac:	andscs	r4, sl, r2, lsl #18
    72b0:			; <UNDEFINED> instruction: 0xf00d4479
    72b4:			; <UNDEFINED> instruction: 0xe7d0fe31
    72b8:	andeq	r4, r1, r0, lsr #1
    72bc:	ldrbmi	lr, [r0, sp, lsr #18]!
    72c0:	stmdavs	pc, {r0, r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    72c4:	cmnlt	r7, #4, 12	; 0x400000
    72c8:			; <UNDEFINED> instruction: 0xf00e4638
    72cc:			; <UNDEFINED> instruction: 0xf8d4ffd7
    72d0:	strbmi	r8, [r1], -r4
    72d4:	stc	7, cr15, [sl, #-1004]!	; 0xfffffc14
    72d8:			; <UNDEFINED> instruction: 0xf8566826
    72dc:	bl	19b3a8 <_ZdlPv@@Base+0x18513c>
    72e0:	strmi	r0, [ip], -r1, asr #21
    72e4:	ands	fp, r4, sp, lsr r9
    72e8:	ldrbtcc	pc, [pc], #264	; 72f0 <floor@plt+0x42d0>	; <UNPREDICTABLE>
    72ec:	eorspl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    72f0:	beq	ff141f10 <_ZdlPv@@Base+0xff12bca4>
    72f4:	ldrtmi	fp, [r9], -sp, ror #2
    72f8:			; <UNDEFINED> instruction: 0xf7fb4628
    72fc:	cmplt	r8, r6, lsl #28
    7300:	rscsle	r2, r1, r0, lsl #24
    7304:			; <UNDEFINED> instruction: 0xf8563c01
    7308:	bl	19b3e0 <_ZdlPv@@Base+0x185174>
    730c:	vstrcs	s0, [r0, #-784]	; 0xfffffcf0
    7310:			; <UNDEFINED> instruction: 0x4628d1f1
    7314:			; <UNDEFINED> instruction: 0x87f0e8bd
    7318:	andpl	pc, r0, r9, asr #17
    731c:	ldrdpl	pc, [r4], -sl
    7320:	pop	{r3, r5, r9, sl, lr}
    7324:	stmdbmi	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    7328:	ldrbtmi	r2, [r9], #-26	; 0xffffffe6
    732c:	ldc2l	0, cr15, [r4, #52]!	; 0x34
    7330:	svclt	0x0000e7ca
    7334:	andeq	r4, r1, r6, lsr #32
    7338:	stmib	r0, {r9, sp}^
    733c:	ldrbmi	r1, [r0, -r0, lsl #4]!
    7340:			; <UNDEFINED> instruction: 0x4606b4f0
    7344:	ldmdavs	r3!, {fp, sp, lr}^
    7348:			; <UNDEFINED> instruction: 0x0700e9d0
    734c:	svclt	0x003842bb
    7350:	strbeq	lr, [r3, #2816]	; 0xb00
    7354:	ands	sp, r0, r5, lsl #6
    7358:			; <UNDEFINED> instruction: 0xf105429f
    735c:	rsbsvs	r0, r3, r8, lsl #10
    7360:			; <UNDEFINED> instruction: 0xf850d00b
    7364:	movwcc	r4, #4147	; 0x1033
    7368:	rscsle	r2, r5, r0, lsl #24
    736c:	andcs	r6, r1, ip
    7370:	andsvs	r6, r1, r9, ror #16
    7374:	ldcllt	0, cr6, [r0], #460	; 0x1cc
    7378:	andcs	r4, r0, r0, ror r7
    737c:			; <UNDEFINED> instruction: 0x4770bcf0
    7380:	tstcs	r0, r3, lsl #22
    7384:	movwcc	r4, #33915	; 0x847b
    7388:	smlabtcc	r0, r0, r9, lr
    738c:	svclt	0x00004770
    7390:	andeq	r7, r2, ip, ror #5
    7394:	svclt	0x00004770
    7398:			; <UNDEFINED> instruction: 0x4604b510
    739c:			; <UNDEFINED> instruction: 0xff66f00e
    73a0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    73a4:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
    73a8:			; <UNDEFINED> instruction: 0x4604447b
    73ac:	andne	lr, r2, #192, 18	; 0x300000
    73b0:	andcs	r3, r0, #36, 6	; 0x90000000
    73b4:	andcc	lr, r0, #192, 18	; 0x300000
    73b8:			; <UNDEFINED> instruction: 0x61223014
    73bc:			; <UNDEFINED> instruction: 0xffe2f00e
    73c0:	strtmi	r4, [r0], -r3, lsl #22
    73c4:	eorvs	r4, r3, #2063597568	; 0x7b000000
    73c8:	svclt	0x0000bd10
    73cc:	andeq	r6, r2, r4, lsl ip
    73d0:	andeq	r4, r1, r0, asr sp
    73d4:	andcs	r4, r0, #7168	; 0x1c00
    73d8:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    73dc:	movtcc	r4, #1540	; 0x604
    73e0:	stmib	r4, {r3, r9, sl, lr}^
    73e4:			; <UNDEFINED> instruction: 0xf00f3200
    73e8:	strmi	pc, [r3], -r7, lsl #21
    73ec:	stmib	r4, {r5, r9, sl, lr}^
    73f0:	ldclt	3, cr3, [r0, #-8]
    73f4:	andeq	r6, r2, r2, ror #23
    73f8:	cfstr32mi	mvfx11, [r8], {16}
    73fc:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    7400:	ldmib	r0, {r3, r4, r5, r8, ip, sp, pc}^
    7404:	ldmdavs	fp, {r9, ip, sp}^
    7408:	ldrmi	r6, [r8, r2, lsr #32]
    740c:	stmdacs	r0, {r5, fp, sp, lr}
    7410:	blmi	fbbf4 <_ZdlPv@@Base+0xe5988>
    7414:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    7418:	ldclt	0, cr6, [r0, #-360]	; 0xfffffe98
    741c:	andeq	r8, r2, r8, lsr #9
    7420:	andeq	r8, r2, lr, lsl #9
    7424:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    7428:	andsvs	r6, r8, sl, lsl r8
    742c:	ldrbmi	r6, [r0, -r2, asr #32]!
    7430:	andeq	r8, r2, lr, ror r4
    7434:			; <UNDEFINED> instruction: 0x4605b538
    7438:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    743c:	teqlt	r8, r0, lsr #16
    7440:	andcc	lr, r0, #208, 18	; 0x340000
    7444:	eorvs	r6, r2, fp, asr r8
    7448:	stmdavs	r0!, {r3, r4, r7, r8, r9, sl, lr}
    744c:	mvnsle	r2, r0, lsl #16
    7450:	andcs	r4, r1, #4, 22	; 0x1000
    7454:	rsbvs	r2, r9, r0, lsl #2
    7458:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    745c:	lfmlt	f5, 4, [r8, #-0]
    7460:	andeq	r8, r2, sl, ror #8
    7464:	andeq	r8, r2, ip, asr #8
    7468:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    746c:	mvnslt	r6, r8, lsl r8
    7470:	cfldr32mi	mvfx11, [r1], {16}
    7474:	and	r4, r9, ip, ror r4
    7478:	ldmdavs	sl, {r0, r1, r5, fp, sp, lr}^
    747c:	orrslt	r4, sl, r8, lsl r6
    7480:	eorvs	r6, r2, fp, lsl r8
    7484:			; <UNDEFINED> instruction: 0x4798685b
    7488:	cmnlt	r8, r0, lsr #16
    748c:	ldmvs	fp, {r0, r1, fp, sp, lr}
    7490:	mcrrne	7, 9, r4, r3, cr8
    7494:	blmi	27b85c <_ZdlPv@@Base+0x2655f0>
    7498:	andeq	pc, sl, #160, 2	; 0x28
    749c:			; <UNDEFINED> instruction: 0xf282fab2
    74a0:	ldmdbeq	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
    74a4:	ldclt	0, cr6, [r0, #-360]	; 0xfffffe98
    74a8:	rscscc	pc, pc, pc, asr #32
    74ac:			; <UNDEFINED> instruction: 0xf04fbd10
    74b0:			; <UNDEFINED> instruction: 0x477030ff
    74b4:	andeq	r8, r2, sl, lsr r4
    74b8:	andeq	r8, r2, r0, lsr r4
    74bc:	andeq	r8, r2, r4, lsl #8
    74c0:			; <UNDEFINED> instruction: 0xf7ffb508
    74c4:	ldrdcc	pc, [r1], -r1
    74c8:	stfltd	f5, [r8, #-1004]	; 0xfffffc14
    74cc:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    74d0:	lslslt	r6, r8, r8
    74d4:	cfstr32mi	mvfx11, [sp], {16}
    74d8:	and	r4, r9, ip, ror r4
    74dc:	ldmdavs	sl, {r0, r1, r5, fp, sp, lr}^
    74e0:	cmplt	sl, r8, lsl r6
    74e4:	eorvs	r6, r2, fp, lsl r8
    74e8:			; <UNDEFINED> instruction: 0x4798685b
    74ec:			; <UNDEFINED> instruction: 0xb1286820
    74f0:	ldmvs	fp, {r0, r1, fp, sp, lr}^
    74f4:	mcrrne	7, 9, r4, r3, cr8
    74f8:	ldclt	0, cr13, [r0, #-960]	; 0xfffffc40
    74fc:	rscscc	pc, pc, pc, asr #32
    7500:			; <UNDEFINED> instruction: 0xf04fbd10
    7504:			; <UNDEFINED> instruction: 0x477030ff
    7508:	ldrdeq	r8, [r2], -r6
    750c:	andeq	r8, r2, ip, asr #7
    7510:	sbclt	r4, r9, #20480	; 0x5000
    7514:	ldrbtmi	fp, [sl], #-1040	; 0xfffffbf0
    7518:	subscc	r2, ip, #0, 8
    751c:	stmib	r0, {r0, r7, sp, lr}^
    7520:			; <UNDEFINED> instruction: 0xf85d2400
    7524:	ldrbmi	r4, [r0, -r4, lsl #22]!
    7528:	andeq	r6, r2, r6, lsr #21
    752c:			; <UNDEFINED> instruction: 0x4605b538
    7530:	strmi	r2, [ip], -ip
    7534:	cdp2	0, 7, cr15, cr6, cr14, {0}
    7538:	blmi	199d54 <_ZdlPv@@Base+0x183ae8>
    753c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    7540:	cmpcc	ip, #1114112	; 0x110000
    7544:	addvs	r6, r5, r4, asr r0
    7548:	smlabtcc	r0, r0, r9, lr
    754c:	ldclt	0, cr6, [r8, #-64]!	; 0xffffffc0
    7550:	andeq	r8, r2, r8, ror #6
    7554:	andeq	r6, r2, lr, ror sl
    7558:	ldrblt	r4, [r0, #-2826]!	; 0xfffff4f6
    755c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    7560:			; <UNDEFINED> instruction: 0x4606b174
    7564:	and	r4, r1, sp, lsl #12
    7568:	cmplt	ip, r4, ror #16
    756c:	strtmi	r6, [sl], -r3, lsr #16
    7570:			; <UNDEFINED> instruction: 0x46204631
    7574:			; <UNDEFINED> instruction: 0x4798691b
    7578:	rscsle	r2, r5, r0, lsl #16
    757c:	ldcllt	0, cr2, [r0, #-4]!
    7580:	ldcllt	0, cr2, [r0, #-0]
    7584:	andeq	r8, r2, r8, asr #6
    7588:	strdlt	fp, [r3], r0
    758c:			; <UNDEFINED> instruction: 0x460e4f1c
    7590:	ldrbtmi	r9, [pc], #-1	; 7598 <floor@plt+0x4578>
    7594:	strbvc	pc, [r4, #-1287]	; 0xfffffaf9	; <UNPREDICTABLE>
    7598:	svceq	0x00d31bea
    759c:	mvneq	lr, #3072	; 0xc00
    75a0:			; <UNDEFINED> instruction: 0xf857105b
    75a4:	bl	1cb678 <_ZdlPv@@Base+0x1b540c>
    75a8:	strmi	r0, [r8], -r3, asr #9
    75ac:			; <UNDEFINED> instruction: 0xf7fb9100
    75b0:	stmdbls	r0, {r1, r2, r7, sl, fp, sp, lr, pc}
    75b4:	lfmle	f4, 4, [r8], {176}	; 0xb0
    75b8:	strmi	sp, [r2], -fp, lsl #20
    75bc:			; <UNDEFINED> instruction: 0xf7fb9801
    75c0:	ldmdblt	r8, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}^
    75c4:	streq	pc, [r8, -r4, lsl #2]
    75c8:	andle	r4, fp, #-268435446	; 0xf000000a
    75cc:	strtmi	r4, [r5], -ip, lsr #12
    75d0:	stmdals	r1, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    75d4:			; <UNDEFINED> instruction: 0xf7fb4632
    75d8:	cmnlt	r8, sl, asr #25
    75dc:	ble	ffc515e4 <_ZdlPv@@Base+0xffc3b378>
    75e0:	ldmle	r4!, {r2, r3, r4, r5, r7, r9, lr}^
    75e4:	andlt	r2, r3, r0
    75e8:	stmdals	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    75ec:			; <UNDEFINED> instruction: 0xf7fb4632
    75f0:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    75f4:	udf	#15634	; 0x3d12
    75f8:	andlt	r6, r3, r0, ror #16
    75fc:	svclt	0x0000bdf0
    7600:	andeq	r7, r2, sl, ror sl
    7604:	ldrlt	r3, [r8, #-2146]!	; 0xfffff79e
    7608:	ldmdale	r9, {r0, r1, r2, r4, fp, sp}
    760c:			; <UNDEFINED> instruction: 0xf010e8df
    7610:	eorseq	r0, r5, r1, lsr #32
    7614:	subeq	r0, r8, r8, lsl r0
    7618:	andseq	r0, r8, r8, lsl r0
    761c:	andseq	r0, r8, ip, asr r0
    7620:	andseq	r0, r8, r8, lsl r0
    7624:	andseq	r0, r8, fp, ror r0
    7628:	andseq	r0, r8, sl, asr #2
    762c:	andseq	r0, r8, r8, lsl r0
    7630:	ldrdeq	r0, [r9], #2	; <UNPREDICTABLE>
    7634:	andseq	r0, r8, lr, lsl #1
    7638:	adceq	r0, r2, r8, lsl r0
    763c:	strheq	r0, [r4], #6
    7640:	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7644:	ldrbtmi	r2, [r8], #-302	; 0xfffffed2
    7648:			; <UNDEFINED> instruction: 0xf00e3008
    764c:	eorcs	pc, lr, r7, asr #30
    7650:			; <UNDEFINED> instruction: 0xf7ffbd38
    7654:			; <UNDEFINED> instruction: 0xf7ffff09
    7658:	stmdacs	pc!, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    765c:			; <UNDEFINED> instruction: 0xf0004604
    7660:			; <UNDEFINED> instruction: 0xf8df8202
    7664:			; <UNDEFINED> instruction: 0xf8df0824
    7668:	ldrbtmi	r1, [r8], #-2084	; 0xfffff7dc
    766c:	andcc	r4, r8, r9, ror r4
    7670:			; <UNDEFINED> instruction: 0xff10f00e
    7674:	addsvc	pc, ip, pc, asr #8
    7678:			; <UNDEFINED> instruction: 0xf7ffbd38
    767c:			; <UNDEFINED> instruction: 0xf7fffef5
    7680:	stmdacs	r5!, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    7684:	bicshi	pc, r5, r0
    7688:	stmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    768c:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7690:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    7694:			; <UNDEFINED> instruction: 0xf00e3008
    7698:			; <UNDEFINED> instruction: 0xf240fefd
    769c:	ldclt	0, cr1, [r8, #-244]!	; 0xffffff0c
    76a0:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    76a4:			; <UNDEFINED> instruction: 0xff12f7ff
    76a8:	strmi	r2, [r4], -lr, ror #16
    76ac:	orrhi	pc, r5, r0
    76b0:	ubfxeq	pc, pc, #17, #5
    76b4:	ubfxne	pc, pc, #17, #5
    76b8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    76bc:			; <UNDEFINED> instruction: 0xf00e3008
    76c0:			; <UNDEFINED> instruction: 0xf44ffee9
    76c4:	ldclt	0, cr7, [r8, #-620]!	; 0xfffffd94
    76c8:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    76cc:	mrc2	7, 7, pc, cr14, cr15, {7}
    76d0:			; <UNDEFINED> instruction: 0xf0002874
    76d4:	stmdacs	r5!, {r0, r1, r4, r5, r6, r9, pc}^
    76d8:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
    76dc:	strcs	r2, [r0], #-12
    76e0:	stc2	0, cr15, [r0, #56]!	; 0x38
    76e4:	sbfxcs	pc, pc, #17, #25
    76e8:	sbfxne	pc, pc, #17, #25
    76ec:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    76f0:	cmpcc	ip, r5, lsl r8
    76f4:			; <UNDEFINED> instruction: 0x46036054
    76f8:	andsvs	r2, r3, r8, rrx
    76fc:	mlacs	lr, r8, r0, r6
    7700:	strne	lr, [r0, #-2499]	; 0xfffff63d
    7704:			; <UNDEFINED> instruction: 0xf7ffbd38
    7708:			; <UNDEFINED> instruction: 0xf7fffeaf
    770c:	stmdacs	r5!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    7710:	tsthi	pc, r0	; <UNPREDICTABLE>
    7714:			; <UNDEFINED> instruction: 0x0790f8df
    7718:			; <UNDEFINED> instruction: 0x1790f8df
    771c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    7720:			; <UNDEFINED> instruction: 0xf00e3008
    7724:			; <UNDEFINED> instruction: 0xf240feb7
    7728:	ldclt	0, cr1, [r8, #-220]!	; 0xffffff24
    772c:	mrc2	7, 4, pc, cr12, cr15, {7}
    7730:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    7734:	strmi	r2, [r4], -pc, ror #16
    7738:	msrhi	SPSR_x, r0
    773c:			; <UNDEFINED> instruction: 0x0770f8df
    7740:			; <UNDEFINED> instruction: 0x1770f8df
    7744:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    7748:			; <UNDEFINED> instruction: 0xf00e3008
    774c:	vceq.f32	d31, d16, d19
    7750:	ldclt	0, cr1, [r8, #-212]!	; 0xffffff2c
    7754:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    7758:	mrc2	7, 5, pc, cr8, cr15, {7}
    775c:	strmi	r2, [r4], -r9, ror #16
    7760:	tsthi	r2, r0	; <UNPREDICTABLE>
    7764:	smmlseq	r0, pc, r8, pc	; <UNPREDICTABLE>
    7768:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
    776c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    7770:			; <UNDEFINED> instruction: 0xf00e3008
    7774:	vceq.f32	d31, d16, d15
    7778:	ldclt	0, cr1, [r8, #-220]!	; 0xffffff24
    777c:	mrc2	7, 3, pc, cr4, cr15, {7}
    7780:			; <UNDEFINED> instruction: 0x073cf8df
    7784:			; <UNDEFINED> instruction: 0x173cf8df
    7788:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    778c:			; <UNDEFINED> instruction: 0xf00e3008
    7790:			; <UNDEFINED> instruction: 0xf44ffe81
    7794:	ldclt	0, cr7, [r8, #-640]!	; 0xfffffd80
    7798:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    779c:			; <UNDEFINED> instruction: 0x0728f8df
    77a0:			; <UNDEFINED> instruction: 0x1728f8df
    77a4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    77a8:			; <UNDEFINED> instruction: 0xf00e3008
    77ac:			; <UNDEFINED> instruction: 0xf240fe73
    77b0:	ldclt	0, cr1, [r8, #-260]!	; 0xfffffefc
    77b4:	mrc2	7, 2, pc, cr8, cr15, {7}
    77b8:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    77bc:	strmi	r2, [r4], -r1, ror #16
    77c0:	msrhi	SPSR_fc, r0
    77c4:			; <UNDEFINED> instruction: 0xf0002869
    77c8:			; <UNDEFINED> instruction: 0xf8df80aa
    77cc:			; <UNDEFINED> instruction: 0xf8df0704
    77d0:	ldrbtmi	r1, [r8], #-1796	; 0xfffff8fc
    77d4:	andcc	r4, r8, r9, ror r4
    77d8:	cdp2	0, 5, cr15, cr12, cr14, {0}
    77dc:	addsvc	pc, fp, pc, asr #8
    77e0:			; <UNDEFINED> instruction: 0xf7ffbd38
    77e4:			; <UNDEFINED> instruction: 0xf7fffe41
    77e8:	stmdacs	r5!, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    77ec:	msrhi	SPSR_s, r0
    77f0:			; <UNDEFINED> instruction: 0xf0002877
    77f4:	ldmdacs	r4!, {r2, r6, r9, pc}^
    77f8:			; <UNDEFINED> instruction: 0xf7ffd148
    77fc:			; <UNDEFINED> instruction: 0xf7fffe35
    7800:	stmdacs	r1!, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    7804:			; <UNDEFINED> instruction: 0xf7ffd130
    7808:			; <UNDEFINED> instruction: 0xf7fffe2f
    780c:	ldmdacs	r2!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    7810:	tstle	r7, r4, lsl #12
    7814:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    7818:	mrc2	7, 2, pc, cr8, cr15, {7}
    781c:			; <UNDEFINED> instruction: 0xf0002874
    7820:	mulcs	ip, sl, r2
    7824:	ldc2l	0, cr15, [lr], #56	; 0x38
    7828:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    782c:	ssatcs	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    7830:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7834:	subscc	r4, ip, #2046820352	; 0x7a000000
    7838:	addvs	r6, r4, r9, asr r0
    783c:	andsvs	r6, r8, ip, lsl r8
    7840:	strcs	lr, [r0], #-2496	; 0xfffff640
    7844:	strbtcs	r2, [r1], #-12
    7848:	stc2l	0, cr15, [ip], #56	; 0x38
    784c:			; <UNDEFINED> instruction: 0x3690f8df
    7850:			; <UNDEFINED> instruction: 0x2690f8df
    7854:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7858:	subscc	r4, ip, #2046820352	; 0x7a000000
    785c:	addvs	r6, r4, r9, asr r0
    7860:	andsvs	r6, r8, ip, lsl r8
    7864:	strcs	lr, [r0], #-2496	; 0xfffff640
    7868:	ldrbtcs	r2, [r4], #-12
    786c:	ldc2l	0, cr15, [sl], {14}
    7870:			; <UNDEFINED> instruction: 0x3674f8df
    7874:			; <UNDEFINED> instruction: 0x2674f8df
    7878:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    787c:	subscc	r4, ip, #2046820352	; 0x7a000000
    7880:	addvs	r6, r4, r9, asr r0
    7884:	andsvs	r6, r8, ip, lsl r8
    7888:	strcs	lr, [r0], #-2496	; 0xfffff640
    788c:			; <UNDEFINED> instruction: 0x0660f8df
    7890:			; <UNDEFINED> instruction: 0x1660f8df
    7894:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    7898:			; <UNDEFINED> instruction: 0xf00e3008
    789c:			; <UNDEFINED> instruction: 0xf44ffdfb
    78a0:	ldclt	0, cr7, [r8, #-624]!	; 0xfffffd90
    78a4:	stc2l	7, cr15, [r0, #1020]!	; 0x3fc
    78a8:	mrc2	7, 0, pc, cr0, cr15, {7}
    78ac:			; <UNDEFINED> instruction: 0xf0002865
    78b0:	ldmdacs	r7!, {r2, r4, r6, r8, pc}^
    78b4:			; <UNDEFINED> instruction: 0xf8dfd00b
    78b8:			; <UNDEFINED> instruction: 0xf8df0640
    78bc:	ldrbtmi	r1, [r8], #-1600	; 0xfffff9c0
    78c0:	andcc	r4, r8, r9, ror r4
    78c4:	stc2l	0, cr15, [r6, #56]!	; 0x38
    78c8:	eorsne	pc, r5, r0, asr #4
    78cc:			; <UNDEFINED> instruction: 0xf7ffbd38
    78d0:			; <UNDEFINED> instruction: 0xf8dffdcb
    78d4:			; <UNDEFINED> instruction: 0xf8df062c
    78d8:	ldrbtmi	r1, [r8], #-1580	; 0xfffff9d4
    78dc:	andcc	r4, r8, r9, ror r4
    78e0:	ldc2l	0, cr15, [r8, #56]	; 0x38
    78e4:	eorsne	pc, fp, r0, asr #4
    78e8:			; <UNDEFINED> instruction: 0xf7ffbd38
    78ec:			; <UNDEFINED> instruction: 0xf7fffdbd
    78f0:	stmdacs	r9!, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    78f4:			; <UNDEFINED> instruction: 0x81acf000
    78f8:	strbtcs	r2, [r5], #-12
    78fc:	ldc2	0, cr15, [r2], {14}
    7900:			; <UNDEFINED> instruction: 0x3604f8df
    7904:			; <UNDEFINED> instruction: 0x2604f8df
    7908:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    790c:	subscc	r4, ip, #2046820352	; 0x7a000000
    7910:	addvs	r6, r4, r9, asr r0
    7914:	andsvs	r6, r8, ip, lsl r8
    7918:	strcs	lr, [r0], #-2496	; 0xfffff640
    791c:			; <UNDEFINED> instruction: 0xf7ffe6de
    7920:			; <UNDEFINED> instruction: 0xf7fffda3
    7924:	stmdacs	r7!, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    7928:	bichi	pc, r1, r0
    792c:	strbtcs	r2, [r9], #-12
    7930:	ldc2l	0, cr15, [r8], #-56	; 0xffffffc8
    7934:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    7938:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    793c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7940:	subscc	r6, ip, #132	; 0x84
    7944:	tstcs	r0, ip, lsl r8
    7948:	stmib	r0, {r3, r4, sp, lr}^
    794c:	subsvs	r2, r9, r0, lsl #8
    7950:			; <UNDEFINED> instruction: 0xf7ffe73b
    7954:			; <UNDEFINED> instruction: 0xf7fffd89
    7958:	stmdacs	r6!, {r0, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    795c:			; <UNDEFINED> instruction: 0xf0004604
    7960:	andcs	r8, ip, sl, lsl #2
    7964:			; <UNDEFINED> instruction: 0xf00e2465
    7968:			; <UNDEFINED> instruction: 0xf8dffc5d
    796c:			; <UNDEFINED> instruction: 0xf8df35ac
    7970:	smlatbcs	r0, ip, r5, r2
    7974:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7978:	subsvs	r3, r9, ip, asr r2
    797c:	ldmdavs	ip, {r2, r7, sp, lr}
    7980:	stmib	r0, {r3, r4, sp, lr}^
    7984:	strb	r2, [r5], r0, lsl #8
    7988:	stc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    798c:	ldc2	7, cr15, [lr, #1020]	; 0x3fc
    7990:			; <UNDEFINED> instruction: 0xf0002864
    7994:	andcs	r8, ip, pc, lsl r1
    7998:	mcrr2	0, 0, pc, r4, cr14	; <UNPREDICTABLE>
    799c:	strcc	pc, [r0, #2271]	; 0x8df
    79a0:	strcs	pc, [r0, #2271]	; 0x8df
    79a4:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    79a8:	subscc	r4, ip, #2046820352	; 0x7a000000
    79ac:	addvs	r6, r4, r9, asr r0
    79b0:	andsvs	r6, r8, ip, lsl r8
    79b4:	strcs	lr, [r0], #-2496	; 0xfffff640
    79b8:			; <UNDEFINED> instruction: 0xf7ffe6d4
    79bc:			; <UNDEFINED> instruction: 0xf7fffd55
    79c0:	stmdacs	r4!, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}^
    79c4:	rschi	pc, lr, r0
    79c8:	strcs	r2, [r0, #-12]
    79cc:	stc2	0, cr15, [sl], #-56	; 0xffffffc8
    79d0:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    79d4:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    79d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    79dc:	subsvs	r3, sp, ip, asr r1
    79e0:			; <UNDEFINED> instruction: 0xf1034602
    79e4:	addsvs	r0, r4, r8
    79e8:	andsvs	r6, r1, ip, lsl r8
    79ec:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    79f0:	ldrbtmi	r6, [r9], #-84	; 0xffffffac
    79f4:			; <UNDEFINED> instruction: 0xf00e601a
    79f8:			; <UNDEFINED> instruction: 0xf44ffd4d
    79fc:	ldclt	0, cr7, [r8, #-620]!	; 0xfffffd94
    7a00:	ldc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
    7a04:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    7a08:			; <UNDEFINED> instruction: 0xf0002870
    7a0c:	andcs	r8, ip, r4, asr #2
    7a10:	stc2	0, cr15, [r8], {14}
    7a14:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
    7a18:	ldrcs	pc, [ip, #-2271]	; 0xfffff721
    7a1c:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7a20:	subscc	r4, ip, #2046820352	; 0x7a000000
    7a24:	addvs	r6, r4, r9, asr r0
    7a28:	andsvs	r6, r8, ip, lsl r8
    7a2c:	strcs	lr, [r0], #-2496	; 0xfffff640
    7a30:			; <UNDEFINED> instruction: 0xf7ffe684
    7a34:			; <UNDEFINED> instruction: 0xf7fffd19
    7a38:	stmdacs	lr!, {r0, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
    7a3c:	rscshi	pc, r1, r0
    7a40:	strbtcs	r2, [r5], #-12
    7a44:	blx	ffbc3a86 <_ZdlPv@@Base+0xffbad81a>
    7a48:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    7a4c:	ldrbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    7a50:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7a54:	subscc	r4, ip, #2046820352	; 0x7a000000
    7a58:	addvs	r6, r4, r9, asr r0
    7a5c:	andsvs	r6, r8, ip, lsl r8
    7a60:	strcs	lr, [r0], #-2496	; 0xfffff640
    7a64:			; <UNDEFINED> instruction: 0xf7ffe610
    7a68:			; <UNDEFINED> instruction: 0xf7fffcff
    7a6c:	ldmdacs	r4!, {r0, r1, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}^
    7a70:	andcs	sp, ip, r0, lsr r0
    7a74:	blx	ff5c3ab6 <_ZdlPv@@Base+0xff5ad84a>
    7a78:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7a7c:	strbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7a80:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7a84:	subscc	r4, ip, #2046820352	; 0x7a000000
    7a88:	addvs	r6, r4, r9, asr r0
    7a8c:	andsvs	r6, r8, ip, lsl r8
    7a90:	strcs	lr, [r0], #-2496	; 0xfffff640
    7a94:			; <UNDEFINED> instruction: 0xf7ffe5e5
    7a98:			; <UNDEFINED> instruction: 0xf7fffce7
    7a9c:	stmdacs	r4!, {r0, r1, r2, r4, r8, sl, fp, ip, sp, lr, pc}^
    7aa0:	tsthi	sp, r0	; <UNPREDICTABLE>
    7aa4:			; <UNDEFINED> instruction: 0xf00e200c
    7aa8:			; <UNDEFINED> instruction: 0xf8dffbbd
    7aac:			; <UNDEFINED> instruction: 0xf8df34a0
    7ab0:	ldrbtmi	r2, [fp], #-1184	; 0xfffffb60
    7ab4:	smlsldx	r4, r3, sl, r4
    7ab8:	ldc2l	7, cr15, [r6], {255}	; 0xff
    7abc:	ldreq	pc, [r4], #2271	; 0x8df
    7ac0:	ldrne	pc, [r4], #2271	; 0x8df
    7ac4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    7ac8:			; <UNDEFINED> instruction: 0xf00e3008
    7acc:			; <UNDEFINED> instruction: 0xf44ffce3
    7ad0:	ldclt	0, cr7, [r8, #-628]!	; 0xfffffd8c
    7ad4:	stc2l	7, cr15, [r8], {255}	; 0xff
    7ad8:	ldc2l	7, cr15, [r8], #1020	; 0x3fc
    7adc:	teqle	r0, r4, ror r8
    7ae0:	stc2l	7, cr15, [r2], {255}	; 0xff
    7ae4:	ldc2l	7, cr15, [r2], #1020	; 0x3fc
    7ae8:	strmi	r2, [r4], -pc, ror #16
    7aec:			; <UNDEFINED> instruction: 0xf7ffd117
    7af0:			; <UNDEFINED> instruction: 0xf7fffcbb
    7af4:	stmdacs	sp!, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    7af8:	orrshi	pc, r3, r0
    7afc:			; <UNDEFINED> instruction: 0xf00e200c
    7b00:			; <UNDEFINED> instruction: 0xf8dffb91
    7b04:			; <UNDEFINED> instruction: 0xf8df3458
    7b08:	tstcs	r0, r8, asr r4
    7b0c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7b10:	subsvs	r3, r9, ip, asr r2
    7b14:	ldmdavs	ip, {r2, r7, sp, lr}
    7b18:	stmib	r0, {r3, r4, sp, lr}^
    7b1c:	andcs	r2, ip, r0, lsl #8
    7b20:			; <UNDEFINED> instruction: 0xf00e2474
    7b24:			; <UNDEFINED> instruction: 0xf8dffb7f
    7b28:			; <UNDEFINED> instruction: 0xf8df343c
    7b2c:	tstcs	r0, ip, lsr r4
    7b30:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7b34:	subsvs	r3, r9, ip, asr r2
    7b38:	ldmdavs	ip, {r2, r7, sp, lr}
    7b3c:	stmib	r0, {r3, r4, sp, lr}^
    7b40:			; <UNDEFINED> instruction: 0xf8df2400
    7b44:			; <UNDEFINED> instruction: 0xf8df0428
    7b48:	ldrbtmi	r1, [r8], #-1064	; 0xfffffbd8
    7b4c:	andcc	r4, r8, r9, ror r4
    7b50:	stc2	0, cr15, [r0], #56	; 0x38
    7b54:	addsvc	pc, ip, pc, asr #8
    7b58:			; <UNDEFINED> instruction: 0xf7ffbd38
    7b5c:			; <UNDEFINED> instruction: 0xf8dffc85
    7b60:			; <UNDEFINED> instruction: 0xf8df0414
    7b64:	ldrbtmi	r1, [r8], #-1044	; 0xfffffbec
    7b68:	andcc	r4, r8, r9, ror r4
    7b6c:	ldc2	0, cr15, [r2], {14}
    7b70:	eorsne	pc, r9, r0, asr #4
    7b74:			; <UNDEFINED> instruction: 0xf7ffbd38
    7b78:			; <UNDEFINED> instruction: 0xf7fffc77
    7b7c:	ldmdacs	r4!, {r0, r1, r2, r5, r7, sl, fp, ip, sp, lr, pc}^
    7b80:	rscshi	pc, r5, r0
    7b84:			; <UNDEFINED> instruction: 0xf00e200c
    7b88:	blmi	fff468c4 <_ZdlPv@@Base+0xfff30658>
    7b8c:	strdcs	r4, [r0, -ip]
    7b90:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7b94:	subsvs	r3, r9, ip, asr r2
    7b98:	ldmdavs	ip, {r2, r7, sp, lr}
    7b9c:	stmib	r0, {r3, r4, sp, lr}^
    7ba0:	ldrb	r2, [lr], r0, lsl #8
    7ba4:	stc2l	7, cr15, [r0], #-1020	; 0xfffffc04
    7ba8:	ldmibmi	r7!, {r1, r2, r4, r5, r6, r7, fp, lr}^
    7bac:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    7bb0:			; <UNDEFINED> instruction: 0xf00e3008
    7bb4:	sha1c.32	<illegal reg q15.5>, q0, <illegal reg q15.5>
    7bb8:	ldclt	0, cr1, [r8, #-252]!	; 0xffffff04
    7bbc:	mrrc2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    7bc0:	ldmibmi	r3!, {r1, r4, r5, r6, r7, fp, lr}^
    7bc4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    7bc8:			; <UNDEFINED> instruction: 0xf00e3008
    7bcc:			; <UNDEFINED> instruction: 0xf44ffc63
    7bd0:	ldclt	0, cr7, [r8, #-644]!	; 0xfffffd7c
    7bd4:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    7bd8:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    7bdc:			; <UNDEFINED> instruction: 0x46042874
    7be0:			; <UNDEFINED> instruction: 0xf7ffd115
    7be4:			; <UNDEFINED> instruction: 0xf7fffc41
    7be8:	stmdacs	r8!, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
    7bec:	sbchi	pc, fp, r0
    7bf0:			; <UNDEFINED> instruction: 0xf00e200c
    7bf4:	blmi	ffa06858 <_ZdlPv@@Base+0xff9f05ec>
    7bf8:	smlattcs	r0, r7, sl, r4
    7bfc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7c00:	subsvs	r3, r9, ip, asr r2
    7c04:	ldmdavs	ip, {r2, r7, sp, lr}
    7c08:	stmib	r0, {r3, r4, sp, lr}^
    7c0c:	stmiami	r3!, {sl, sp}^
    7c10:	ldrbtmi	r4, [r8], #-2531	; 0xfffff61d
    7c14:	andcc	r4, r8, r9, ror r4
    7c18:	ldc2	0, cr15, [ip], #-56	; 0xffffffc8
    7c1c:	subne	pc, r3, r0, asr #4
    7c20:			; <UNDEFINED> instruction: 0xf7ffbd38
    7c24:			; <UNDEFINED> instruction: 0xf7fffc21
    7c28:	ldmdacs	r4!, {r0, r4, r6, sl, fp, ip, sp, lr, pc}^
    7c2c:	andcs	sp, ip, r3, rrx
    7c30:			; <UNDEFINED> instruction: 0xf00e246e
    7c34:	blmi	ff706818 <_ZdlPv@@Base+0xff6f05ac>
    7c38:	ldrdcs	r4, [r0, -fp]
    7c3c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7c40:	subsvs	r3, r9, ip, asr r2
    7c44:	ldmdavs	ip, {r2, r7, sp, lr}
    7c48:	stmib	r0, {r3, r4, sp, lr}^
    7c4c:	ldrbt	r2, [r7], r0, lsl #8
    7c50:	stc2	7, cr15, [sl], {255}	; 0xff
    7c54:	ldc2	7, cr15, [sl], #-1020	; 0xfffffc04
    7c58:	rsble	r2, r4, r7, ror #16
    7c5c:	strbtcs	r2, [r9], #-12
    7c60:	blx	ff843ca0 <_ZdlPv@@Base+0xff82da34>
    7c64:	bmi	ff49abb0 <_ZdlPv@@Base+0xff484944>
    7c68:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7c6c:	subscc	r4, ip, #2046820352	; 0x7a000000
    7c70:	addvs	r6, r4, r9, asr r0
    7c74:	andsvs	r6, r8, ip, lsl r8
    7c78:	strcs	lr, [r0], #-2496	; 0xfffff640
    7c7c:			; <UNDEFINED> instruction: 0xf7ffe63c
    7c80:	stmiami	ip, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    7c84:	ldrbtmi	r4, [r8], #-2508	; 0xfffff634
    7c88:	andcc	r4, r8, r9, ror r4
    7c8c:	stc2	0, cr15, [r2], {14}
    7c90:	addsvc	pc, lr, pc, asr #8
    7c94:			; <UNDEFINED> instruction: 0xf7ffbd38
    7c98:	stmiami	r8, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    7c9c:	ldrbtmi	r4, [r8], #-2504	; 0xfffff638
    7ca0:	andcc	r4, r8, r9, ror r4
    7ca4:	blx	ffdc3ce6 <_ZdlPv@@Base+0xffdada7a>
    7ca8:	eorsne	pc, r5, r0, asr #4
    7cac:			; <UNDEFINED> instruction: 0xf7ffbd38
    7cb0:			; <UNDEFINED> instruction: 0xf7fffbdb
    7cb4:	stmdacs	r8!, {r0, r1, r3, sl, fp, ip, sp, lr, pc}^
    7cb8:	rsbsle	r4, r0, r4, lsl #12
    7cbc:	strbtcs	r2, [r7], #-12
    7cc0:	blx	fec43d00 <_ZdlPv@@Base+0xfec2da94>
    7cc4:	bmi	ff01abc8 <_ZdlPv@@Base+0xff00495c>
    7cc8:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7ccc:	subscc	r4, ip, #2046820352	; 0x7a000000
    7cd0:	addvs	r6, r4, r9, asr r0
    7cd4:	andsvs	r6, r8, ip, lsl r8
    7cd8:	strcs	lr, [r0], #-2496	; 0xfffff640
    7cdc:			; <UNDEFINED> instruction: 0xf7ffe626
    7ce0:	ldmmi	sl!, {r0, r1, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    7ce4:	ldrbtmi	r4, [r8], #-2490	; 0xfffff646
    7ce8:	andcc	r4, r8, r9, ror r4
    7cec:	blx	ff4c3d2e <_ZdlPv@@Base+0xff4adac2>
    7cf0:	adcvc	pc, r2, pc, asr #8
    7cf4:			; <UNDEFINED> instruction: 0xf7ffbd38
    7cf8:			; <UNDEFINED> instruction: 0xf7fffbb7
    7cfc:	stmdacs	r5!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    7d00:	rsble	r4, r2, r4, lsl #12
    7d04:	ldrbtcs	r2, [r4], #-12
    7d08:	blx	fe343d48 <_ZdlPv@@Base+0xfe32dadc>
    7d0c:	bmi	fec9abd8 <_ZdlPv@@Base+0xfec8496c>
    7d10:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7d14:	subscc	r4, ip, #2046820352	; 0x7a000000
    7d18:	addvs	r6, r4, r9, asr r0
    7d1c:	andsvs	r6, r8, ip, lsl r8
    7d20:	strcs	lr, [r0], #-2496	; 0xfffff640
    7d24:			; <UNDEFINED> instruction: 0xf7ffe783
    7d28:			; <UNDEFINED> instruction: 0xf7fffb9f
    7d2c:	stmdacs	r8!, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    7d30:	rsble	r4, r0, r4, lsl #12
    7d34:	strbtcs	r2, [r7], #-12
    7d38:	blx	1d43d78 <_ZdlPv@@Base+0x1d2db0c>
    7d3c:	bmi	fea1abe0 <_ZdlPv@@Base+0xfea04974>
    7d40:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7d44:	subscc	r4, ip, #2046820352	; 0x7a000000
    7d48:	addvs	r6, r4, r9, asr r0
    7d4c:	andsvs	r6, r8, ip, lsl r8
    7d50:	strcs	lr, [r0], #-2496	; 0xfffff640
    7d54:			; <UNDEFINED> instruction: 0xf7ffe782
    7d58:	stmiami	r2!, {r0, r1, r2, r7, r8, r9, fp, ip, sp, lr, pc}
    7d5c:	ldrbtmi	r4, [r8], #-2466	; 0xfffff65e
    7d60:	andcc	r4, r8, r9, ror r4
    7d64:	blx	fe5c3da6 <_ZdlPv@@Base+0xfe5adb3a>
    7d68:	addsvc	pc, pc, pc, asr #8
    7d6c:			; <UNDEFINED> instruction: 0xf7ffbd38
    7d70:	ldmmi	lr, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    7d74:	ldrbtmi	r4, [r8], #-2462	; 0xfffff662
    7d78:	andcc	r4, r8, r9, ror r4
    7d7c:	blx	fe2c3dbe <_ZdlPv@@Base+0xfe2adb52>
    7d80:	eorsne	pc, r7, r0, asr #4
    7d84:			; <UNDEFINED> instruction: 0xf7ffbd38
    7d88:	ldmmi	sl, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    7d8c:	ldrbtmi	r4, [r8], #-2458	; 0xfffff666
    7d90:	andcc	r4, r8, r9, ror r4
    7d94:	blx	1fc3dd6 <_ZdlPv@@Base+0x1fadb6a>
    7d98:	subne	pc, r3, r0, asr #4
    7d9c:			; <UNDEFINED> instruction: 0xf7ffbd38
    7da0:			; <UNDEFINED> instruction: 0xf7fffb63
    7da4:	ldmdacs	r4!, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    7da8:	andcs	sp, ip, r7, asr #32
    7dac:	blx	ec3dec <_ZdlPv@@Base+0xeadb80>
    7db0:	bmi	fe4dac00 <_ZdlPv@@Base+0xfe4c4994>
    7db4:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7db8:	subscc	r4, ip, #2046820352	; 0x7a000000
    7dbc:	addvs	r6, r4, r9, asr r0
    7dc0:	andsvs	r6, r8, ip, lsl r8
    7dc4:	strcs	lr, [r0], #-2496	; 0xfffff640
    7dc8:			; <UNDEFINED> instruction: 0xf7ffe778
    7dcc:			; <UNDEFINED> instruction: 0xf7fffb4d
    7dd0:	ldmdacs	r2!, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    7dd4:	andcs	sp, ip, sp, lsr r0
    7dd8:	blx	943e18 <_ZdlPv@@Base+0x92dbac>
    7ddc:	bmi	fe29ac08 <_ZdlPv@@Base+0xfe28499c>
    7de0:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7de4:	subscc	r4, ip, #2046820352	; 0x7a000000
    7de8:	addvs	r6, r4, r9, asr r0
    7dec:	andsvs	r6, r8, ip, lsl r8
    7df0:	strcs	lr, [r0], #-2496	; 0xfffff640
    7df4:			; <UNDEFINED> instruction: 0xf7ffe786
    7df8:			; <UNDEFINED> instruction: 0xf7fffb37
    7dfc:	ldmdacs	r4!, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    7e00:	andcs	sp, ip, r3, lsr r0
    7e04:	blx	3c3e44 <_ZdlPv@@Base+0x3adbd8>
    7e08:	bmi	fe05ac10 <_ZdlPv@@Base+0xfe0449a4>
    7e0c:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7e10:	subscc	r4, ip, #2046820352	; 0x7a000000
    7e14:	addvs	r6, r4, r9, asr r0
    7e18:	andsvs	r6, r8, ip, lsl r8
    7e1c:	strcs	lr, [r0], #-2496	; 0xfffff640
    7e20:			; <UNDEFINED> instruction: 0xf7ffe788
    7e24:	ldmdami	fp!, {r0, r5, r8, r9, fp, ip, sp, lr, pc}^
    7e28:	ldrbtmi	r4, [r8], #-2427	; 0xfffff685
    7e2c:	andcc	r4, r8, r9, ror r4
    7e30:	blx	c43e72 <_ZdlPv@@Base+0xc2dc06>
    7e34:	addsvc	pc, ip, pc, asr #8
    7e38:			; <UNDEFINED> instruction: 0xf7ffbd38
    7e3c:	ldmdami	r7!, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}^
    7e40:	ldrbtmi	r4, [r8], #-2423	; 0xfffff689
    7e44:	andcc	r4, r8, r9, ror r4
    7e48:	blx	943e8a <_ZdlPv@@Base+0x92dc1e>
    7e4c:	addsvc	pc, fp, pc, asr #8
    7e50:			; <UNDEFINED> instruction: 0xf7ffbd38
    7e54:	ldmdami	r3!, {r0, r3, r8, r9, fp, ip, sp, lr, pc}^
    7e58:	ldrbtmi	r4, [r8], #-2419	; 0xfffff68d
    7e5c:	andcc	r4, r8, r9, ror r4
    7e60:	blx	643ea2 <_ZdlPv@@Base+0x62dc36>
    7e64:	eorsne	pc, sp, r0, asr #4
    7e68:			; <UNDEFINED> instruction: 0xf7ffbd38
    7e6c:	stmdami	pc!, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7e70:	ldrbtmi	r4, [r8], #-2415	; 0xfffff691
    7e74:	andcc	r4, r8, r9, ror r4
    7e78:	blx	343eba <_ZdlPv@@Base+0x32dc4e>
    7e7c:	adcvc	pc, r1, pc, asr #8
    7e80:	svclt	0x0000bd38
    7e84:	andeq	r8, r2, lr, asr r2
    7e88:	andeq	r8, r2, sl, lsr r2
    7e8c:	andeq	r3, r1, r0, lsr #27
    7e90:	andeq	r8, r2, r4, lsl r2
    7e94:	strdeq	r3, [r1], -sl
    7e98:	andeq	r8, r2, ip, ror #3
    7e9c:	andeq	r3, r1, sl, ror #25
    7ea0:			; <UNDEFINED> instruction: 0x000281b8
    7ea4:	andeq	r6, r2, lr, asr #17
    7ea8:	andeq	r8, r2, r8, lsl #3
    7eac:	andeq	r3, r1, r6, asr #25
    7eb0:	andeq	r8, r2, r0, ror #2
    7eb4:	muleq	r1, r2, ip
    7eb8:	andeq	r8, r2, r8, lsr r1
    7ebc:	andeq	r3, r1, sl, asr #24
    7ec0:	andeq	r8, r2, ip, lsl r1
    7ec4:	strdeq	r3, [r1], -r2
    7ec8:	andeq	r8, r2, r0, lsl #2
    7ecc:	ldrdeq	r3, [r1], -sl
    7ed0:	ldrdeq	r8, [r2], -r2
    7ed4:	andeq	r3, r1, r4, lsr #24
    7ed8:	andeq	r8, r2, r2, ror r0
    7edc:	andeq	r6, r2, r8, lsl #15
    7ee0:	andeq	r8, r2, lr, asr #32
    7ee4:	andeq	r6, r2, r4, ror #14
    7ee8:	andeq	r8, r2, sl, lsr #32
    7eec:	andeq	r6, r2, r0, asr #14
    7ef0:	andeq	r8, r2, r0, lsl r0
    7ef4:	andeq	r3, r1, r6, lsr fp
    7ef8:	andeq	r7, r2, r6, ror #31
    7efc:	ldrdeq	r3, [r1], -r8
    7f00:	andeq	r7, r2, sl, asr #31
    7f04:			; <UNDEFINED> instruction: 0x00013ab8
    7f08:	muleq	r2, sl, pc	; <UNPREDICTABLE>
    7f0c:			; <UNDEFINED> instruction: 0x000266b0
    7f10:	andeq	r7, r2, r8, ror #30
    7f14:	andeq	r6, r2, lr, ror r6
    7f18:	andeq	r7, r2, r0, lsr pc
    7f1c:	andeq	r6, r2, r6, asr #12
    7f20:	strdeq	r7, [r2], -lr
    7f24:	andeq	r6, r2, r4, lsl r6
    7f28:	andeq	r7, r2, ip, asr #29
    7f2c:	andeq	r6, r2, r2, ror #11
    7f30:			; <UNDEFINED> instruction: 0x000139b2
    7f34:	andeq	r7, r2, r6, lsl #29
    7f38:	muleq	r2, ip, r5
    7f3c:	andeq	r7, r2, r2, asr lr
    7f40:	andeq	r6, r2, r8, ror #10
    7f44:	andeq	r7, r2, r2, lsr #28
    7f48:	andeq	r6, r2, r8, lsr r5
    7f4c:	strdeq	r7, [r2], -r2
    7f50:	andeq	r6, r2, r8, lsl #10
    7f54:	andeq	r7, r2, r0, ror #27
    7f58:	strdeq	r3, [r1], -r6
    7f5c:	muleq	r2, r8, sp
    7f60:	andeq	r6, r2, lr, lsr #9
    7f64:	andeq	r7, r2, r4, ror sp
    7f68:	andeq	r6, r2, sl, lsl #9
    7f6c:	andeq	r7, r2, sl, asr sp
    7f70:			; <UNDEFINED> instruction: 0x000138b8
    7f74:	andeq	r7, r2, lr, lsr sp
    7f78:	andeq	r3, r1, r8, lsr #16
    7f7c:	andeq	r7, r2, r4, lsl sp
    7f80:	andeq	r6, r2, sl, lsr #8
    7f84:	strdeq	r7, [r2], -r8
    7f88:	andeq	r3, r1, lr, ror #15
    7f8c:	andeq	r7, r2, r0, ror #25
    7f90:	andeq	r3, r1, sl, lsr #15
    7f94:	andeq	r7, r2, r8, lsr #25
    7f98:			; <UNDEFINED> instruction: 0x000263be
    7f9c:	muleq	r2, r2, ip
    7fa0:	muleq	r1, ip, r7
    7fa4:	andeq	r7, r2, r8, ror #24
    7fa8:	andeq	r6, r2, lr, ror r3
    7fac:	andeq	r7, r2, sl, lsr ip
    7fb0:	andeq	r6, r2, r0, asr r3
    7fb4:	andeq	r7, r2, lr, lsl ip
    7fb8:	andeq	r3, r1, r8, lsr r7
    7fbc:	andeq	r7, r2, r6, lsl #24
    7fc0:	andeq	r3, r1, r0, lsr r7
    7fc4:	ldrdeq	r7, [r2], -sl
    7fc8:	strdeq	r6, [r2], -r0
    7fcc:			; <UNDEFINED> instruction: 0x00027bbe
    7fd0:	andeq	r3, r1, r0, lsl #14
    7fd4:	muleq	r2, r2, fp
    7fd8:	andeq	r6, r2, r8, lsr #5
    7fdc:	andeq	r7, r2, r2, ror #22
    7fe0:	andeq	r6, r2, r8, ror r2
    7fe4:	andeq	r7, r2, r6, asr #22
    7fe8:	andeq	r3, r1, r4, ror #12
    7fec:	andeq	r7, r2, lr, lsr #22
    7ff0:	andeq	r3, r1, r4, ror #12
    7ff4:	andeq	r7, r2, r6, lsl fp
    7ff8:	andeq	r3, r1, r8, lsl r6
    7ffc:	andeq	r7, r2, lr, ror #21
    8000:	andeq	r6, r2, r4, lsl #4
    8004:	andeq	r7, r2, r2, asr #21
    8008:	ldrdeq	r6, [r2], -r8
    800c:	muleq	r2, r6, sl
    8010:	andeq	r6, r2, ip, lsr #3
    8014:	andeq	r7, r2, sl, ror sl
    8018:	ldrdeq	r3, [r1], -r0
    801c:	andeq	r7, r2, r2, ror #20
    8020:	andeq	r3, r1, ip, lsr #11
    8024:	andeq	r7, r2, sl, asr #20
    8028:	andeq	r3, r1, r8, lsr #10
    802c:	andeq	r7, r2, r2, lsr sl
    8030:	andeq	r3, r1, r0, lsl #10
    8034:	movwne	lr, #10688	; 0x29c0
    8038:	blmi	260c4c <_ZdlPv@@Base+0x24a9e0>
    803c:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    8040:	stc	3, cr3, [r0, #480]	; 0x1e0
    8044:	andvs	r0, r3, r4, lsl #22
    8048:			; <UNDEFINED> instruction: 0xf85d2300
    804c:	vstr	d4, [r0, #16]
    8050:	andvs	r1, r2, #6144	; 0x1800
    8054:	stc	0, cr6, [r0, #268]	; 0x10c
    8058:	movtvs	r2, #15114	; 0x3b0a
    805c:	svclt	0x00004770
    8060:	andeq	r5, r2, lr, ror pc
    8064:			; <UNDEFINED> instruction: 0x460cb5f8
    8068:	blhi	1c3524 <_ZdlPv@@Base+0x1ad2b8>
    806c:			; <UNDEFINED> instruction: 0x46054616
    8070:	blge	1043b38 <_ZdlPv@@Base+0x102d8cc>
    8074:	blls	1083b3c <_ZdlPv@@Base+0x106d8d0>
    8078:	blhi	10c3b40 <_ZdlPv@@Base+0x10ad8d4>
    807c:	ldc2l	7, cr15, [r2], {251}	; 0xfb
    8080:	asnsp	f3, f4
    8084:	vsqrt.f64	d24, d0
    8088:	stmdble	fp!, {r4, r9, fp, ip, sp, lr, pc}
    808c:	blhi	ff043b68 <_ZdlPv@@Base+0xff02d8fc>
    8090:	blx	443c5c <_ZdlPv@@Base+0x42d9f0>
    8094:	cdp	13, 11, cr13, cr4, cr4, {0}
    8098:	vsqrt.f64	d26, d9
    809c:			; <UNDEFINED> instruction: 0xdc21fa10
    80a0:	blhi	ff043b7c <_ZdlPv@@Base+0xff02d910>
    80a4:	blx	443c70 <_ZdlPv@@Base+0x42da04>
    80a8:	cdp	5, 11, cr13, cr4, cr4, {0}
    80ac:	vsqrt.f64	d26, d9
    80b0:	ldrle	pc, [r7], #-2576	; 0xfffff5f0
    80b4:	smladxcs	r0, r8, r0, r2
    80b8:			; <UNDEFINED> instruction: 0xf8b4f00e
    80bc:	blmi	31a8f0 <_ZdlPv@@Base+0x304684>
    80c0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    80c4:	cmncc	r8, #1114112	; 0x110000
    80c8:	blge	1436d0 <_ZdlPv@@Base+0x12d464>
    80cc:	strpl	lr, [r2], -r0, asr #19
    80d0:	sfm	f6, 4, [r0, #16]
    80d4:	movwvs	r9, #27398	; 0x6b06
    80d8:	stc	3, cr6, [r0, #284]	; 0x11c
    80dc:	stmib	r0, {r1, r3, r8, r9, fp, pc}^
    80e0:	andsvs	r3, r0, r0, lsl #2
    80e4:	blhi	1c33e0 <_ZdlPv@@Base+0x1ad174>
    80e8:	svclt	0x0000bdf8
    80ec:	andeq	r7, r2, r4, ror #15
    80f0:	strdeq	r5, [r2], -sl
    80f4:			; <UNDEFINED> instruction: 0x4604b510
    80f8:	stmiavs	r0, {r3, r8, r9, fp, lr}^
    80fc:			; <UNDEFINED> instruction: 0x3324447b
    8100:	tstlt	r8, r3, lsr #32
    8104:	mcr	7, 5, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    8108:	tstlt	r8, r0, lsr #18
    810c:	mrc	7, 4, APSR_nzcv, cr14, cr10, {7}
    8110:	adceq	pc, r0, r4, lsl #2
    8114:			; <UNDEFINED> instruction: 0xf9a0f00e
    8118:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    811c:	andeq	r6, r2, r4, ror r5
    8120:			; <UNDEFINED> instruction: 0x4604b510
    8124:			; <UNDEFINED> instruction: 0xf8d04b09
    8128:	ldrbtmi	r0, [fp], #-172	; 0xffffff54
    812c:	strhtvs	r3, [r3], -r4
    8130:	stmdavs	r3, {r4, r8, ip, sp, pc}
    8134:			; <UNDEFINED> instruction: 0x4798685b
    8138:			; <UNDEFINED> instruction: 0xf7ff4620
    813c:			; <UNDEFINED> instruction: 0x4620ffdb
    8140:			; <UNDEFINED> instruction: 0x4620bd10
    8144:			; <UNDEFINED> instruction: 0xffd6f7ff
    8148:	mcr	7, 3, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    814c:	muleq	r2, r2, lr
    8150:			; <UNDEFINED> instruction: 0x4604b510
    8154:			; <UNDEFINED> instruction: 0xffe4f7ff
    8158:			; <UNDEFINED> instruction: 0xf00e4620
    815c:	strtmi	pc, [r0], -r7, lsl #17
    8160:			; <UNDEFINED> instruction: 0x4620bd10
    8164:			; <UNDEFINED> instruction: 0xf882f00e
    8168:	mrc	7, 2, APSR_nzcv, cr6, cr10, {7}
    816c:			; <UNDEFINED> instruction: 0x4604b510
    8170:			; <UNDEFINED> instruction: 0xffc0f7ff
    8174:			; <UNDEFINED> instruction: 0xf00e4620
    8178:			; <UNDEFINED> instruction: 0x4620f879
    817c:			; <UNDEFINED> instruction: 0x4620bd10
    8180:			; <UNDEFINED> instruction: 0xf874f00e
    8184:	mcr	7, 2, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    8188:	smlabblt	fp, r3, r8, r6
    818c:	ldrbmi	r2, [r0, -r0]!
    8190:	mrclt	7, 1, APSR_nzcv, cr6, cr14, {7}
    8194:	cfstrsmi	mvf11, [r6], {16}
    8198:	andcs	r6, r0, #130	; 0x82
    819c:	tstvs	r1, ip, ror r4
    81a0:	stmib	r0, {r3, sl, ip, sp}^
    81a4:	andcs	r4, r1, #0, 4
    81a8:	blmi	146324 <_ZdlPv@@Base+0x1300b8>
    81ac:	ldrbmi	r6, [r0, -r2, asr #1]!
    81b0:	andeq	r5, r2, r0, lsr #28
    81b4:			; <UNDEFINED> instruction: 0x4606b570
    81b8:	ldcmi	0, cr2, [r3, #-48]	; 0xffffffd0
    81bc:			; <UNDEFINED> instruction: 0xf832f00e
    81c0:	tstcs	sl, r2, lsl sl
    81c4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    81c8:	ldrbeq	pc, [ip], #-261	; 0xfffffefb	; <UNPREDICTABLE>
    81cc:	strmi	r3, [r3], -r0, asr #10
    81d0:	addsvs	r2, r9, r0, lsl r0
    81d4:	andsvs	r6, ip, r1, lsl r8
    81d8:	subsvs	r6, r9, r3, lsl r0
    81dc:			; <UNDEFINED> instruction: 0xf822f00e
    81e0:	strmi	r2, [r4], -r0, lsl #6
    81e4:	stmib	r4, {r4, r5, r9, sl, lr}^
    81e8:			; <UNDEFINED> instruction: 0xf00e5300
    81ec:	blmi	247008 <_ZdlPv@@Base+0x230d9c>
    81f0:	andeq	lr, r2, r4, asr #19
    81f4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    81f8:	rsbvs	r6, r2, ip, lsl r0
    81fc:			; <UNDEFINED> instruction: 0x4620bd70
    8200:			; <UNDEFINED> instruction: 0xf834f00e
    8204:	mcr	7, 0, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    8208:	strdeq	r5, [r2], -r8
    820c:	ldrdeq	r7, [r2], -lr
    8210:			; <UNDEFINED> instruction: 0x000276b0
    8214:			; <UNDEFINED> instruction: 0x4ef0e92d
    8218:	ldcmi	6, cr4, [sp], {21}
    821c:	bmi	759c8c <_ZdlPv@@Base+0x743a20>
    8220:	blmi	774440 <_ZdlPv@@Base+0x75e1d4>
    8224:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    8228:	stmdavs	r4!, {r0, r1, r2, r9, sl, lr}
    822c:	ldmpl	r3, {r0, r3, r7, r9, sl, lr}^
    8230:	movwls	r6, #22555	; 0x581b
    8234:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8238:			; <UNDEFINED> instruction: 0xf10db30c
    823c:	vmovge.32	d3[0], r0
    8240:	stmdavs	r4!, {r0, sp, lr, pc}^
    8244:	stmdavs	r3!, {r2, r3, r4, r6, r7, r8, ip, sp, pc}
    8248:			; <UNDEFINED> instruction: 0x4631465a
    824c:	ldmdbvs	fp, {r5, r9, sl, lr}
    8250:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    8254:	ldmib	sp, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
    8258:	strbmi	r0, [fp], -r3, lsl #2
    825c:			; <UNDEFINED> instruction: 0xf8cd463a
    8260:	strls	sl, [r0, #-4]
    8264:			; <UNDEFINED> instruction: 0xf9f4f00d
    8268:	blmi	2daaa0 <_ZdlPv@@Base+0x2c4834>
    826c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8270:	blls	1622e0 <_ZdlPv@@Base+0x14c074>
    8274:	qaddle	r4, sl, r9
    8278:	pop	{r1, r2, ip, sp, pc}
    827c:			; <UNDEFINED> instruction: 0x46538ef0
    8280:	strbmi	r4, [r9], -sl, lsr #12
    8284:			; <UNDEFINED> instruction: 0xf00d4638
    8288:	strb	pc, [sp, fp, ror #18]!	; <UNPREDICTABLE>
    828c:	ldc	7, cr15, [lr, #1000]!	; 0x3e8
    8290:	andeq	r7, r2, r0, lsl #13
    8294:	andeq	r6, r2, sl, lsl #24
    8298:	andeq	r0, r0, ip, lsl r1
    829c:	andeq	r6, r2, r4, asr #23
    82a0:	blmi	141abe4 <_ZdlPv@@Base+0x1404978>
    82a4:	push	{r1, r3, r4, r5, r6, sl, lr}
    82a8:	strdlt	r4, [r7], r0
    82ac:	teqls	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    82b0:			; <UNDEFINED> instruction: 0xf8df4605
    82b4:			; <UNDEFINED> instruction: 0xf100a138
    82b8:	ldmpl	r3, {r2, r4, fp}^
    82bc:	mcrmi	4, 2, r4, cr12, cr9, {7}
    82c0:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    82c4:			; <UNDEFINED> instruction: 0xf04f9305
    82c8:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    82cc:	strbtmi	r4, [pc], -r0, asr #12
    82d0:	blx	1b44310 <_ZdlPv@@Base+0x1b2e0a4>
    82d4:	movwcc	r6, #6443	; 0x192b
    82d8:	stmiavs	r8!, {r0, r1, r3, r5, r8, sp, lr}
    82dc:	stc	7, cr15, [sl, #1000]!	; 0x3e8
    82e0:	strmi	r2, [r4], -sp, lsl #16
    82e4:	stclne	0, cr13, [r3], #-100	; 0xffffff9c
    82e8:	stccs	0, cr13, [r0], {42}	; 0x2a
    82ec:	blmi	107f030 <_ZdlPv@@Base+0x1068dc4>
    82f0:	ldcpl	8, cr5, [fp, #-972]	; 0xfffffc34
    82f4:	suble	r2, sl, r0, lsl #22
    82f8:	ldrtmi	r4, [r8], -r1, lsr #12
    82fc:			; <UNDEFINED> instruction: 0xffc2f00c
    8300:			; <UNDEFINED> instruction: 0x46394b3d
    8304:	ldmpl	r3!, {r3, r6, r9, sl, lr}^
    8308:			; <UNDEFINED> instruction: 0xf7ff461a
    830c:	stmiavs	r8!, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8310:	ldc	7, cr15, [r0, #1000]	; 0x3e8
    8314:	strmi	r2, [r4], -sp, lsl #16
    8318:	stmiavs	r8!, {r0, r2, r5, r6, r7, r8, ip, lr, pc}
    831c:	stc	7, cr15, [sl, #1000]	; 0x3e8
    8320:	strmi	r2, [r4], -sl, lsl #16
    8324:	smlattcs	sp, r3, r0, sp
    8328:			; <UNDEFINED> instruction: 0xf00c4638
    832c:	blmi	cc8200 <_ZdlPv@@Base+0xcb1f94>
    8330:			; <UNDEFINED> instruction: 0x46504639
    8334:			; <UNDEFINED> instruction: 0x461a58f3
    8338:			; <UNDEFINED> instruction: 0xff6cf7ff
    833c:	bicsle	r1, r4, r3, ror #24
    8340:	biclt	r6, r8, r8, lsr #19
    8344:	stcle	8, cr2, [ip, #-8]
    8348:	ldmdavc	sl, {r0, r1, r3, r5, r6, r8, fp, sp, lr}
    834c:	tstle	r8, lr, lsr #20
    8350:	bcs	14264c0 <_ZdlPv@@Base+0x1410254>
    8354:	ldmvc	sl, {r0, r2, r8, ip, lr, pc}
    8358:	eorle	r2, ip, r3, asr sl
    835c:	bcs	56c78 <_ZdlPv@@Base+0x40a0c>
    8360:	stmibvs	fp!, {r0, r3, r5, r8, fp, ip, lr, pc}^
    8364:	ble	d18dcc <_ZdlPv@@Base+0xd02b60>
    8368:	mcrrne	9, 6, r6, r1, cr11	; <UNPREDICTABLE>
    836c:			; <UNDEFINED> instruction: 0x61a92200
    8370:	andcs	r5, r1, sl, lsl r4
    8374:	eorvs	r6, fp, #1753088	; 0x1ac000
    8378:	blmi	69ac00 <_ZdlPv@@Base+0x684994>
    837c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8380:	blls	1623f0 <_ZdlPv@@Base+0x14c184>
    8384:	qsuble	r4, sl, r9
    8388:	pop	{r0, r1, r2, ip, sp, pc}
    838c:	stmibvs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8390:	blx	fe146d16 <_ZdlPv@@Base+0xfe130aaa>
    8394:	addsmi	r6, sl, #3833856	; 0x3a8000
    8398:	stmdbvs	sl!, {r3, r8, sl, fp, ip, lr, pc}^
    839c:			; <UNDEFINED> instruction: 0xf1032c0a
    83a0:			; <UNDEFINED> instruction: 0x61a90101
    83a4:	andlt	pc, r3, r2, lsl #16
    83a8:	bfi	sp, r7, #3, #7
    83ac:			; <UNDEFINED> instruction: 0xf00e4640
    83b0:	stmibvs	fp!, {r0, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    83b4:	stmdacs	r3, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    83b8:	ldmvc	fp, {r3, r7, ip, lr, pc}^
    83bc:	addle	r2, r5, r0, lsr #22
    83c0:	addle	r2, r3, sl, lsl #22
    83c4:	ldmpl	r3!, {r1, r2, r3, r8, r9, fp, lr}^
    83c8:	blcs	2243c <_ZdlPv@@Base+0xc1d0>
    83cc:	svcge	0x007ef47f
    83d0:	strbmi	lr, [r0], -r7, asr #15
    83d4:			; <UNDEFINED> instruction: 0xf8a6f00e
    83d8:	strb	r6, [r5, r8, lsr #19]
    83dc:	ldc	7, cr15, [r6, #-1000]	; 0xfffffc18
    83e0:	andeq	r6, r2, ip, lsl #23
    83e4:	andeq	r0, r0, ip, lsl r1
    83e8:	andeq	r3, r1, r4, asr r0
    83ec:	andeq	r3, r1, r0, asr r0
    83f0:	andeq	r6, r2, r6, ror #22
    83f4:	andeq	r0, r0, r0, asr #3
    83f8:	andeq	r0, r0, r8, ror r1
    83fc:			; <UNDEFINED> instruction: 0x00026ab4
    8400:	andeq	r0, r0, r4, ror #2
    8404:	ldrlt	r6, [r0, #-2563]	; 0xfffff5fd
    8408:	ldmdavc	sl, {r2, r9, sl, lr}
    840c:	ldfnep	f3, [sl], {26}
    8410:	ldmdavc	r8, {r1, r5, r9, sp, lr}
    8414:			; <UNDEFINED> instruction: 0xf7ffbd10
    8418:	tstlt	r8, r3, asr #30	; <UNPREDICTABLE>
    841c:	ldrb	r6, [r6, r3, lsr #20]!
    8420:	rscscc	pc, pc, pc, asr #32
    8424:	svclt	0x0000bd10
    8428:	ldmdavc	fp, {r0, r1, r9, fp, sp, lr}
    842c:	ldrmi	fp, [r8], -fp, lsl #2
    8430:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    8434:			; <UNDEFINED> instruction: 0xf7ff4604
    8438:	tstlt	r8, r3, lsr pc	; <UNPREDICTABLE>
    843c:	ldmdavc	fp, {r0, r1, r5, r9, fp, sp, lr}
    8440:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
    8444:	rscscc	pc, pc, pc, asr #32
    8448:	svclt	0x0000bd10
    844c:	svcmi	0x00f0e92d
    8450:	vpush	{s8-s96}
    8454:	blmi	166b064 <_ZdlPv@@Base+0x1654df8>
    8458:			; <UNDEFINED> instruction: 0xf8df447a
    845c:	ldmpl	r3, {r2, r5, r6, r8, sp, pc}^
    8460:	ldrbtmi	fp, [sl], #143	; 0x8f
    8464:	movwls	r6, #55323	; 0xd81b
    8468:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    846c:	blx	11444ac <_ZdlPv@@Base+0x112e240>
    8470:	strmi	r7, [r7], -r3, lsl #16
    8474:			; <UNDEFINED> instruction: 0xf0002b00
    8478:			; <UNDEFINED> instruction: 0xf04f8092
    847c:	bmi	144a484 <_ZdlPv@@Base+0x1434218>
    8480:	strbmi	r4, [r5], -r6, asr #12
    8484:	bleq	2c45c8 <_ZdlPv@@Base+0x2ae35c>
    8488:	andls	r4, r3, #2046820352	; 0x7a000000
    848c:			; <UNDEFINED> instruction: 0xf1082b24
    8490:	bl	1c949c <_ZdlPv@@Base+0x1b3230>
    8494:	andsle	r0, r7, r4, lsl #4
    8498:			; <UNDEFINED> instruction: 0x462555bb
    849c:			; <UNDEFINED> instruction: 0x36017813
    84a0:	blcs	19f28 <_ZdlPv@@Base+0x3cbc>
    84a4:	ldrtmi	sp, [lr], #-498	; 0xfffffe0e
    84a8:	movwcs	r4, #2631	; 0xa47
    84ac:	blmi	10e4580 <_ZdlPv@@Base+0x10ce314>
    84b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    84b4:	blls	362524 <_ZdlPv@@Base+0x34c2b8>
    84b8:	cmnle	r5, sl, asr r0
    84bc:	andlt	r4, pc, r8, lsr r6	; <UNPREDICTABLE>
    84c0:	blhi	c37bc <_ZdlPv@@Base+0xad550>
    84c4:	svchi	0x00f0e8bd
    84c8:	ldrtmi	r4, [sp], #-2368	; 0xfffff6c0
    84cc:			; <UNDEFINED> instruction: 0xf85a786d
    84d0:	stclpl	0, cr0, [r1, #-4]
    84d4:	sbcsle	r2, pc, r0, lsl #18
    84d8:	mul	r0, r2, r8
    84dc:	andcs	pc, lr, r0, lsl r8	; <UNPREDICTABLE>
    84e0:	bcs	19eb4 <_ZdlPv@@Base+0x3c48>
    84e4:			; <UNDEFINED> instruction: 0xf108d05d
    84e8:	tstcs	r0, r2, lsl #4
    84ec:			; <UNDEFINED> instruction: 0x4684443a
    84f0:			; <UNDEFINED> instruction: 0xf1042920
    84f4:	cfstrsle	mvf0, [r2], {1}
    84f8:	tst	r1, fp, lsl #22	; <UNPREDICTABLE>
    84fc:	ldmdavc	r3, {r4, r5, r8, fp, ip, sp}
    8500:			; <UNDEFINED> instruction: 0x46254691
    8504:			; <UNDEFINED> instruction: 0xf81c3201
    8508:	ldrmi	r0, [lr], r3
    850c:	mvnle	r2, r0, lsl #16
    8510:			; <UNDEFINED> instruction: 0xdc0a2920
    8514:	vstrle.16	s4, [r4, #-0]	; <UNPREDICTABLE>
    8518:	ldrpl	r3, [r9, #383]!	; 0x17f
    851c:	mulcc	r0, r9, r8
    8520:	strtmi	r3, [r0], r1, lsl #12
    8524:			; <UNDEFINED> instruction: 0xd1b12b00
    8528:	blge	182424 <_ZdlPv@@Base+0x16c1b8>
    852c:	mcr	6, 0, r4, cr8, cr8, {0}
    8530:			; <UNDEFINED> instruction: 0xf00d3a10
    8534:	strmi	pc, [r0, #3879]!	; 0xf27
    8538:			; <UNDEFINED> instruction: 0xf108da1b
    853c:	mrcne	8, 3, r3, cr11, cr15, {7}
    8540:	ldrtmi	r4, [r8], #1059	; 0x423
    8544:	and	r9, r7, r2, lsl #6
    8548:	bls	14f6b4 <_ZdlPv@@Base+0x139448>
    854c:	stmdbls	r1, {r1, r2, r8, ip, pc}
    8550:	blls	9d89c <_ZdlPv@@Base+0x87630>
    8554:	andle	r4, ip, r3, asr #10
    8558:	andcc	lr, r6, #3620864	; 0x374000
    855c:	svcne	0x0001f818
    8560:			; <UNDEFINED> instruction: 0x91014293
    8564:	vmov.s16	sp, d24[1]
    8568:			; <UNDEFINED> instruction: 0xf00d0a10
    856c:	blls	1c84e0 <_ZdlPv@@Base+0x1b2274>
    8570:			; <UNDEFINED> instruction: 0xf10de7ea
    8574:	stmdbls	r5, {r5, fp}
    8578:			; <UNDEFINED> instruction: 0xf00c4640
    857c:	blmi	547f50 <_ZdlPv@@Base+0x531ce4>
    8580:	stmdals	r3, {r0, r6, r9, sl, lr}
    8584:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    8588:			; <UNDEFINED> instruction: 0xf7ff461a
    858c:	cdp	14, 1, cr15, cr8, cr3, {2}
    8590:	ssatmi	r0, #1, r0, lsl #20
    8594:			; <UNDEFINED> instruction: 0xff60f00d
    8598:	mulcc	r0, r9, r8
    859c:	strmi	lr, [r6], -r2, asr #15
    85a0:	strtmi	lr, [r5], -r2, lsl #15
    85a4:	ldr	r4, [sp, r0, lsr #13]!
    85a8:	ldc	7, cr15, [r0], #-1000	; 0xfffffc18
    85ac:	beq	443e14 <_ZdlPv@@Base+0x42dba8>
    85b0:			; <UNDEFINED> instruction: 0xff52f00d
    85b4:	ldc	7, cr15, [r0], #-1000	; 0xfffffc18
    85b8:	ldrdeq	r6, [r2], -r8
    85bc:	andeq	r0, r0, ip, lsl r1
    85c0:	andeq	r6, r2, lr, asr #19
    85c4:	andeq	r2, r1, r8, lsl #31
    85c8:	andeq	r6, r2, r0, lsl #19
    85cc:	andeq	r0, r0, r0, lsl #3
    85d0:	andeq	r0, r0, r8, ror r1
    85d4:			; <UNDEFINED> instruction: 0x4606b570
    85d8:	strmi	r4, [r8], -lr, lsl #24
    85dc:	addmi	r2, sl, #0, 2
    85e0:	cmnvs	r2, ip, ror r4
    85e4:	ldrbeq	pc, [r4], #260	; 0x104	; <UNPREDICTABLE>
    85e8:	eorsvs	r6, r4, r1, ror r0
    85ec:	stfles	f6, [r9, #-196]	; 0xffffff3c
    85f0:	ldreq	pc, [r4], #-262	; 0xfffffefa
    85f4:	streq	lr, [r2, #2819]	; 0xb03
    85f8:	blcs	14674c <_ZdlPv@@Base+0x1304e0>
    85fc:			; <UNDEFINED> instruction: 0xf84442ab
    8600:	mvnsle	r2, r4, lsl #30
    8604:			; <UNDEFINED> instruction: 0xff22f7ff
    8608:	ldrtmi	r4, [r0], -r3, lsl #12
    860c:	movwcc	lr, #10694	; 0x29c6
    8610:	svclt	0x0000bd70
    8614:	ldrdeq	r5, [r2], -ip
    8618:	push	{r1, r4, r8, r9, fp, lr}
    861c:			; <UNDEFINED> instruction: 0xf10041f0
    8620:	strmi	r0, [r4], -r0, lsr #15
    8624:			; <UNDEFINED> instruction: 0x3324447b
    8628:			; <UNDEFINED> instruction: 0xf04f460e
    862c:	ldrtmi	r0, [r8], -r0, lsl #16
    8630:	ldrmi	r6, [r5], -r3, lsr #32
    8634:	stmdahi	r1, {r2, r6, r7, r8, fp, sp, lr, pc}
    8638:	cdp2	0, 10, cr15, cr4, cr13, {0}
    863c:			; <UNDEFINED> instruction: 0xf8c44630
    8640:			; <UNDEFINED> instruction: 0xf7ff8018
    8644:	rscvs	pc, r0, r3, lsl #30
    8648:			; <UNDEFINED> instruction: 0xf8c44628
    864c:			; <UNDEFINED> instruction: 0xf00e8014
    8650:	msrvs	CPSR_, r3, asr r9
    8654:	pop	{r5, r9, sl, lr}
    8658:			; <UNDEFINED> instruction: 0x463881f0
    865c:	cdp2	0, 15, cr15, cr12, cr13, {0}
    8660:	bl	ff6c6650 <_ZdlPv@@Base+0xff6b03e4>
    8664:	andeq	r6, r2, ip, asr #32
    8668:			; <UNDEFINED> instruction: 0x4614b538
    866c:	ldrmi	r4, [sl], -sp, lsl #12
    8670:	strmi	r4, [r4], -r1, lsr #12
    8674:			; <UNDEFINED> instruction: 0xffd0f7ff
    8678:	strtmi	r4, [r0], -r3, lsl #22
    867c:	adcpl	pc, ip, r4, asr #17
    8680:			; <UNDEFINED> instruction: 0x33b4447b
    8684:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
    8688:	andeq	r5, r2, ip, lsr r9
    868c:			; <UNDEFINED> instruction: 0x4604b510
    8690:			; <UNDEFINED> instruction: 0xffc2f7ff
    8694:	strtmi	r4, [r0], -r2, lsl #22
    8698:	orrscc	r4, r4, #2063597568	; 0x7b000000
    869c:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    86a0:	andeq	r5, r2, r4, lsr #18
    86a4:	addlt	fp, r2, r0, lsl r5
    86a8:	adccs	r4, ip, r4, lsl #12
    86ac:			; <UNDEFINED> instruction: 0xf00d9101
    86b0:			; <UNDEFINED> instruction: 0x4621fdb9
    86b4:	strmi	r9, [r4], -r1, lsl #20
    86b8:			; <UNDEFINED> instruction: 0xffaef7ff
    86bc:	blmi	21aee0 <_ZdlPv@@Base+0x204c74>
    86c0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    86c4:	orrscc	r6, r4, #1114112	; 0x110000
    86c8:	stmib	r4, {r2, r4, sp, lr}^
    86cc:	andlt	r3, r2, r0, lsl #2
    86d0:			; <UNDEFINED> instruction: 0x4620bd10
    86d4:	stc2l	0, cr15, [sl, #52]	; 0x34
    86d8:	bl	fe7c66c8 <_ZdlPv@@Base+0xfe7b045c>
    86dc:	andeq	r7, r2, r4, ror #3
    86e0:	strdeq	r5, [r2], -sl
    86e4:	svcmi	0x00f0e92d
    86e8:	blhi	c3ba4 <_ZdlPv@@Base+0xad938>
    86ec:	blmi	195a884 <_ZdlPv@@Base+0x1944618>
    86f0:	addlt	r4, r5, r8, ror r4
    86f4:	ldrbtmi	r3, [fp], #-20	; 0xffffffec
    86f8:			; <UNDEFINED> instruction: 0xf00e9303
    86fc:			; <UNDEFINED> instruction: 0xf7fef857
    8700:			; <UNDEFINED> instruction: 0xf1a0feb3
    8704:	stmdacs	r0!, {r0, r3, r8, r9}
    8708:	blcs	78370 <_ZdlPv@@Base+0x62104>
    870c:	mcrrne	9, 15, sp, r3, cr7	; <UNPREDICTABLE>
    8710:			; <UNDEFINED> instruction: 0xf0004604
    8714:	ldmdami	ip, {r4, r5, r7, pc}^
    8718:	svcmi	0x005cb2e1
    871c:	bleq	44860 <_ZdlPv@@Base+0x2e5f4>
    8720:	cfldrdmi	mvd4, [fp, #-480]	; 0xfffffe20
    8724:	ldrbtmi	r3, [pc], #-8	; 872c <floor@plt+0x570c>
    8728:	cdp2	0, 13, cr15, cr8, cr13, {0}
    872c:			; <UNDEFINED> instruction: 0xf8df4b59
    8730:	ldrbtmi	r8, [sp], #-360	; 0xfffffe98
    8734:			; <UNDEFINED> instruction: 0xf105447b
    8738:	ldrbtmi	r0, [r8], #2324	; 0x914
    873c:	mcr	6, 0, r4, cr8, cr14, {2}
    8740:			; <UNDEFINED> instruction: 0xf1073a10
    8744:			; <UNDEFINED> instruction: 0xf8cd0308
    8748:	cdp	0, 0, cr11, cr8, cr8, {0}
    874c:	mla	sl, r0, sl, r3
    8750:	ldmvs	fp!, {r1, r2, r4, r6, r8, fp, ip, sp, pc}^
    8754:	ldmdbvs	r8!, {r0, r6, r7, r9, ip, sp, pc}
    8758:	ble	19d916c <_ZdlPv@@Base+0x19c2f00>
    875c:	ldrdeq	pc, [r8], -r8
    8760:			; <UNDEFINED> instruction: 0xf8c81c5a
    8764:	strbpl	r2, [r1], #12
    8768:	svceq	0x0001f1bb
    876c:			; <UNDEFINED> instruction: 0xf1bbd048
    8770:	eorsle	r0, pc, r2, lsl #30
    8774:	svceq	0x0000f1bb
    8778:	cdp	0, 1, cr13, cr8, cr11, {2}
    877c:	vst1.8	{d17-d18}, [pc :64], r0
    8780:			; <UNDEFINED> instruction: 0xf00c60a6
    8784:			; <UNDEFINED> instruction: 0xf1bbfbc9
    8788:	subsle	r0, pc, r3, lsl #30
    878c:	blx	17e2e34 <_ZdlPv@@Base+0x17ccbc8>
    8790:	stmibvs	r9!, {r1, r3, r7, r9, fp, ip, sp, lr, pc}^
    8794:	ble	a191bc <_ZdlPv@@Base+0xa02f50>
    8798:	mcrrne	9, 4, r4, r3, cr0	; <UNPREDICTABLE>
    879c:	stmdbvs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    87a0:			; <UNDEFINED> instruction: 0xf802618b
    87a4:			; <UNDEFINED> instruction: 0xf7fea000
    87a8:			; <UNDEFINED> instruction: 0xf1b0fe5f
    87ac:			; <UNDEFINED> instruction: 0x46823fff
    87b0:	stmdacs	sl, {r1, r4, r6, ip, lr, pc}
    87b4:			; <UNDEFINED> instruction: 0xf1bbd1cc
    87b8:	eorsle	r0, r3, r1, lsl #30
    87bc:	svceq	0x0002f1bb
    87c0:	streq	pc, [r1], -pc, asr #32
    87c4:			; <UNDEFINED> instruction: 0xf1bbd016
    87c8:	bicsle	r0, r6, r0, lsl #30
    87cc:	sbcsle	r2, sp, fp, ror ip
    87d0:	eorsle	r4, fp, r2, lsr #11
    87d4:	svceq	0x0022f1ba
    87d8:	stmibvs	r9!, {r3, r5, r7, r8, fp, sp, lr}^
    87dc:	blx	fe2c7160 <_ZdlPv@@Base+0xfe2b0ef4>
    87e0:			; <UNDEFINED> instruction: 0xf04fbf08
    87e4:	addmi	r0, r8, #1024	; 0x400
    87e8:			; <UNDEFINED> instruction: 0x4648dbd6
    87ec:	cdp2	0, 9, cr15, cr10, cr13, {0}
    87f0:	ldrb	r6, [r1, r8, lsr #19]
    87f4:	bleq	2c4ee4 <_ZdlPv@@Base+0x2aec78>
    87f8:			; <UNDEFINED> instruction: 0xf04fbf18
    87fc:	strb	r0, [r5, r1, lsl #22]
    8800:	svceq	0x0022f1ba
    8804:			; <UNDEFINED> instruction: 0xf1bad00f
    8808:	svclt	0x00080f5c
    880c:	bleq	c4950 <_ZdlPv@@Base+0xae6e4>
    8810:	ldclcs	7, cr14, [fp], #-752	; 0xfffffd10
    8814:			; <UNDEFINED> instruction: 0xf1bad1dc
    8818:	tstle	pc, fp, ror pc	; <UNPREDICTABLE>
    881c:	movwcc	r9, #6914	; 0x1b02
    8820:	ldr	r9, [r3, r2, lsl #6]!
    8824:			; <UNDEFINED> instruction: 0xf04f465e
    8828:	str	r0, [pc, r0, lsl #22]!
    882c:	beq	fe444094 <_ZdlPv@@Base+0xfe42de28>
    8830:			; <UNDEFINED> instruction: 0xf00d9101
    8834:	ldmvs	fp!, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    8838:	str	r9, [pc, r1, lsl #18]
    883c:	svceq	0x007df1ba
    8840:	blls	bcf68 <_ZdlPv@@Base+0xa6cfc>
    8844:	movwls	r3, #11009	; 0x2b01
    8848:	orrsle	r3, pc, r1, lsl #6
    884c:	andlt	r2, r5, r1
    8850:	blhi	c3b4c <_ZdlPv@@Base+0xad8e0>
    8854:	svchi	0x00f0e8bd
    8858:	blmi	49a8a4 <_ZdlPv@@Base+0x484638>
    885c:	bls	d9a44 <_ZdlPv@@Base+0xc37d8>
    8860:			; <UNDEFINED> instruction: 0x461a58d3
    8864:			; <UNDEFINED> instruction: 0xf7ff4619
    8868:	ldrdcs	pc, [r0], -r5
    886c:	ldc	0, cr11, [sp], #20
    8870:	pop	{r1, r8, r9, fp, pc}
    8874:	stmdami	ip, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8878:	ldrbtmi	r4, [r8], #-2826	; 0xfffff4f6
    887c:	svclt	0x0000e7ef
    8880:			; <UNDEFINED> instruction: 0x000271b4
    8884:	andeq	r6, r2, sl, lsr r7
    8888:	andeq	r7, r2, r4, lsl #3
    888c:	andeq	r7, r2, lr, ror r1
    8890:	andeq	r7, r2, r2, ror r1
    8894:	andeq	r2, r1, ip, lsl ip
    8898:	andeq	r7, r2, sl, ror #2
    889c:	andeq	r7, r2, r8, lsl #2
    88a0:	andeq	r2, r1, ip, ror #23
    88a4:	andeq	r0, r0, r8, ror r1
    88a8:			; <UNDEFINED> instruction: 0x00012bba
    88ac:	mvnsmi	lr, sp, lsr #18
    88b0:	mcr2	7, 0, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    88b4:	ldrbtmi	r4, [sp], #-3411	; 0xfffff2ad
    88b8:	tstle	r5, r0, lsr #16
    88bc:	ldc2l	7, cr15, [r4, #1016]	; 0x3f8
    88c0:	mcr2	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    88c4:	rscsle	r2, r9, r0, lsr #16
    88c8:	andle	r1, r4, r1, asr #24
    88cc:	sbclt	r4, r4, #79872	; 0x13800
    88d0:	ldcpl	8, cr5, [fp, #-940]	; 0xfffffc54
    88d4:			; <UNDEFINED> instruction: 0xf7ffb9e3
    88d8:	stmdacs	r0, {r0, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    88dc:	addhi	pc, sl, r0
    88e0:	ldrbtmi	r4, [ip], #-3146	; 0xfffff3b6
    88e4:	andcc	lr, r6, #212, 18	; 0x350000
    88e8:	ble	2d933c <_ZdlPv@@Base+0x2c30d0>
    88ec:	andcs	r4, r0, r8, asr #20
    88f0:	ldrbtmi	r1, [sl], #-3164	; 0xfffff3a4
    88f4:	orrsvs	r6, r4, r1, asr r9
    88f8:	ldmdbvs	r0, {r3, r6, r7, sl, ip, lr}^
    88fc:	ldrhmi	lr, [r0, #141]!	; 0x8d
    8900:	svclt	0x00faf00d
    8904:	andseq	pc, r4, r4, lsl #2
    8908:	cdp2	0, 0, cr15, cr12, cr13, {0}
    890c:	strb	r6, [sp, r3, lsr #19]!
    8910:	stc2	7, cr15, [sl, #1016]!	; 0x3f8
    8914:			; <UNDEFINED> instruction: 0x4621483f
    8918:	mcrmi	12, 2, r4, cr0, cr15, {1}
    891c:	ldrbtmi	r4, [ip], #-1144	; 0xfffffb88
    8920:			; <UNDEFINED> instruction: 0xf00d3014
    8924:	ldrbtmi	pc, [lr], #-3547	; 0xfffff225	; <UNPREDICTABLE>
    8928:	ldreq	pc, [r4, -r4, lsl #2]
    892c:	ldmdbvs	r2!, {r2, sp, lr, pc}^
    8930:			; <UNDEFINED> instruction: 0x61b11c59
    8934:	andhi	pc, r3, r2, lsl #16
    8938:	stc2l	7, cr15, [r8, #1016]	; 0x3f8
    893c:	vmovne	d24, r4, r2
    8940:			; <UNDEFINED> instruction: 0xf880fa5f
    8944:	stmiapl	fp!, {r2, r4, ip, lr, pc}^
    8948:	svclt	0x0018385f
    894c:			; <UNDEFINED> instruction: 0xf8132001
    8950:	blcs	14978 <floor@plt+0x11958>
    8954:	andcs	fp, r0, r8, lsl pc
    8958:			; <UNDEFINED> instruction: 0xf7feb950
    895c:	ldmib	r4, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}^
    8960:	addsmi	r3, r3, #1610612736	; 0x60000000
    8964:	ldrtmi	sp, [r8], -r3, ror #23
    8968:	ldc2l	0, cr15, [ip, #52]	; 0x34
    896c:	ldrb	r6, [lr, r3, lsr #19]
    8970:	ldrbtmi	r4, [ip], #-3116	; 0xfffff3d4
    8974:	ldreq	pc, [r4, #-260]	; 0xfffffefc
    8978:	andeq	pc, r8, r4, lsl #2
    897c:			; <UNDEFINED> instruction: 0xf00d4629
    8980:	ldmib	r4, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    8984:	addsmi	r3, r3, #1610612736	; 0x60000000
    8988:			; <UNDEFINED> instruction: 0x4c27da36
    898c:	ldfnee	f2, [sp], {-0}
    8990:			; <UNDEFINED> instruction: 0xf104447c
    8994:	stmdbvs	r2!, {r5}^
    8998:	ldrbpl	r6, [r1], #421	; 0x1a5
    899c:			; <UNDEFINED> instruction: 0xf7fe6961
    89a0:	stmdacs	r0, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
    89a4:	stmibvs	r3!, {r1, r3, r5, r7, r8, ip, lr, pc}
    89a8:	ldrle	r1, [r4], #3741	; 0xe9d
    89ac:	svcmi	0x00204e1f
    89b0:	ldrbtmi	r4, [pc], #-1150	; 89b8 <floor@plt+0x5998>
    89b4:	and	r3, r0, ip, asr r6
    89b8:	addsmi	r6, sp, #2670592	; 0x28c000
    89bc:			; <UNDEFINED> instruction: 0xf04f4639
    89c0:	blle	48b50 <_ZdlPv@@Base+0x328e4>
    89c4:	blx	fea449fc <_ZdlPv@@Base+0xfea2e790>
    89c8:	andcs	r6, ip, r3, ror #18
    89cc:	andhi	pc, r5, r3, lsl r8	; <UNPREDICTABLE>
    89d0:	stc2	0, cr15, [r8], #-52	; 0xffffffcc
    89d4:	stmdavs	r2!, {r0, r8, sl, fp, ip, sp}
    89d8:	stmib	r4, {r8, r9, sp}^
    89dc:	stclne	3, cr0, [fp], #-0
    89e0:	andhi	pc, r8, r0, asr #17
    89e4:	andvs	lr, r0, #192, 18	; 0x300000
    89e8:			; <UNDEFINED> instruction: 0xf7ffd1e6
    89ec:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    89f0:	svcge	0x0076f47f
    89f4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    89f8:			; <UNDEFINED> instruction: 0xf00d4628
    89fc:	stmibvs	r3!, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    8a00:	svclt	0x0000e7c3
    8a04:	andeq	r6, r2, sl, ror r5
    8a08:	andeq	r0, r0, ip, ror r1
    8a0c:	andeq	r6, r2, r2, asr #31
    8a10:			; <UNDEFINED> instruction: 0x00026fb2
    8a14:	andeq	r6, r2, r8, lsl #31
    8a18:	andeq	r6, r2, r6, lsl #31
    8a1c:	andeq	r6, r2, lr, ror pc
    8a20:	andeq	r0, r0, ip, asr r1
    8a24:	andeq	r6, r2, r2, lsr pc
    8a28:	andeq	r6, r2, r4, lsl pc
    8a2c:	andeq	r5, r2, ip, lsl #12
    8a30:	andeq	r2, r1, lr, ror r9
    8a34:	blmi	f1b328 <_ZdlPv@@Base+0xf050bc>
    8a38:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    8a3c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    8a40:	ldmdavs	fp, {r1, r3, r4, r5, r8, sl, fp, lr}
    8a44:			; <UNDEFINED> instruction: 0xf04f9303
    8a48:	blvs	c9650 <_ZdlPv@@Base+0xb33e4>
    8a4c:	blcs	19c48 <_ZdlPv@@Base+0x39dc>
    8a50:	ldmdavc	sl, {r1, r5, r6, ip, lr, pc}
    8a54:	bcs	1a26c <_ZdlPv@@Base+0x4000>
    8a58:	blvs	10fcf88 <_ZdlPv@@Base+0x10e6d1c>
    8a5c:	eorsle	r2, r7, r0, lsl #22
    8a60:	strbtmi	r6, [r9], -r0, lsl #17
    8a64:			; <UNDEFINED> instruction: 0xffd2f7fa
    8a68:	suble	r2, r5, r0, lsl #16
    8a6c:	vldr	s12, [r4, #140]	; 0x8c
    8a70:	vldr	d7, [sp, #40]	; 0x28
    8a74:	blcs	2367c <_ZdlPv@@Base+0xd410>
    8a78:	mcr	0, 1, sp, cr7, cr7, {1}
    8a7c:	stmiavs	r0!, {r1, r2, r8, r9, fp, ip, sp, lr}
    8a80:	blvc	440bc <_ZdlPv@@Base+0x2de50>
    8a84:	bleq	120454c <_ZdlPv@@Base+0x11ee2e0>
    8a88:			; <UNDEFINED> instruction: 0xffccf7fa
    8a8c:	blvs	1440e4 <_ZdlPv@@Base+0x12de78>
    8a90:	blvc	1c40e8 <_ZdlPv@@Base+0x1ade7c>
    8a94:	blvs	ff20456c <_ZdlPv@@Base+0xff1ee300>
    8a98:	blx	444664 <_ZdlPv@@Base+0x42e3f8>
    8a9c:	ldc	8, cr13, [sp, #24]
    8aa0:	vmov.f64	d5, #64	; 0x3e000000  0.125
    8aa4:	vsqrt.f64	d23, d5
    8aa8:	ldrtle	pc, [r0], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
    8aac:	blvs	ff204584 <_ZdlPv@@Base+0xff1ee318>
    8ab0:	blx	44467c <_ZdlPv@@Base+0x42e410>
    8ab4:	vldr	d13, [sp, #24]
    8ab8:	vmov.f64	d6, #64	; 0x3e000000  0.125
    8abc:	vsqrt.f64	d23, d6
    8ac0:			; <UNDEFINED> instruction: 0xdc24fa10
    8ac4:	andcs	r6, r0, #14876672	; 0xe30000
    8ac8:	andcc	lr, ip, #196, 18	; 0x310000
    8acc:	ldmdblt	sl!, {r1, r3, r4, fp, ip, sp, lr}^
    8ad0:	movwcs	r2, #4106	; 0x100a
    8ad4:	bmi	5a1868 <_ZdlPv@@Base+0x58b5fc>
    8ad8:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    8adc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8ae0:	subsmi	r9, sl, r3, lsl #22
    8ae4:	andlt	sp, r5, fp, lsl r1
    8ae8:	mrc	13, 1, fp, cr7, cr0, {1}
    8aec:	strb	r7, [r6, r6, lsl #22]
    8af0:			; <UNDEFINED> instruction: 0x63221c5a
    8af4:			; <UNDEFINED> instruction: 0xe7ee7818
    8af8:	stmdami	pc, {r1, r2, r3, r8, r9, fp, lr}	; <UNPREDICTABLE>
    8afc:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    8b00:			; <UNDEFINED> instruction: 0x4619461a
    8b04:	blx	fe1c6b0a <_ZdlPv@@Base+0xfe1b089e>
    8b08:	rscscc	pc, pc, pc, asr #32
    8b0c:	movwcs	lr, #2019	; 0x7e3
    8b10:	rscscc	pc, pc, pc, asr #32
    8b14:	ldrb	r6, [lr, r3, lsr #6]
    8b18:	rscscc	pc, pc, pc, asr #32
    8b1c:			; <UNDEFINED> instruction: 0xf7fae7db
    8b20:	svclt	0x0000e976
    8b24:	strdeq	r6, [r2], -r8
    8b28:	andeq	r0, r0, ip, lsl r1
    8b2c:	andeq	r6, r2, r4, ror #7
    8b30:	andeq	r6, r2, r6, asr r3
    8b34:	andeq	r0, r0, r8, ror r1
    8b38:	andeq	r2, r1, r6, ror #18
    8b3c:	blmi	b9b3f8 <_ZdlPv@@Base+0xb8518c>
    8b40:	push	{r1, r3, r4, r5, r6, sl, lr}
    8b44:	strdlt	r4, [ip], r0
    8b48:			; <UNDEFINED> instruction: 0x460558d3
    8b4c:			; <UNDEFINED> instruction: 0xf8df2700
    8b50:	ldmdavs	fp, {r2, r3, r5, r7, pc}
    8b54:			; <UNDEFINED> instruction: 0xf04f930b
    8b58:			; <UNDEFINED> instruction: 0xf7fa0300
    8b5c:	stmdbmi	r8!, {r1, r5, r6, r7, r8, fp, sp, lr, pc}
    8b60:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
    8b64:	strtmi	r4, [r8], -r4, lsl #12
    8b68:			; <UNDEFINED> instruction: 0xf7fa6027
    8b6c:	tstlt	r0, #4096000	; 0x3e8000
    8b70:	eorcs	r4, r4, r6, lsl #12
    8b74:	blx	15c4bb2 <_ZdlPv@@Base+0x15ae946>
    8b78:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    8b7c:	strmi	r3, [r4], -r4, lsr #6
    8b80:	stmib	r4, {r2, r4, ip, sp}^
    8b84:	stmib	r4, {r0, r9, sl, ip, sp, lr}^
    8b88:	eorvs	r5, r3, r3, lsl #14
    8b8c:	blx	ffec4bca <_ZdlPv@@Base+0xffeae95e>
    8b90:	bmi	79b80c <_ZdlPv@@Base+0x7855a0>
    8b94:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    8b98:	ldmdavs	r9, {r1, r5, r9, sp, lr}
    8b9c:	rsbvs	r6, r1, ip, lsl r0
    8ba0:	blmi	55b414 <_ZdlPv@@Base+0x5451a8>
    8ba4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8ba8:	blls	2e2c18 <_ZdlPv@@Base+0x2cc9ac>
    8bac:	tstle	sl, sl, asr r0
    8bb0:	pop	{r2, r3, ip, sp, pc}
    8bb4:			; <UNDEFINED> instruction: 0x462981f0
    8bb8:	strtmi	sl, [r8], -r2, lsl #26
    8bbc:	blx	14c4bf6 <_ZdlPv@@Base+0x14ae98a>
    8bc0:			; <UNDEFINED> instruction: 0xf7fa6820
    8bc4:	bge	1c2ecc <_ZdlPv@@Base+0x1acc60>
    8bc8:	strmi	r9, [r1], -r1, lsl #4
    8bcc:			; <UNDEFINED> instruction: 0xf00c4610
    8bd0:	blmi	4478fc <_ZdlPv@@Base+0x431690>
    8bd4:			; <UNDEFINED> instruction: 0x46294810
    8bd8:			; <UNDEFINED> instruction: 0xf8589a01
    8bdc:	ldrbtmi	r3, [r8], #-3
    8be0:	blx	646be6 <_ZdlPv@@Base+0x63097a>
    8be4:			; <UNDEFINED> instruction: 0xf7fae7dc
    8be8:			; <UNDEFINED> instruction: 0x4620e912
    8bec:	blx	fc4c2a <_ZdlPv@@Base+0xfae9be>
    8bf0:	ldmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8bf4:	strdeq	r6, [r2], -r0
    8bf8:	andeq	r0, r0, ip, lsl r1
    8bfc:	ldrdeq	r6, [r2], -r0
    8c00:	andeq	r2, r1, r2, lsr #20
    8c04:	andeq	r5, r2, r2, asr #8
    8c08:	andeq	r6, r2, r0, lsl sp
    8c0c:	andeq	r3, r1, lr, ror r5
    8c10:	andeq	r6, r2, ip, lsl #5
    8c14:	andeq	r0, r0, r8, ror r1
    8c18:			; <UNDEFINED> instruction: 0x000128b2
    8c1c:	ldrbmi	lr, [r0, sp, lsr #18]!
    8c20:	blmi	db4e58 <_ZdlPv@@Base+0xd9ebec>
    8c24:	andls	r4, r1, #5242880	; 0x500000
    8c28:	bmi	d5a46c <_ZdlPv@@Base+0xd44200>
    8c2c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8c30:	ldrdhi	pc, [r4], -sp
    8c34:			; <UNDEFINED> instruction: 0xf8df447a
    8c38:	ldmpl	r3, {r2, r3, r6, r7, sp, pc}^
    8c3c:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    8c40:			; <UNDEFINED> instruction: 0xf04f930b
    8c44:			; <UNDEFINED> instruction: 0xf7fa0300
    8c48:	stmdbmi	pc!, {r2, r3, r5, r6, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
    8c4c:			; <UNDEFINED> instruction: 0x46044479
    8c50:			; <UNDEFINED> instruction: 0xf8c49001
    8c54:	strtmi	r9, [r8], -r0
    8c58:	stmib	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8c5c:	cmnlt	r0, #1
    8c60:	andscs	r4, r4, r6, lsl #12
    8c64:	blx	ff7c4ca0 <_ZdlPv@@Base+0xff7aea34>
    8c68:	andcs	r4, r1, #40, 22	; 0xa000
    8c6c:	movwcc	r4, #33915	; 0x847b
    8c70:			; <UNDEFINED> instruction: 0xf8c04604
    8c74:	andls	r9, r1, r4
    8c78:	strhtvs	r2, [r5], r0
    8c7c:			; <UNDEFINED> instruction: 0x612660e2
    8c80:			; <UNDEFINED> instruction: 0xf00d6023
    8c84:	strbmi	pc, [r2], -pc, asr #21	; <UNPREDICTABLE>
    8c88:			; <UNDEFINED> instruction: 0x46054639
    8c8c:			; <UNDEFINED> instruction: 0xf7ff9001
    8c90:	bmi	807fa4 <_ZdlPv@@Base+0x7f1d38>
    8c94:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    8c98:	adcmi	pc, ip, r5, asr #17
    8c9c:	ldmdavs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    8ca0:			; <UNDEFINED> instruction: 0x601533b4
    8ca4:	smlabtcc	r0, r5, r9, lr
    8ca8:	blmi	51b51c <_ZdlPv@@Base+0x5052b0>
    8cac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8cb0:	blls	2e2d20 <_ZdlPv@@Base+0x2ccab4>
    8cb4:	tstle	sl, sl, asr r0
    8cb8:	pop	{r2, r3, ip, sp, pc}
    8cbc:			; <UNDEFINED> instruction: 0x462987f0
    8cc0:	strtmi	sl, [r8], -r2, lsl #26
    8cc4:	blx	ff3c4cfc <_ZdlPv@@Base+0xff3aea90>
    8cc8:			; <UNDEFINED> instruction: 0xf7fa6820
    8ccc:	bge	1c2dc4 <_ZdlPv@@Base+0x1acb58>
    8cd0:	strmi	r9, [r1], -r1, lsl #4
    8cd4:			; <UNDEFINED> instruction: 0xf00c4610
    8cd8:	blmi	4477f4 <_ZdlPv@@Base+0x431588>
    8cdc:			; <UNDEFINED> instruction: 0x46294810
    8ce0:			; <UNDEFINED> instruction: 0xf85a9a01
    8ce4:	ldrbtmi	r3, [r8], #-3
    8ce8:	blx	fe546cec <_ZdlPv@@Base+0xfe530a80>
    8cec:			; <UNDEFINED> instruction: 0xf7fae7dc
    8cf0:	strtmi	lr, [r8], -lr, lsl #17
    8cf4:	blx	feec4d30 <_ZdlPv@@Base+0xfeeaeac4>
    8cf8:	stm	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8cfc:	andeq	r0, r0, ip, lsl r1
    8d00:	strdeq	r6, [r2], -ip
    8d04:	strdeq	r6, [r2], -r4
    8d08:	andeq	r2, r1, r8, lsr r9
    8d0c:	andeq	r5, r2, r0, asr r3
    8d10:	andeq	r6, r2, lr, lsl #24
    8d14:	andeq	r5, r2, r0, lsr #6
    8d18:	andeq	r6, r2, r4, lsl #3
    8d1c:	andeq	r0, r0, r8, ror r1
    8d20:	andeq	r2, r1, sl, lsr #15
    8d24:			; <UNDEFINED> instruction: 0x4ef0e92d
    8d28:	ldcmi	6, cr4, [sp], {21}
    8d2c:	bmi	75a79c <_ZdlPv@@Base+0x744530>
    8d30:	blmi	774f50 <_ZdlPv@@Base+0x75ece4>
    8d34:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    8d38:	stmdavs	r4!, {r0, r1, r2, r9, sl, lr}
    8d3c:	ldmpl	r3, {r0, r3, r7, r9, sl, lr}^
    8d40:	movwls	r6, #22555	; 0x581b
    8d44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8d48:			; <UNDEFINED> instruction: 0xf10db30c
    8d4c:	vmovge.32	d3[0], r0
    8d50:	stmdavs	r4!, {r0, sp, lr, pc}^
    8d54:	stmdavs	r3!, {r2, r3, r4, r6, r7, r8, ip, sp, pc}
    8d58:			; <UNDEFINED> instruction: 0x4631465a
    8d5c:	ldmdbvs	fp, {r5, r9, sl, lr}
    8d60:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    8d64:	ldmib	sp, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
    8d68:	strbmi	r0, [fp], -r3, lsl #2
    8d6c:			; <UNDEFINED> instruction: 0xf8cd463a
    8d70:	strls	sl, [r0, #-4]
    8d74:	ldc2l	0, cr15, [ip], #-48	; 0xffffffd0
    8d78:	blmi	2db5b0 <_ZdlPv@@Base+0x2c5344>
    8d7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8d80:	blls	162df0 <_ZdlPv@@Base+0x14cb84>
    8d84:	qaddle	r4, sl, r9
    8d88:	pop	{r1, r2, ip, sp, pc}
    8d8c:			; <UNDEFINED> instruction: 0x46538ef0
    8d90:	strbmi	r4, [r9], -sl, lsr #12
    8d94:			; <UNDEFINED> instruction: 0xf00c4638
    8d98:	strb	pc, [sp, fp, lsl #24]!	; <UNPREDICTABLE>
    8d9c:	ldmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8da0:	andeq	r6, r2, r0, ror fp
    8da4:	strdeq	r6, [r2], -sl
    8da8:	andeq	r0, r0, ip, lsl r1
    8dac:	strheq	r6, [r2], -r4
    8db0:	svcmi	0x00f0e92d
    8db4:	sfm	f2, 4, [sp, #-0]
    8db8:			; <UNDEFINED> instruction: 0x4c6f8b02
    8dbc:	beq	4445e4 <_ZdlPv@@Base+0x42e378>
    8dc0:	ldrbtmi	r4, [ip], #-2158	; 0xfffff792
    8dc4:	blge	235078 <_ZdlPv@@Base+0x21ee0c>
    8dc8:	stmdapl	r0!, {r3, r5, r8, fp, sp, pc}
    8dcc:	eorls	r6, r9, r0, lsl #16
    8dd0:	andeq	pc, r0, pc, asr #32
    8dd4:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    8dd8:			; <UNDEFINED> instruction: 0xf8439001
    8ddc:	addmi	r2, fp, #4, 30
    8de0:			; <UNDEFINED> instruction: 0xf8dfd1fb
    8de4:	movwcs	r9, #416	; 0x1a0
    8de8:	stclmi	15, cr4, [r8, #-412]!	; 0xfffffe64
    8dec:	ldrbtmi	r4, [pc], #-1273	; 8df4 <floor@plt+0x5dd4>
    8df0:	ldmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    8df4:			; <UNDEFINED> instruction: 0xf107447d
    8df8:	movwls	r0, #14356	; 0x3814
    8dfc:	strbmi	r9, [r8], -r2, lsl #6
    8e00:			; <UNDEFINED> instruction: 0xf00d2600
    8e04:	ssatmi	pc, #19, r3, asr #25	; <UNPREDICTABLE>
    8e08:	blx	bc6e0a <_ZdlPv@@Base+0xbb0b9e>
    8e0c:	strmi	r1, [r4], -r3, asr #24
    8e10:	b	16bceac <_ZdlPv@@Base+0x16a6c40>
    8e14:	stmibvs	fp!, {r1, r2, r9}
    8e18:	stmdacs	r9!, {r1, r2, r6, r8, ip, lr, pc}
    8e1c:	stmdacs	ip!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    8e20:	stmibvs	sl!, {r0, r2, r5, r6, ip, lr, pc}^
    8e24:	blx	fe0477aa <_ZdlPv@@Base+0xfe03153e>
    8e28:	lfmle	f4, 2, [fp, #-616]	; 0xfffffd98
    8e2c:	mrrcne	9, 6, r6, r9, cr10	; <UNPREDICTABLE>
    8e30:			; <UNDEFINED> instruction: 0xf80261a9
    8e34:	stccs	0, cr11, [r2], #-12
    8e38:	stccs	0, cr13, [r8], #-328	; 0xfffffeb8
    8e3c:			; <UNDEFINED> instruction: 0xf10abf04
    8e40:	strcs	r0, [r0], -r1, lsl #20
    8e44:	stccs	0, cr13, [r9], #-896	; 0xfffffc80
    8e48:			; <UNDEFINED> instruction: 0xf10abf04
    8e4c:			; <UNDEFINED> instruction: 0x26003aff
    8e50:			; <UNDEFINED> instruction: 0xf7fed0da
    8e54:	strcs	pc, [r0], -r9, lsl #22
    8e58:	strmi	r1, [r4], -r3, asr #24
    8e5c:	bls	7d5c8 <_ZdlPv@@Base+0x6735c>
    8e60:	stmdami	ip, {r0, r1, r3, r6, r8, r9, fp, lr}^
    8e64:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    8e68:			; <UNDEFINED> instruction: 0x4619461a
    8e6c:			; <UNDEFINED> instruction: 0xf9d2f7ff
    8e70:			; <UNDEFINED> instruction: 0xf00d2098
    8e74:	mrc	9, 0, APSR_nzcv, cr8, cr7, {6}
    8e78:	bls	8f6c0 <_ZdlPv@@Base+0x79454>
    8e7c:	strmi	sl, [r4], -r9, lsl #22
    8e80:	blx	fea46e86 <_ZdlPv@@Base+0xfea30c1a>
    8e84:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
    8e88:	andsvs	r6, ip, sl, lsl r8
    8e8c:	rsbvs	r4, r2, fp, lsr fp
    8e90:	ldrbtmi	r4, [sl], #-2626	; 0xfffff5be
    8e94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8e98:	subsmi	r9, sl, r9, lsr #22
    8e9c:	eorlt	sp, fp, r5, ror #2
    8ea0:	blhi	c419c <_ZdlPv@@Base+0xadf30>
    8ea4:	svchi	0x00f0e8bd
    8ea8:	blx	17e3658 <_ZdlPv@@Base+0x17cd3ec>
    8eac:	addsmi	pc, sl, #128, 22	; 0x20000
    8eb0:	bmi	f00318 <_ZdlPv@@Base+0xeea0ac>
    8eb4:			; <UNDEFINED> instruction: 0xf1032e02
    8eb8:	ldrbtmi	r0, [sl], #-1
    8ebc:	orrsvs	r6, r0, r1, asr r9
    8ec0:	andlt	pc, r3, r1, lsl #16
    8ec4:	ldmle	pc, {r2, r3, ip, lr, pc}	; <UNPREDICTABLE>
    8ec8:	adcsle	r2, r4, r0, lsl #28
    8ecc:	svclt	0x00182e01
    8ed0:	orrsle	r2, r9, r2, lsl #12
    8ed4:	adcsle	r2, ip, r2, lsr #24
    8ed8:	svclt	0x00082c5c
    8edc:	ldr	r2, [r3, r2, lsl #12]
    8ee0:	ldr	r2, [r1, r1, lsl #12]
    8ee4:			; <UNDEFINED> instruction: 0xf00d4640
    8ee8:	ldmibvs	fp!, {r0, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    8eec:	blcs	42e78 <_ZdlPv@@Base+0x2cc0c>
    8ef0:	stmibvs	sl!, {r5, r8, sl, fp, ip, lr, pc}^
    8ef4:	sfmle	f4, 4, [r1, #-616]!	; 0xfffffd98
    8ef8:	mrrcne	10, 2, r4, lr, cr10
    8efc:	ldrbtmi	r2, [sl], #-0
    8f00:	orrsvs	r6, r6, r1, asr r9
    8f04:	blls	de22c <_ZdlPv@@Base+0xc7fc0>
    8f08:	blls	b751c <_ZdlPv@@Base+0xa12b0>
    8f0c:	andsle	r2, fp, r0, lsr #22
    8f10:			; <UNDEFINED> instruction: 0xf00d6950
    8f14:	blls	c82e0 <_ZdlPv@@Base+0xb2074>
    8f18:	bl	b37c8 <_ZdlPv@@Base+0x9d55c>
    8f1c:			; <UNDEFINED> instruction: 0xf8430383
    8f20:	blls	8c138 <_ZdlPv@@Base+0x75ecc>
    8f24:	movwls	r3, #8961	; 0x2301
    8f28:	movwls	r2, #13056	; 0x3300
    8f2c:			; <UNDEFINED> instruction: 0xf47f2c29
    8f30:	ldr	sl, [sp, r6, ror #30]
    8f34:	blcs	2fb48 <_ZdlPv@@Base+0x198dc>
    8f38:	udf	#32003	; 0x7d03
    8f3c:	andseq	pc, r4, r5, lsl #2
    8f40:	blx	ffc44f7c <_ZdlPv@@Base+0xffc2ed10>
    8f44:	ldrb	r6, [r7, fp, lsr #19]
    8f48:	ldrmi	sl, [r9], -r4, lsl #28
    8f4c:	movwls	r2, #13057	; 0x3301
    8f50:			; <UNDEFINED> instruction: 0xf00c4630
    8f54:	bls	875b8 <_ZdlPv@@Base+0x7134c>
    8f58:	ldrtmi	r4, [r1], -sp, lsl #22
    8f5c:	ldmpl	r3, {r1, r4, fp, lr}^
    8f60:			; <UNDEFINED> instruction: 0x461a4478
    8f64:	mrc2	7, 6, pc, cr14, cr15, {7}
    8f68:			; <UNDEFINED> instruction: 0xf7f9e7e0
    8f6c:	qsaxmi	lr, r0, r0
    8f70:			; <UNDEFINED> instruction: 0xf97cf00d
    8f74:	svc	0x0050f7f9
    8f78:	andeq	r6, r2, lr, rrx
    8f7c:	andeq	r0, r0, ip, lsl r1
    8f80:	andeq	r6, r2, sl, asr r0
    8f84:			; <UNDEFINED> instruction: 0x00026ab8
    8f88:			; <UNDEFINED> instruction: 0x00026ab6
    8f8c:			; <UNDEFINED> instruction: 0x00026ab0
    8f90:	andeq	r0, r0, r8, ror r1
    8f94:	andeq	r2, r1, lr, lsr r6
    8f98:	andeq	r6, r2, lr, lsl sl
    8f9c:	muleq	r2, lr, pc	; <UNPREDICTABLE>
    8fa0:	andeq	r6, r2, sl, ror #19
    8fa4:	andeq	r6, r2, r6, lsr #19
    8fa8:	andeq	r2, r1, r0, ror r5
    8fac:	svcmi	0x00f0e92d
    8fb0:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    8fb4:			; <UNDEFINED> instruction: 0xf8df8b04
    8fb8:			; <UNDEFINED> instruction: 0xf8df5e28
    8fbc:			; <UNDEFINED> instruction: 0xf8df8e28
    8fc0:	ldrbtmi	r6, [sp], #-3624	; 0xfffff1d8
    8fc4:	mcrvc	8, 1, pc, cr4, cr15, {6}	; <UNPREDICTABLE>
    8fc8:	ldrbtmi	fp, [r8], #133	; 0x85
    8fcc:	andeq	pc, r8, r5, lsl #2
    8fd0:	ldrbtmi	r4, [pc], #-1150	; 8fd8 <floor@plt+0x5fb8>
    8fd4:	blx	ffac5012 <_ZdlPv@@Base+0xffaaeda6>
    8fd8:	bleq	545400 <_ZdlPv@@Base+0x52f194>
    8fdc:			; <UNDEFINED> instruction: 0xf8d53614
    8fe0:			; <UNDEFINED> instruction: 0xf7fea004
    8fe4:	strmi	pc, [r4], -r1, asr #20
    8fe8:	svceq	0x0000f1ba
    8fec:			; <UNDEFINED> instruction: 0xf8dfd006
    8ff0:	ldmpl	fp!, {r9, sl, fp, ip, sp}^
    8ff4:	addmi	r6, r3, #1769472	; 0x1b0000
    8ff8:	ldrthi	pc, [ip], -r0	; <UNPREDICTABLE>
    8ffc:	blcs	1f50190 <_ZdlPv@@Base+0x1f39f24>
    9000:			; <UNDEFINED> instruction: 0x81b7f200
    9004:			; <UNDEFINED> instruction: 0xf852a202
    9008:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    900c:	svclt	0x00004710
    9010:	andeq	r0, r0, fp, lsl #6
    9014:	andeq	r0, r0, r3, ror #6
    9018:	andeq	r0, r0, r3, ror #6
    901c:	andeq	r0, r0, r3, ror #6
    9020:	andeq	r0, r0, r3, ror #6
    9024:	andeq	r0, r0, r3, ror #6
    9028:	andeq	r0, r0, r3, ror #6
    902c:	andeq	r0, r0, r3, ror #6
    9030:	andeq	r0, r0, r3, ror #6
    9034:	andeq	r0, r0, r3, ror #6
    9038:			; <UNDEFINED> instruction: 0xffffffcf
    903c:	andeq	r0, r0, r3, ror #6
    9040:	andeq	r0, r0, r3, ror #6
    9044:	andeq	r0, r0, r3, ror #6
    9048:	andeq	r0, r0, r3, ror #6
    904c:	andeq	r0, r0, r3, ror #6
    9050:	andeq	r0, r0, r3, ror #6
    9054:	andeq	r0, r0, r3, ror #6
    9058:	andeq	r0, r0, r3, ror #6
    905c:	andeq	r0, r0, r3, ror #6
    9060:	andeq	r0, r0, r3, ror #6
    9064:	andeq	r0, r0, r3, ror #6
    9068:	andeq	r0, r0, r3, ror #6
    906c:	andeq	r0, r0, r3, ror #6
    9070:	andeq	r0, r0, r3, ror #6
    9074:	andeq	r0, r0, r3, ror #6
    9078:	andeq	r0, r0, r3, ror #6
    907c:	andeq	r0, r0, r3, ror #6
    9080:	andeq	r0, r0, r3, ror #6
    9084:	andeq	r0, r0, r3, ror #6
    9088:	andeq	r0, r0, r3, ror #6
    908c:	andeq	r0, r0, r3, ror #6
    9090:	andeq	r0, r0, r3, ror #6
    9094:			; <UNDEFINED> instruction: 0xffffffcf
    9098:	ldrdeq	r0, [r0], -r7
    909c:	strdeq	r0, [r0], -r5
    90a0:	andeq	r0, r0, r7, lsl r3
    90a4:	andeq	r0, r0, r3, ror #6
    90a8:	andeq	r0, r0, r3, ror #6
    90ac:	andeq	r0, r0, r3, asr #9
    90b0:	andeq	r0, r0, r9, asr #10
    90b4:	andeq	r0, r0, r3, ror #6
    90b8:	andeq	r0, r0, r3, ror #6
    90bc:	andeq	r0, r0, r3, ror #6
    90c0:	andeq	r0, r0, r3, ror #6
    90c4:	andeq	r0, r0, r3, ror #6
    90c8:	andeq	r0, r0, r1, ror #9
    90cc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    90d0:	andeq	r0, r0, r3, ror #6
    90d4:	strdeq	r0, [r0], -r9
    90d8:	strdeq	r0, [r0], -r9
    90dc:	strdeq	r0, [r0], -r9
    90e0:	strdeq	r0, [r0], -r9
    90e4:	strdeq	r0, [r0], -r9
    90e8:	strdeq	r0, [r0], -r9
    90ec:	strdeq	r0, [r0], -r9
    90f0:	strdeq	r0, [r0], -r9
    90f4:	strdeq	r0, [r0], -r9
    90f8:	strdeq	r0, [r0], -r9
    90fc:	andeq	r0, r0, r3, ror #6
    9100:	andeq	r0, r0, r3, ror #6
    9104:	andeq	r0, r0, r5, lsr #10
    9108:	andeq	r0, r0, r7, lsl #11
    910c:	andeq	r0, r0, r9, ror #10
    9110:	andeq	r0, r0, r3, ror #6
    9114:	andeq	r0, r0, r3, ror #6
    9118:	andeq	r0, r0, r3, ror #6
    911c:	andeq	r0, r0, r3, ror #6
    9120:	andeq	r0, r0, r3, ror #6
    9124:	andeq	r0, r0, r3, ror #6
    9128:	andeq	r0, r0, r3, ror #6
    912c:	andeq	r0, r0, r3, ror #6
    9130:	andeq	r0, r0, r3, ror #6
    9134:	andeq	r0, r0, r3, ror #6
    9138:	andeq	r0, r0, r3, ror #6
    913c:	andeq	r0, r0, r3, ror #6
    9140:	andeq	r0, r0, r3, ror #6
    9144:	andeq	r0, r0, r3, ror #6
    9148:	andeq	r0, r0, r3, ror #6
    914c:	andeq	r0, r0, r3, ror #6
    9150:	andeq	r0, r0, r3, ror #6
    9154:	andeq	r0, r0, r3, ror #6
    9158:	andeq	r0, r0, r3, ror #6
    915c:	andeq	r0, r0, r3, ror #6
    9160:	andeq	r0, r0, r3, ror #6
    9164:	andeq	r0, r0, r3, ror #6
    9168:	andeq	r0, r0, r3, ror #6
    916c:	andeq	r0, r0, r3, ror #6
    9170:	andeq	r0, r0, r3, ror #6
    9174:	andeq	r0, r0, r3, ror #6
    9178:	andeq	r0, r0, r3, ror #6
    917c:	andeq	r0, r0, r3, ror #6
    9180:	andeq	r0, r0, r3, ror #6
    9184:	andeq	r0, r0, r5, lsr #11
    9188:	andeq	r0, r0, r3, ror #6
    918c:	andeq	r0, r0, r3, ror #6
    9190:	andeq	r0, r0, r3, ror #6
    9194:	andeq	r0, r0, r3, ror #6
    9198:	andeq	r0, r0, r3, ror #6
    919c:	andeq	r0, r0, r3, ror #6
    91a0:	andeq	r0, r0, r3, ror #6
    91a4:	andeq	r0, r0, r3, ror #6
    91a8:	andeq	r0, r0, r3, ror #6
    91ac:	andeq	r0, r0, r3, ror #6
    91b0:	andeq	r0, r0, r3, ror #6
    91b4:	andeq	r0, r0, r3, ror #6
    91b8:	andeq	r0, r0, r3, ror #6
    91bc:	andeq	r0, r0, r3, ror #6
    91c0:	andeq	r0, r0, r3, ror #6
    91c4:	andeq	r0, r0, r3, ror #6
    91c8:	andeq	r0, r0, r3, ror #6
    91cc:	andeq	r0, r0, r3, ror #6
    91d0:	andeq	r0, r0, r3, ror #6
    91d4:	andeq	r0, r0, r3, ror #6
    91d8:	andeq	r0, r0, r3, ror #6
    91dc:	andeq	r0, r0, r3, ror #6
    91e0:	andeq	r0, r0, r3, ror #6
    91e4:	andeq	r0, r0, r3, ror #6
    91e8:	andeq	r0, r0, r3, ror #6
    91ec:	andeq	r0, r0, r3, ror #6
    91f0:	andeq	r0, r0, r3, ror #6
    91f4:	andeq	r0, r0, r3, ror #6
    91f8:	andeq	r0, r0, r3, ror #6
    91fc:	andeq	r0, r0, r3, ror #6
    9200:	andeq	r0, r0, r3, ror #6
    9204:	andeq	r0, r0, r5, asr #6
    9208:	blvs	ffa4758c <_ZdlPv@@Base+0xffa31320>
    920c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9210:			; <UNDEFINED> instruction: 0xf106447e
    9214:	ldrtmi	r0, [r2], r8, lsl #18
    9218:			; <UNDEFINED> instruction: 0xf1a468f3
    921c:	ldmdbvs	r2!, {r4, r5, r8}
    9220:	blx	11252 <floor@plt+0xe232>
    9224:	addsmi	r1, r3, #8, 16	; 0x80000
    9228:	vmlal.s<illegal width 8>	<illegal reg q5.5>, d16, d0[5]
    922c:			; <UNDEFINED> instruction: 0xf8da808e
    9230:	mrrcne	0, 0, r2, r9, cr8
    9234:	andne	pc, ip, sl, asr #17
    9238:			; <UNDEFINED> instruction: 0xf7fe54d4
    923c:	strmi	pc, [r5], -r7, asr #18
    9240:			; <UNDEFINED> instruction: 0xf0001c68
    9244:			; <UNDEFINED> instruction: 0xf8df82f5
    9248:	rsclt	r3, sl, #176, 22	; 0x2c000
    924c:	andlt	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    9250:	andcc	pc, r2, fp, lsl r8	; <UNPREDICTABLE>
    9254:			; <UNDEFINED> instruction: 0xf0002b00
    9258:			; <UNDEFINED> instruction: 0xf7fe82eb
    925c:			; <UNDEFINED> instruction: 0xf64cf905
    9260:			; <UNDEFINED> instruction: 0xf6c043cc
    9264:	ldrmi	r4, [r8, #972]	; 0x3cc
    9268:	blle	ff55aa80 <_ZdlPv@@Base+0xff544814>
    926c:	blls	fe3475f0 <_ZdlPv@@Base+0xfe331384>
    9270:	bhi	fe444a94 <_ZdlPv@@Base+0xfe42e828>
    9274:	blhi	144d44 <_ZdlPv@@Base+0x12ead8>
    9278:			; <UNDEFINED> instruction: 0xf10944f9
    927c:	cdp	8, 11, cr0, cr8, cr8, {0}
    9280:	ands	r6, r7, r7, ror #23
    9284:	blvs	1e47608 <_ZdlPv@@Base+0x1e3139c>
    9288:	ldrbtmi	r1, [lr], #-3161	; 0xfffff3a7
    928c:	ldrhtvs	r6, [r1], #130	; 0x82
    9290:			; <UNDEFINED> instruction: 0xf7fe54d4
    9294:	mcrrne	9, 1, pc, r1, cr11	; <UNPREDICTABLE>
    9298:			; <UNDEFINED> instruction: 0xf0004605
    929c:	sbclt	r8, r3, #268435468	; 0x1000000c
    92a0:	andcc	pc, r3, fp, lsl r8	; <UNPREDICTABLE>
    92a4:			; <UNDEFINED> instruction: 0xf0002b00
    92a8:			; <UNDEFINED> instruction: 0xf7fe846e
    92ac:	ldc	8, cr15, [r6, #884]	; 0x374
    92b0:	strmi	r6, [r4], -ip, lsl #22
    92b4:	teqeq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
    92b8:			; <UNDEFINED> instruction: 0x2010f8d9
    92bc:	cdp	2, 0, cr11, cr7, cr4, {7}
    92c0:			; <UNDEFINED> instruction: 0xf8d93a10
    92c4:	cdp	0, 11, cr3, cr8, cr12, {0}
    92c8:	addsmi	r7, r3, #203776	; 0x31c00
    92cc:	blvc	244aec <_ZdlPv@@Base+0x22e880>
    92d0:	blvc	3448fc <_ZdlPv@@Base+0x32e690>
    92d4:			; <UNDEFINED> instruction: 0x4640dbd6
    92d8:			; <UNDEFINED> instruction: 0xf924f00d
    92dc:	ldrdcc	pc, [ip], -r9
    92e0:			; <UNDEFINED> instruction: 0xf020e7d0
    92e4:	blcs	1149f6c <_ZdlPv@@Base+0x1133d00>
    92e8:	movthi	pc, #8192	; 0x2000	; <UNPREDICTABLE>
    92ec:			; <UNDEFINED> instruction: 0xf0402b49
    92f0:			; <UNDEFINED> instruction: 0xf8df8297
    92f4:	ldrbtmi	r4, [ip], #-2832	; 0xfffff4f0
    92f8:	andcc	lr, r3, #212, 18	; 0x350000
    92fc:	vrshr.s64	d4, d3, #64
    9300:			; <UNDEFINED> instruction: 0xf8df86ff
    9304:	mrrcne	11, 0, r2, r8, cr4
    9308:	strvc	pc, [r2], #1103	; 0x44f
    930c:	ldmvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    9310:			; <UNDEFINED> instruction: 0xf80160d0
    9314:			; <UNDEFINED> instruction: 0xf7fe8003
    9318:	strtmi	pc, [r0], -r7, lsr #17
    931c:	ldc	0, cr11, [sp], #20
    9320:	pop	{r2, r8, r9, fp, pc}
    9324:			; <UNDEFINED> instruction: 0xf7fe8ff0
    9328:			; <UNDEFINED> instruction: 0xf1b0f89f
    932c:	svclt	0x00183fff
    9330:	strmi	r2, [r4], -sl, lsl #16
    9334:	stmdacs	sl, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9338:			; <UNDEFINED> instruction: 0xf8dfd1ef
    933c:			; <UNDEFINED> instruction: 0x46210ad0
    9340:	andcc	r4, r8, r8, ror r4
    9344:			; <UNDEFINED> instruction: 0xf8caf00d
    9348:	strbmi	lr, [r8], -r7, ror #15
    934c:			; <UNDEFINED> instruction: 0xf8eaf00d
    9350:			; <UNDEFINED> instruction: 0xe76c68f3
    9354:			; <UNDEFINED> instruction: 0xf8baf7fe
    9358:			; <UNDEFINED> instruction: 0xf000287c
    935c:			; <UNDEFINED> instruction: 0xf8df842b
    9360:			; <UNDEFINED> instruction: 0xf8df0ab0
    9364:	ldrbtmi	r1, [r8], #-2736	; 0xfffff550
    9368:	andcc	r4, r8, r9, ror r4
    936c:			; <UNDEFINED> instruction: 0xf892f00d
    9370:			; <UNDEFINED> instruction: 0xf8dfe7d3
    9374:	rsclt	r3, r4, #164, 20	; 0xa4000
    9378:	ldcpl	8, cr5, [fp, #-1004]	; 0xfffffc14
    937c:			; <UNDEFINED> instruction: 0xf0002b00
    9380:			; <UNDEFINED> instruction: 0x46308655
    9384:	bge	fe547708 <_ZdlPv@@Base+0xfe53149c>
    9388:	blx	4453c4 <_ZdlPv@@Base+0x42f158>
    938c:	ldrtmi	r4, [r0], -r1, lsr #12
    9390:			; <UNDEFINED> instruction: 0xf00d44fa
    9394:	and	pc, r5, r3, lsr #17
    9398:			; <UNDEFINED> instruction: 0x2014f8da
    939c:			; <UNDEFINED> instruction: 0xf8ca1c59
    93a0:	ldrbpl	r1, [r4], #24
    93a4:			; <UNDEFINED> instruction: 0xf892f7fe
    93a8:	strmi	r1, [r3], -r2, asr #24
    93ac:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    93b0:	bne	1b47734 <_ZdlPv@@Base+0x1b314c8>
    93b4:			; <UNDEFINED> instruction: 0xf1b0b2c4
    93b8:	ldmdapl	r9!, {r0, r1, r2, r3, r4, r6, r9}^
    93bc:	andcs	fp, r1, #24, 30	; 0x60
    93c0:	stmdbcs	r0, {r0, r3, r8, sl, fp, ip, lr}
    93c4:	andcs	fp, r0, #24, 30	; 0x60
    93c8:			; <UNDEFINED> instruction: 0xf0402a00
    93cc:			; <UNDEFINED> instruction: 0xf7fe8132
    93d0:	ldmib	r8, {r0, r1, r3, r6, fp, ip, sp, lr, pc}^
    93d4:	addsmi	r3, r3, #1610612736	; 0x60000000
    93d8:			; <UNDEFINED> instruction: 0x4658dbde
    93dc:			; <UNDEFINED> instruction: 0xf8a2f00d
    93e0:			; <UNDEFINED> instruction: 0x3018f8d8
    93e4:			; <UNDEFINED> instruction: 0xf7fee7d8
    93e8:	ldmdacs	sp!, {r0, r4, r5, r6, fp, ip, sp, lr, pc}
    93ec:	ldrhi	pc, [r6], #-0
    93f0:	beq	c47774 <_ZdlPv@@Base+0xc31508>
    93f4:	bne	c47778 <_ZdlPv@@Base+0xc3150c>
    93f8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    93fc:			; <UNDEFINED> instruction: 0xf00d3008
    9400:	str	pc, [sl, r9, asr #16]
    9404:	bpl	947788 <_ZdlPv@@Base+0x93151c>
    9408:			; <UNDEFINED> instruction: 0xf8df2122
    940c:	ldrbtmi	r4, [sp], #-2596	; 0xfffff5dc
    9410:	bvs	847794 <_ZdlPv@@Base+0x831528>
    9414:	andeq	pc, r8, r5, lsl #2
    9418:	bhi	74779c <_ZdlPv@@Base+0x731530>
    941c:			; <UNDEFINED> instruction: 0xf85ef00d
    9420:	andseq	pc, r4, r5, lsl #2
    9424:			; <UNDEFINED> instruction: 0xf9c2f00d
    9428:	bpl	4477ac <_ZdlPv@@Base+0x431540>
    942c:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    9430:	ldrbtmi	r4, [r8], #1149	; 0x47d
    9434:	ldmdbeq	r4, {r2, r8, ip, sp, lr, pc}
    9438:	beq	545858 <_ZdlPv@@Base+0x52f5ec>
    943c:			; <UNDEFINED> instruction: 0xf814f7fe
    9440:	eorle	r2, r4, ip, asr r8
    9444:			; <UNDEFINED> instruction: 0xf000280a
    9448:	mcrrne	3, 7, r8, r3, cr8
    944c:	orrhi	pc, r1, #0
    9450:	ldmib	r5, {r1, r5, fp, sp}^
    9454:			; <UNDEFINED> instruction: 0xf0003203
    9458:	addsmi	r8, r3, #136, 6	; 0x20000002
    945c:	blx	fe047de2 <_ZdlPv@@Base+0xfe031b76>
    9460:	adcshi	pc, r0, r0, lsl #5
    9464:	mrrcne	8, 10, r6, r9, cr2
    9468:			; <UNDEFINED> instruction: 0xf80260e1
    946c:	ldmib	r4, {r0, r1, ip, sp, pc}^
    9470:	addsmi	r3, r3, #1610612736	; 0x60000000
    9474:	adchi	pc, ip, r0, lsl #5
    9478:			; <UNDEFINED> instruction: 0x2014f8d8
    947c:			; <UNDEFINED> instruction: 0xf8c81c59
    9480:			; <UNDEFINED> instruction: 0xf8021018
    9484:			; <UNDEFINED> instruction: 0xf7fdb003
    9488:	ldmdacs	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    948c:			; <UNDEFINED> instruction: 0xf8dfd1da
    9490:	ldrbtmi	fp, [fp], #2480	; 0x9b0
    9494:	andcc	lr, r3, #3588096	; 0x36c000
    9498:	vqsub.u8	d20, d16, d10
    949c:	ldmvs	r2!, {r1, r2, r3, r4, r7, pc}
    94a0:	rscsvs	r1, r1, r9, asr ip
    94a4:	ldrbpl	r2, [r1], #348	; 0x15c
    94a8:			; <UNDEFINED> instruction: 0xf810f7fe
    94ac:			; <UNDEFINED> instruction: 0xf0002822
    94b0:	ldmib	r6, {r5, r7, pc}^
    94b4:	addsmi	r2, sl, #402653184	; 0x18000000
    94b8:	addshi	pc, r6, r0, lsl #5
    94bc:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    94c0:	stfeqd	f7, [r1], {2}
    94c4:	ldrbtmi	r2, [fp], #-92	; 0xffffffa4
    94c8:			; <UNDEFINED> instruction: 0xf8c36959
    94cc:	strpl	ip, [r8], #24
    94d0:			; <UNDEFINED> instruction: 0xf7fde7b4
    94d4:	stmdacs	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    94d8:	orrshi	pc, r3, #0
    94dc:	stmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    94e0:	stmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    94e4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    94e8:			; <UNDEFINED> instruction: 0xf00c3008
    94ec:			; <UNDEFINED> instruction: 0xe714ffd3
    94f0:			; <UNDEFINED> instruction: 0xffecf7fd
    94f4:			; <UNDEFINED> instruction: 0xf000283e
    94f8:			; <UNDEFINED> instruction: 0xf8df8377
    94fc:			; <UNDEFINED> instruction: 0xf8df0954
    9500:	ldrbtmi	r1, [r8], #-2388	; 0xfffff6ac
    9504:	andcc	r4, r8, r9, ror r4
    9508:			; <UNDEFINED> instruction: 0xffc4f00c
    950c:			; <UNDEFINED> instruction: 0xf7fde705
    9510:	mcrrne	15, 13, pc, r1, cr13	; <UNPREDICTABLE>
    9514:			; <UNDEFINED> instruction: 0xf8dfd007
    9518:	sbclt	r3, r2, #224, 16	; 0xe00000
    951c:	ldcpl	8, cr5, [fp], {251}	; 0xfb
    9520:			; <UNDEFINED> instruction: 0xf0402b00
    9524:	andlt	r8, r5, r6, lsr r1
    9528:	blhi	144824 <_ZdlPv@@Base+0x12e5b8>
    952c:	svcmi	0x00f0e8bd
    9530:	stmdalt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9534:			; <UNDEFINED> instruction: 0xffcaf7fd
    9538:			; <UNDEFINED> instruction: 0xf000282d
    953c:	ldmdacs	sp!, {r0, r3, r7, r8, r9, pc}
    9540:	tsthi	r9, r0	; <UNPREDICTABLE>
    9544:	ldmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9548:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    954c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    9550:			; <UNDEFINED> instruction: 0xf00c3008
    9554:	usat	pc, #0, pc, lsl #31	; <UNPREDICTABLE>
    9558:			; <UNDEFINED> instruction: 0xffb8f7fd
    955c:			; <UNDEFINED> instruction: 0x46052874
    9560:	adcshi	pc, r9, r0
    9564:	ldmeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9568:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    956c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    9570:			; <UNDEFINED> instruction: 0xf00c3008
    9574:	ldrb	pc, [r0], pc, lsl #31	; <UNPREDICTABLE>
    9578:			; <UNDEFINED> instruction: 0xffa8f7fd
    957c:			; <UNDEFINED> instruction: 0xf000283d
    9580:			; <UNDEFINED> instruction: 0xf8df8326
    9584:			; <UNDEFINED> instruction: 0xf8df08e4
    9588:	ldrbtmi	r1, [r8], #-2276	; 0xfffff71c
    958c:	andcc	r4, r8, r9, ror r4
    9590:			; <UNDEFINED> instruction: 0xff80f00c
    9594:			; <UNDEFINED> instruction: 0xf7fde6c1
    9598:	ldmdacs	sp!, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    959c:	movthi	pc, #45056	; 0xb000	; <UNPREDICTABLE>
    95a0:	stmiaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    95a4:	stmiane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    95a8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    95ac:			; <UNDEFINED> instruction: 0xf00c3008
    95b0:			; <UNDEFINED> instruction: 0xe6b2ff71
    95b4:			; <UNDEFINED> instruction: 0xff8af7fd
    95b8:			; <UNDEFINED> instruction: 0xf040280a
    95bc:			; <UNDEFINED> instruction: 0xf7fd8599
    95c0:	str	pc, [ip, #-3923]	; 0xfffff0ad
    95c4:	andeq	pc, r8, r5, lsl #2
    95c8:			; <UNDEFINED> instruction: 0xffacf00c
    95cc:	strb	r6, [r9, -fp, ror #17]
    95d0:			; <UNDEFINED> instruction: 0xf00c4648
    95d4:	stmibvs	r3!, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    95d8:			; <UNDEFINED> instruction: 0xf10be74e
    95dc:			; <UNDEFINED> instruction: 0xf00c0008
    95e0:			; <UNDEFINED> instruction: 0xf8dbffa1
    95e4:	ldrb	r3, [sl, -ip]
    95e8:			; <UNDEFINED> instruction: 0xf00c4650
    95ec:	ldmibvs	r2!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    95f0:			; <UNDEFINED> instruction: 0xf7fde764
    95f4:	ldmib	r6, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    95f8:	addsmi	r3, r3, #1610612736	; 0x60000000
    95fc:	addhi	pc, fp, r0, lsl #5
    9600:	ldmdalt	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9604:			; <UNDEFINED> instruction: 0x21221c58
    9608:			; <UNDEFINED> instruction: 0xf8db44fb
    960c:			; <UNDEFINED> instruction: 0xf8cb2014
    9610:	ldrbpl	r0, [r1], #24
    9614:	movwcs	lr, #14811	; 0x39db
    9618:	ble	1d5a088 <_ZdlPv@@Base+0x1d43e1c>
    961c:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9620:	stfeqd	f7, [r1], {2}
    9624:	ldrbtmi	r2, [fp], #-34	; 0xffffffde
    9628:			; <UNDEFINED> instruction: 0xf8c36899
    962c:	strpl	ip, [r8], #12
    9630:			; <UNDEFINED> instruction: 0xf8dfe704
    9634:	movwls	sl, #14412	; 0x384c
    9638:	ldmib	sl, {r1, r3, r4, r5, r6, r7, sl, lr}^
    963c:	ldrmi	r2, [r0], -r5, lsl #2
    9640:	andne	lr, r1, #3358720	; 0x334000
    9644:			; <UNDEFINED> instruction: 0xffa0f7fd
    9648:	andne	lr, r1, #3620864	; 0x374000
    964c:	strmi	r9, [r4], -r3, lsl #22
    9650:			; <UNDEFINED> instruction: 0xf0402800
    9654:			; <UNDEFINED> instruction: 0xf1b98545
    9658:	rsble	r0, sl, r0, lsl #30
    965c:			; <UNDEFINED> instruction: 0x001cf8da
    9660:	ble	175a06c <_ZdlPv@@Base+0x1743e00>
    9664:	ldmdage	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9668:	movwls	r1, #7240	; 0x1c48
    966c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9670:			; <UNDEFINED> instruction: 0xf8ca44fa
    9674:	cpsie	,#24
    9678:	ldrbpl	r0, [r3], #-32	; 0xffffffe0
    967c:			; <UNDEFINED> instruction: 0x1014f8da
    9680:	stc2l	7, cr15, [r6, #1012]!	; 0x3f4
    9684:			; <UNDEFINED> instruction: 0x1018f8da
    9688:	strmi	r3, [r4], -r1, lsl #18
    968c:	andseq	pc, r4, sl, lsl #2
    9690:			; <UNDEFINED> instruction: 0xf86af00d
    9694:	suble	r2, ip, r0, lsl #24
    9698:	blcs	a302a4 <_ZdlPv@@Base+0xa1a038>
    969c:	addhi	pc, r3, #0
    96a0:			; <UNDEFINED> instruction: 0xf00c2010
    96a4:			; <UNDEFINED> instruction: 0xf8dffdbf
    96a8:	andcs	r3, r0, #224, 14	; 0x3800000
    96ac:	movtcc	r4, #1147	; 0x47b
    96b0:	strtmi	r4, [r0], -r2, lsl #13
    96b4:	andcs	pc, r4, sl, asr #17
    96b8:	andcc	pc, r0, sl, asr #17
    96bc:			; <UNDEFINED> instruction: 0xf91cf00d
    96c0:			; <UNDEFINED> instruction: 0x37c8f8df
    96c4:	andeq	lr, r2, sl, asr #19
    96c8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    96cc:	andge	pc, r0, r3, asr #17
    96d0:	andcs	pc, r4, sl, asr #17
    96d4:			; <UNDEFINED> instruction: 0xf7fde483
    96d8:			; <UNDEFINED> instruction: 0xf7fdfec7
    96dc:	stmdacs	r8!, {r0, r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    96e0:	msrhi	SPSR_fx, #0
    96e4:			; <UNDEFINED> instruction: 0xf00c200c
    96e8:			; <UNDEFINED> instruction: 0xf8dffd9d
    96ec:			; <UNDEFINED> instruction: 0xf8df37a4
    96f0:	smlatbcs	r0, r4, r7, r2
    96f4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    96f8:	subsvs	r3, r9, ip, asr r2
    96fc:	ldmdavs	sp, {r0, r2, r7, sp, lr}
    9700:	stmib	r0, {r3, r4, sp, lr}^
    9704:	str	r2, [sp, -r0, lsl #10]!
    9708:	andeq	pc, r8, fp, lsl #2
    970c:			; <UNDEFINED> instruction: 0xff0af00c
    9710:	ldrdcs	pc, [ip], -fp
    9714:	ldrbmi	lr, [r0], -r2, lsl #15
    9718:			; <UNDEFINED> instruction: 0xff04f00c
    971c:			; <UNDEFINED> instruction: 0xe76f69b3
    9720:	andseq	pc, r4, sl, lsl #2
    9724:			; <UNDEFINED> instruction: 0xf00c9301
    9728:	ldmib	sl, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    972c:	blls	51b48 <_ZdlPv@@Base+0x3b8dc>
    9730:			; <UNDEFINED> instruction: 0xf8dfe798
    9734:	ldrbtmi	r4, [ip], #-1892	; 0xfffff89c
    9738:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
    973c:	andeq	pc, r8, r4, lsl #2
    9740:	cdp2	0, 9, cr15, cr2, cr12, {0}
    9744:	blcs	23dd8 <_ZdlPv@@Base+0xdb6c>
    9748:			; <UNDEFINED> instruction: 0xf8dfdc05
    974c:	rsbcs	r1, r2, r0, asr r7
    9750:			; <UNDEFINED> instruction: 0xf00b4479
    9754:			; <UNDEFINED> instruction: 0xf8dffbe1
    9758:	vabd.s8	q9, q0, q4
    975c:			; <UNDEFINED> instruction: 0xf8df1403
    9760:	ldrbtmi	r3, [sl], #-1860	; 0xfffff8bc
    9764:	ldmpl	sl!, {r0, r4, r6, r8, fp, sp, lr}^
    9768:	ldclpl	8, cr7, [r3], {11}
    976c:	svclt	0x00182b00
    9770:	strvc	pc, [r1], #1103	; 0x44f
    9774:			; <UNDEFINED> instruction: 0xf7fde5d1
    9778:			; <UNDEFINED> instruction: 0xf8dffe77
    977c:			; <UNDEFINED> instruction: 0xf8df072c
    9780:	vst1.8	{d17}, [pc :128], ip
    9784:	ldrbtmi	r7, [r8], #-1201	; 0xfffffb4f
    9788:	andcc	r4, r8, r9, ror r4
    978c:	cdp2	0, 8, cr15, cr2, cr12, {0}
    9790:			; <UNDEFINED> instruction: 0xf8dfe5c3
    9794:			; <UNDEFINED> instruction: 0x212e371c
    9798:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    979c:			; <UNDEFINED> instruction: 0xf103447b
    97a0:	stmib	r3, {r3}^
    97a4:			; <UNDEFINED> instruction: 0xf00c450c
    97a8:	mrc	14, 5, APSR_nzcv, cr7, cr9, {4}
    97ac:			; <UNDEFINED> instruction: 0xf8df8b00
    97b0:	ldrbtmi	r4, [ip], #-1796	; 0xfffff8fc
    97b4:	streq	pc, [r8], -r4, lsl #2
    97b8:	blls	145288 <_ZdlPv@@Base+0x12f01c>
    97bc:	mcr2	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    97c0:	strmi	r1, [r5], -r2, asr #24
    97c4:			; <UNDEFINED> instruction: 0xf8dfd02c
    97c8:	blx	17d7090 <_ZdlPv@@Base+0x17c0e24>
    97cc:	ldmpl	fp!, {r7, fp, ip, sp, lr, pc}^
    97d0:	andcc	pc, r8, r3, lsl r8	; <UNPREDICTABLE>
    97d4:			; <UNDEFINED> instruction: 0xf43f2b00
    97d8:			; <UNDEFINED> instruction: 0xf7fdad84
    97dc:	ldmib	r4, {r0, r2, r6, r9, sl, fp, ip, sp, lr, pc}^
    97e0:	addsmi	r3, r3, #805306368	; 0x30000000
    97e4:			; <UNDEFINED> instruction: 0xf8dfda1f
    97e8:	ldccs	6, cr2, [r0, #-832]!	; 0xfffffcc0
    97ec:	andeq	pc, r1, r3, lsl #2
    97f0:	blhi	285218 <_ZdlPv@@Base+0x26efac>
    97f4:	ldmvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    97f8:			; <UNDEFINED> instruction: 0xf80160d0
    97fc:	sbcsle	r8, sp, r3
    9800:	ldc	13, cr3, [r2, #192]	; 0xc0
    9804:	vmla.f64	d7, d6, d12
    9808:			; <UNDEFINED> instruction: 0xeeb85a90
    980c:	vmls.f64	d6, d22, d22
    9810:	vstr	d7, [r2, #32]
    9814:			; <UNDEFINED> instruction: 0xf7fd7b0c
    9818:	mcrrne	14, 5, pc, r2, cr9	; <UNPREDICTABLE>
    981c:	bicsle	r4, r2, r5, lsl #12
    9820:	strvc	pc, [r2], #1103	; 0x44f
    9824:			; <UNDEFINED> instruction: 0x4630e579
    9828:	cdp2	0, 7, cr15, cr12, cr12, {0}
    982c:	ldrb	r6, [sl, r3, ror #17]
    9830:	bhi	fe445054 <_ZdlPv@@Base+0xfe42ede8>
    9834:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    9838:	blvc	ffa05320 <_ZdlPv@@Base+0xff9ef0b4>
    983c:	cfstrs	mvf4, [r3, #492]	; 0x1ec
    9840:			; <UNDEFINED> instruction: 0xf1a57b0c
    9844:	blcs	118a504 <_ZdlPv@@Base+0x1174298>
    9848:	andge	sp, r2, #15335424	; 0xea0000
    984c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    9850:			; <UNDEFINED> instruction: 0x4710441a
    9854:	andeq	r0, r0, r9, lsl r2
    9858:			; <UNDEFINED> instruction: 0xffffffcd
    985c:			; <UNDEFINED> instruction: 0xffffffcd
    9860:			; <UNDEFINED> instruction: 0xffffffcd
    9864:			; <UNDEFINED> instruction: 0xffffffcd
    9868:			; <UNDEFINED> instruction: 0xffffffcd
    986c:			; <UNDEFINED> instruction: 0xffffffcd
    9870:			; <UNDEFINED> instruction: 0xffffffcd
    9874:			; <UNDEFINED> instruction: 0xffffffcd
    9878:			; <UNDEFINED> instruction: 0xffffffcd
    987c:			; <UNDEFINED> instruction: 0xffffffcd
    9880:			; <UNDEFINED> instruction: 0xffffffcd
    9884:			; <UNDEFINED> instruction: 0xffffffcd
    9888:			; <UNDEFINED> instruction: 0xffffffcd
    988c:			; <UNDEFINED> instruction: 0xffffffcd
    9890:			; <UNDEFINED> instruction: 0xffffffcd
    9894:			; <UNDEFINED> instruction: 0xffffffcd
    9898:			; <UNDEFINED> instruction: 0xffffffcd
    989c:			; <UNDEFINED> instruction: 0xffffffcd
    98a0:			; <UNDEFINED> instruction: 0xffffffcd
    98a4:			; <UNDEFINED> instruction: 0xffffffcd
    98a8:			; <UNDEFINED> instruction: 0xffffffcd
    98ac:			; <UNDEFINED> instruction: 0xffffffcd
    98b0:	andeq	r0, r0, sp, lsl r1
    98b4:			; <UNDEFINED> instruction: 0xffffffcd
    98b8:			; <UNDEFINED> instruction: 0xffffffcd
    98bc:			; <UNDEFINED> instruction: 0xffffffcd
    98c0:	andeq	r0, r0, pc, ror #3
    98c4:			; <UNDEFINED> instruction: 0xffffffcd
    98c8:			; <UNDEFINED> instruction: 0xffffffcd
    98cc:			; <UNDEFINED> instruction: 0xffffffcd
    98d0:			; <UNDEFINED> instruction: 0xffffffcd
    98d4:			; <UNDEFINED> instruction: 0xffffffcd
    98d8:			; <UNDEFINED> instruction: 0xffffffcd
    98dc:			; <UNDEFINED> instruction: 0xffffffcd
    98e0:			; <UNDEFINED> instruction: 0xffffffcd
    98e4:			; <UNDEFINED> instruction: 0xffffffcd
    98e8:			; <UNDEFINED> instruction: 0xffffffcd
    98ec:			; <UNDEFINED> instruction: 0xffffffcd
    98f0:			; <UNDEFINED> instruction: 0xffffffcd
    98f4:			; <UNDEFINED> instruction: 0xffffffcd
    98f8:			; <UNDEFINED> instruction: 0xffffffcd
    98fc:			; <UNDEFINED> instruction: 0xffffffcd
    9900:			; <UNDEFINED> instruction: 0xffffffcd
    9904:			; <UNDEFINED> instruction: 0xffffffcd
    9908:			; <UNDEFINED> instruction: 0xffffffcd
    990c:			; <UNDEFINED> instruction: 0xffffffcd
    9910:			; <UNDEFINED> instruction: 0xffffffcd
    9914:			; <UNDEFINED> instruction: 0xffffffcd
    9918:			; <UNDEFINED> instruction: 0xffffffcd
    991c:			; <UNDEFINED> instruction: 0xffffffcd
    9920:			; <UNDEFINED> instruction: 0xffffffcd
    9924:			; <UNDEFINED> instruction: 0xffffffcd
    9928:			; <UNDEFINED> instruction: 0xffffffcd
    992c:			; <UNDEFINED> instruction: 0xffffffcd
    9930:	andeq	r0, r0, sp, lsl r1
    9934:			; <UNDEFINED> instruction: 0xffffffcd
    9938:			; <UNDEFINED> instruction: 0xffffffcd
    993c:			; <UNDEFINED> instruction: 0xffffffcd
    9940:	andeq	r0, r0, pc, ror #3
    9944:			; <UNDEFINED> instruction: 0xffffffcd
    9948:			; <UNDEFINED> instruction: 0xffffffcd
    994c:			; <UNDEFINED> instruction: 0xffffffcd
    9950:			; <UNDEFINED> instruction: 0xffffffcd
    9954:	andeq	r0, r0, pc, lsr r2
    9958:			; <UNDEFINED> instruction: 0xffffffcd
    995c:			; <UNDEFINED> instruction: 0xffffffcd
    9960:			; <UNDEFINED> instruction: 0xffffffcd
    9964:	andeq	r0, r0, r3, asr #5
    9968:	muleq	r0, pc, r2	; <UNPREDICTABLE>
    996c:	andeq	r0, r0, r7, ror r2
    9970:	ldc2l	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    9974:	stc2	7, cr15, [sl, #1012]!	; 0x3f4
    9978:	msreq	CPSR_fxc, #160, 2	; 0x28
    997c:			; <UNDEFINED> instruction: 0xf0334604
    9980:			; <UNDEFINED> instruction: 0xf0000302
    9984:	stfnep	f0, [r6], {179}	; 0xb3
    9988:	rscshi	pc, sl, #0
    998c:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9990:	blx	fe048314 <_ZdlPv@@Base+0xfe0320a8>
    9994:	andlt	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    9998:	andcc	pc, sl, fp, lsl r8	; <UNPREDICTABLE>
    999c:			; <UNDEFINED> instruction: 0xf0002b00
    99a0:			; <UNDEFINED> instruction: 0xf8df82ef
    99a4:	rsclt	r6, sp, #28, 10	; 0x7000000
    99a8:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
    99ac:	addsmi	r2, sl, #201326592	; 0xc000000
    99b0:	movwhi	pc, #37504	; 0x9280	; <UNPREDICTABLE>
    99b4:	strcc	pc, [ip, #-2271]	; 0xfffff721
    99b8:	stmdaeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    99bc:	ldrbtmi	r1, [fp], #-3152	; 0xfffff3b0
    99c0:	smullsvs	r6, r8, r9, r8
    99c4:			; <UNDEFINED> instruction: 0xf8df548d
    99c8:			; <UNDEFINED> instruction: 0xf7fd5500
    99cc:	ldrbtmi	pc, [sp], #-3405	; 0xfffff2b3	; <UNPREDICTABLE>
    99d0:	andcc	lr, r3, #3489792	; 0x354000
    99d4:	vrshr.s64	d4, d3, #64
    99d8:			; <UNDEFINED> instruction: 0xf8df82df
    99dc:	cfldrdne	mvd2, [r9], {240}	; 0xf0
    99e0:	strbtvs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    99e4:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    99e8:			; <UNDEFINED> instruction: 0xf8df447a
    99ec:	ldrbtmi	r7, [lr], #-1256	; 0xfffffb18
    99f0:	ldrbtmi	r6, [pc], #-209	; 99f8 <floor@plt+0x69d8>
    99f4:			; <UNDEFINED> instruction: 0xf1066892
    99f8:			; <UNDEFINED> instruction: 0xf8020908
    99fc:	and	sl, r8, r3
    9a00:	ldccc	8, cr6, [r0], #-744	; 0xfffffd18
    9a04:	blx	51e36 <_ZdlPv@@Base+0x3bbca>
    9a08:	cfldr64ne	mvdx4, [r9], {5}
    9a0c:			; <UNDEFINED> instruction: 0xf80260f9
    9a10:			; <UNDEFINED> instruction: 0xf7fda003
    9a14:			; <UNDEFINED> instruction: 0x4604fd5b
    9a18:			; <UNDEFINED> instruction: 0xf0001c60
    9a1c:	blx	17ea088 <_ZdlPv@@Base+0x17d3e1c>
    9a20:			; <UNDEFINED> instruction: 0xf81bfa84
    9a24:	blcs	15a54 <floor@plt+0x12a34>
    9a28:			; <UNDEFINED> instruction: 0x81adf000
    9a2c:	ldc2	7, cr15, [ip, #-1012]	; 0xfffffc0c
    9a30:	andcc	lr, r3, #3506176	; 0x358000
    9a34:	blle	ff8da488 <_ZdlPv@@Base+0xff8c421c>
    9a38:			; <UNDEFINED> instruction: 0xf00c4648
    9a3c:	ldmvs	r3!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    9a40:			; <UNDEFINED> instruction: 0xf8dfe7de
    9a44:	rsclt	r4, sp, #148, 8	; 0x94000000
    9a48:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    9a4c:	addsmi	r2, sl, #201326592	; 0xc000000
    9a50:	rschi	pc, r0, #128, 4
    9a54:	strcc	pc, [r4], #2271	; 0x8df
    9a58:			; <UNDEFINED> instruction: 0xf44f1c50
    9a5c:	ldrbtmi	r7, [fp], #-1154	; 0xfffffb7e
    9a60:	smullsvs	r6, r8, r9, r8
    9a64:			; <UNDEFINED> instruction: 0xf7fd548d
    9a68:	ldrb	pc, [r6], #-3327	; 0xfffff301	; <UNPREDICTABLE>
    9a6c:	ldrbtmi	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9a70:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    9a74:	addsmi	r2, sl, #201326592	; 0xc000000
    9a78:	sbcshi	pc, r2, #128, 4
    9a7c:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9a80:	eorcs	r1, lr, r4, asr ip
    9a84:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    9a88:	strpl	r6, [r8], #220	; 0xdc
    9a8c:	stc2l	7, cr15, [ip], #1012	; 0x3f4
    9a90:			; <UNDEFINED> instruction: 0xf7fde68b
    9a94:			; <UNDEFINED> instruction: 0xf7fdfce9
    9a98:	stmdacs	r4!, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}^
    9a9c:	rscshi	pc, r4, #0
    9aa0:	vst4.8	{d18-d21}, [pc], ip
    9aa4:			; <UNDEFINED> instruction: 0xf00c7482
    9aa8:			; <UNDEFINED> instruction: 0xf8dffbbd
    9aac:			; <UNDEFINED> instruction: 0xf8df343c
    9ab0:	cmncs	lr, ip, lsr r4
    9ab4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    9ab8:	smlabbcs	r0, r1, r0, r6
    9abc:	subscc	r6, ip, #1900544	; 0x1d0000
    9ac0:	stmib	r0, {r3, r4, sp, lr}^
    9ac4:	subsvs	r2, r9, r0, lsl #10
    9ac8:			; <UNDEFINED> instruction: 0xf7fde427
    9acc:			; <UNDEFINED> instruction: 0xf7fdfccd
    9ad0:	stmdacs	r8!, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    9ad4:	adcshi	pc, r8, #0
    9ad8:	vst4.8	{d18-d21}, [pc], ip
    9adc:			; <UNDEFINED> instruction: 0xf00c7482
    9ae0:			; <UNDEFINED> instruction: 0xf8dffba1
    9ae4:			; <UNDEFINED> instruction: 0xf8df340c
    9ae8:	cmncs	r4, ip, lsl #8
    9aec:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    9af0:			; <UNDEFINED> instruction: 0xf7fde7e2
    9af4:			; <UNDEFINED> instruction: 0xf7fdfcb9
    9af8:	ldmdacs	r4!, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    9afc:	adcshi	pc, r4, #0
    9b00:	vst4.8	{d18-d21}, [pc], ip
    9b04:			; <UNDEFINED> instruction: 0xf00c7482
    9b08:	blmi	fff08944 <_ZdlPv@@Base+0xffef26d8>
    9b0c:	ldrshcs	r4, [r3, #-171]!	; 0xffffff55
    9b10:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    9b14:			; <UNDEFINED> instruction: 0xf7fde7d0
    9b18:			; <UNDEFINED> instruction: 0xf7fdfca7
    9b1c:	stmdacs	r4!, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
    9b20:	sbchi	pc, r2, #0
    9b24:	vst4.8	{d18-d21}, [pc], ip
    9b28:			; <UNDEFINED> instruction: 0xf00c7482
    9b2c:	blmi	ffd48920 <_ZdlPv@@Base+0xffd326b4>
    9b30:	ldrshcs	r4, [r2, #-164]!	; 0xffffff5c
    9b34:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    9b38:	blmi	ffd03a38 <_ZdlPv@@Base+0xffced7cc>
    9b3c:	strne	pc, [r5], #-576	; 0xfffffdc0
    9b40:	ldmpl	fp!, {r1, r4, r5, r6, r7, fp, lr}^
    9b44:			; <UNDEFINED> instruction: 0x461a4478
    9b48:			; <UNDEFINED> instruction: 0xf00b4619
    9b4c:			; <UNDEFINED> instruction: 0xf7fffd09
    9b50:	blmi	ffb78ae8 <_ZdlPv@@Base+0xffb6287c>
    9b54:	strne	pc, [r5], #-576	; 0xfffffdc0
    9b58:	ldmpl	fp!, {r0, r2, r3, r5, r6, r7, fp, lr}^
    9b5c:			; <UNDEFINED> instruction: 0x461a4478
    9b60:			; <UNDEFINED> instruction: 0xf00b4619
    9b64:			; <UNDEFINED> instruction: 0xf7fffcfd
    9b68:	addsmi	fp, r3, #216, 22	; 0x36000
    9b6c:	smlabbhi	r5, r0, r2, pc	; <UNPREDICTABLE>
    9b70:	mrrcne	10, 14, r4, sp, cr8
    9b74:	vhadd.s8	d18, d0, d18
    9b78:	ldrbtmi	r1, [sl], #-1029	; 0xfffffbfb
    9b7c:	smullsvs	r6, r5, r1, r8
    9b80:			; <UNDEFINED> instruction: 0xf7ff54c8
    9b84:	vldr	d11, [r6, #808]	; 0x328
    9b88:	vldr	d7, [pc, #48]	; 9bc0 <floor@plt+0x6ba0>
    9b8c:	vmov.32	r6, d20[1]
    9b90:	vsqrt.f64	d23, d6
    9b94:	svclt	0x00d6fa10
    9b98:	blvc	ff205794 <_ZdlPv@@Base+0xff1ef528>
    9b9c:	stmdami	r0, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    9ba0:	bhi	fe445404 <_ZdlPv@@Base+0xfe42f198>
    9ba4:			; <UNDEFINED> instruction: 0xf7fde64d
    9ba8:			; <UNDEFINED> instruction: 0x4620fc5f
    9bac:			; <UNDEFINED> instruction: 0xf900f7ff
    9bb0:	blt	587bb4 <_ZdlPv@@Base+0x571948>
    9bb4:	mrrc2	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    9bb8:	ldmibmi	r8, {r0, r1, r2, r4, r6, r7, fp, lr}^
    9bbc:	ldrbne	pc, [pc], #-576	; 9bc4 <floor@plt+0x6ba4>	; <UNPREDICTABLE>
    9bc0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    9bc4:			; <UNDEFINED> instruction: 0xf00c3008
    9bc8:			; <UNDEFINED> instruction: 0xf7fffc65
    9bcc:			; <UNDEFINED> instruction: 0xf7fdbba6
    9bd0:	ldmmi	r3, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}^
    9bd4:	vmul.i8	q10, q8, <illegal reg q1.5>
    9bd8:	ldrbtmi	r1, [r8], #-1123	; 0xfffffb9d
    9bdc:	andcc	r4, r8, r9, ror r4
    9be0:	mrrc2	0, 0, pc, r8, cr12	; <UNPREDICTABLE>
    9be4:	bllt	fe687be8 <_ZdlPv@@Base+0xfe67197c>
    9be8:	ldc2	7, cr15, [lr], #-1012	; 0xfffffc0c
    9bec:	stmibmi	pc, {r1, r2, r3, r6, r7, fp, lr}^	; <UNPREDICTABLE>
    9bf0:	strne	pc, [fp], #-576	; 0xfffffdc0
    9bf4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    9bf8:			; <UNDEFINED> instruction: 0xf00c3008
    9bfc:			; <UNDEFINED> instruction: 0xf7fffc4b
    9c00:			; <UNDEFINED> instruction: 0xf7fdbb8c
    9c04:	stmiami	sl, {r0, r4, r5, sl, fp, ip, sp, lr, pc}^
    9c08:	vst2.<illegal width 64>	{d20,d22}, [pc], sl
    9c0c:	ldrbtmi	r7, [r8], #-1199	; 0xfffffb51
    9c10:	andcc	r4, r8, r9, ror r4
    9c14:	ldc2	0, cr15, [lr], #-48	; 0xffffffd0
    9c18:	bllt	2007c1c <_ZdlPv@@Base+0x1ff19b0>
    9c1c:	stc2	7, cr15, [r4], #-1012	; 0xfffffc0c
    9c20:	stmibmi	r6, {r0, r2, r6, r7, fp, lr}^
    9c24:	ldrtvc	pc, [r0], #1103	; 0x44f	; <UNPREDICTABLE>
    9c28:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    9c2c:			; <UNDEFINED> instruction: 0xf00c3008
    9c30:			; <UNDEFINED> instruction: 0xf7fffc31
    9c34:			; <UNDEFINED> instruction: 0xf7fdbb72
    9c38:	stmiami	r1, {r0, r1, r2, r4, sl, fp, ip, sp, lr, pc}^
    9c3c:	vmla.i8	q10, q8, <illegal reg q0.5>
    9c40:	ldrbtmi	r1, [r8], #-1121	; 0xfffffb9f
    9c44:	andcc	r4, r8, r9, ror r4
    9c48:	stc2	0, cr15, [r4], #-48	; 0xffffffd0
    9c4c:	bllt	1987c50 <_ZdlPv@@Base+0x19719e4>
    9c50:	stc2	7, cr15, [sl], {253}	; 0xfd
    9c54:	ldc2	7, cr15, [sl], #-1012	; 0xfffffc0c
    9c58:			; <UNDEFINED> instruction: 0xf000283e
    9c5c:	ldmmi	sl!, {r0, r1, r5, r7, r8, pc}
    9c60:	strvc	pc, [r5], #1103	; 0x44f
    9c64:	ldrbtmi	r4, [r8], #-2489	; 0xfffff647
    9c68:	andcc	r4, r8, r9, ror r4
    9c6c:	ldc2	0, cr15, [r2], {12}
    9c70:	bllt	1507c74 <_ZdlPv@@Base+0x14f1a08>
    9c74:	andseq	pc, r4, r5, lsl #2
    9c78:	ldrdls	fp, [r1], -ip
    9c7c:	ldc2	0, cr15, [r6, #48]	; 0x30
    9c80:	movwcs	lr, #27093	; 0x69d5
    9c84:	addsmi	r9, r3, #65536	; 0x10000
    9c88:	orrshi	pc, r9, r0, asr #6
    9c8c:	mrrcne	11, 11, r4, r0, cr0
    9c90:	ldrbtmi	r4, [fp], #-3504	; 0xfffff250
    9c94:	ldrbtmi	r4, [sp], #-3760	; 0xfffff150
    9c98:	ldrbtmi	r6, [lr], #-2393	; 0xfffff6a7
    9c9c:			; <UNDEFINED> instruction: 0xf1056198
    9ca0:	strpl	r0, [ip], #1812	; 0x714
    9ca4:	ldmdbvs	r2!, {r0, r1, sp, lr, pc}^
    9ca8:			; <UNDEFINED> instruction: 0x61b11c59
    9cac:			; <UNDEFINED> instruction: 0xf7fd54d4
    9cb0:	stmdacs	sl, {r0, r2, r3, sl, fp, ip, sp, lr, pc}
    9cb4:			; <UNDEFINED> instruction: 0xf1b0bf18
    9cb8:			; <UNDEFINED> instruction: 0x46043fff
    9cbc:			; <UNDEFINED> instruction: 0xf7fdd00b
    9cc0:	ldmib	r5, {r0, r1, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    9cc4:	rsclt	r3, r4, #1610612736	; 0x60000000
    9cc8:	blle	ffb1a71c <_ZdlPv@@Base+0xffb044b0>
    9ccc:			; <UNDEFINED> instruction: 0xf00c4638
    9cd0:	stmibvs	fp!, {r0, r3, r5, sl, fp, ip, sp, lr, pc}
    9cd4:	stmiami	r1!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9cd8:	strvc	pc, [r3], #1103	; 0x44f
    9cdc:			; <UNDEFINED> instruction: 0xf1004478
    9ce0:	andcc	r0, r8, r4, lsl r1
    9ce4:	blx	ff045d1e <_ZdlPv@@Base+0xff02fab2>
    9ce8:	bllt	607cec <_ZdlPv@@Base+0x5f1a80>
    9cec:	blx	fef47cea <_ZdlPv@@Base+0xfef31a7e>
    9cf0:	blx	ffb47cee <_ZdlPv@@Base+0xffb31a82>
    9cf4:	strmi	r1, [r6], -r3, asr #24
    9cf8:	msrhi	SPSR_fxc, r0
    9cfc:	sbclt	r4, r2, #63488	; 0xf800
    9d00:	andlt	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    9d04:	andcc	pc, r2, fp, lsl r8	; <UNPREDICTABLE>
    9d08:			; <UNDEFINED> instruction: 0xf0002b00
    9d0c:	svcmi	0x00948162
    9d10:	ldrbtmi	fp, [pc], #-749	; 9d18 <floor@plt+0x6cf8>
    9d14:	andcc	lr, r3, #3522560	; 0x35c000
    9d18:	vrshr.s64	d4, d3, #64
    9d1c:	svcmi	0x009181db
    9d20:	blx	17d0e8c <_ZdlPv@@Base+0x17bac20>
    9d24:	ldrbtmi	pc, [pc], #-2436	; 9d2c <floor@plt+0x6d0c>	; <UNPREDICTABLE>
    9d28:	ldrhtvs	r6, [r9], #138	; 0x8a
    9d2c:	ldmib	r7, {r0, r2, r4, r6, r7, sl, ip, lr}^
    9d30:	addsmi	r2, sl, #201326592	; 0xc000000
    9d34:	bichi	pc, r8, r0, lsl #5
    9d38:	mrrcne	11, 8, r4, r0, cr11
    9d3c:	blx	17db7c4 <_ZdlPv@@Base+0x17c5558>
    9d40:	ldrbtmi	pc, [fp], #-2694	; 0xfffff57a	; <UNPREDICTABLE>
    9d44:	ldmvs	r9, {r2, r4, r5, r9, sl, lr}
    9d48:			; <UNDEFINED> instruction: 0xf80160d8
    9d4c:	ldrt	r9, [sl], -r2
    9d50:	svceq	0x002df1b8
    9d54:	rsbmi	sp, sp, #0, 2
    9d58:	bleq	145828 <_ZdlPv@@Base+0x12f5bc>
    9d5c:			; <UNDEFINED> instruction: 0xf7f94628
    9d60:	blmi	fe0c40d0 <_ZdlPv@@Base+0xfe0ade64>
    9d64:	strvc	pc, [r2], #1103	; 0x44f
    9d68:	cfldrs	mvf4, [r3, #492]	; 0x1ec
    9d6c:	vmul.f64	d7, d7, d12
    9d70:	vstr	d0, [r3]
    9d74:			; <UNDEFINED> instruction: 0xf7ff0b0c
    9d78:			; <UNDEFINED> instruction: 0xf105bad0
    9d7c:			; <UNDEFINED> instruction: 0xf00c0008
    9d80:	stmiavs	fp!, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    9d84:			; <UNDEFINED> instruction: 0xf1b8e6f4
    9d88:			; <UNDEFINED> instruction: 0xf0240f2d
    9d8c:	tstle	r0, r0, lsr #8
    9d90:	sfmcs	f4, 2, [r9], {109}	; 0x6d
    9d94:	ldfmip	f5, [r6], #-896	; 0xfffffc80
    9d98:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    9d9c:	addsmi	r2, sl, #201326592	; 0xc000000
    9da0:	smlalbbhi	pc, ip, r0, r2	; <UNPREDICTABLE>
    9da4:	mrrcne	11, 7, r4, r0, cr3
    9da8:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    9dac:			; <UNDEFINED> instruction: 0xf80160d8
    9db0:			; <UNDEFINED> instruction: 0xf7fda002
    9db4:			; <UNDEFINED> instruction: 0xe7cffb59
    9db8:	blx	15c7db6 <_ZdlPv@@Base+0x15b1b4a>
    9dbc:	stmdbmi	pc!, {r1, r2, r3, r5, r6, fp, lr}^	; <UNPREDICTABLE>
    9dc0:	strne	pc, [r9], #-576	; 0xfffffdc0
    9dc4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    9dc8:			; <UNDEFINED> instruction: 0xf00c3008
    9dcc:			; <UNDEFINED> instruction: 0xf7fffb63
    9dd0:	svclt	0x0000baa4
    9dd4:	andhi	pc, r0, pc, lsr #7
    9dd8:			; <UNDEFINED> instruction: 0xffc00000
    9ddc:	ldrshmi	pc, [pc, #255]	; 9ee3 <floor@plt+0x6ec3>	; <UNPREDICTABLE>
    9de0:	andeq	r6, r2, r2, ror #17
    9de4:	ldrdeq	r6, [r2], -sl
    9de8:	ldrdeq	r6, [r2], -r4
    9dec:	andeq	r5, r2, lr, asr lr
    9df0:	andeq	r0, r0, r4, lsl #3
    9df4:	muleq	r2, r4, r6
    9df8:	andeq	r0, r0, r0, lsl #3
    9dfc:	andeq	r6, r2, ip, lsr #12
    9e00:	andeq	r6, r2, sl, lsl r6
    9e04:	andeq	r6, r2, lr, lsr #11
    9e08:	muleq	r2, r8, r5
    9e0c:	andeq	r6, r2, r4, ror #10
    9e10:	andeq	r6, r2, lr, lsr r5
    9e14:	andeq	r2, r1, ip, ror #3
    9e18:	andeq	r0, r0, ip, ror r1
    9e1c:	andeq	r6, r2, r4, lsl r5
    9e20:	andeq	r0, r0, ip, asr r1
    9e24:	andeq	r6, r2, ip, lsr #9
    9e28:	andeq	r2, r1, sl, lsr r1
    9e2c:	muleq	r2, r6, r4
    9e30:	andeq	r6, r2, r8, ror r4
    9e34:	andeq	r6, r2, r6, ror r4
    9e38:	andeq	r6, r2, r2, ror r4
    9e3c:	andeq	r6, r2, r4, ror r4
    9e40:	andeq	r6, r2, r2, lsl r4
    9e44:	ldrdeq	r6, [r2], -lr
    9e48:	andeq	r6, r2, r0, asr #7
    9e4c:	andeq	r2, r1, r6, rrx
    9e50:	andeq	r6, r2, r2, lsr #7
    9e54:	andeq	r2, r1, r8, lsr #32
    9e58:	andeq	r6, r2, r8, asr r3
    9e5c:	ldrdeq	r1, [r1], -r6
    9e60:	andeq	r6, r2, r8, lsr r3
    9e64:	andeq	lr, r0, r2, ror #20
    9e68:	andeq	r6, r2, sl, lsl r3
    9e6c:			; <UNDEFINED> instruction: 0x00011fb0
    9e70:	strdeq	r6, [r2], -ip
    9e74:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    9e78:	muleq	r2, ip, r2
    9e7c:	andeq	r6, r2, lr, ror r2
    9e80:	andeq	r6, r2, ip, ror #4
    9e84:	andeq	r6, r2, r4, lsr r2
    9e88:	andeq	r4, r2, r0, lsl r9
    9e8c:	ldrdeq	r6, [r2], -ip
    9e90:			; <UNDEFINED> instruction: 0x000261b0
    9e94:	andeq	r4, r2, r6, asr #17
    9e98:	andeq	r6, r2, lr, ror #2
    9e9c:	andeq	r1, r1, r0, ror #23
    9ea0:	andeq	r6, r2, r2, asr #2
    9ea4:	andeq	r0, r0, r0, ror r1
    9ea8:	andeq	r6, r2, lr, lsl r1
    9eac:	muleq	r1, r8, sp
    9eb0:	andeq	r6, r2, r8, lsl #2
    9eb4:	strdeq	r6, [r2], -r2
    9eb8:	strheq	r6, [r2], -r0
    9ebc:	andeq	r6, r2, r8, rrx
    9ec0:	strdeq	r5, [r2], -ip
    9ec4:	andeq	r5, r2, r6, ror #29
    9ec8:	ldrdeq	r5, [r2], -r6
    9ecc:			; <UNDEFINED> instruction: 0x00025ebc
    9ed0:			; <UNDEFINED> instruction: 0x00025eb6
    9ed4:			; <UNDEFINED> instruction: 0x00025eb2
    9ed8:	andeq	r5, r2, ip, asr lr
    9edc:	andeq	r5, r2, r6, asr #28
    9ee0:	andeq	r5, r2, r4, lsr lr
    9ee4:	andeq	r5, r2, r0, lsr #28
    9ee8:	strdeq	r5, [r2], -r0
    9eec:	andeq	r4, r2, r6, lsl #10
    9ef0:			; <UNDEFINED> instruction: 0x00025db8
    9ef4:	andeq	r4, r2, lr, asr #9
    9ef8:	muleq	r2, r4, sp
    9efc:	andeq	r4, r2, sl, lsr #9
    9f00:	andeq	r5, r2, r0, ror sp
    9f04:	andeq	r4, r2, r6, lsl #9
    9f08:	andeq	r0, r0, r8, ror r1
    9f0c:			; <UNDEFINED> instruction: 0x000119b0
    9f10:	andeq	r1, r1, ip, lsr #19
    9f14:	andeq	r5, r2, sl, lsr #26
    9f18:	andeq	r5, r2, r4, ror #25
    9f1c:	andeq	r1, r1, lr, lsl #19
    9f20:	andeq	r5, r2, sl, asr #25
    9f24:	andeq	r1, r1, ip, asr r9
    9f28:			; <UNDEFINED> instruction: 0x00025cb0
    9f2c:	andeq	r1, r1, r2, lsr r9
    9f30:	muleq	r2, r6, ip
    9f34:	andeq	r1, r1, r8, lsr r9
    9f38:	andeq	r5, r2, ip, ror ip
    9f3c:	andeq	r1, r1, r6, lsl #18
    9f40:	andeq	r5, r2, r2, ror #24
    9f44:	strdeq	r1, [r1], -ip
    9f48:	andeq	r5, r2, lr, lsr ip
    9f4c:			; <UNDEFINED> instruction: 0x000118b4
    9f50:	andeq	r5, r2, r2, lsl ip
    9f54:	andeq	r5, r2, lr, lsl #24
    9f58:	andeq	r5, r2, sl, lsl #24
    9f5c:	andeq	r5, r2, r8, asr #23
    9f60:	muleq	r2, r2, fp
    9f64:	andeq	r5, r2, lr, ror fp
    9f68:	andeq	r5, r2, r2, ror #22
    9f6c:	andeq	r5, r2, ip, lsr fp
    9f70:	andeq	r5, r2, ip, lsl #22
    9f74:	strdeq	r5, [r2], -ip
    9f78:	andeq	r5, r2, r0, ror #21
    9f7c:	andeq	r1, r1, lr, asr #14
    9f80:	vst4.8	{d18-d21}, [pc], ip
    9f84:			; <UNDEFINED> instruction: 0xf00c7482
    9f88:	blmi	19084c4 <_ZdlPv@@Base+0x18f2258>
    9f8c:	tstcs	r0, r3, ror #20
    9f90:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    9f94:	ldr	r6, [r1, #133]	; 0x85
    9f98:	andeq	pc, r8, r5, lsl #2
    9f9c:	blx	ff0c5fd4 <_ZdlPv@@Base+0xff0afd68>
    9fa0:	ldr	r6, [sl, #-2283]	; 0xfffff715
    9fa4:	blx	1847fa0 <_ZdlPv@@Base+0x1831d34>
    9fa8:	ldmdbmi	lr, {r0, r2, r3, r4, r6, fp, lr}^
    9fac:	strvc	pc, [r6], #1103	; 0x44f
    9fb0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    9fb4:			; <UNDEFINED> instruction: 0xf00c3008
    9fb8:			; <UNDEFINED> instruction: 0xf7fffa6d
    9fbc:			; <UNDEFINED> instruction: 0xf00cb9ae
    9fc0:	stmibvs	sl!, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    9fc4:			; <UNDEFINED> instruction: 0xf106e662
    9fc8:			; <UNDEFINED> instruction: 0xf00c0008
    9fcc:	ldmvs	r2!, {r0, r1, r3, r5, r7, r9, fp, ip, sp, lr, pc}^
    9fd0:	strdcs	lr, [ip], -r0
    9fd4:			; <UNDEFINED> instruction: 0xf00c4e54
    9fd8:	svcmi	0x0054f925
    9fdc:	rsclt	r4, r4, #2113929216	; 0x7e000000
    9fe0:			; <UNDEFINED> instruction: 0xf04f447f
    9fe4:	ldmdavs	r3!, {fp}
    9fe8:			; <UNDEFINED> instruction: 0xf8c6375c
    9fec:	strmi	r8, [r2], -r4
    9ff0:	eorsvs	r6, r0, r4, lsl #1
    9ff4:	subsvs	r2, r3, ip
    9ff8:	strvc	pc, [r2], #1103	; 0x44f
    9ffc:			; <UNDEFINED> instruction: 0xf00c6017
    a000:	ldmdavs	r3!, {r0, r4, r8, fp, ip, sp, lr, pc}
    a004:	andhi	pc, r4, r6, asr #17
    a008:	stmib	r0, {r0, r1, r2, sp, lr}^
    a00c:	eorsvs	r3, r0, r1, lsl #10
    a010:	stmiblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a014:	andeq	pc, r8, r4, lsl #2
    a018:	blx	fe146050 <_ZdlPv@@Base+0xfe12fde4>
    a01c:	ldr	r6, [r9, #-2274]	; 0xfffff71e
    a020:	andeq	pc, r8, r4, lsl #2
    a024:	blx	1fc605c <_ZdlPv@@Base+0x1fafdf0>
    a028:	str	r6, [r7, #-2274]!	; 0xfffff71e
    a02c:	strtmi	r4, [r1], -r0, asr #16
    a030:	andcc	r4, r8, r8, ror r4
    a034:	blx	14c606c <_ZdlPv@@Base+0x14afe00>
    a038:	stmdblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    a03c:	andeq	pc, r8, r4, lsl #2
    a040:	blx	1c46078 <_ZdlPv@@Base+0x1c2fe0c>
    a044:	strt	r6, [sp], r2, ror #17
    a048:	blx	3c8044 <_ZdlPv@@Base+0x3b1dd8>
    a04c:	ldmdbmi	sl!, {r0, r3, r4, r5, r8, r9, fp, lr}
    a050:	strvc	pc, [r4], #1103	; 0x44f
    a054:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a058:	andeq	pc, r8, r3, lsl #2
    a05c:	eorshi	pc, r8, r3, asr #17
    a060:	blx	1c46098 <_ZdlPv@@Base+0x1c2fe2c>
    a064:	ldmdblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a068:			; <UNDEFINED> instruction: 0xf9fef7fd
    a06c:	ldmdbmi	r4!, {r0, r1, r4, r5, r8, r9, fp, lr}
    a070:	strvc	pc, [r4], #1103	; 0x44f
    a074:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a078:	andeq	pc, r8, r3, lsl #2
    a07c:	eorshi	pc, r8, r3, asr #17
    a080:	blx	18460b8 <_ZdlPv@@Base+0x182fe4c>
    a084:	stmdblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a088:			; <UNDEFINED> instruction: 0xf9eef7fd
    a08c:	stmdbmi	lr!, {r0, r2, r3, r5, r8, r9, fp, lr}
    a090:	strvc	pc, [r4], #1103	; 0x44f
    a094:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a098:	andeq	pc, r8, r3, lsl #2
    a09c:	eorshi	pc, r8, r3, asr #17
    a0a0:	blx	14460d8 <_ZdlPv@@Base+0x142fe6c>
    a0a4:	ldmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0a8:			; <UNDEFINED> instruction: 0xf9def7fd
    a0ac:	stmdbmi	r8!, {r0, r1, r2, r5, r8, r9, fp, lr}
    a0b0:	strvc	pc, [r4], #1103	; 0x44f
    a0b4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a0b8:	andeq	pc, r8, r3, lsl #2
    a0bc:	eorshi	pc, r8, r3, asr #17
    a0c0:	blx	10460f8 <_ZdlPv@@Base+0x102fe8c>
    a0c4:	stmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0c8:	andeq	pc, r8, r7, lsl #2
    a0cc:	blx	ac6104 <_ZdlPv@@Base+0xaafe98>
    a0d0:			; <UNDEFINED> instruction: 0xe63168fa
    a0d4:	andeq	pc, r8, r7, lsl #2
    a0d8:	blx	946110 <_ZdlPv@@Base+0x92fea4>
    a0dc:			; <UNDEFINED> instruction: 0xe61e68fb
    a0e0:	tsteq	r4, sl, lsl #2	; <UNPREDICTABLE>
    a0e4:	andeq	pc, r8, sl, lsl #2
    a0e8:			; <UNDEFINED> instruction: 0xf9bef00c
    a0ec:	ldmdblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0f0:	cmpcs	ip, r8, lsl r8
    a0f4:	andcc	r4, r8, r8, ror r4
    a0f8:			; <UNDEFINED> instruction: 0xf9f0f00c
    a0fc:	stmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a100:	andeq	pc, r8, r4, lsl #2
    a104:	blx	3c613c <_ZdlPv@@Base+0x3afed0>
    a108:			; <UNDEFINED> instruction: 0xf7ff68e3
    a10c:			; <UNDEFINED> instruction: 0x4650b8fa
    a110:			; <UNDEFINED> instruction: 0xf8acf00c
    a114:	mcr	7, 4, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    a118:	andeq	r5, r2, r4, lsl r9
    a11c:	andeq	r4, r2, sl, lsr #32
    a120:	strdeq	r5, [r2], -r4
    a124:	andeq	r1, r1, r6, ror #10
    a128:	andeq	r5, r2, r8, asr #17
    a12c:	ldrdeq	r3, [r2], -ip
    a130:	andeq	r5, r2, r4, ror r8
    a134:	andeq	r5, r2, r0, asr r8
    a138:	andeq	r1, r1, r6, asr r3
    a13c:	andeq	r5, r2, r0, lsr r8
    a140:	andeq	sp, r0, r2, lsl #26
    a144:	andeq	r5, r2, r0, lsl r8
    a148:	ldrdeq	sp, [r0], -sl
    a14c:	strdeq	r5, [r2], -r0
    a150:			; <UNDEFINED> instruction: 0x0000dcbe
    a154:			; <UNDEFINED> instruction: 0x000257b0
    a158:	andcs	r4, r0, r5, lsr sl
    a15c:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    a160:	addlt	fp, r4, r0, ror r5
    a164:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a168:			; <UNDEFINED> instruction: 0xf04f9303
    a16c:			; <UNDEFINED> instruction: 0xf7fe0300
    a170:	blmi	c89dec <_ZdlPv@@Base+0xc73b80>
    a174:			; <UNDEFINED> instruction: 0xf5a0447b
    a178:	stmdacs	r1, {r0, r7, ip, sp, lr}
    a17c:	stcmi	8, cr13, [pc], #-260	; a080 <floor@plt+0x7060>
    a180:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    a184:	addsmi	r2, r3, #402653184	; 0x18000000
    a188:	blmi	b81664 <_ZdlPv@@Base+0xb6b3f8>
    a18c:	mrrcne	6, 6, r4, r0, cr12
    a190:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    a194:	tsteq	r4, r3, lsl #2	; <UNPREDICTABLE>
    a198:	orrsvs	r6, r8, sp, asr r9
    a19c:	strtpl	r4, [lr], #1568	; 0x620
    a1a0:			; <UNDEFINED> instruction: 0xf942f00c
    a1a4:			; <UNDEFINED> instruction: 0xf7fe9d00
    a1a8:			; <UNDEFINED> instruction: 0xb1b8fa9d
    a1ac:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    a1b0:	andcc	lr, r6, #208, 18	; 0x340000
    a1b4:	ble	b5ac08 <_ZdlPv@@Base+0xb4499c>
    a1b8:	andcs	r4, r0, r3, lsr #20
    a1bc:	ldrbtmi	r1, [sl], #-3166	; 0xfffff3a2
    a1c0:	orrsvs	r6, r6, r1, asr r9
    a1c4:	ldmdbvs	r0, {r3, r6, r7, sl, ip, lr}^
    a1c8:	blx	fe5c6202 <_ZdlPv@@Base+0xfe5aff96>
    a1cc:			; <UNDEFINED> instruction: 0x46024b1f
    a1d0:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
    a1d4:	eoreq	pc, r0, r3, lsl #2
    a1d8:			; <UNDEFINED> instruction: 0xff60f7fc
    a1dc:			; <UNDEFINED> instruction: 0xf00c4620
    a1e0:	bmi	7086d4 <_ZdlPv@@Base+0x6f2468>
    a1e4:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    a1e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a1ec:	subsmi	r9, sl, r3, lsl #22
    a1f0:	andlt	sp, r4, r7, lsl r1
    a1f4:			; <UNDEFINED> instruction: 0xf104bd70
    a1f8:			; <UNDEFINED> instruction: 0xf00c0014
    a1fc:	stmibvs	r2!, {r0, r1, r4, r7, r8, fp, ip, sp, lr, pc}
    a200:	bmi	544114 <_ZdlPv@@Base+0x52dea8>
    a204:	ldmpl	fp, {r2, r4, fp, lr}
    a208:			; <UNDEFINED> instruction: 0x461a4478
    a20c:			; <UNDEFINED> instruction: 0xf7fe4619
    a210:	strb	pc, [r6, r1, lsl #16]!	; <UNPREDICTABLE>
    a214:			; <UNDEFINED> instruction: 0xf00c3014
    a218:	blmi	448834 <_ZdlPv@@Base+0x4325c8>
    a21c:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a220:			; <UNDEFINED> instruction: 0xf7f8e7ca
    a224:			; <UNDEFINED> instruction: 0x4620edf4
    a228:			; <UNDEFINED> instruction: 0xf916f00c
    a22c:	ldcl	7, cr15, [r4, #992]!	; 0x3e0
    a230:	ldrdeq	r4, [r2], -r2
    a234:	andeq	r0, r0, ip, lsl r1
    a238:			; <UNDEFINED> instruction: 0x00024cbc
    a23c:	andeq	r5, r2, r4, lsr #14
    a240:	andeq	r5, r2, r2, lsl r7
    a244:	strdeq	r5, [r2], -r6
    a248:	andeq	r5, r2, r6, ror #13
    a24c:	ldrdeq	r5, [r2], -r2
    a250:	andeq	r4, r2, sl, asr #24
    a254:	andeq	r0, r0, r8, ror r1
    a258:	andeq	r1, r1, r0, asr r3
    a25c:	andeq	r5, r2, r8, lsl #13
    a260:	andcs	fp, r0, r0, ror r5
    a264:	mcr2	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    a268:	ldrbtmi	r4, [ip], #-3092	; 0xfffff3ec
    a26c:	addvc	pc, r1, r0, lsr #11
    a270:	ldmdale	r9, {r0, fp, sp}
    a274:	ldrbtmi	r4, [ip], #-3090	; 0xfffff3ee
    a278:	movwne	lr, #27092	; 0x69d4
    a27c:	ble	35ace8 <_ZdlPv@@Base+0x344a7c>
    a280:	vmovne	d0, r4, sp
    a284:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    a288:	eoreq	pc, r0, r3, lsl #2
    a28c:	orrsvs	r6, sp, ip, asr r9
    a290:	pop	{r1, r5, r6, sl, ip, lr}
    a294:	ldmdbvs	r9, {r4, r5, r6, lr}^
    a298:	svclt	0x0000f7fc
    a29c:	andseq	pc, r4, r4, lsl #2
    a2a0:			; <UNDEFINED> instruction: 0xf940f00c
    a2a4:	strb	r6, [fp, r1, lsr #19]!
    a2a8:	stmdami	r8, {r0, r1, r2, r8, r9, fp, lr}
    a2ac:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    a2b0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a2b4:			; <UNDEFINED> instruction: 0x4619461a
    a2b8:	svclt	0x00acf7fd
    a2bc:	andeq	r4, r2, r6, asr #23
    a2c0:	andeq	r5, r2, lr, lsr #12
    a2c4:	andeq	r5, r2, lr, lsl r6
    a2c8:	andeq	r0, r0, r8, ror r1
    a2cc:	andeq	r1, r1, sl, lsr #5
    a2d0:	cfstr32mi	mvfx11, [r9], {16}
    a2d4:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    a2d8:	andle	r3, r0, r1, lsl #6
    a2dc:	stmdami	r7, {r4, r8, sl, fp, ip, sp, pc}
    a2e0:			; <UNDEFINED> instruction: 0xf1004478
    a2e4:	eorscc	r0, ip, r8, lsl #2
    a2e8:			; <UNDEFINED> instruction: 0xf8bef00c
    a2ec:			; <UNDEFINED> instruction: 0xf7fe2001
    a2f0:	eorvs	pc, r0, sp, asr lr	; <UNPREDICTABLE>
    a2f4:	svclt	0x0000bd10
    a2f8:	andeq	r4, r2, r4, lsr sp
    a2fc:	andeq	r5, r2, r4, asr #11
    a300:	mvnsmi	lr, sp, lsr #18
    a304:	ldrtvs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    a308:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    a30c:			; <UNDEFINED> instruction: 0xf8df447e
    a310:	ldrbtmi	r5, [fp], #-1212	; 0xfffffb44
    a314:	ldrbtmi	r6, [sp], #-3250	; 0xfffff34e
    a318:	bcs	24390 <_ZdlPv@@Base+0xe124>
    a31c:	adcshi	pc, fp, r0, asr #32
    a320:	strtvs	pc, [ip], #2271	; 0x8df
    a324:	strtvc	pc, [ip], #2271	; 0x8df
    a328:	ldrbtmi	r4, [pc], #-1150	; a330 <floor@plt+0x7310>
    a32c:			; <UNDEFINED> instruction: 0xf04f2c00
    a330:	svclt	0x00a833ff
    a334:	vmvn.i32	d22, #3	; 0x00000003
    a338:			; <UNDEFINED> instruction: 0xf5b480ca
    a33c:			; <UNDEFINED> instruction: 0xf5a47fbe
    a340:	vsubw.s8	<illegal reg q3.5>, q8, d1
    a344:			; <UNDEFINED> instruction: 0xf5b4809d
    a348:			; <UNDEFINED> instruction: 0xf2c07f81
    a34c:	blcs	1e6a5c4 <_ZdlPv@@Base+0x1e54358>
    a350:	addshi	pc, r6, r0, lsl #4
    a354:			; <UNDEFINED> instruction: 0xf013e8df
    a358:	andseq	r0, r3, #805306369	; 0x30000001
    a35c:	mvneq	r0, sl, lsl #4
    a360:	addseq	r0, r4, r0, ror #3
    a364:			; <UNDEFINED> instruction: 0x009401d9
    a368:	umullseq	r0, r4, r4, r0
    a36c:	umullseq	r0, r4, r4, r0
    a370:	umullseq	r0, r4, r4, r0
    a374:	umullseq	r0, r4, r4, r0
    a378:	umullseq	r0, r4, r4, r0
    a37c:	umullseq	r0, r4, r4, r0
    a380:	umullseq	r0, r4, r4, r0
    a384:	umullseq	r0, r4, r4, r0
    a388:	umullseq	r0, r4, r4, r0
    a38c:			; <UNDEFINED> instruction: 0x01c40094
    a390:			; <UNDEFINED> instruction: 0x009401b0
    a394:	umullseq	r0, r4, r4, r0
    a398:	umullseq	r0, r4, r4, r0
    a39c:	umullseq	r0, r4, r4, r0
    a3a0:	umullseq	r0, r4, r4, r0
    a3a4:	umullseq	r0, r4, r4, r0
    a3a8:	umullseq	r0, r4, r4, r0
    a3ac:	umullseq	r0, r4, r4, r0
    a3b0:	umullseq	r0, r4, r4, r0
    a3b4:	umullseq	r0, r4, r4, r0
    a3b8:	umullseq	r0, r4, r4, r0
    a3bc:	umullseq	r0, r4, r4, r0
    a3c0:	umullseq	r0, r4, r4, r0
    a3c4:	umullseq	r0, r4, r4, r0
    a3c8:	umullseq	r0, r4, r4, r0
    a3cc:	umullseq	r0, r4, r4, r0
    a3d0:	umullseq	r0, r4, r4, r0
    a3d4:	umullseq	r0, r4, r4, r0
    a3d8:	umullseq	r0, r4, r4, r0
    a3dc:	umullseq	r0, r4, r4, r0
    a3e0:	umullseq	r0, r4, r4, r0
    a3e4:	umullseq	r0, r4, r4, r0
    a3e8:	umullseq	r0, r4, r4, r0
    a3ec:	umullseq	r0, r4, r4, r0
    a3f0:	umullseq	r0, r4, r4, r0
    a3f4:	umullseq	r0, r4, r4, r0
    a3f8:			; <UNDEFINED> instruction: 0x0186019b
    a3fc:	cmpeq	sl, r0, ror r1
    a400:	umullseq	r0, r4, r4, r0
    a404:	umullseq	r0, r4, r4, r0
    a408:	umullseq	r0, r4, r4, r0
    a40c:	umullseq	r0, r4, r4, r0
    a410:	umullseq	r0, r4, r4, r0
    a414:	umullseq	r0, r4, r4, r0
    a418:	umullseq	r0, r4, r4, r0
    a41c:	umullseq	r0, r4, r4, r0
    a420:	teqeq	r0, r5, asr #2
    a424:	tsteq	r6, fp, lsl r1
    a428:	ldrsheq	r0, [lr], #2
    a42c:	addseq	r0, r4, sl, ror r0
    a430:	umullseq	r0, r4, r4, r0
    a434:	umullseq	r0, r4, r4, r0
    a438:	umullseq	r0, r4, r4, r0
    a43c:	umullseq	r0, r4, r4, r0
    a440:	umullseq	r0, r4, r4, r0
    a444:	umullseq	r0, r4, r4, r0
    a448:	ldrsbeq	r0, [r7], #11
    a44c:	ldrbtmi	r4, [r8], #-2274	; 0xfffff71e
    a450:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    a454:			; <UNDEFINED> instruction: 0xf00c303c
    a458:	andcs	pc, r1, r7, lsl #16
    a45c:	stc2	7, cr15, [r6, #1016]!	; 0x3f8
    a460:	vpadd.i8	q10, q8, q7
    a464:	ldrbtmi	r1, [fp], #-559	; 0xfffffdd1
    a468:	mulsvs	r8, r0, r2
    a46c:	ldmmi	ip, {r3, ip, lr, pc}^
    a470:			; <UNDEFINED> instruction: 0xf00c4478
    a474:	blmi	ff708d80 <_ZdlPv@@Base+0xff6f2b14>
    a478:	strne	pc, [r3], #-576	; 0xfffffdc0
    a47c:	andsvs	r5, r8, fp, ror #17
    a480:	pop	{r5, r9, sl, lr}
    a484:	stfnep	f0, [r0], #-960	; 0xfffffc40
    a488:	stccs	0, cr13, [sl], {19}
    a48c:	ldrtcs	fp, [fp], #-3848	; 0xfffff0f8
    a490:	pop	{r5, r9, sl, lr}
    a494:	strcc	r8, [r1], #-496	; 0xfffffe10
    a498:	ldmibmi	r3, {r1, r2, ip, lr, pc}^
    a49c:	rscsvs	pc, r9, r0, asr #4
    a4a0:			; <UNDEFINED> instruction: 0xf00a4479
    a4a4:	ldcvs	13, cr15, [r2], #228	; 0xe4
    a4a8:	andle	r2, r6, r2, lsl #20
    a4ac:			; <UNDEFINED> instruction: 0xf91af7fe
    a4b0:	strcs	fp, [r0], #-2448	; 0xfffff670
    a4b4:	pop	{r5, r9, sl, lr}
    a4b8:			; <UNDEFINED> instruction: 0xf7fe81f0
    a4bc:	blmi	ff288ca0 <_ZdlPv@@Base+0xff272a34>
    a4c0:	strne	pc, [r7], #-576	; 0xfffffdc0
    a4c4:	andsvs	r5, r8, fp, ror #17
    a4c8:	bicsle	r2, r9, r0, lsl #16
    a4cc:	strdcs	lr, [r1], -r1
    a4d0:	stc2l	7, cr15, [ip, #-1016]!	; 0xfffffc08
    a4d4:	ldr	r4, [r0, -r4, lsl #12]!
    a4d8:	ldrbtmi	r4, [ip], #-3268	; 0xfffff33c
    a4dc:	andcc	lr, r6, #212, 18	; 0x350000
    a4e0:	vrshr.s64	d4, d3, #64
    a4e4:	bmi	ff0aaa48 <_ZdlPv@@Base+0xff0947dc>
    a4e8:	andcs	r1, r0, lr, asr ip
    a4ec:	strne	pc, [r7], #-576	; 0xfffffdc0
    a4f0:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}^
    a4f4:	strbpl	r6, [r8], #406	; 0x196
    a4f8:			; <UNDEFINED> instruction: 0xf00c6950
    a4fc:	blmi	fee88cf8 <_ZdlPv@@Base+0xfee72a8c>
    a500:	andsvs	r5, r8, fp, ror #17
    a504:			; <UNDEFINED> instruction: 0xf7ffe7bc
    a508:	ldmdavs	ip!, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    a50c:			; <UNDEFINED> instruction: 0xf7ffe70e
    a510:	ldrb	pc, [sl, r3, lsr #28]!	; <UNPREDICTABLE>
    a514:	ldrbtmi	r4, [r8], #-2231	; 0xfffff749
    a518:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    a51c:			; <UNDEFINED> instruction: 0xf00b303c
    a520:	andcs	pc, r1, r3, lsr #31
    a524:	stc2l	7, cr15, [r2, #-1016]	; 0xfffffc08
    a528:	vpadd.i8	d20, d16, d19
    a52c:	ldrbtmi	r1, [fp], #-559	; 0xfffffdd1
    a530:	mulsvs	r8, r0, r2
    a534:	ldmmi	r1!, {r2, r5, r7, ip, lr, pc}
    a538:			; <UNDEFINED> instruction: 0xe79a4478
    a53c:	ldrbtmi	r4, [r8], #-2224	; 0xfffff750
    a540:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    a544:			; <UNDEFINED> instruction: 0xf00b303c
    a548:	andcs	pc, r1, pc, lsl #31
    a54c:	stc2	7, cr15, [lr, #-1016]!	; 0xfffffc08
    a550:	vqdmulh.s<illegal width 8>	d20, d16, d28
    a554:	ldrbtmi	r1, [fp], #-559	; 0xfffffdd1
    a558:	mulsvs	r8, r0, r2
    a55c:	stmiami	sl!, {r4, r7, ip, lr, pc}
    a560:			; <UNDEFINED> instruction: 0xe7864478
    a564:	ldrbtmi	r4, [r8], #-2217	; 0xfffff757
    a568:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    a56c:			; <UNDEFINED> instruction: 0xf00b303c
    a570:	andcs	pc, r1, fp, ror pc	; <UNPREDICTABLE>
    a574:	ldc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    a578:	vqdmulh.s<illegal width 8>	d20, d16, d21
    a57c:	ldrbtmi	r1, [fp], #-559	; 0xfffffdd1
    a580:	mulsvs	r8, r0, r2
    a584:	svcge	0x007cf43f
    a588:	ldrbtmi	r4, [r8], #-2210	; 0xfffff75e
    a58c:	stmiami	r2!, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    a590:			; <UNDEFINED> instruction: 0xf1004478
    a594:	eorscc	r0, ip, r8, lsl #2
    a598:			; <UNDEFINED> instruction: 0xff66f00b
    a59c:			; <UNDEFINED> instruction: 0xf7fe2001
    a5a0:	blmi	fe7c99bc <_ZdlPv@@Base+0xfe7b3750>
    a5a4:	eorne	pc, pc, #64, 4
    a5a8:	addsmi	r4, r0, #2063597568	; 0x7b000000
    a5ac:			; <UNDEFINED> instruction: 0xf43f6018
    a5b0:	ldmmi	fp, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, pc}
    a5b4:			; <UNDEFINED> instruction: 0xe75c4478
    a5b8:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
    a5bc:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    a5c0:			; <UNDEFINED> instruction: 0xf00b303c
    a5c4:	andcs	pc, r1, r1, asr pc	; <UNPREDICTABLE>
    a5c8:	ldc2l	7, cr15, [r0], #1016	; 0x3f8
    a5cc:	vpadd.i8	d20, d16, d6
    a5d0:	ldrbtmi	r1, [fp], #-559	; 0xfffffdd1
    a5d4:	mulsvs	r8, r0, r2
    a5d8:	svcge	0x0052f43f
    a5dc:	ldrbtmi	r4, [r8], #-2195	; 0xfffff76d
    a5e0:	ldmmi	r3, {r0, r1, r2, r6, r8, r9, sl, sp, lr, pc}
    a5e4:			; <UNDEFINED> instruction: 0xf1004478
    a5e8:	eorscc	r0, ip, r8, lsl #2
    a5ec:			; <UNDEFINED> instruction: 0xff3cf00b
    a5f0:			; <UNDEFINED> instruction: 0xf7fe2001
    a5f4:	blmi	fe409968 <_ZdlPv@@Base+0xfe3f36fc>
    a5f8:	eorne	pc, pc, #64, 4
    a5fc:	addsmi	r4, r0, #2063597568	; 0x7b000000
    a600:			; <UNDEFINED> instruction: 0xf43f6018
    a604:	stmmi	ip, {r0, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    a608:			; <UNDEFINED> instruction: 0xe7324478
    a60c:	ldrbtmi	r4, [r8], #-2187	; 0xfffff775
    a610:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    a614:			; <UNDEFINED> instruction: 0xf00b303c
    a618:	andcs	pc, r1, r7, lsr #30
    a61c:	stc2l	7, cr15, [r6], {254}	; 0xfe
    a620:	vld1.32	{d20-d21}, [pc], r7
    a624:	ldrbtmi	r7, [sl], #-910	; 0xfffffc72
    a628:	andsvs	r1, r0, r3, asr #17
    a62c:			; <UNDEFINED> instruction: 0xf67f2b01
    a630:	stmmi	r4, {r0, r1, r2, r5, r8, r9, sl, fp, sp, pc}
    a634:			; <UNDEFINED> instruction: 0xe71c4478
    a638:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
    a63c:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    a640:			; <UNDEFINED> instruction: 0xf00b303c
    a644:	andcs	pc, r1, r1, lsl pc	; <UNPREDICTABLE>
    a648:	ldc2	7, cr15, [r0], #1016	; 0x3f8
    a64c:	vld1.16	{d20-d21}, [pc :256]
    a650:	ldrbtmi	r7, [sl], #-398	; 0xfffffe72
    a654:	andsvs	r1, r0, r3, asr #16
    a658:			; <UNDEFINED> instruction: 0xf67f2b01
    a65c:	ldmdami	ip!, {r0, r4, r8, r9, sl, fp, sp, pc}^
    a660:	smlsdx	r6, r8, r4, r4
    a664:	ldrbtmi	r4, [r8], #-2171	; 0xfffff785
    a668:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    a66c:			; <UNDEFINED> instruction: 0xf00b303c
    a670:	strdcs	pc, [r1], -fp
    a674:	ldc2	7, cr15, [sl], {254}	; 0xfe
    a678:	vpadd.i8	q10, q0, <illegal reg q11.5>
    a67c:	ldrbtmi	r1, [fp], #-559	; 0xfffffdd1
    a680:	mulsvs	r8, r0, r2
    a684:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {1}
    a688:	ldrbtmi	r4, [r8], #-2164	; 0xfffff78c
    a68c:	ldmdami	r4!, {r0, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    a690:			; <UNDEFINED> instruction: 0xf1004478
    a694:	eorscc	r0, ip, r8, lsl #2
    a698:	cdp2	0, 14, cr15, cr6, cr11, {0}
    a69c:			; <UNDEFINED> instruction: 0xf7fe2001
    a6a0:	blmi	1c498bc <_ZdlPv@@Base+0x1c33650>
    a6a4:	eorne	pc, pc, #64, 4
    a6a8:	addsmi	r4, r0, #2063597568	; 0x7b000000
    a6ac:			; <UNDEFINED> instruction: 0xf43f6018
    a6b0:	stmdami	sp!, {r0, r1, r2, r5, r6, r7, r9, sl, fp, sp, pc}^
    a6b4:			; <UNDEFINED> instruction: 0xe6dc4478
    a6b8:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    a6bc:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    a6c0:			; <UNDEFINED> instruction: 0xf00b303c
    a6c4:	ldrdcs	pc, [r1], -r1
    a6c8:	ldc2l	7, cr15, [r0], #-1016	; 0xfffffc08
    a6cc:	vqdmulh.s<illegal width 8>	q10, q0, q12
    a6d0:	ldrbtmi	r1, [fp], #-559	; 0xfffffdd1
    a6d4:	svclt	0x00084290
    a6d8:	ldrtvc	pc, [r2], #1103	; 0x44f	; <UNPREDICTABLE>
    a6dc:			; <UNDEFINED> instruction: 0xe6cf6018
    a6e0:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
    a6e4:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    a6e8:			; <UNDEFINED> instruction: 0xf00b303c
    a6ec:			; <UNDEFINED> instruction: 0x2001febd
    a6f0:	mrrc2	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    a6f4:	vqdmulh.s<illegal width 8>	q10, q0, q8
    a6f8:	vrhadd.s8	d17, d0, d31
    a6fc:	ldrbtmi	r1, [fp], #-613	; 0xfffffd9b
    a700:	svclt	0x00084288
    a704:	andsvs	r4, r8, r4, lsl r6
    a708:	blmi	17441f8 <_ZdlPv@@Base+0x172df8c>
    a70c:	ldrbtmi	r4, [fp], #-2613	; 0xfffff5cb
    a710:	blvs	fe6e09c0 <_ZdlPv@@Base+0xfe6ca754>
    a714:	ssat	r6, #20, r3
    a718:	ldrbtmi	r4, [lr], #-3673	; 0xfffff1a7
    a71c:	andcc	lr, r6, #3506176	; 0x358000
    a720:	ble	125b174 <_ZdlPv@@Base+0x1244f08>
    a724:	mrrcne	10, 5, r4, lr, cr7
    a728:	ldrbtmi	r2, [sl], #-0
    a72c:	orrsvs	r6, r6, r1, asr r9
    a730:	blmi	b1fa58 <_ZdlPv@@Base+0xb097ec>
    a734:			; <UNDEFINED> instruction: 0xf8556816
    a738:	cdpcs	0, 0, cr8, cr0, cr3, {0}
    a73c:			; <UNDEFINED> instruction: 0xf108d030
    a740:			; <UNDEFINED> instruction: 0xf1080708
    a744:	and	r0, r1, r4, lsl #10
    a748:	movtlt	r6, #59510	; 0xe876
    a74c:			; <UNDEFINED> instruction: 0x463a6833
    a750:	ldrtmi	r4, [r0], -r9, lsr #12
    a754:			; <UNDEFINED> instruction: 0x4798691b
    a758:	rscsle	r2, r5, r0, lsl #16
    a75c:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
    a760:			; <UNDEFINED> instruction: 0xf00c6958
    a764:			; <UNDEFINED> instruction: 0xf8c8f8c9
    a768:	str	r0, [r9], r0
    a76c:	blmi	75d090 <_ZdlPv@@Base+0x746e24>
    a770:	stmiapl	fp!, {r1, r3, r4, r5, r6, sl, lr}^
    a774:	ldrdeq	lr, [ip, -r2]
    a778:	smlabteq	r0, r3, r9, lr
    a77c:	cdpmi	6, 4, cr14, cr4, cr0, {4}
    a780:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
    a784:	addsmi	r3, r3, #1610612736	; 0x60000000
    a788:	bmi	10c0fd0 <_ZdlPv@@Base+0x10aad64>
    a78c:	andcs	r1, r0, lr, asr ip
    a790:	sxtab	r4, lr, sl, ror #8
    a794:	andseq	pc, r4, r4, lsl #2
    a798:	cdp2	0, 12, cr15, cr4, cr11, {0}
    a79c:	strt	r6, [r2], r3, lsr #19
    a7a0:			; <UNDEFINED> instruction: 0xf04f2200
    a7a4:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    a7a8:	ldrb	r2, [r7, r1, lsl #6]
    a7ac:	andseq	pc, r4, r6, lsl #2
    a7b0:	cdp2	0, 11, cr15, cr8, cr11, {0}
    a7b4:			; <UNDEFINED> instruction: 0xe7e869b3
    a7b8:	andseq	pc, r4, r6, lsl #2
    a7bc:	cdp2	0, 11, cr15, cr2, cr11, {0}
    a7c0:			; <UNDEFINED> instruction: 0xe7af69b3
    a7c4:	muleq	r2, r8, r5
    a7c8:	strdeq	r4, [r2], -r6
    a7cc:	andeq	r4, r2, sl, lsl fp
    a7d0:	andeq	r4, r2, r0, ror #25
    a7d4:	ldrdeq	r4, [r2], -lr
    a7d8:	andeq	r5, r2, r6, asr r4
    a7dc:	andeq	r4, r2, r2, lsr #23
    a7e0:	andeq	r1, r1, r4, asr r1
    a7e4:	andeq	r0, r0, r0, asr #2
    a7e8:			; <UNDEFINED> instruction: 0x00010eb0
    a7ec:	andeq	r5, r2, sl, asr #7
    a7f0:			; <UNDEFINED> instruction: 0x000253b4
    a7f4:	andeq	r5, r2, lr, lsl #7
    a7f8:	ldrdeq	r4, [r2], -sl
    a7fc:	muleq	r1, r4, r0
    a800:	andeq	r5, r2, r6, ror #6
    a804:			; <UNDEFINED> instruction: 0x00024ab2
    a808:	andeq	r1, r1, ip, asr r0
    a80c:	andeq	r5, r2, lr, lsr r3
    a810:	andeq	r4, r2, sl, lsl #21
    a814:	andeq	r1, r1, lr, lsl r0
    a818:	andeq	r5, r2, r4, lsl r3
    a81c:	andeq	r4, r2, r0, ror #20
    a820:	andeq	r0, r1, ip, ror #31
    a824:	andeq	r5, r2, sl, ror #5
    a828:	andeq	r4, r2, r6, lsr sl
    a82c:			; <UNDEFINED> instruction: 0x00010fba
    a830:	andeq	r5, r2, r0, asr #5
    a834:	andeq	r4, r2, ip, lsl #20
    a838:	andeq	r0, r1, r8, lsl #31
    a83c:	muleq	r2, r6, r2
    a840:	andeq	r4, r2, r2, ror #19
    a844:	andeq	r0, r1, r4, asr pc
    a848:	andeq	r5, r2, sl, ror #4
    a84c:			; <UNDEFINED> instruction: 0x000249b6
    a850:	andeq	r0, r1, r0, lsr #30
    a854:	andeq	r5, r2, lr, lsr r2
    a858:	andeq	r4, r2, sl, lsl #19
    a85c:	andeq	r0, r1, sl, lsr #30
    a860:	andeq	r5, r2, r4, lsl r2
    a864:	andeq	r4, r2, r0, ror #18
    a868:	strdeq	r0, [r1], -ip
    a86c:	andeq	r5, r2, sl, ror #3
    a870:	andeq	r4, r2, r6, lsr r9
    a874:	andeq	r5, r2, r2, asr #3
    a878:	andeq	r4, r2, sl, lsl #18
    a87c:	muleq	r2, r6, r1
    a880:	andeq	r5, r2, sl, lsl #3
    a884:	andeq	r5, r2, sl, ror r1
    a888:	andeq	r5, r2, r6, asr #2
    a88c:	andeq	r5, r2, r4, lsr r1
    a890:	andeq	r5, r2, r4, lsr #2
    a894:	andeq	r5, r2, r4, lsl r1
    a898:	ldmdbmi	r5!, {r2, r4, r5, r6, r8, r9, fp, lr}^
    a89c:	bmi	1d5ba90 <_ZdlPv@@Base+0x1d45824>
    a8a0:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    a8a4:	ldrbmi	lr, [r0, sp, lsr #18]!
    a8a8:	stmpl	sl, {r0, r8, r9, ip, sp}
    a8ac:			; <UNDEFINED> instruction: 0xf8dfb090
    a8b0:	strmi	r8, [r6], -r8, asr #3
    a8b4:	andls	r6, pc, #1179648	; 0x120000
    a8b8:	andeq	pc, r0, #79	; 0x4f
    a8bc:	ldrshtle	r4, [r3], #-72	; 0xffffffb8
    a8c0:	ldrbtmi	r4, [ip], #-3182	; 0xfffff392
    a8c4:	blcs	25958 <_ZdlPv@@Base+0xf6ec>
    a8c8:	stclvs	13, cr13, [r2], #-308	; 0xfffffecc
    a8cc:	vrshr.s64	d4, d3, #64
    a8d0:	bmi	1aeab60 <_ZdlPv@@Base+0x1ad48f4>
    a8d4:	andcs	r1, r0, ip, asr ip
    a8d8:	blvs	ff45bac8 <_ZdlPv@@Base+0xff44585c>
    a8dc:	strbpl	r6, [r8], #1044	; 0x414
    a8e0:	blmi	1a25844 <_ZdlPv@@Base+0x1a0f5d8>
    a8e4:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    a8e8:	suble	r2, r1, r0, lsl #24
    a8ec:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    a8f0:	and	sl, r2, r4, lsl #26
    a8f4:	stccs	8, cr6, [r0], {100}	; 0x64
    a8f8:	stmdavs	r3!, {r1, r3, r4, r5, ip, lr, pc}
    a8fc:	strtmi	r4, [r9], -sl, asr #12
    a900:	ldmdbvs	fp, {r5, r9, sl, lr}
    a904:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    a908:	ldmib	sp, {r2, r4, r5, r6, r7, ip, lr, pc}^
    a90c:	svccs	0x00009a04
    a910:	addhi	pc, r7, r0
    a914:			; <UNDEFINED> instruction: 0x4631783b
    a918:	tstle	r2, sl, lsl #22
    a91c:	blcs	28b10 <_ZdlPv@@Base+0x128a4>
    a920:	blge	1beaac <_ZdlPv@@Base+0x1a8840>
    a924:	ldclmi	12, cr10, [r8, #-40]	; 0xffffffd8
    a928:	movwls	r4, #13848	; 0x3618
    a92c:	ldc2	0, cr15, [sl], {10}
    a930:			; <UNDEFINED> instruction: 0x46204639
    a934:	ldc2	0, cr15, [r6], {10}
    a938:	andpl	pc, r5, r8, asr r8	; <UNPREDICTABLE>
    a93c:			; <UNDEFINED> instruction: 0x46514a53
    a940:	strbmi	r9, [r8], -r3, lsl #22
    a944:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    a948:			; <UNDEFINED> instruction: 0xf00a4500
    a94c:	bmi	144a358 <_ZdlPv@@Base+0x14340ec>
    a950:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
    a954:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a958:	subsmi	r9, sl, pc, lsl #22
    a95c:	addhi	pc, r3, r0, asr #32
    a960:	pop	{r4, ip, sp, pc}
    a964:	stmdavs	r4!, {r4, r5, r6, r7, r8, r9, sl, pc}
    a968:	rsble	r2, sp, r0, lsl #24
    a96c:	ldr	r2, [sp, r0, lsl #14]!
    a970:	rsble	r2, r9, r0, lsl #30
    a974:			; <UNDEFINED> instruction: 0x4631783b
    a978:	tstle	r1, sl, lsl #22
    a97c:			; <UNDEFINED> instruction: 0xb323787b
    a980:	strtmi	sl, [r0], -r6, lsl #24
    a984:	stc2l	0, cr15, [lr], #-40	; 0xffffffd8
    a988:	ldrtmi	sl, [r9], -sl, lsl #20
    a98c:	ldrmi	r9, [r0], -r3, lsl #4
    a990:	stc2l	0, cr15, [r8], #-40	; 0xffffffd8
    a994:	ldmdami	pc!, {r2, r3, r4, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    a998:	bls	dc224 <_ZdlPv@@Base+0xc5fb8>
    a99c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a9a0:			; <UNDEFINED> instruction: 0xf00a4478
    a9a4:			; <UNDEFINED> instruction: 0xe7d2fddd
    a9a8:	ldrbtmi	r4, [ip], #-3131	; 0xfffff3c5
    a9ac:	blcs	24d40 <_ZdlPv@@Base+0xead4>
    a9b0:	stmdbvs	r2!, {r0, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}
    a9b4:	sfmle	f4, 4, [r8, #-616]!	; 0xfffffd98
    a9b8:	vmovne	r4, ip, s17, s18
    a9bc:	ldrbtmi	r2, [sl], #-0
    a9c0:	smullsvs	r6, r4, r1, r8
    a9c4:	ldmvs	r7, {r3, r6, r7, sl, ip, lr}
    a9c8:	stcge	7, cr14, [sl], {139}	; 0x8b
    a9cc:			; <UNDEFINED> instruction: 0xf00a4620
    a9d0:	blmi	b89afc <_ZdlPv@@Base+0xb73890>
    a9d4:			; <UNDEFINED> instruction: 0x46214832
    a9d8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a9dc:			; <UNDEFINED> instruction: 0x461a4478
    a9e0:	ldc2	0, cr15, [lr, #40]!	; 0x28
    a9e4:	blge	2c48b8 <_ZdlPv@@Base+0x2ae64c>
    a9e8:	movwls	r4, #15399	; 0x3c27
    a9ec:			; <UNDEFINED> instruction: 0xf00a4618
    a9f0:			; <UNDEFINED> instruction: 0xf858fc39
    a9f4:	bmi	adaa0c <_ZdlPv@@Base+0xac47a0>
    a9f8:	blls	dc344 <_ZdlPv@@Base+0xc60d8>
    a9fc:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    aa00:	strmi	lr, [r0], #-2509	; 0xfffff633
    aa04:	cdp2	0, 2, cr15, cr4, cr10, {0}
    aa08:			; <UNDEFINED> instruction: 0xf104e7a1
    aa0c:			; <UNDEFINED> instruction: 0xf00b0008
    aa10:	stmiavs	r3!, {r0, r3, r7, r8, sl, fp, ip, sp, lr, pc}^
    aa14:			; <UNDEFINED> instruction: 0xf104e7d0
    aa18:			; <UNDEFINED> instruction: 0xf00b003c
    aa1c:	stcvs	13, cr15, [r3], #-524	; 0xfffffdf4
    aa20:	blge	2c4784 <_ZdlPv@@Base+0x2ae518>
    aa24:			; <UNDEFINED> instruction: 0x46314c18
    aa28:	ldrmi	r9, [r8], -r3, lsl #6
    aa2c:	ldc2	0, cr15, [sl], {10}
    aa30:	andmi	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    aa34:			; <UNDEFINED> instruction: 0x46514a1c
    aa38:	strbmi	r9, [r8], -r3, lsl #22
    aa3c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    aa40:			; <UNDEFINED> instruction: 0xf00a4400
    aa44:	str	pc, [r2, r5, lsl #28]
    aa48:	ldrtmi	sl, [r1], -sl, lsl #24
    aa4c:			; <UNDEFINED> instruction: 0xf00a4620
    aa50:	blmi	389a7c <_ZdlPv@@Base+0x373810>
    aa54:			; <UNDEFINED> instruction: 0x46214815
    aa58:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    aa5c:			; <UNDEFINED> instruction: 0x461a4478
    aa60:	ldc2l	0, cr15, [lr, #-40]!	; 0xffffffd8
    aa64:			; <UNDEFINED> instruction: 0xf7f8e773
    aa68:	svclt	0x0000e9d2
    aa6c:	andeq	r4, r2, ip, ror #14
    aa70:	muleq	r2, r0, r5
    aa74:	andeq	r0, r0, ip, lsl r1
    aa78:	andeq	r4, r2, r4, ror r5
    aa7c:	andeq	r4, r2, r2, ror #31
    aa80:	andeq	r4, r2, ip, asr #31
    aa84:	andeq	r4, r2, r0, asr #31
    aa88:	andeq	r0, r0, r8, ror r1
    aa8c:	andeq	r0, r1, r0, lsr #25
    aa90:	ldrdeq	r4, [r2], -lr
    aa94:	andeq	r0, r1, r4, asr #24
    aa98:	strdeq	r4, [r2], -sl
    aa9c:	andeq	r4, r2, r6, ror #29
    aaa0:	strdeq	r0, [r1], -r4
    aaa4:	ldrdeq	r0, [r1], -r2
    aaa8:			; <UNDEFINED> instruction: 0x00010bb8
    aaac:	muleq	r1, r8, fp
    aab0:	svclt	0x00004770
    aab4:			; <UNDEFINED> instruction: 0x4604b510
    aab8:	blx	ff646aee <_ZdlPv@@Base+0xff630882>
    aabc:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    aac0:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
    aac4:	orrscc	r4, r4, #2063597568	; 0x7b000000
    aac8:	andvs	r4, r3, r4, lsl #12
    aacc:	blx	4c8aca <_ZdlPv@@Base+0x4b285e>
    aad0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    aad4:	strdeq	r3, [r2], -r8
    aad8:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
    aadc:	orrscc	r4, r4, #2063597568	; 0x7b000000
    aae0:	strmi	r6, [r4], -r3
    aae4:	blx	1c8ae2 <_ZdlPv@@Base+0x1b2876>
    aae8:			; <UNDEFINED> instruction: 0xf00b4620
    aaec:			; <UNDEFINED> instruction: 0x4620fbbf
    aaf0:			; <UNDEFINED> instruction: 0x4620bd10
    aaf4:	blx	feec6b2a <_ZdlPv@@Base+0xfeeb08be>
    aaf8:	stmib	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aafc:	andeq	r3, r2, r0, ror #9
    ab00:	andcs	r4, r1, r6, lsl #22
    ab04:	ldrbtmi	fp, [fp], #-1072	; 0xfffffbd0
    ab08:	stcmi	13, cr4, [r6], {5}
    ab0c:	stmdavs	sp!, {r0, r2, r3, r4, r6, r8, fp, ip, lr}
    ab10:	ldmdbpl	fp, {r0, r2, r3, sp, lr}
    ab14:	ldmdavs	fp, {r4, r5, sl, fp, ip, sp, pc}
    ab18:			; <UNDEFINED> instruction: 0x47706013
    ab1c:	andeq	r4, r2, sl, lsr #6
    ab20:	andeq	r0, r0, ip, lsl #3
    ab24:	andeq	r0, r0, r8, lsr r1
    ab28:	blmi	1e5d510 <_ZdlPv@@Base+0x1e472a4>
    ab2c:	push	{r1, r3, r4, r5, r6, sl, lr}
    ab30:	strdlt	r4, [r8], r0
    ab34:	ldmpl	r3, {r1, r2, r8, fp, sp, lr}^
    ab38:	ldmdavs	fp, {r1, r2, r4, r5, r6, r8, r9, sl, fp, lr}
    ab3c:			; <UNDEFINED> instruction: 0xf04f9307
    ab40:	ldrbtmi	r0, [pc], #-768	; ab48 <floor@plt+0x7b28>
    ab44:	cmnle	ip, r0, lsl #28
    ab48:	strmi	r6, [r4], -r5, asr #19
    ab4c:	svclt	0x001c1c68
    ab50:	mvnscc	pc, #79	; 0x4f
    ab54:	smlattle	ip, r3, r1, r6
    ab58:			; <UNDEFINED> instruction: 0x1c6969a5
    ab5c:			; <UNDEFINED> instruction: 0xf04fbf1c
    ab60:	strdvs	r3, [r3, pc]!
    ab64:	stmdbvs	r5!, {r0, r2, r8, ip, lr, pc}^
    ab68:	andle	r1, pc, sl, ror #24
    ab6c:	mvnscc	pc, #79	; 0x4f
    ab70:	bmi	1a63104 <_ZdlPv@@Base+0x1a4ce98>
    ab74:	ldrbtmi	r4, [sl], #-2918	; 0xfffff49a
    ab78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ab7c:	subsmi	r9, sl, r7, lsl #22
    ab80:	sbchi	pc, r1, r0, asr #32
    ab84:	andlt	r4, r8, r8, lsr #12
    ab88:			; <UNDEFINED> instruction: 0x87f0e8bd
    ab8c:			; <UNDEFINED> instruction: 0xf7f868a0
    ab90:			; <UNDEFINED> instruction: 0x1e01e952
    ab94:	blmi	1881808 <_ZdlPv@@Base+0x186b59c>
    ab98:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    ab9c:	ldrdls	pc, [r0, pc]
    aba0:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    aba4:			; <UNDEFINED> instruction: 0xf81a44f9
    aba8:	orrlt	r3, r3, r1
    abac:			; <UNDEFINED> instruction: 0xf00a4640
    abb0:	blmi	174995c <_ZdlPv@@Base+0x17336f0>
    abb4:	strbmi	r4, [r8], -r1, asr #12
    abb8:			; <UNDEFINED> instruction: 0x461a58fb
    abbc:	ldc2l	0, cr15, [r0], {10}
    abc0:			; <UNDEFINED> instruction: 0xf7f868a0
    abc4:	rscvs	lr, r6, r8, lsr r9
    abc8:	ble	ffb123d4 <_ZdlPv@@Base+0xffafc168>
    abcc:			; <UNDEFINED> instruction: 0xf1a1e00b
    abd0:	stmiavs	r2!, {r1, r2, r3, r5, r8, r9}^
    abd4:			; <UNDEFINED> instruction: 0xf383fab3
    abd8:	bcs	d14c <floor@plt+0xa12c>
    abdc:	movwcs	fp, #3848	; 0xf08
    abe0:	stmdbcs	sl, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, pc}
    abe4:	strmi	sp, [sp], -r0, lsr #32
    abe8:			; <UNDEFINED> instruction: 0xf04f3101
    abec:	rscvs	r0, r3, r0, lsl #6
    abf0:	blmi	133f2f4 <_ZdlPv@@Base+0x1329088>
    abf4:			; <UNDEFINED> instruction: 0x61222201
    abf8:	ldmpl	lr!, {r0, r1, r3, r6, fp, lr}^
    abfc:			; <UNDEFINED> instruction: 0x46334478
    ac00:			; <UNDEFINED> instruction: 0x46314632
    ac04:	stc2	0, cr15, [ip], #40	; 0x28
    ac08:	bvs	85cd30 <_ZdlPv@@Base+0x846ac4>
    ac0c:	bmi	121c4e0 <_ZdlPv@@Base+0x1206274>
    ac10:	stmdbcc	r1, {r3, r4, r5, fp, ip, lr}
    ac14:	strvs	lr, [r0], -sp, asr #19
    ac18:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    ac1c:	ldc2	0, cr15, [r8, #-40]	; 0xffffffd8
    ac20:			; <UNDEFINED> instruction: 0xf04fe7a7
    ac24:			; <UNDEFINED> instruction: 0xe7a435ff
    ac28:	andcs	r4, r1, #67584	; 0x10800
    ac2c:	strmi	r6, [sp], -r2, ror #1
    ac30:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    ac34:	andsvs	r3, r3, r1, lsl #6
    ac38:	stmiavs	r0!, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    ac3c:	ldm	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac40:			; <UNDEFINED> instruction: 0x46062850
    ac44:	stmiavs	r0!, {r0, r1, r3, r4, r8, ip, lr, pc}
    ac48:	ldm	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac4c:	movteq	pc, #20896	; 0x51a0	; <UNPREDICTABLE>
    ac50:	blcs	5c658 <_ZdlPv@@Base+0x463ec>
    ac54:	ldmdacs	r3, {r1, r3, r4, r5, r8, fp, ip, lr, pc}^
    ac58:	stmiavs	r0!, {r0, r1, r3, r4, r8, ip, lr, pc}
    ac5c:	stmia	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac60:	svccc	0x00fff1b0
    ac64:	tstle	lr, r1, lsl #13
    ac68:	ldmdami	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}
    ac6c:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    ac70:			; <UNDEFINED> instruction: 0x4619461a
    ac74:	ldc2l	0, cr15, [r4], #-40	; 0xffffffd8
    ac78:			; <UNDEFINED> instruction: 0x61232301
    ac7c:			; <UNDEFINED> instruction: 0x3601e779
    ac80:	strcs	fp, [lr, #-3848]!	; 0xfffff0f8
    ac84:	svcge	0x0075f43f
    ac88:	strcs	r6, [lr, #-2209]!	; 0xfffff75f
    ac8c:	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac90:			; <UNDEFINED> instruction: 0xf1b0e76f
    ac94:	strdle	r3, [r2], -pc	; <UNPREDICTABLE>
    ac98:			; <UNDEFINED> instruction: 0xf7f868a1
    ac9c:	cmpcs	r0, #11665408	; 0xb20000
    aca0:	cmnvs	r3, lr, lsr #10
    aca4:	stmiavs	r1!, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    aca8:	stmia	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    acac:	svceq	0x000af1b9
    acb0:			; <UNDEFINED> instruction: 0xf1b9bf18
    acb4:	sbcsle	r0, r7, r0, lsr #30
    acb8:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    acbc:	blcs	24e30 <_ZdlPv@@Base+0xebc4>
    acc0:	strcs	sp, [lr, #-466]!	; 0xfffffe2e
    acc4:	andshi	pc, r4, r4, asr #17
    acc8:	ldrb	r6, [r2, -r6, lsr #3]
    accc:			; <UNDEFINED> instruction: 0xf7f868a0
    acd0:	mcrrne	8, 11, lr, r3, cr2
    acd4:	tstle	r9, r7, lsl #12
    acd8:			; <UNDEFINED> instruction: 0xf1a84b19
    acdc:	submi	r0, sl, #-2147483631	; 0x80000011
    ace0:	hvcmi	42059	; 0xa44b
    ace4:			; <UNDEFINED> instruction: 0x61212101
    ace8:	smlald	r6, r2, sl, r0
    acec:			; <UNDEFINED> instruction: 0xf7f868a1
    acf0:	svccs	0x0020e888
    acf4:	svccs	0x000ad0f0
    acf8:	blmi	4bf0b8 <_ZdlPv@@Base+0x4a8e4c>
    acfc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ad00:	sbcsle	r2, lr, r0, lsl #22
    ad04:			; <UNDEFINED> instruction: 0xf7f8e7e8
    ad08:	svclt	0x0000e882
    ad0c:	andeq	r4, r2, r4, lsl #6
    ad10:	andeq	r0, r0, ip, lsl r1
    ad14:	andeq	r4, r2, lr, ror #5
    ad18:			; <UNDEFINED> instruction: 0x000242ba
    ad1c:	andeq	r0, r0, r0, asr #3
    ad20:	andeq	r0, r1, ip, ror #14
    ad24:	andeq	r0, r0, r8, ror r1
    ad28:	andeq	r0, r1, ip, ror #25
    ad2c:	andeq	r0, r0, ip, lsl #3
    ad30:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    ad34:	andeq	r0, r0, r8, lsr r1
    ad38:	andeq	r0, r1, lr, ror #24
    ad3c:	andeq	r4, r2, sl, lsr ip
    ad40:	andeq	r4, r2, r4, lsl ip
    ad44:	strdeq	r4, [r2], -r8
    ad48:	blmi	1a9d6f4 <_ZdlPv@@Base+0x1a87488>
    ad4c:	push	{r1, r3, r4, r5, r6, sl, lr}
    ad50:	strdlt	r4, [r7], r0
    ad54:	ldmpl	r3, {r1, r2, r8, fp, sp, lr}^
    ad58:	ldmdavs	fp, {r0, r1, r2, r5, r6, r8, r9, sl, fp, lr}
    ad5c:			; <UNDEFINED> instruction: 0xf04f9305
    ad60:	ldrbtmi	r0, [pc], #-768	; ad68 <floor@plt+0x7d48>
    ad64:	cmnle	sl, r0, lsl #28
    ad68:	strmi	r6, [r4], -r5, asr #19
    ad6c:	andle	r1, ip, r8, ror #24
    ad70:	blmi	181d700 <_ZdlPv@@Base+0x1807494>
    ad74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ad78:	blls	164de8 <_ZdlPv@@Base+0x14eb7c>
    ad7c:			; <UNDEFINED> instruction: 0xf040405a
    ad80:			; <UNDEFINED> instruction: 0x462880b5
    ad84:	pop	{r0, r1, r2, ip, sp, pc}
    ad88:	stmibvs	r5!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ad8c:	mvnle	r1, r9, ror #24
    ad90:			; <UNDEFINED> instruction: 0x1c6a6965
    ad94:	stmiavs	r0!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    ad98:	stmda	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad9c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    ada0:	blmi	1601a18 <_ZdlPv@@Base+0x15eb7ac>
    ada4:			; <UNDEFINED> instruction: 0xf8df46e9
    ada8:			; <UNDEFINED> instruction: 0xf857a15c
    adac:	ldrbtmi	fp, [sl], #3
    adb0:	andcc	pc, r8, fp, lsl r8	; <UNPREDICTABLE>
    adb4:			; <UNDEFINED> instruction: 0x4641b333
    adb8:			; <UNDEFINED> instruction: 0xf00a4648
    adbc:	blmi	14c9750 <_ZdlPv@@Base+0x14b34e4>
    adc0:	ldrbmi	r4, [r0], -r9, asr #12
    adc4:			; <UNDEFINED> instruction: 0x461a58fb
    adc8:	blx	ff2c6dfa <_ZdlPv@@Base+0xff2b0b8e>
    adcc:			; <UNDEFINED> instruction: 0xf7f868a0
    add0:	rscvs	lr, r6, r2, lsr r8
    add4:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    add8:	and	sp, r9, sl, ror #21
    addc:	msreq	CPSR_fsx, #168, 2	; 0x2a
    ade0:	blx	fece5170 <_ZdlPv@@Base+0xfeccef04>
    ade4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    ade8:	svclt	0x00082a00
    adec:	stmiblt	r3!, {r8, r9, sp}
    adf0:	svccc	0x00fff1b8
    adf4:	adcsle	r4, fp, r5, asr #12
    adf8:	strbmi	r6, [r0], -r1, lsr #17
    adfc:	stmda	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae00:	ldr	r4, [r5, r5, asr #12]!
    ae04:	msreq	CPSR_fsx, #168, 2	; 0x2a
    ae08:	blx	fece5198 <_ZdlPv@@Base+0xfeccef2c>
    ae0c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    ae10:	svclt	0x00082a00
    ae14:	blcs	13a1c <floor@plt+0x109fc>
    ae18:	stmiavs	r0!, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
    ae1c:	stmda	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae20:			; <UNDEFINED> instruction: 0x46062850
    ae24:	stmiavs	r0!, {r1, r2, r3, r4, r8, ip, lr, pc}
    ae28:	stmda	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae2c:	movteq	pc, #20896	; 0x51a0	; <UNPREDICTABLE>
    ae30:	blcs	5c838 <_ZdlPv@@Base+0x465cc>
    ae34:	ldmdacs	r3, {r0, r2, r3, r4, r5, r8, fp, ip, lr, pc}^
    ae38:	stmiavs	r0!, {r2, r3, r4, r8, ip, lr, pc}
    ae3c:	svc	0x00faf7f7
    ae40:	svccc	0x00fff1b0
    ae44:	smlawble	r0, r1, r6, r4
    ae48:	ldmdami	r0!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
    ae4c:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    ae50:			; <UNDEFINED> instruction: 0x4619461a
    ae54:	blx	fe146e86 <_ZdlPv@@Base+0xfe130c1a>
    ae58:			; <UNDEFINED> instruction: 0x61232301
    ae5c:			; <UNDEFINED> instruction: 0xf04fe788
    ae60:			; <UNDEFINED> instruction: 0xe78535ff
    ae64:	andle	r3, r2, r1, lsl #12
    ae68:			; <UNDEFINED> instruction: 0xf7f768a1
    ae6c:	strcs	lr, [lr, #-4042]!	; 0xfffff036
    ae70:	ldrb	r6, [sp, -r5, ror #2]!
    ae74:	svccc	0x00fff1b0
    ae78:	stmiavs	r1!, {r1, ip, lr, pc}
    ae7c:	svc	0x00c0f7f7
    ae80:	strcs	r2, [lr, #-848]!	; 0xfffffcb0
    ae84:	strcc	lr, [r5, #-2500]	; 0xfffff63c
    ae88:	stmiavs	r1!, {r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    ae8c:	svc	0x00b8f7f7
    ae90:	svceq	0x000af1b9
    ae94:			; <UNDEFINED> instruction: 0xf1b9bf18
    ae98:	sbcsle	r0, r5, r0, lsr #30
    ae9c:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    aea0:	blcs	25014 <_ZdlPv@@Base+0xeda8>
    aea4:			; <UNDEFINED> instruction: 0x232ed1d0
    aea8:	strhi	lr, [r5], -r4, asr #19
    aeac:	mvnvs	r4, sp, lsl r6
    aeb0:	stmiavs	r0!, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    aeb4:	svc	0x00bef7f7
    aeb8:	strmi	r1, [r7], -r3, asr #24
    aebc:	blmi	57f2e8 <_ZdlPv@@Base+0x56907c>
    aec0:	smlaltbeq	pc, r6, r8, r1	; <UNPREDICTABLE>
    aec4:	ldrbtmi	r4, [fp], #-586	; 0xfffffdb6
    aec8:	tstcs	r1, sl, asr #2
    aecc:	andsvs	r6, sl, r1, lsr #2
    aed0:	stmiavs	r1!, {r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    aed4:	svc	0x0094f7f7
    aed8:	rscsle	r2, r0, r0, lsr #30
    aedc:	rscle	r2, lr, sl, lsl #30
    aee0:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    aee4:	blcs	25058 <_ZdlPv@@Base+0xedec>
    aee8:	ubfx	sp, sp, #1, #9
    aeec:	svc	0x008ef7f7
    aef0:	andeq	r4, r2, r4, ror #1
    aef4:	andeq	r0, r0, ip, lsl r1
    aef8:	andeq	r4, r2, lr, asr #1
    aefc:	strheq	r4, [r2], -ip
    af00:	andeq	r0, r0, r0, asr #3
    af04:	andeq	r0, r1, r2, ror #10
    af08:	andeq	r0, r0, r8, ror r1
    af0c:	andeq	r0, r1, lr, lsl #21
    af10:	andeq	r4, r2, r6, asr sl
    af14:	andeq	r4, r2, lr, lsr #20
    af18:	andeq	r4, r2, r2, lsl sl
    af1c:			; <UNDEFINED> instruction: 0x4604b5f8
    af20:	strmi	r4, [pc], -ip, lsl #26
    af24:			; <UNDEFINED> instruction: 0xf7fc4e0c
    af28:	blmi	3497dc <_ZdlPv@@Base+0x333570>
    af2c:	andcs	r4, r1, sp, ror r4
    af30:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    af34:	movwcc	r6, #32992	; 0x80e0
    af38:	eorvs	r6, r3, r7, lsr #1
    af3c:	mvnscc	pc, #79	; 0x4f
    af40:	strtmi	r6, [sl], -r1, lsr #2
    af44:	movwcc	lr, #27076	; 0x69c4
    af48:	cmnvs	r3, r0, lsr #12
    af4c:	ldmdavs	fp, {r0, r1, r3, r5, r7, r8, fp, ip, lr}
    af50:	lfmlt	f6, 2, [r8, #140]!	; 0x8c
    af54:	andeq	r3, r2, r4, lsl #30
    af58:	andeq	r0, r0, r8, lsr r1
    af5c:	andeq	r3, r2, r2, ror r1
    af60:	blmi	ffeddb50 <_ZdlPv@@Base+0xffec78e4>
    af64:	push	{r1, r3, r4, r5, r6, sl, lr}
    af68:	strdlt	r4, [sp], r0
    af6c:			; <UNDEFINED> instruction: 0x460458d3
    af70:	ldmdavs	fp, {r3, r4, r5, r6, r7, r9, sl, fp, lr}
    af74:			; <UNDEFINED> instruction: 0xf04f930b
    af78:	stmdavc	r3, {r8, r9}
    af7c:	blcs	b5c17c <_ZdlPv@@Base+0xb45f10>
    af80:	cmphi	r7, r0	; <UNPREDICTABLE>
    af84:	svc	0x00ccf7f7
    af88:	movwcs	r4, #2547	; 0x9f3
    af8c:	bleq	2473c8 <_ZdlPv@@Base+0x23115c>
    af90:			; <UNDEFINED> instruction: 0x46054479
    af94:	eorvs	r4, fp, r0, lsr #12
    af98:	svc	0x00e2f7f7
    af9c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    afa0:			; <UNDEFINED> instruction: 0x81a1f000
    afa4:	ldrbmi	r4, [r8], -r1, lsr #12
    afa8:	blx	446fdc <_ZdlPv@@Base+0x430d70>
    afac:	andcc	lr, r3, #3620864	; 0x374000
    afb0:	vrshr.s64	d4, d3, #64
    afb4:	bls	ab4fc <_ZdlPv@@Base+0x95290>
    afb8:			; <UNDEFINED> instruction: 0x46581c59
    afbc:	tstcs	r0, r3, lsl #2
    afc0:			; <UNDEFINED> instruction: 0xf00b54d1
    afc4:	bmi	ff989448 <_ZdlPv@@Base+0xff9731dc>
    afc8:	ldrbtmi	r4, [sl], #-3045	; 0xfffff41b
    afcc:	ldmvs	r0, {r1, r8, fp, ip, pc}
    afd0:	blmi	ff9213a0 <_ZdlPv@@Base+0xff90b134>
    afd4:	andsvs	r6, r1, r4, lsl #16
    afd8:	blvs	18e13a8 <_ZdlPv@@Base+0x18cb13c>
    afdc:			; <UNDEFINED> instruction: 0xf0404293
    afe0:	blmi	ff86b514 <_ZdlPv@@Base+0xff8552a8>
    afe4:	stmibmi	r1!, {r8, sl, sp}^
    afe8:			; <UNDEFINED> instruction: 0xf8df2201
    afec:	ldrbtmi	r9, [r9], #-900	; 0xfffffc7c
    aff0:			; <UNDEFINED> instruction: 0xf8569101
    aff4:	ldrbtmi	sl, [r9], #3
    aff8:	andcs	pc, r0, sl, asr #17
    affc:			; <UNDEFINED> instruction: 0xf7f74638
    b000:	stmdacs	r0, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    b004:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    b008:	blle	59c820 <_ZdlPv@@Base+0x5865b4>
    b00c:	ldmpl	r3!, {r0, r3, r4, r6, r7, r8, r9, fp, lr}^
    b010:	blcs	22084 <_ZdlPv@@Base+0xbe18>
    b014:	adcshi	pc, r3, r0
    b018:	strbmi	r4, [r0], -r1, lsl #12
    b01c:			; <UNDEFINED> instruction: 0xf932f00a
    b020:			; <UNDEFINED> instruction: 0x46414bd5
    b024:	ldmpl	r3!, {r3, r6, r9, sl, lr}^
    b028:			; <UNDEFINED> instruction: 0xf00a461a
    b02c:			; <UNDEFINED> instruction: 0x4638fa99
    b030:	svc	0x0000f7f7
    b034:	strmi	r2, [r4], -r0, lsl #16
    b038:	mcrrne	10, 14, sp, r2, cr8
    b03c:	adcshi	pc, r6, r0
    b040:	vadd.f32	d2, d0, d6
    b044:	ldm	pc, {r0, r1, r4, r5, r6, r8, pc}^	; <UNPREDICTABLE>
    b048:	stmdaeq	r8, {r0, r2, ip, sp, lr, pc}
    b04c:	eorne	r3, r1, #1124073472	; 0x43000000
    b050:	stmdacs	lr!, {r0, r1, r2, r5, r6}
    b054:	strcs	fp, [r2, #-3848]	; 0xfffff0f8
    b058:	blmi	ff23f3a0 <_ZdlPv@@Base+0xff229134>
    b05c:	ldmpl	r3!, {r5, r9, sl, lr}^
    b060:			; <UNDEFINED> instruction: 0xf7f76819
    b064:	stccs	14, cr14, [sl], {226}	; 0xe2
    b068:	strcs	sp, [r1, #-79]	; 0xffffffb1
    b06c:	stclcs	7, cr14, [r6], #-792	; 0xfffffce8
    b070:	strcs	fp, [r6, #-3848]	; 0xfffff0f8
    b074:	blmi	ff07f384 <_ZdlPv@@Base+0xff069118>
    b078:	ldmpl	r5!, {r1, r2, r3, r5, sp}^
    b07c:			; <UNDEFINED> instruction: 0xf7f76829
    b080:	stmdavs	r9!, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    b084:			; <UNDEFINED> instruction: 0xf7f7206c
    b088:	ldrsbt	lr, [r8], -r0
    b08c:	svclt	0x00182c0a
    b090:	andle	r2, r5, r0, lsr #24
    b094:	ldrbtmi	r4, [fp], #-3002	; 0xfffff446
    b098:	blcs	2520c <_ZdlPv@@Base+0xefa0>
    b09c:	rschi	pc, r0, r0
    b0a0:	ldrtmi	r4, [r9], -r0, lsr #12
    b0a4:	mcr	7, 5, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    b0a8:			; <UNDEFINED> instruction: 0xf0004638
    b0ac:	strcs	pc, [r0, #-2439]	; 0xfffff679
    b0b0:	mrrccs	7, 10, lr, r3, cr4
    b0b4:	strcs	fp, [r4, #-3848]	; 0xfffff0f8
    b0b8:	blmi	fec3f340 <_ZdlPv@@Base+0xfec290d4>
    b0bc:	ldmpl	r5!, {r1, r2, r3, r5, sp}^
    b0c0:			; <UNDEFINED> instruction: 0xf7f76829
    b0c4:	stmdavs	r9!, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    b0c8:			; <UNDEFINED> instruction: 0xf7f72050
    b0cc:	ands	lr, r6, lr, lsr #29
    b0d0:			; <UNDEFINED> instruction: 0xf0002c50
    b0d4:	bmi	feaeb418 <_ZdlPv@@Base+0xfead51ac>
    b0d8:	msreq	SPSR_fs, #164, 2	; 0x29
    b0dc:			; <UNDEFINED> instruction: 0xf383fab3
    b0e0:	ldmdbeq	fp, {r1, r3, r4, r5, r6, sl, lr}^
    b0e4:	bcs	25134 <_ZdlPv@@Base+0xeec8>
    b0e8:	movwcs	fp, #3848	; 0xf08
    b0ec:			; <UNDEFINED> instruction: 0xf0402b00
    b0f0:	blmi	fe8ab55c <_ZdlPv@@Base+0xfe8952f0>
    b0f4:	ldmpl	r5!, {r1, r2, r3, r5, sp}^
    b0f8:			; <UNDEFINED> instruction: 0xf7f76829
    b0fc:	stmdavs	r9!, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
    b100:			; <UNDEFINED> instruction: 0xf7f74620
    b104:	stccs	14, cr14, [sl], {146}	; 0x92
    b108:			; <UNDEFINED> instruction: 0xf8dad1af
    b10c:	strcs	r3, [r0, #-0]
    b110:			; <UNDEFINED> instruction: 0xf8ca3301
    b114:	ldrb	r3, [r1, -r0]!
    b118:	svclt	0x00182c0a
    b11c:	andsle	r2, r1, r0, lsr #24
    b120:	ldrbtmi	r4, [fp], #-2969	; 0xfffff467
    b124:	stmdblt	fp!, {r0, r1, r3, r4, r6, fp, sp, lr}^
    b128:	andcs	r4, r3, #148, 22	; 0x25000
    b12c:			; <UNDEFINED> instruction: 0x21014897
    b130:	ldrbtmi	r5, [r8], #-2293	; 0xfffff70b
    b134:			; <UNDEFINED> instruction: 0xf7f7682b
    b138:	stmdavs	r9!, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    b13c:			; <UNDEFINED> instruction: 0xf7f74620
    b140:			; <UNDEFINED> instruction: 0xe792ee74
    b144:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    b148:			; <UNDEFINED> instruction: 0xf00b4640
    b14c:	and	pc, ip, fp, lsl r9	; <UNPREDICTABLE>
    b150:			; <UNDEFINED> instruction: 0x2c0a9a06
    b154:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
    b158:	ldrbpl	r9, [r5], #263	; 0x107
    b15c:	ldrtmi	sp, [r8], -lr, asr #32
    b160:	mcr	7, 3, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    b164:	strmi	r1, [r4], -r3, asr #24
    b168:	blls	1ff2a4 <_ZdlPv@@Base+0x1e9038>
    b16c:	bls	237d08 <_ZdlPv@@Base+0x221a9c>
    b170:	blle	ffb5bbc4 <_ZdlPv@@Base+0xffb45958>
    b174:			; <UNDEFINED> instruction: 0xf00b4640
    b178:	blls	2098d4 <_ZdlPv@@Base+0x1f3668>
    b17c:	stccs	7, cr14, [r6, #-928]	; 0xfffffc60
    b180:	sbcshi	pc, r4, r0, lsl #4
    b184:			; <UNDEFINED> instruction: 0xf853a302
    b188:	ldrmi	r2, [r3], #-37	; 0xffffffdb
    b18c:	svclt	0x00004718
    b190:			; <UNDEFINED> instruction: 0xfffffec3
    b194:			; <UNDEFINED> instruction: 0xfffffecb
    b198:			; <UNDEFINED> instruction: 0xffffff41
    b19c:			; <UNDEFINED> instruction: 0xffffff23
    b1a0:			; <UNDEFINED> instruction: 0xfffffefd
    b1a4:			; <UNDEFINED> instruction: 0xfffffedf
    b1a8:			; <UNDEFINED> instruction: 0xffffff89
    b1ac:	stccs	13, cr3, [r5, #-4]
    b1b0:	ldm	pc, {r0, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    b1b4:	rsbvc	pc, r9, r5
    b1b8:	orreq	r8, lr, #2046820352	; 0x7a000000
    b1bc:	andcs	r4, r4, #113664	; 0x1bc00
    b1c0:	tstcs	r1, r3, ror r8
    b1c4:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    b1c8:			; <UNDEFINED> instruction: 0xf7f7681b
    b1cc:	blmi	1c86b54 <_ZdlPv@@Base+0x1c708e8>
    b1d0:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    b1d4:			; <UNDEFINED> instruction: 0xd00242bb
    b1d8:			; <UNDEFINED> instruction: 0xf7f74638
    b1dc:			; <UNDEFINED> instruction: 0x4658ee7c
    b1e0:			; <UNDEFINED> instruction: 0xf93af00b
    b1e4:	blmi	169db9c <_ZdlPv@@Base+0x1687930>
    b1e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b1ec:	blls	2e525c <_ZdlPv@@Base+0x2ceff0>
    b1f0:			; <UNDEFINED> instruction: 0xf040405a
    b1f4:	mullt	sp, r9, r0
    b1f8:	svchi	0x00f0e8bd
    b1fc:	ldrdcc	pc, [r0], -sl
    b200:			; <UNDEFINED> instruction: 0xf8ca3301
    b204:	ldmib	sp, {ip, sp}^
    b208:	addsmi	r3, r3, #1879048192	; 0x70000000
    b20c:	bls	1c1af0 <_ZdlPv@@Base+0x1ab884>
    b210:	tstls	r7, r9, asr ip
    b214:	ldrbpl	r2, [r1], #256	; 0x100
    b218:			; <UNDEFINED> instruction: 0xf00a9806
    b21c:	ldmdbmi	pc, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    b220:	bls	19322c <_ZdlPv@@Base+0x17cfc0>
    b224:			; <UNDEFINED> instruction: 0xf7f74479
    b228:			; <UNDEFINED> instruction: 0x4640eef6
    b22c:			; <UNDEFINED> instruction: 0xf914f00b
    b230:	stmdavc	r3, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    b234:			; <UNDEFINED> instruction: 0xf47f2b00
    b238:	blmi	15b6cd4 <_ZdlPv@@Base+0x15a0a68>
    b23c:	bleq	247678 <_ZdlPv@@Base+0x23140c>
    b240:	ldrbmi	r4, [r8], -r1, lsr #12
    b244:	ldmdavs	pc, {r0, r1, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    b248:			; <UNDEFINED> instruction: 0xf8c0f00b
    b24c:	andcc	lr, r3, #3620864	; 0x374000
    b250:			; <UNDEFINED> instruction: 0xf6ff4293
    b254:			; <UNDEFINED> instruction: 0x4658aeb0
    b258:			; <UNDEFINED> instruction: 0xf964f00b
    b25c:	strt	r9, [sl], r3, lsl #22
    b260:	andcs	r4, r3, #71680	; 0x11800
    b264:	tstcs	r1, lr, asr #16
    b268:	ldrbtmi	r5, [r8], #-2293	; 0xfffff70b
    b26c:			; <UNDEFINED> instruction: 0xf7f7682b
    b270:	strb	lr, [r2, -lr, lsl #28]!
    b274:	strb	r2, [r1], r3, lsl #10
    b278:	ldrmi	r2, [r8, r1, lsl #4]
    b27c:			; <UNDEFINED> instruction: 0x4640e6b1
    b280:			; <UNDEFINED> instruction: 0xf950f00b
    b284:	strb	r9, [r2, r7, lsl #22]
    b288:	andcs	r4, sl, ip, lsr fp
    b28c:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    b290:	stcl	7, cr15, [sl, #988]	; 0x3dc
    b294:	blmi	e85108 <_ZdlPv@@Base+0xe6ee9c>
    b298:	stmdami	r2, {r1, r9, sp}^
    b29c:	ldmpl	r3!, {r0, r8, sp}^
    b2a0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    b2a4:	ldcl	7, cr15, [r2, #988]!	; 0x3dc
    b2a8:	blmi	d450f4 <_ZdlPv@@Base+0xd2ee88>
    b2ac:	ldmdami	lr!, {r0, r1, r9, sp}
    b2b0:	ldmpl	r3!, {r0, r8, sp}^
    b2b4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    b2b8:	stcl	7, cr15, [r8, #988]!	; 0x3dc
    b2bc:	blmi	c050e0 <_ZdlPv@@Base+0xbeee74>
    b2c0:	ldmdami	sl!, {r2, r9, sp}
    b2c4:	ldmpl	r3!, {r0, r8, sp}^
    b2c8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    b2cc:	ldcl	7, cr15, [lr, #988]	; 0x3dc
    b2d0:	blmi	ac50cc <_ZdlPv@@Base+0xaaee60>
    b2d4:	ldmdami	r6!, {r0, r1, r9, sp}
    b2d8:	ldmpl	r3!, {r0, r8, sp}^
    b2dc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    b2e0:	ldcl	7, cr15, [r4, #988]	; 0x3dc
    b2e4:	blmi	d050b8 <_ZdlPv@@Base+0xceee4c>
    b2e8:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    b2ec:	stmdavs	r3, {r4, r8, ip, sp, pc}
    b2f0:			; <UNDEFINED> instruction: 0x4798685b
    b2f4:	bleq	247730 <_ZdlPv@@Base+0x2314c4>
    b2f8:	ldrbmi	r4, [r8], -r1, lsr #12
    b2fc:			; <UNDEFINED> instruction: 0xffb2f009
    b300:			; <UNDEFINED> instruction: 0xf7f76828
    b304:	bge	1c678c <_ZdlPv@@Base+0x1b0520>
    b308:	strmi	r9, [r1], -r1, lsl #4
    b30c:			; <UNDEFINED> instruction: 0xf0094610
    b310:	blmi	68b1bc <_ZdlPv@@Base+0x674f50>
    b314:	ldrbmi	r4, [r9], -r8, lsr #16
    b318:	ldmpl	r3!, {r0, r9, fp, ip, pc}^
    b31c:			; <UNDEFINED> instruction: 0xf00a4478
    b320:	ldrt	pc, [pc], -pc, ror #18	; <UNPREDICTABLE>
    b324:	strbt	r2, [r9], -r5, lsl #10
    b328:	ldcl	7, cr15, [r0, #-988]!	; 0xfffffc24
    b32c:	vst2.8	{d25,d27}, [pc], r1
    b330:			; <UNDEFINED> instruction: 0xf00970d7
    b334:			; <UNDEFINED> instruction: 0xe661fdf1
    b338:	strbmi	lr, [r0], -r2
    b33c:			; <UNDEFINED> instruction: 0xf88cf00b
    b340:			; <UNDEFINED> instruction: 0xf00b4658
    b344:			; <UNDEFINED> instruction: 0xf7f7f889
    b348:	svclt	0x0000ed68
    b34c:	andeq	r3, r2, ip, asr #29
    b350:	andeq	r0, r0, ip, lsl r1
    b354:			; <UNDEFINED> instruction: 0x00023eb4
    b358:	strdeq	r0, [r1], -r4
    b35c:	andeq	r4, r2, sl, lsr #18
    b360:	andeq	r0, r0, ip, lsl #3
    b364:	andeq	r0, r0, r0, asr r1
    b368:	andeq	r0, r0, r8, lsr r1
    b36c:	andeq	r0, r1, sl, lsr r9
    b370:	andeq	r0, r1, sl, lsl r3
    b374:	andeq	r0, r0, r0, asr #3
    b378:	andeq	r0, r0, r8, ror r1
    b37c:	andeq	r0, r0, r0, lsr #3
    b380:	andeq	r4, r2, lr, asr r8
    b384:	andeq	r4, r2, ip, lsr r2
    b388:	ldrdeq	r4, [r2], -r2
    b38c:	strdeq	r0, [r1], -r2
    b390:	muleq	r1, r6, r7
    b394:	andeq	r0, r0, r8, lsl r1
    b398:	andeq	r3, r2, r8, asr #24
    b39c:	strdeq	r0, [r1], -r8
    b3a0:	andeq	r0, r1, lr, lsr #13
    b3a4:	andeq	r0, r1, r8, lsr #13
    b3a8:	muleq	r1, r8, r6
    b3ac:	andeq	r0, r1, r8, lsl #13
    b3b0:	andeq	r0, r1, ip, ror r6
    b3b4:	andeq	r4, r2, ip, lsl #12
    b3b8:	andeq	r0, r1, r4, ror r1
    b3bc:	blmi	feeddeac <_ZdlPv@@Base+0xfeec7c40>
    b3c0:	mvnsmi	lr, #737280	; 0xb4000
    b3c4:	cfldrsmi	mvf4, [sl], #488	; 0x1e8
    b3c8:	ldmmi	sl!, {r0, r2, r9, sl, lr}
    b3cc:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    b3d0:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    b3d4:	ldmdavs	fp, {r3, r4, r5, r7, r8, r9, sl, fp, lr}
    b3d8:			; <UNDEFINED> instruction: 0xf04f9307
    b3dc:	movwcs	r0, #768	; 0x300
    b3e0:			; <UNDEFINED> instruction: 0xf00b6023
    b3e4:	ldrbtmi	pc, [pc], #-2697	; b3ec <floor@plt+0x83cc>	; <UNPREDICTABLE>
    b3e8:	strtmi	r6, [r8], -r0, ror #1
    b3ec:	stc	7, cr15, [r2, #-988]!	; 0xfffffc24
    b3f0:	strmi	r2, [r4], -r0, lsr #16
    b3f4:	ldmdacs	ip!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    b3f8:	sbchi	pc, r3, r0
    b3fc:	blmi	fec1dec0 <_ZdlPv@@Base+0xfec07c54>
    b400:	ldmvs	r0, {r1, r3, r4, r5, r6, sl, lr}
    b404:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    b408:	blvs	16e541c <_ZdlPv@@Base+0x16cf1b0>
    b40c:			; <UNDEFINED> instruction: 0xf0404543
    b410:	mcrge	1, 0, r8, cr4, cr4, {0}
    b414:			; <UNDEFINED> instruction: 0xf00a4630
    b418:			; <UNDEFINED> instruction: 0xe007ffb5
    b41c:	mrrcne	10, 0, r9, r9, cr4	; <UNPREDICTABLE>
    b420:	tstls	r5, r8, lsr #12
    b424:			; <UNDEFINED> instruction: 0xf7f754d4
    b428:	strmi	lr, [r4], -r6, lsl #26
    b42c:			; <UNDEFINED> instruction: 0xf0001c61
    b430:	stccs	0, cr8, [sl], {131}	; 0x83
    b434:	andcc	lr, r5, #3620864	; 0x374000
    b438:	addsmi	sp, r3, #7
    b43c:	blle	ffb77fd4 <_ZdlPv@@Base+0xffb61d68>
    b440:			; <UNDEFINED> instruction: 0xf00b4630
    b444:	blls	189608 <_ZdlPv@@Base+0x17339c>
    b448:	ldmibmi	lr, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b44c:	ldmdapl	ip!, {r0, r1, r4, r7, r9, lr}^
    b450:			; <UNDEFINED> instruction: 0xf1016821
    b454:	eorvs	r0, r1, r1, lsl #2
    b458:	ldrtmi	sp, [r0], -r3, lsl #22
    b45c:			; <UNDEFINED> instruction: 0xf862f00b
    b460:	bls	13207c <_ZdlPv@@Base+0x11be10>
    b464:	tstls	r5, r9, asr ip
    b468:	ldrbpl	r2, [r1], #256	; 0x100
    b46c:	addmi	r9, fp, #5120	; 0x1400
    b470:	ldmibmi	r5, {r2, sl, fp, ip, lr, pc}
    b474:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    b478:	stc2l	0, cr15, [lr, #-36]	; 0xffffffdc
    b47c:	blge	9dad0 <_ZdlPv@@Base+0x87864>
    b480:	strbtmi	r9, [sl], -r4, lsl #16
    b484:			; <UNDEFINED> instruction: 0xf7f74479
    b488:	stmdacs	r1, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    b48c:	stmdacs	r2, {r1, r2, r3, r5, r6, ip, lr, pc}
    b490:	ldfd	f5, [sp, #388]	; 0x184
    b494:	vldr	d0, [sp]
    b498:	blmi	fe3520a8 <_ZdlPv@@Base+0xfe33be3c>
    b49c:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    b4a0:			; <UNDEFINED> instruction: 0xff04f000
    b4a4:	stmdbls	r4, {r0, r1, r3, r7, r8, r9, fp, lr}
    b4a8:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    b4ac:			; <UNDEFINED> instruction: 0xff04f000
    b4b0:			; <UNDEFINED> instruction: 0xf00a2024
    b4b4:			; <UNDEFINED> instruction: 0x4681feb7
    b4b8:			; <UNDEFINED> instruction: 0xff62f7fb
    b4bc:	strbmi	r6, [r8], -r2, lsr #16
    b4c0:			; <UNDEFINED> instruction: 0xf8c94b85
    b4c4:	ldrbtmi	r5, [fp], #-8
    b4c8:	eorcs	pc, r0, r9, asr #17
    b4cc:	andcs	r3, r1, #8, 6	; 0x20000000
    b4d0:	andcc	pc, r0, r9, asr #17
    b4d4:	stmib	r9, {r8, r9, sp}^
    b4d8:			; <UNDEFINED> instruction: 0xf04f2303
    b4dc:	stmib	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    b4e0:			; <UNDEFINED> instruction: 0xf8c93306
    b4e4:			; <UNDEFINED> instruction: 0xf7fb3014
    b4e8:			; <UNDEFINED> instruction: 0xf7f8ffa5
    b4ec:	cmplt	r8, pc, lsl #27	; <UNPREDICTABLE>
    b4f0:	tstcs	r1, sl, ror sl
    b4f4:	ldrbtmi	r4, [sl], #-2938	; 0xfffff486
    b4f8:	tstvs	r1, sl, ror r8
    b4fc:	ldmpl	fp!, {r3, r4, r5, r6, sl, lr}^
    b500:			; <UNDEFINED> instruction: 0x4619461a
    b504:	mcr2	7, 4, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    b508:	blx	18494f2 <_ZdlPv@@Base+0x1833286>
    b50c:			; <UNDEFINED> instruction: 0xffd8f7fb
    b510:	stmdacs	sl, {r0, sp, lr, pc}
    b514:			; <UNDEFINED> instruction: 0x4628d031
    b518:	stc	7, cr15, [ip], {247}	; 0xf7
    b51c:	mvnsle	r1, r3, asr #24
    b520:	blmi	1c655b0 <_ZdlPv@@Base+0x1c4f344>
    b524:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    b528:	blvs	16e553c <_ZdlPv@@Base+0x16cf2d0>
    b52c:	andle	r4, r3, r3, asr #10
    b530:	ldmdapl	r9!, {r1, r2, r3, r5, r6, r8, fp, lr}^
    b534:	ldrmi	r6, [r8, r9, lsl #16]
    b538:			; <UNDEFINED> instruction: 0xf00a4630
    b53c:	bmi	1b4b378 <_ZdlPv@@Base+0x1b3510c>
    b540:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
    b544:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b548:	subsmi	r9, sl, r7, lsl #22
    b54c:	addshi	pc, r8, r0, asr #32
    b550:	pop	{r0, r3, ip, sp, pc}
    b554:	ldc	3, cr8, [pc, #960]	; b91c <floor@plt+0x88fc>
    b558:			; <UNDEFINED> instruction: 0xeeb07b52
    b55c:	vstr	d1, [sp, #284]	; 0x11c
    b560:	vstr	d7, [sp]
    b564:	vmov.f64	d7, #2	; 0x40100000  2.250
    b568:	ldr	r0, [r6, r7, asr #22]
    b56c:	blne	1346bf0 <_ZdlPv@@Base+0x1330984>
    b570:	bleq	46bec <_ZdlPv@@Base+0x30980>
    b574:	blne	c6bb0 <_ZdlPv@@Base+0xb0944>
    b578:	stmdavs	r2!, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    b57c:	eorvs	r3, r2, r1, lsl #4
    b580:	cdpge	7, 0, cr14, cr4, cr15, {6}
    b584:			; <UNDEFINED> instruction: 0xf00a4630
    b588:			; <UNDEFINED> instruction: 0x4628fefd
    b58c:	mrrc	7, 15, pc, r2, cr7	; <UNPREDICTABLE>
    b590:	rscsle	r2, sl, r0, lsr #16
    b594:	svclt	0x00182820
    b598:	svccc	0x00fff1b0
    b59c:	stmdacs	r0!, {r0, r2, r6, r8, ip, lr, pc}
    b5a0:	strtmi	sp, [r8], -r7, lsl #2
    b5a4:	mcrr	7, 15, pc, r6, cr7	; <UNPREDICTABLE>
    b5a8:	svclt	0x0018280a
    b5ac:	svccc	0x00fff1b0
    b5b0:	stmdacs	sl, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    b5b4:	suble	r9, r8, r5, lsl #22
    b5b8:	suble	r2, ip, r0, lsl #22
    b5bc:	addsmi	r9, sl, #24576	; 0x6000
    b5c0:	stmdals	r4, {r0, r3, r4, r6, r8, sl, fp, ip, lr, pc}
    b5c4:	stmdbmi	r9, {r0, r2, r3, r4, r6, sl, fp, ip}^
    b5c8:	bmi	f945d0 <_ZdlPv@@Base+0xf7e364>
    b5cc:	strbpl	r9, [r4], #1285	; 0x505
    b5d0:	andls	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    b5d4:	stmdals	r4, {r2, r3, r4, r5, r7, fp, ip, lr}
    b5d8:	ldrdpl	pc, [r0], -r9
    b5dc:	ldrdhi	pc, [r0], -r4
    b5e0:			; <UNDEFINED> instruction: 0xf98af00b
    b5e4:	ldc2	7, cr15, [ip], #1020	; 0x3fc
    b5e8:	andpl	pc, r0, r9, asr #17
    b5ec:	andhi	pc, r0, r4, asr #17
    b5f0:	blmi	cddef8 <_ZdlPv@@Base+0xcc7c8c>
    b5f4:	ldmvs	r0, {r1, r3, r4, r5, r6, sl, lr}
    b5f8:	stmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    b5fc:	addsmi	r6, r3, #93184	; 0x16c00
    b600:			; <UNDEFINED> instruction: 0x4642d09a
    b604:	ldrmi	r4, [r8, r9, lsr #12]
    b608:			; <UNDEFINED> instruction: 0x4630e796
    b60c:			; <UNDEFINED> instruction: 0xff8af00a
    b610:	bls	13222c <_ZdlPv@@Base+0x11bfc0>
    b614:			; <UNDEFINED> instruction: 0x46281c59
    b618:	ldrbpl	r9, [r4], #261	; 0x105
    b61c:	stc	7, cr15, [sl], {247}	; 0xf7
    b620:	svclt	0x00182820
    b624:	svccc	0x00fff1b0
    b628:	stmdacs	sl, {r0, r3, r4, r5, r7, ip, lr, pc}
    b62c:	andle	r9, ip, r5, lsl #22
    b630:	sbclt	r9, r4, #24576	; 0x6000
    b634:	sfmle	f4, 2, [ip], #616	; 0x268
    b638:	bmi	8c55dc <_ZdlPv@@Base+0x8af370>
    b63c:	ldmpl	sl!, {r0, r1, r3, r5, r8, fp, lr}
    b640:	ldmdavs	r2, {r0, r3, r4, r5, r6, fp, ip, lr}
    b644:	ldrmi	r6, [r8, r9, lsl #16]
    b648:	bmi	7c51dc <_ZdlPv@@Base+0x7aef70>
    b64c:	stmdavs	sl, {r0, r3, r4, r5, r7, fp, ip, lr}
    b650:	andvs	r3, sl, r1, lsl #4
    b654:	blmi	8c551c <_ZdlPv@@Base+0x8af2b0>
    b658:	ldmpl	fp!, {r0, r1, r2, r5, fp, lr}^
    b65c:			; <UNDEFINED> instruction: 0x461a4478
    b660:			; <UNDEFINED> instruction: 0xf0094619
    b664:	bmi	88b460 <_ZdlPv@@Base+0x8751f4>
    b668:	ldmpl	sl!, {r1, r2, r4, r8, r9, fp, lr}
    b66c:	ldmdavs	r5, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    b670:	ldrdhi	pc, [r0], -r3
    b674:			; <UNDEFINED> instruction: 0x4630e7bc
    b678:			; <UNDEFINED> instruction: 0xff54f00a
    b67c:	str	r9, [r0, r5, lsl #22]!
    b680:	bl	ff149664 <_ZdlPv@@Base+0xff1333f8>
    b684:	strbmi	lr, [r8], -r2
    b688:	ldc2l	0, cr15, [r0, #40]!	; 0x28
    b68c:			; <UNDEFINED> instruction: 0xf00a4630
    b690:			; <UNDEFINED> instruction: 0xf7f7fee3
    b694:	ldrtmi	lr, [r0], -r2, asr #23
    b698:	cdp2	0, 13, cr15, cr14, cr10, {0}
    b69c:	bl	fef49680 <_ZdlPv@@Base+0xfef33414>
	...
    b6a8:	andeq	r3, r2, ip, ror #20
    b6ac:	andeq	r0, r0, ip, lsl r1
    b6b0:	andeq	r4, r2, r4, lsr #10
    b6b4:	muleq	r1, r2, r5
    b6b8:	andeq	r3, r2, sl, asr #20
    b6bc:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
    b6c0:	andeq	r0, r0, r0, asr r1
    b6c4:	andeq	r0, r0, r8, lsr r1
    b6c8:			; <UNDEFINED> instruction: 0x0000feba
    b6cc:	andeq	r0, r1, r4, lsl #10
    b6d0:	andeq	r4, r2, r8, asr r4
    b6d4:	andeq	r4, r2, ip, asr #8
    b6d8:	ldrdeq	r2, [r2], -lr
    b6dc:	strdeq	r4, [r2], -lr
    b6e0:	andeq	r0, r0, r8, ror r1
    b6e4:	muleq	r1, r4, r4
    b6e8:	ldrdeq	r4, [r2], -r0
    b6ec:	andeq	r0, r0, ip, lsl #3
    b6f0:	andeq	r3, r2, lr, ror #17
    b6f4:	andeq	r4, r2, r0, lsl #6
    b6f8:	andeq	r0, r1, r0, lsl r3
    b6fc:			; <UNDEFINED> instruction: 0x4604b538
    b700:	bmi	25e328 <_ZdlPv@@Base+0x2480bc>
    b704:	stmdbmi	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    b708:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
    b70c:			; <UNDEFINED> instruction: 0xf00b682a
    b710:	stmdbmi	r7, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
    b714:	strtmi	r6, [r0], -sl, lsr #16
    b718:	pop	{r0, r3, r4, r5, r6, sl, lr}
    b71c:			; <UNDEFINED> instruction: 0xf00b4038
    b720:	svclt	0x0000b91f
    b724:	andeq	r3, r2, ip, lsr #14
    b728:	andeq	r0, r0, r4, asr #2
    b72c:	andeq	r0, r1, r2, lsr #5
    b730:			; <UNDEFINED> instruction: 0x000102bc
    b734:	svclt	0x00004770
    b738:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
    b73c:	movwcc	r4, #33915	; 0x847b
    b740:	andvs	r4, r3, r4, lsl #12
    b744:	mcr2	7, 1, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    b748:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    b74c:	andeq	r2, r2, r8, ror #18
    b750:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
    b754:	movwcc	r4, #33915	; 0x847b
    b758:	strmi	r6, [r4], -r3
    b75c:	mrc2	7, 0, pc, cr10, cr11, {7}
    b760:			; <UNDEFINED> instruction: 0xf00a4620
    b764:	strtmi	pc, [r0], -r3, lsl #27
    b768:			; <UNDEFINED> instruction: 0x4620bd10
    b76c:	ldc2l	0, cr15, [lr, #-40]!	; 0xffffffd8
    b770:	bl	14c9754 <_ZdlPv@@Base+0x14b34e8>
    b774:	andeq	r2, r2, r0, asr r9
    b778:	ldrbmi	r2, [r0, -r0]!
    b77c:	svclt	0x00004770
    b780:	svclt	0x00004770
    b784:	svclt	0x00004770
    b788:	bleq	106e0c <_ZdlPv@@Base+0xf0ba0>
    b78c:	cdp	0, 11, cr11, cr0, cr8, {4}
    b790:	andlt	r1, r8, r0, asr #22
    b794:	svclt	0x00004770
	...
    b7a0:	addlt	r6, r4, r3, lsl #16
    b7a4:	mullt	r4, fp, r8
    b7a8:	svclt	0x00004718
    b7ac:	bleq	c6e30 <_ZdlPv@@Base+0xb0bc4>
    b7b0:	svclt	0x00004770
    b7b4:	andhi	pc, r0, pc, lsr #7
	...
    b7c0:	ldrbmi	r2, [r0, -r0]!
    b7c4:	ldrlt	r4, [r0], #-2311	; 0xfffff6f9
    b7c8:	cfstrsmi	mvf4, [r7], {121}	; 0x79
    b7cc:	stmdbvs	r2, {r0, r1, r6, r8, fp, sp, lr}
    b7d0:	stmiavs	r1, {r2, r3, r8, fp, ip, lr}^
    b7d4:	stmdavs	r4, {r5, fp, sp, lr}
    b7d8:	strtmi	r6, [r4], r4, lsr #22
    b7dc:	blmi	149958 <_ZdlPv@@Base+0x1336ec>
    b7e0:	svclt	0x00004760
    b7e4:	andeq	r3, r2, r8, ror #12
    b7e8:	andeq	r0, r0, r0, lsr r1
    b7ec:	ldrbmi	r2, [r0, -fp]!
    b7f0:	svclt	0x00004770
    b7f4:	blmi	46e40 <_ZdlPv@@Base+0x30bd4>
    b7f8:	blpl	c6e44 <_ZdlPv@@Base+0xb0bd8>
    b7fc:	blvs	3c6e44 <_ZdlPv@@Base+0x3b0bd8>
    b800:	blvc	446e48 <_ZdlPv@@Base+0x430bdc>
    b804:	blvs	1470e4 <_ZdlPv@@Base+0x130e78>
    b808:	blvc	1870ec <_ZdlPv@@Base+0x170e80>
    b80c:	blvs	3c6e14 <_ZdlPv@@Base+0x3b0ba8>
    b810:	blvc	446e18 <_ZdlPv@@Base+0x430bac>
    b814:	svclt	0x00004770
    b818:	bleq	646e20 <_ZdlPv@@Base+0x630bb4>
    b81c:	svclt	0x00004770
    b820:	bleq	6c6e28 <_ZdlPv@@Base+0x6b0bbc>
    b824:	svclt	0x00004770
    b828:	blvs	47308 <_ZdlPv@@Base+0x3109c>
    b82c:	ldc	0, cr11, [r0, #544]	; 0x220
    b830:	vldr	d5, [r0, #80]	; 0x50
    b834:	vldr	d1, [r0, #64]	; 0x40
    b838:	vldr	d3, [r0, #72]	; 0x48
    b83c:	vmla.f64	d0, d5, d14
    b840:	vldr	d1, [pc, #24]	; b860 <floor@plt+0x8840>
    b844:	vldr	d7, [r0, #28]
    b848:	vldr	d4, [r0, #128]	; 0x80
    b84c:	vmov.32	d3[0], r5
    b850:	vmla.f64	d0, d4, d6
    b854:	vmls.f64	d1, d5, d7
    b858:	andlt	r0, r8, r7, asr #22
    b85c:	svclt	0x00004770
    b860:	movwcc	r8, #6248	; 0x1868
    b864:	svccc	0x00d2bec3
    b868:	blvs	47348 <_ZdlPv@@Base+0x310dc>
    b86c:	ldc	0, cr11, [r0, #544]	; 0x220
    b870:	vldr	d5, [r0, #80]	; 0x50
    b874:	vldr	d1, [r0, #64]	; 0x40
    b878:	vldr	d3, [r0, #72]	; 0x48
    b87c:	vmla.f64	d0, d5, d14
    b880:	vldr	d1, [pc, #24]	; b8a0 <floor@plt+0x8880>
    b884:	vldr	d7, [r0, #28]
    b888:	vldr	d4, [r0, #128]	; 0x80
    b88c:	vmov.32	d3[0], r5
    b890:	vmls.f64	d0, d4, d6
    b894:	vmls.f64	d1, d5, d7
    b898:	andlt	r0, r8, r7, lsl #22
    b89c:	svclt	0x00004770
    b8a0:	movwcc	r8, #6248	; 0x1868
    b8a4:	svccc	0x00d2bec3
    b8a8:	blvs	47388 <_ZdlPv@@Base+0x3111c>
    b8ac:	ldc	0, cr11, [r0, #544]	; 0x220
    b8b0:	vldr	d5, [r0, #80]	; 0x50
    b8b4:	vldr	d1, [r0, #64]	; 0x40
    b8b8:	vldr	d3, [r0, #72]	; 0x48
    b8bc:	vmla.f64	d0, d5, d14
    b8c0:	vldr	d1, [pc, #280]	; b9e0 <floor@plt+0x89c0>
    b8c4:	vldr	d7, [r0, #28]
    b8c8:	vldr	d4, [r0, #128]	; 0x80
    b8cc:	vmov.32	d3[0], r5
    b8d0:	vmla.f64	d0, d4, d6
    b8d4:	vmla.f64	d1, d5, d7
    b8d8:	andlt	r0, r8, r7, asr #22
    b8dc:	svclt	0x00004770
    b8e0:	movwcc	r8, #6248	; 0x1868
    b8e4:	svccc	0x00d2bec3
    b8e8:	blvs	473c8 <_ZdlPv@@Base+0x3115c>
    b8ec:	ldc	0, cr11, [r0, #544]	; 0x220
    b8f0:	vldr	d5, [r0, #80]	; 0x50
    b8f4:	vldr	d1, [r0, #64]	; 0x40
    b8f8:	vldr	d3, [r0, #72]	; 0x48
    b8fc:	vmla.f64	d0, d5, d14
    b900:	vldr	d1, [pc, #280]	; ba20 <floor@plt+0x8a00>
    b904:	vldr	d7, [r0, #28]
    b908:	vldr	d4, [r0, #128]	; 0x80
    b90c:	vmov.32	d3[0], r5
    b910:	vmls.f64	d0, d4, d6
    b914:	vmla.f64	d1, d5, d7
    b918:	andlt	r0, r8, r7, lsl #22
    b91c:	svclt	0x00004770
    b920:	movwcc	r8, #6248	; 0x1868
    b924:	svccc	0x00d2bec3
    b928:			; <UNDEFINED> instruction: 0x4604b5f0
    b92c:	blhi	c6de8 <_ZdlPv@@Base+0xb0b7c>
    b930:	blmi	149e27c <_ZdlPv@@Base+0x1488010>
    b934:	ldmdami	r2, {r1, r3, r4, r5, r6, sl, lr}^
    b938:	svcvs	0x0021b099
    b93c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    b940:	tstls	r7, #1769472	; 0x1b0000
    b944:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b948:	ldmdblt	fp!, {r0, r1, r5, r7, r8, fp, sp, lr}
    b94c:	blvc	5c6fa4 <_ZdlPv@@Base+0x5b0d38>
    b950:	blvc	ff04742c <_ZdlPv@@Base+0xff0311c0>
    b954:	blx	447520 <_ZdlPv@@Base+0x4312b4>
    b958:	addhi	pc, r8, r0, lsl #2
    b95c:	blvs	89e688 <_ZdlPv@@Base+0x88841c>
    b960:	stmdavs	r8!, {r0, r2, r6, r7, fp, ip, lr}
    b964:	blvs	fe6e5978 <_ZdlPv@@Base+0xfe6cf70c>
    b968:	ldc	7, cr4, [r4, #608]	; 0x260
    b96c:			; <UNDEFINED> instruction: 0xf1040b1e
    b970:	mrc	3, 5, r0, cr5, cr8, {0}
    b974:	vneg.f64	d16, d0
    b978:	eorle	pc, r8, r0, lsl sl	; <UNPREDICTABLE>
    b97c:	blvs	4c6fd4 <_ZdlPv@@Base+0x4b0d68>
    b980:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    b984:	svcvs	0x00226828
    b988:	blvc	546fe0 <_ZdlPv@@Base+0x530d74>
    b98c:	andls	r6, r0, #393216	; 0x60000
    b990:	vmov.f32	s20, #2	; 0x40100000  2.250
    b994:	vldr	d6, [r4, #792]	; 0x318
    b998:	bvs	ffd925f8 <_ZdlPv@@Base+0xffd7c38c>
    b99c:	blvc	ff207464 <_ZdlPv@@Base+0xff1f11f8>
    b9a0:	blvs	c6fdc <_ZdlPv@@Base+0xb0d70>
    b9a4:	bleq	ff04746c <_ZdlPv@@Base+0xff031200>
    b9a8:	blvc	146fe4 <_ZdlPv@@Base+0x130d78>
    b9ac:	stmdavs	r8!, {r4, r5, r7, r8, r9, sl, lr}
    b9b0:	blvs	ff6e59c4 <_ZdlPv@@Base+0xff6cf758>
    b9b4:	bmi	d1d81c <_ZdlPv@@Base+0xd075b0>
    b9b8:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    b9bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b9c0:	subsmi	r9, sl, r7, lsl fp
    b9c4:	andslt	sp, r9, r6, asr r1
    b9c8:	blhi	c6cc4 <_ZdlPv@@Base+0xb0a58>
    b9cc:	mrc	13, 5, fp, cr6, cr0, {7}
    b9d0:	svcge	0x00067b00
    b9d4:	blmi	4c702c <_ZdlPv@@Base+0x4b0dc0>
    b9d8:			; <UNDEFINED> instruction: 0x463aae16
    b9dc:	mrscs	r2, (UNDEF: 0)
    b9e0:	blvs	547038 <_ZdlPv@@Base+0x530dcc>
    b9e4:	blmi	20727c <_ZdlPv@@Base+0x1f1010>
    b9e8:	blvs	207288 <_ZdlPv@@Base+0x1f101c>
    b9ec:	smlabteq	r0, r2, r9, lr
    b9f0:	stmdb	r2, {r4, r9, ip, sp}^
    b9f4:	adcsmi	r0, r2, #-2147483648	; 0x80000000
    b9f8:	ldfd	f5, [r4, #992]	; 0x3e0
    b9fc:			; <UNDEFINED> instruction: 0x46393b1a
    ba00:	andcs	r6, r4, #40, 16	; 0x280000
    ba04:	blvc	44705c <_ZdlPv@@Base+0x430df0>
    ba08:	ldc	8, cr6, [r4, #24]
    ba0c:	ldmibvs	r6!, {r3, r4, r8, r9, fp, sp}^
    ba10:	blpl	3c7068 <_ZdlPv@@Base+0x3b0dfc>
    ba14:	blhi	11072f4 <_ZdlPv@@Base+0x10f1088>
    ba18:	bleq	5c7070 <_ZdlPv@@Base+0x5b0e04>
    ba1c:	blcc	1c72f0 <_ZdlPv@@Base+0x1b1084>
    ba20:	blne	1472f0 <_ZdlPv@@Base+0x131084>
    ba24:	blcc	2072f8 <_ZdlPv@@Base+0x1f108c>
    ba28:	blcs	10c7300 <_ZdlPv@@Base+0x10b1094>
    ba2c:	blcc	347068 <_ZdlPv@@Base+0x330dfc>
    ba30:	blhi	1247314 <_ZdlPv@@Base+0x12310a8>
    ba34:	blcc	10c7310 <_ZdlPv@@Base+0x10b10a4>
    ba38:	blhi	247074 <_ZdlPv@@Base+0x230e08>
    ba3c:	blcs	187314 <_ZdlPv@@Base+0x1710a8>
    ba40:	blcc	3c707c <_ZdlPv@@Base+0x3b0e10>
    ba44:	blne	187310 <_ZdlPv@@Base+0x1710a4>
    ba48:	blcs	1c7084 <_ZdlPv@@Base+0x1b0e18>
    ba4c:	blpl	1147328 <_ZdlPv@@Base+0x11310bc>
    ba50:	blne	2c708c <_ZdlPv@@Base+0x2b0e20>
    ba54:	blmi	207334 <_ZdlPv@@Base+0x1f10c8>
    ba58:	blpl	4c7094 <_ZdlPv@@Base+0x4b0e28>
    ba5c:	blvc	11c7340 <_ZdlPv@@Base+0x11b10d4>
    ba60:	blmi	44709c <_ZdlPv@@Base+0x430e30>
    ba64:	blvc	5470a0 <_ZdlPv@@Base+0x530e34>
    ba68:			; <UNDEFINED> instruction: 0xe7a047b0
    ba6c:			; <UNDEFINED> instruction: 0xf47f2900
    ba70:			; <UNDEFINED> instruction: 0xe7a0af75
    ba74:	stmib	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba78:	strdeq	r3, [r2], -ip
    ba7c:	andeq	r0, r0, ip, lsl r1
    ba80:	strdeq	r3, [r2], -r2
    ba84:	andeq	r0, r0, r0, lsr r1
    ba88:	andeq	r3, r2, r6, ror r4
    ba8c:	ldrbmi	r2, [r0, -sl]!
    ba90:	ldrblt	r6, [r0, #-2435]!	; 0xfffff67d
    ba94:	ldcmi	6, cr4, [r3, #-16]
    ba98:	ldrbtmi	r6, [sp], #-3841	; 0xfffff0ff
    ba9c:	vldr.16	s22, [r0, #102]	; 0x66
    baa0:	vmov.32	r7, d5[1]
    baa4:	vsqrt.f64	d23, d0
    baa8:	ldrle	pc, [r8], #-2576	; 0xfffff5f0
    baac:	blvs	89e6ec <_ZdlPv@@Base+0x888480>
    bab0:	stmdavs	r8!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    bab4:	blvs	fe6e5ac8 <_ZdlPv@@Base+0xfe6cf85c>
    bab8:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
    babc:	tsteq	r8, #4, 2	; <UNPREDICTABLE>
    bac0:	bleq	5c7118 <_ZdlPv@@Base+0x5b0eac>
    bac4:	subeq	pc, r8, #4, 2
    bac8:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    bacc:	bvs	fe925ae4 <_ZdlPv@@Base+0xfe90f878>
    bad0:	stmdavs	r8!, {r5, r7, r8, r9, sl, lr}
    bad4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    bad8:	blvs	ff6e5aec <_ZdlPv@@Base+0xff6cf880>
    badc:	stmdbcs	r0, {r3, r4, r8, r9, sl, lr}
    bae0:	ldfltp	f5, [r0, #-912]!	; 0xfffffc70
    bae4:	muleq	r2, r6, r3
    bae8:	andeq	r0, r0, r0, lsr r1
    baec:	ldrblt	r6, [r0, #-2435]!	; 0xfffff67d
    baf0:	ldcmi	6, cr4, [r5, #-16]
    baf4:	ldrbtmi	r6, [sp], #-3841	; 0xfffff0ff
    baf8:	vldr.16	s22, [r0, #102]	; 0x66
    bafc:	vmov.32	r7, d5[1]
    bb00:	vsqrt.f64	d23, d0
    bb04:	ldrle	pc, [ip], #-2576	; 0xfffff5f0
    bb08:	blvs	89e750 <_ZdlPv@@Base+0x8884e4>
    bb0c:	stmdavs	r8!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    bb10:	blvs	fe6e5b24 <_ZdlPv@@Base+0xfe6cf8b8>
    bb14:	mrc	7, 5, r4, cr6, cr8, {4}
    bb18:	stmdavs	r8!, {r8, r9, fp, ip, sp, lr}
    bb1c:	andseq	pc, r8, #4, 2
    bb20:	bleq	4c7178 <_ZdlPv@@Base+0x4b0f0c>
    bb24:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    bb28:	ldc	8, cr6, [r4, #12]
    bb2c:	ldmdbvs	fp, {r1, r2, r4, r8, r9, fp, ip}
    bb30:	bleq	2073b8 <_ZdlPv@@Base+0x1f114c>
    bb34:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
    bb38:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    bb3c:	blvs	ff6e5b50 <_ZdlPv@@Base+0xff6cf8e4>
    bb40:	stmdbcs	r0, {r3, r4, r8, r9, sl, lr}
    bb44:	ldfltp	f5, [r0, #-896]!	; 0xfffffc80
    bb48:	andeq	r3, r2, sl, lsr r3
    bb4c:	andeq	r0, r0, r0, lsr r1
    bb50:	blcc	4719c <_ZdlPv@@Base+0x30f30>
    bb54:	blvc	3c719c <_ZdlPv@@Base+0x3b0f30>
    bb58:	blmi	c71a4 <_ZdlPv@@Base+0xb0f38>
    bb5c:	blcc	107440 <_ZdlPv@@Base+0xf11d4>
    bb60:	blpl	4471a8 <_ZdlPv@@Base+0x430f3c>
    bb64:	blvs	4c71ac <_ZdlPv@@Base+0x4b0f40>
    bb68:	blvc	5471b0 <_ZdlPv@@Base+0x530f44>
    bb6c:	blpl	147448 <_ZdlPv@@Base+0x1311dc>
    bb70:	blcc	3c7178 <_ZdlPv@@Base+0x3b0f0c>
    bb74:	blmi	471c0 <_ZdlPv@@Base+0x30f54>
    bb78:	blpl	447180 <_ZdlPv@@Base+0x430f14>
    bb7c:	blvs	14745c <_ZdlPv@@Base+0x1311f0>
    bb80:	blpl	c71cc <_ZdlPv@@Base+0xb0f60>
    bb84:	blvc	187468 <_ZdlPv@@Base+0x1711fc>
    bb88:	blvs	4c7190 <_ZdlPv@@Base+0x4b0f24>
    bb8c:	blvc	547194 <_ZdlPv@@Base+0x530f28>
    bb90:	svclt	0x00004770
    bb94:	blcc	471e0 <_ZdlPv@@Base+0x30f74>
    bb98:	blvc	5c71e0 <_ZdlPv@@Base+0x5b0f74>
    bb9c:	blmi	c71e8 <_ZdlPv@@Base+0xb0f7c>
    bba0:	blcc	107484 <_ZdlPv@@Base+0xf1218>
    bba4:	blpl	6471ec <_ZdlPv@@Base+0x630f80>
    bba8:	blvs	6c71f0 <_ZdlPv@@Base+0x6b0f84>
    bbac:	blvc	7471f4 <_ZdlPv@@Base+0x730f88>
    bbb0:	blpl	14748c <_ZdlPv@@Base+0x131220>
    bbb4:	blcc	5c71bc <_ZdlPv@@Base+0x5b0f50>
    bbb8:	blmi	47204 <_ZdlPv@@Base+0x30f98>
    bbbc:	blpl	6471c4 <_ZdlPv@@Base+0x630f58>
    bbc0:	blvs	1474a0 <_ZdlPv@@Base+0x131234>
    bbc4:	blpl	c7210 <_ZdlPv@@Base+0xb0fa4>
    bbc8:	blvc	1874ac <_ZdlPv@@Base+0x171240>
    bbcc:	blvs	6c71d4 <_ZdlPv@@Base+0x6b0f68>
    bbd0:	blvc	7471d8 <_ZdlPv@@Base+0x730f6c>
    bbd4:	svclt	0x00004770
    bbd8:	blcc	47224 <_ZdlPv@@Base+0x30fb8>
    bbdc:	vldr	<invalid reg 3>, [r0, #264]	; 0x108
    bbe0:	bcs	2a840 <_ZdlPv@@Base+0x145d4>
    bbe4:	blmi	c7230 <_ZdlPv@@Base+0xb0fc4>
    bbe8:	blcc	1074cc <_ZdlPv@@Base+0xf1260>
    bbec:	blpl	647234 <_ZdlPv@@Base+0x630fc8>
    bbf0:	blvs	6c7238 <_ZdlPv@@Base+0x6b0fcc>
    bbf4:	blvc	74723c <_ZdlPv@@Base+0x730fd0>
    bbf8:	blpl	1474d4 <_ZdlPv@@Base+0x131268>
    bbfc:	blcc	5c7204 <_ZdlPv@@Base+0x5b0f98>
    bc00:	blmi	4724c <_ZdlPv@@Base+0x30fe0>
    bc04:	blpl	64720c <_ZdlPv@@Base+0x630fa0>
    bc08:	blvs	1474e8 <_ZdlPv@@Base+0x13127c>
    bc0c:	blpl	c7258 <_ZdlPv@@Base+0xb0fec>
    bc10:	blvc	1874f4 <_ZdlPv@@Base+0x171288>
    bc14:	blvs	6c721c <_ZdlPv@@Base+0x6b0fb0>
    bc18:	blvc	747220 <_ZdlPv@@Base+0x730fb4>
    bc1c:	svcvs	0x0083dd18
    bc20:	andne	lr, r2, r3, lsl #22
    bc24:	andeq	pc, r8, #-1073741824	; 0xc0000000
    bc28:	blvc	c7078 <_ZdlPv@@Base+0xb0e0c>
    bc2c:	andscc	r3, r0, #16, 6	; 0x40000000
    bc30:	blvs	4727c <_ZdlPv@@Base+0x31010>
    bc34:	blvc	1c7518 <_ZdlPv@@Base+0x1b12ac>
    bc38:	blvc	1c7048 <_ZdlPv@@Base+0x1b0ddc>
    bc3c:	blvc	c7090 <_ZdlPv@@Base+0xb0e24>
    bc40:	blvs	c728c <_ZdlPv@@Base+0xb1020>
    bc44:	blvc	1c7528 <_ZdlPv@@Base+0x1b12bc>
    bc48:	blvc	c705c <_ZdlPv@@Base+0xb0df0>
    bc4c:	mvnle	r4, r3, lsl #5
    bc50:	svclt	0x00004770
    bc54:	blcs	472a0 <_ZdlPv@@Base+0x31034>
    bc58:	blvs	5c72a0 <_ZdlPv@@Base+0x5b1034>
    bc5c:	blcc	c72a8 <_ZdlPv@@Base+0xb103c>
    bc60:	blcs	c7540 <_ZdlPv@@Base+0xb12d4>
    bc64:	blvc	6472ac <_ZdlPv@@Base+0x631040>
    bc68:	blmi	6c72b0 <_ZdlPv@@Base+0x6b1044>
    bc6c:	blpl	7472b4 <_ZdlPv@@Base+0x731048>
    bc70:	blcc	107554 <_ZdlPv@@Base+0xf12e8>
    bc74:	blcs	5c727c <_ZdlPv@@Base+0x5b1010>
    bc78:	blvs	8472c0 <_ZdlPv@@Base+0x831054>
    bc7c:	blcs	472c8 <_ZdlPv@@Base+0x3105c>
    bc80:	blcc	647288 <_ZdlPv@@Base+0x63101c>
    bc84:	blmi	c755c <_ZdlPv@@Base+0xb12f0>
    bc88:	blcc	c72d4 <_ZdlPv@@Base+0xb1068>
    bc8c:	blvc	8c72d4 <_ZdlPv@@Base+0x8b1068>
    bc90:	blpl	10756c <_ZdlPv@@Base+0xf1300>
    bc94:	blmi	6c729c <_ZdlPv@@Base+0x6b1030>
    bc98:	blmi	472e4 <_ZdlPv@@Base+0x31078>
    bc9c:	blpl	7472a4 <_ZdlPv@@Base+0x731038>
    bca0:	blvs	147580 <_ZdlPv@@Base+0x131314>
    bca4:	blpl	c72f0 <_ZdlPv@@Base+0xb1084>
    bca8:	blvc	18758c <_ZdlPv@@Base+0x171320>
    bcac:	blvs	8472b4 <_ZdlPv@@Base+0x831048>
    bcb0:	blvc	8c72b8 <_ZdlPv@@Base+0x8b104c>
    bcb4:	svclt	0x00004770
    bcb8:			; <UNDEFINED> instruction: 0x4604b410
    bcbc:	blvc	947304 <_ZdlPv@@Base+0x931098>
    bcc0:	orreq	pc, r0, #0, 2
    bcc4:	blgt	3f7f00 <_ZdlPv@@Base+0x3e1c94>
    bcc8:	blvs	8c7320 <_ZdlPv@@Base+0x8b10b4>
    bccc:	stm	r4, {r2, sl, fp, sp, pc}
    bcd0:	cdp	0, 3, cr0, cr7, cr15, {0}
    bcd4:	vstr	d7, [sp, #24]
    bcd8:	ldm	r4, {r1, r2, r8, r9, fp, ip, sp, lr}
    bcdc:	stcge	0, cr0, [ip], {15}
    bce0:	andeq	lr, pc, r4, lsl #18
    bce4:	bleq	247360 <_ZdlPv@@Base+0x2310f4>
    bce8:	blne	2c7364 <_ZdlPv@@Base+0x2b10f8>
    bcec:			; <UNDEFINED> instruction: 0xf85db00d
    bcf0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    bcf4:			; <UNDEFINED> instruction: 0x4604b410
    bcf8:	blvc	8c7340 <_ZdlPv@@Base+0x8b10d4>
    bcfc:	orreq	pc, r0, #0, 2
    bd00:	blgt	3f7f3c <_ZdlPv@@Base+0x3e1cd0>
    bd04:	blvs	94735c <_ZdlPv@@Base+0x9310f0>
    bd08:	stm	r4, {r2, sl, fp, sp, pc}
    bd0c:	cdp	0, 3, cr0, cr7, cr15, {0}
    bd10:	vstr	d7, [sp, #280]	; 0x118
    bd14:	ldm	r4, {r1, r2, r8, r9, fp, ip, sp, lr}
    bd18:	stcge	0, cr0, [ip], {15}
    bd1c:	andeq	lr, pc, r4, lsl #18
    bd20:	bleq	24739c <_ZdlPv@@Base+0x231130>
    bd24:	blne	2c73a0 <_ZdlPv@@Base+0x2b1134>
    bd28:			; <UNDEFINED> instruction: 0xf85db00d
    bd2c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    bd30:			; <UNDEFINED> instruction: 0x4604b410
    bd34:	blvc	94737c <_ZdlPv@@Base+0x931110>
    bd38:	orreq	pc, r0, #0, 2
    bd3c:	blgt	3f7f78 <_ZdlPv@@Base+0x3e1d0c>
    bd40:	blvs	847398 <_ZdlPv@@Base+0x83112c>
    bd44:	stm	r4, {r2, sl, fp, sp, pc}
    bd48:	cdp	0, 3, cr0, cr7, cr15, {0}
    bd4c:	vstr	d7, [sp, #24]
    bd50:	ldm	r4, {r2, r8, r9, fp, ip, sp, lr}
    bd54:	stcge	0, cr0, [ip], {15}
    bd58:	andeq	lr, pc, r4, lsl #18
    bd5c:	bleq	2473d8 <_ZdlPv@@Base+0x23116c>
    bd60:	blne	2c73dc <_ZdlPv@@Base+0x2b1170>
    bd64:			; <UNDEFINED> instruction: 0xf85db00d
    bd68:	ldrbmi	r4, [r0, -r4, lsl #22]!
    bd6c:			; <UNDEFINED> instruction: 0x4604b410
    bd70:	blvc	8473b8 <_ZdlPv@@Base+0x83114c>
    bd74:	orreq	pc, r0, #0, 2
    bd78:	blgt	3f7fb4 <_ZdlPv@@Base+0x3e1d48>
    bd7c:	blvs	9473d4 <_ZdlPv@@Base+0x931168>
    bd80:	stm	r4, {r2, sl, fp, sp, pc}
    bd84:	cdp	0, 3, cr0, cr7, cr15, {0}
    bd88:	vstr	d7, [sp, #280]	; 0x118
    bd8c:	ldm	r4, {r2, r8, r9, fp, ip, sp, lr}
    bd90:	stcge	0, cr0, [ip], {15}
    bd94:	andeq	lr, pc, r4, lsl #18
    bd98:	bleq	247414 <_ZdlPv@@Base+0x2311a8>
    bd9c:	blne	2c7418 <_ZdlPv@@Base+0x2b11ac>
    bda0:			; <UNDEFINED> instruction: 0xf85db00d
    bda4:	ldrbmi	r4, [r0, -r4, lsl #22]!
    bda8:	blvs	28742c <_ZdlPv@@Base+0x2711c0>
    bdac:	andls	fp, r1, sl, lsl #1
    bdb0:	blpl	9473f8 <_ZdlPv@@Base+0x93118c>
    bdb4:	bleq	8473fc <_ZdlPv@@Base+0x831190>
    bdb8:	blvc	1c77d4 <_ZdlPv@@Base+0x1b1568>
    bdbc:	blne	8c7404 <_ZdlPv@@Base+0x8b1198>
    bdc0:	bleq	207688 <_ZdlPv@@Base+0x1f141c>
    bdc4:	blne	876a8 <_ZdlPv@@Base+0x7143c>
    bdc8:	ldrbmi	fp, [r0, -sl]!
    bdcc:	andhi	pc, r0, pc, lsr #7
    bdd0:	ldrbtvs	r3, [pc], -sp, asr #23
    bdd4:	svccc	0x00f6a09e
    bdd8:	blvs	28745c <_ZdlPv@@Base+0x2711f0>
    bddc:	ldc	0, cr11, [r0, #544]	; 0x220
    bde0:	vldr	d5, [r0, #144]	; 0x90
    bde4:	vdiv.f64	d0, d5, d16
    bde8:	vldr	d7, [r0, #24]
    bdec:	vadd.f64	d1, d0, d18
    bdf0:	vsub.f64	d0, d7, d7
    bdf4:	andlt	r1, r8, r1, lsl #22
    bdf8:	svclt	0x00004770
    bdfc:	andhi	pc, r0, pc, lsr #7
    be00:	ldrbtvs	r3, [pc], -sp, asr #23
    be04:	svccc	0x00f6a09e
    be08:	blvs	28748c <_ZdlPv@@Base+0x271220>
    be0c:	ldc	0, cr11, [r0, #544]	; 0x220
    be10:	vldr	d5, [r0, #144]	; 0x90
    be14:	vdiv.f64	d0, d5, d16
    be18:	vldr	d7, [r0, #24]
    be1c:	vadd.f64	d1, d0, d18
    be20:	vadd.f64	d0, d1, d7
    be24:	andlt	r1, r8, r7, asr #22
    be28:	svclt	0x00004770
    be2c:	andhi	pc, r0, pc, lsr #7
    be30:	ldrbtvs	r3, [pc], -sp, asr #23
    be34:	svccc	0x00f6a09e
    be38:	blvs	2874bc <_ZdlPv@@Base+0x271250>
    be3c:	ldc	0, cr11, [r0, #544]	; 0x220
    be40:	vldr	d5, [r0, #144]	; 0x90
    be44:	vdiv.f64	d0, d5, d16
    be48:	vldr	d7, [r0, #24]
    be4c:	vadd.f64	d1, d0, d18
    be50:	vsub.f64	d0, d1, d7
    be54:	andlt	r1, r8, r7, asr #22
    be58:	svclt	0x00004770
    be5c:	andhi	pc, r0, pc, lsr #7
    be60:	ldrbtvs	r3, [pc], -sp, asr #23
    be64:	svccc	0x00f6a09e
    be68:			; <UNDEFINED> instruction: 0x4604b510
    be6c:	stmiavs	r0, {r2, r8, r9, fp, lr}^
    be70:	movwcc	r4, #33915	; 0x847b
    be74:	tstlt	r8, r3, lsr #32
    be78:	svc	0x00e8f7f6
    be7c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    be80:	andeq	r2, r2, r0, ror r3
    be84:			; <UNDEFINED> instruction: 0x4604b510
    be88:	stmiavs	r0, {r1, r2, r8, r9, fp, lr}^
    be8c:	movwcc	r4, #33915	; 0x847b
    be90:	tstlt	r8, r3, lsr #32
    be94:	svc	0x00daf7f6
    be98:			; <UNDEFINED> instruction: 0xf00a4620
    be9c:	strtmi	pc, [r0], -r7, ror #19
    bea0:	svclt	0x0000bd10
    bea4:	andeq	r2, r2, r4, asr r3
    bea8:			; <UNDEFINED> instruction: 0x4604b510
    beac:			; <UNDEFINED> instruction: 0xf00a4608
    beb0:	msrvs	SPSR_, #2240	; 0x8c0
    beb4:	svclt	0x0000bd10
    beb8:			; <UNDEFINED> instruction: 0x4604b510
    bebc:			; <UNDEFINED> instruction: 0xf00a4608
    bec0:			; <UNDEFINED> instruction: 0x6720fd1b
    bec4:	svclt	0x0000bd10
    bec8:	bleq	ff0479a4 <_ZdlPv@@Base+0xff031738>
    becc:			; <UNDEFINED> instruction: 0x4604b510
    bed0:	blhi	c738c <_ZdlPv@@Base+0xb1120>
    bed4:	blx	447aa0 <_ZdlPv@@Base+0x431834>
    bed8:	blhi	10479a0 <_ZdlPv@@Base+0x1031734>
    bedc:	vstr	d13, [r4, #16]
    bee0:	vpop	{d8-d18}
    bee4:	vldrlt	d8, [r0, #-8]
    bee8:	vst2.8	{d20,d22}, [pc], r5
    beec:	ldrbtmi	r7, [r9], #-55	; 0xffffffc9
    bef0:			; <UNDEFINED> instruction: 0xf812f009
    bef4:	blhi	5c750c <_ZdlPv@@Base+0x5b12a0>
    bef8:	blhi	c71f4 <_ZdlPv@@Base+0xb0f88>
    befc:	svclt	0x0000bd10
    bf00:	andeq	pc, r0, r2, asr #23
    bf04:			; <UNDEFINED> instruction: 0x4604b5f0
    bf08:	blhi	c73c4 <_ZdlPv@@Base+0xb1158>
    bf0c:	blmi	e5e7f4 <_ZdlPv@@Base+0xe48588>
    bf10:	cfldrsmi	mvf4, [r9, #-488]!	; 0xfffffe18
    bf14:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
    bf18:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    bf1c:			; <UNDEFINED> instruction: 0xf04f9309
    bf20:	stmdbvs	r3, {r8, r9}^
    bf24:	stmdavs	r3, {r0, r1, r3, r4, r6, r8, r9, ip, sp, pc}
    bf28:			; <UNDEFINED> instruction: 0x47986bdb
    bf2c:	strtmi	r6, [r0], -r3, lsr #16
    bf30:	vstr	d6, [sp, #620]	; 0x26c
    bf34:	vstr	d0, [sp]
    bf38:	ldrmi	r1, [r8, r2, lsl #22]
    bf3c:	blvs	475b8 <_ZdlPv@@Base+0x3134c>
    bf40:	blvc	c75bc <_ZdlPv@@Base+0xb1350>
    bf44:	blvs	1047824 <_ZdlPv@@Base+0x10315b8>
    bf48:	bleq	147584 <_ZdlPv@@Base+0x131318>
    bf4c:	blne	1c7588 <_ZdlPv@@Base+0x1b131c>
    bf50:	bleq	1087834 <_ZdlPv@@Base+0x10715c8>
    bf54:	blvs	1047a30 <_ZdlPv@@Base+0x10317c4>
    bf58:	blx	447b24 <_ZdlPv@@Base+0x4318b8>
    bf5c:	bleq	1047a38 <_ZdlPv@@Base+0x10317cc>
    bf60:	movwcs	fp, #7956	; 0x1f14
    bf64:	cdp	3, 15, cr2, cr1, cr0, {0}
    bf68:	svclt	0x0018fa10
    bf6c:	teqlt	r3, r1, lsl #6
    bf70:	blne	11c7a38 <_ZdlPv@@Base+0x11b17cc>
    bf74:	svc	0x0064f7f6
    bf78:	blhi	1047a40 <_ZdlPv@@Base+0x10317d4>
    bf7c:	ldc	0, cr14, [pc, #4]	; bf88 <floor@plt+0x8f68>
    bf80:	stmdbvs	r3!, {r1, r3, r4, r8, r9, fp, pc}
    bf84:	blmi	778778 <_ZdlPv@@Base+0x76250c>
    bf88:	ldrdcs	lr, [ip, -r4]
    bf8c:	stmdavs	r8!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    bf90:	blvs	fe6e5fa4 <_ZdlPv@@Base+0xfe6cfd38>
    bf94:	stmdavs	lr!, {r3, r4, r7, r8, r9, sl, lr}
    bf98:	strtmi	r6, [r0], -r3, lsr #16
    bf9c:	ldcvs	8, cr6, [fp], {50}	; 0x32
    bfa0:			; <UNDEFINED> instruction: 0x47986957
    bfa4:	andcc	lr, r3, #212, 18	; 0x350000
    bfa8:	stmdbge	r4, {r4, r5, r9, sl, lr}
    bfac:	blvc	1047a74 <_ZdlPv@@Base+0x1031808>
    bfb0:	blne	1c75ec <_ZdlPv@@Base+0x1b1380>
    bfb4:	bleq	1247a7c <_ZdlPv@@Base+0x1231810>
    bfb8:	blvc	1475f4 <_ZdlPv@@Base+0x131388>
    bfbc:	stmdavs	r8!, {r3, r4, r5, r7, r8, r9, sl, lr}
    bfc0:	blvs	ff6e5fd4 <_ZdlPv@@Base+0xff6cfd68>
    bfc4:	bmi	39de2c <_ZdlPv@@Base+0x387bc0>
    bfc8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    bfcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bfd0:	subsmi	r9, sl, r9, lsl #22
    bfd4:	andlt	sp, fp, r3, lsl #2
    bfd8:	blhi	c72d4 <_ZdlPv@@Base+0xb1068>
    bfdc:			; <UNDEFINED> instruction: 0xf7f6bdf0
    bfe0:	svclt	0x0000ef16
    bfe4:	andhi	pc, r0, pc, lsr #7
	...
    bff0:	andeq	r2, r2, r0, lsr #30
    bff4:	andeq	r0, r0, ip, lsl r1
    bff8:	andeq	r2, r2, r8, lsl pc
    bffc:	andeq	r0, r0, r0, lsr r1
    c000:	andeq	r2, r2, r6, ror #28
    c004:			; <UNDEFINED> instruction: 0xf7f76e00
    c008:	svclt	0x0000bc35
    c00c:	mvnsmi	lr, #737280	; 0xb4000
    c010:	bmi	95d874 <_ZdlPv@@Base+0x947608>
    c014:	blmi	978238 <_ZdlPv@@Base+0x961fcc>
    c018:	ldrbtmi	sl, [sl], #-3075	; 0xfffff3fd
    c01c:	strmi	r4, [r8], r4, lsr #28
    c020:	ldmpl	r3, {r0, r9, sl, lr}^
    c024:			; <UNDEFINED> instruction: 0xf10d4620
    c028:	vstrge.16	s0, [r1, #-16]	; <UNPREDICTABLE>
    c02c:	movwls	r6, #22555	; 0x581b
    c030:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c034:			; <UNDEFINED> instruction: 0xf7f7447e
    c038:			; <UNDEFINED> instruction: 0x464afc91
    c03c:	strtmi	r4, [r0], -r9, lsr #12
    c040:	ldc2	7, cr15, [r0], {247}	; 0xf7
    c044:	stmdals	r1, {r3, r4, r8, r9, ip, sp, pc}
    c048:	rscsle	r2, r6, r0, lsl #16
    c04c:	stmdavc	r2, {r0, r3, r4, r8, r9, fp, lr}
    c050:	ldcpl	8, cr5, [fp], {243}	; 0xf3
    c054:	rscsle	r2, r0, r0, lsl #22
    c058:	ldmdavs	sl, {r1, r8, r9, fp, ip, pc}
    c05c:	mvnle	r2, r0, lsl #20
    c060:	blpl	476c8 <_ZdlPv@@Base+0x3145c>
    c064:	strtmi	r4, [r9], -sl, asr #12
    c068:	ldc	6, cr4, [r3, #128]	; 0x80
    c06c:	vldr	d6, [r3, #8]
    c070:	vadd.f64	d7, d6, d4
    c074:	vstr	d6, [r3, #20]
    c078:	vldr	d6, [r7, #8]
    c07c:	vadd.f64	d6, d7, d0
    c080:	vstr	d7, [r3, #24]
    c084:			; <UNDEFINED> instruction: 0xf7f77b04
    c088:	stmdacs	r0, {r0, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    c08c:	bmi	2c0800 <_ZdlPv@@Base+0x2aa594>
    c090:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    c094:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c098:	subsmi	r9, sl, r5, lsl #22
    c09c:	andlt	sp, r7, r2, lsl #2
    c0a0:	mvnshi	lr, #12386304	; 0xbd0000
    c0a4:	mrc	7, 5, APSR_nzcv, cr2, cr6, {7}
    c0a8:	andeq	r2, r2, r6, lsl lr
    c0ac:	andeq	r0, r0, ip, lsl r1
    c0b0:	strdeq	r2, [r2], -ip
    c0b4:	andeq	r0, r0, r0, ror r1
    c0b8:	muleq	r2, lr, sp
    c0bc:	blmi	47708 <_ZdlPv@@Base+0x3149c>
    c0c0:			; <UNDEFINED> instruction: 0x4606b570
    c0c4:	blpl	c7710 <_ZdlPv@@Base+0xb14a4>
    c0c8:	stcvs	6, cr4, [r4, #52]	; 0x34
    c0cc:	blvs	3c7714 <_ZdlPv@@Base+0x3b14a8>
    c0d0:	blvc	447718 <_ZdlPv@@Base+0x4314ac>
    c0d4:	blvs	1479b4 <_ZdlPv@@Base+0x131748>
    c0d8:	blvc	1879bc <_ZdlPv@@Base+0x171750>
    c0dc:	blvs	3c76e4 <_ZdlPv@@Base+0x3b1478>
    c0e0:	blvc	4476e8 <_ZdlPv@@Base+0x43147c>
    c0e4:	stmdavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
    c0e8:	strtmi	r4, [r9], -r0, lsr #12
    c0ec:			; <UNDEFINED> instruction: 0x47986c9b
    c0f0:	stccs	8, cr6, [r0], {164}	; 0xa4
    c0f4:	mrcvs	1, 1, sp, cr0, cr7, {7}
    c0f8:	andeq	pc, r8, #1073741825	; 0x40000001
    c0fc:	pop	{r0, r3, r5, r9, sl, lr}
    c100:			; <UNDEFINED> instruction: 0xe7834070
    c104:	blmi	109ea10 <_ZdlPv@@Base+0x10887a4>
    c108:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    c10c:	mvnsmi	lr, sp, lsr #18
    c110:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
    c114:	ldcmi	6, cr4, [pc, #-16]!	; c10c <floor@plt+0x90ec>
    c118:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r9, fp, lr}
    c11c:			; <UNDEFINED> instruction: 0xf04f930b
    c120:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
    c124:	stmiapl	lr!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}
    c128:			; <UNDEFINED> instruction: 0xf8d658eb
    c12c:	movwls	r8, #4096	; 0x1000
    c130:			; <UNDEFINED> instruction: 0xf8d86b4b
    c134:	ldclvs	0, cr2, [r7], {0}
    c138:	addsmi	r9, r3, #4096	; 0x1000
    c13c:	asnsm	f5, #3.0
    c140:	blmi	de2d48 <_ZdlPv@@Base+0xdccadc>
    c144:	blcc	54778c <_ZdlPv@@Base+0x531520>
    c148:	vldr	s12, [r0, #552]	; 0x228
    c14c:	vldr	d6, [r0, #64]	; 0x40
    c150:	vldr	d4, [r0, #72]	; 0x48
    c154:	vmla.f64	d7, d3, d14
    c158:	vmls.f64	d6, d4, d5
    c15c:	vstr	d7, [sp, #276]	; 0x114
    c160:	vstr	d6, [sp, #16]
    c164:	stmiapl	fp!, {r1, r8, r9, fp, ip, sp, lr}^
    c168:	teqle	pc, sl	; <illegal shifter operand>	; <UNPREDICTABLE>
    c16c:	blpl	47c4c <_ZdlPv@@Base+0x319e0>
    c170:	blcc	5477c8 <_ZdlPv@@Base+0x53155c>
    c174:	blvs	4477cc <_ZdlPv@@Base+0x431560>
    c178:	blmi	4c77d0 <_ZdlPv@@Base+0x4b1564>
    c17c:	blvc	3c77d4 <_ZdlPv@@Base+0x3b1568>
    c180:	blvs	187994 <_ZdlPv@@Base+0x171728>
    c184:	blvc	18799c <_ZdlPv@@Base+0x171730>
    c188:	blvs	2477c4 <_ZdlPv@@Base+0x231558>
    c18c:	blvc	1c77c8 <_ZdlPv@@Base+0x1b155c>
    c190:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    c194:	teqle	r2, pc	; <illegal shifter operand>
    c198:	cmplt	r4, r4, lsr #27
    c19c:	strtmi	r6, [r0], -r3, lsr #16
    c1a0:			; <UNDEFINED> instruction: 0x47986d9b
    c1a4:	strtmi	r6, [r0], -r3, lsr #16
    c1a8:			; <UNDEFINED> instruction: 0x47986ddb
    c1ac:	stccs	8, cr6, [r0], {164}	; 0xa4
    c1b0:	ldmdavs	r0!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    c1b4:	stmdavs	r2, {r2, r3, r4, r8, r9, fp, lr}
    c1b8:	cfldrsvs	mvf4, [r2, #-492]	; 0xfffffe14
    c1bc:			; <UNDEFINED> instruction: 0xd11c429a
    c1c0:	blmi	4dea30 <_ZdlPv@@Base+0x4c87c4>
    c1c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c1c8:	blls	2e6238 <_ZdlPv@@Base+0x2cffcc>
    c1cc:	tstle	fp, sl, asr r0
    c1d0:	pop	{r2, r3, ip, sp, pc}
    c1d4:			; <UNDEFINED> instruction: 0x479881f0
    c1d8:	blmi	466264 <_ZdlPv@@Base+0x44fff8>
    c1dc:	vstr	s12, [sp, #552]	; 0x228
    c1e0:	vstr	d0, [sp, #8]
    c1e4:	stmiapl	fp!, {r2, r8, r9, fp, ip}^
    c1e8:	umlalsle	r4, pc, sl, r2	; <UNPREDICTABLE>
    c1ec:	ldrmi	r4, [r0, r0, lsr #12]
    c1f0:	bleq	1c782c <_ZdlPv@@Base+0x1b15c0>
    c1f4:	blne	247830 <_ZdlPv@@Base+0x2315c4>
    c1f8:	ldrmi	lr, [r0, sl, asr #15]
    c1fc:	bge	1c6184 <_ZdlPv@@Base+0x1aff18>
    c200:	strbmi	sl, [r0], -r2, lsl #18
    c204:			; <UNDEFINED> instruction: 0xe7c747b8
    c208:	mcr	7, 0, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
    c20c:	andeq	r2, r2, r8, lsr #26
    c210:	andeq	r0, r0, ip, lsl r1
    c214:	andeq	r2, r2, lr, lsl #26
    c218:	andeq	r0, r0, r0, lsr r1
    c21c:	andeq	r0, r0, r4, asr r1
    c220:	andeq	r0, r0, r8, asr #2
    c224:			; <UNDEFINED> instruction: 0xfffff5e7
    c228:			; <UNDEFINED> instruction: 0xfffff5c5
    c22c:	andeq	r2, r2, ip, ror #24
    c230:	strcs	fp, [r0], #-1072	; 0xfffffbd0
    c234:	andcs	r2, r1, #0, 10
    c238:	ldrbvc	pc, [r0, #1731]!	; 0x6c3	; <UNPREDICTABLE>
    c23c:	stmib	r0, {r1, sp, lr}^
    c240:	cfldr32lt	mvfx4, [r0], #-16
    c244:	svclt	0x00004770
    c248:	tstcs	r0, r7, lsl #20
    c24c:	ldrbtmi	fp, [sl], #-1072	; 0xfffffbd0
    c250:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    c254:	stmib	r0, {r3, r9, ip, sp}^
    c258:	stmib	r0, {r1, r8, sl, lr}^
    c25c:	subvs	r4, r1, r4, lsl #10
    c260:	andvs	fp, r2, r0, lsr ip
    c264:	svclt	0x00004770
    c268:	strdeq	r2, [r2], -r6
    c26c:			; <UNDEFINED> instruction: 0x4604b510
    c270:	stmdavs	r0, {r2, r8, r9, fp, lr}^
    c274:	movwcc	r4, #33915	; 0x847b
    c278:	tstlt	r8, r3, lsr #32
    c27c:	stcl	7, cr15, [r6, #984]!	; 0x3d8
    c280:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c284:	ldrdeq	r2, [r2], -r0
    c288:			; <UNDEFINED> instruction: 0x4604b510
    c28c:	stmdavs	r0, {r1, r2, r8, r9, fp, lr}^
    c290:	movwcc	r4, #33915	; 0x847b
    c294:	tstlt	r8, r3, lsr #32
    c298:	ldcl	7, cr15, [r8, #984]	; 0x3d8
    c29c:			; <UNDEFINED> instruction: 0xf0094620
    c2a0:	strtmi	pc, [r0], -r5, ror #31
    c2a4:	svclt	0x0000bd10
    c2a8:			; <UNDEFINED> instruction: 0x000224b4
    c2ac:	bleq	1478b4 <_ZdlPv@@Base+0x131648>
    c2b0:	blne	c78b8 <_ZdlPv@@Base+0xb164c>
    c2b4:	svclt	0x00004770
    c2b8:			; <UNDEFINED> instruction: 0x4604b538
    c2bc:	strmi	r6, [sp], -r0, asr #16
    c2c0:			; <UNDEFINED> instruction: 0xf7f6b108
    c2c4:	smlabtlt	sp, r4, sp, lr
    c2c8:	ldmdblt	r3, {r0, r1, r3, r5, fp, ip, sp, lr}
    c2cc:	rsbvs	r2, r3, r0, lsl #6
    c2d0:			; <UNDEFINED> instruction: 0x4628bd38
    c2d4:	blx	448306 <_ZdlPv@@Base+0x43209a>
    c2d8:	ldclt	0, cr6, [r8, #-384]!	; 0xfffffe80
    c2dc:			; <UNDEFINED> instruction: 0x4604b530
    c2e0:	blvs	147938 <_ZdlPv@@Base+0x1316cc>
    c2e4:	blmi	185e46c <_ZdlPv@@Base+0x1848200>
    c2e8:	blhi	2c77a4 <_ZdlPv@@Base+0x2b1538>
    c2ec:	cfstrdmi	mvd4, [r0, #-480]!	; 0xfffffe20
    c2f0:	blgt	47940 <_ZdlPv@@Base+0x316d4>
    c2f4:	stmiapl	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    c2f8:	ldc	0, cr11, [r1, #540]	; 0x21c
    c2fc:	ldmdavs	fp, {r8, r9, fp, ip, lr}
    c300:			; <UNDEFINED> instruction: 0xf04f9305
    c304:	ldc	3, cr0, [r2]
    c308:	vldr	d8, [r1, #8]
    c30c:	vmov.f64	d7, #82	; 0x3e900000  0.2812500
    c310:	vsub.f64	d6, d12, d0
    c314:	vneg.f64	d28, d5
    c318:	mrc	10, 1, APSR_nzcv, cr8, cr0, {0}
    c31c:	cmple	r8, r7, asr #22
    c320:	blvc	c7978 <_ZdlPv@@Base+0xb170c>
    c324:	blvc	1047e00 <_ZdlPv@@Base+0x1031b94>
    c328:	blx	447ef4 <_ZdlPv@@Base+0x431c88>
    c32c:	mrc	1, 5, sp, cr5, cr5, {2}
    c330:	vsqrt.f64	d16, d0
    c334:	vpmin.s8	d31, d0, d0
    c338:	cdp	0, 8, cr8, cr12, cr7, {4}
    c33c:	vdiv.f64	d10, d8, d0
    c340:	vmov.f64	d11, #0	; 0x40000000  2.0
    c344:	stmdami	fp, {r6, r8, r9, fp, ip, pc}^
    c348:	strcs	r4, [r0], #-1641	; 0xfffff997
    c34c:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    c350:	strmi	lr, [r0, #-2509]	; 0xfffff633
    c354:	blx	16ca33a <_ZdlPv@@Base+0x16b40ce>
    c358:	stmdbge	r2, {r0, r1, r2, r6, fp, lr}
    c35c:	strmi	lr, [r2, #-2509]	; 0xfffff633
    c360:			; <UNDEFINED> instruction: 0xf7f74478
    c364:	vldr	d15, [sp, #332]	; 0x14c
    c368:	vldr	d7, [sp]
    c36c:	vmov.f64	d6, #82	; 0x3e900000  0.2812500
    c370:	vsqrt.f64	d23, d0
    c374:	vstrle	s30, [r4, #-64]	; 0xffffffc0
    c378:	blvc	ff2c7e50 <_ZdlPv@@Base+0xff2b1be4>
    c37c:	blx	447f48 <_ZdlPv@@Base+0x431cdc>
    c380:	mrc	4, 5, sp, cr5, cr12, {1}
    c384:	vsqrt.f64	d22, d0
    c388:	vstrle	s30, [r4, #-64]	; 0xffffffc0
    c38c:	bllt	ff1c7e64 <_ZdlPv@@Base+0xff1b1bf8>
    c390:	blx	447f5c <_ZdlPv@@Base+0x431cf0>
    c394:	bmi	e83464 <_ZdlPv@@Base+0xe6d1f8>
    c398:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    c39c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c3a0:	subsmi	r9, sl, r5, lsl #22
    c3a4:	mrc	1, 5, sp, cr0, cr7, {2}
    c3a8:	andlt	r0, r7, r9, asr #22
    c3ac:	blhi	2c76a8 <_ZdlPv@@Base+0x2b143c>
    c3b0:	mrc	13, 5, fp, cr5, cr0, {1}
    c3b4:	vneg.f64	d28, d0
    c3b8:	msrle	R11_fiq, r0
    c3bc:	ldmdami	r1!, {r4, r5, r8, r9, fp, lr}
    c3c0:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    c3c4:			; <UNDEFINED> instruction: 0x4619461a
    c3c8:			; <UNDEFINED> instruction: 0xf8caf009
    c3cc:	blvc	c7a24 <_ZdlPv@@Base+0xb17b8>
    c3d0:	blvc	1047eac <_ZdlPv@@Base+0x1031c40>
    c3d4:	blx	447fa0 <_ZdlPv@@Base+0x431d34>
    c3d8:	ldc	0, cr13, [pc, #168]	; c488 <floor@plt+0x9468>
    c3dc:			; <UNDEFINED> instruction: 0xeeb59b21
    c3e0:	vneg.f64	d24, d0
    c3e4:	eorle	pc, r6, r0, lsl sl	; <UNPREDICTABLE>
    c3e8:	blvs	207e10 <_ZdlPv@@Base+0x1f1ba4>
    c3ec:	blvs	1287ec4 <_ZdlPv@@Base+0x1271c58>
    c3f0:	blx	447fbc <_ZdlPv@@Base+0x431d50>
    c3f4:	cdp	15, 11, cr11, cr0, cr8, {6}
    c3f8:	ands	r9, r4, r6, asr #22
    c3fc:	blls	207e34 <_ZdlPv@@Base+0x1f1bc8>
    c400:	blvc	1c7e28 <_ZdlPv@@Base+0x1b1bbc>
    c404:	blls	ff207edc <_ZdlPv@@Base+0xff1f1c70>
    c408:	blx	447fd4 <_ZdlPv@@Base+0x431d68>
    c40c:	mrc	15, 5, fp, cr0, cr8, {6}
    c410:	strb	r9, [r0, r7, asr #22]
    c414:	blvc	c7a6c <_ZdlPv@@Base+0xb1800>
    c418:	blls	1c7e50 <_ZdlPv@@Base+0x1b1be4>
    c41c:	blvc	1047ef8 <_ZdlPv@@Base+0x1031c8c>
    c420:	blx	447fec <_ZdlPv@@Base+0x431d80>
    c424:	mrc	1, 5, sp, cr5, cr11, {6}
    c428:	vneg.f64	d25, d0
    c42c:			; <UNDEFINED> instruction: 0xd1b2fa10
    c430:	blls	47f14 <_ZdlPv@@Base+0x31ca8>
    c434:	blmi	4c62f8 <_ZdlPv@@Base+0x4b008c>
    c438:	stmiapl	fp!, {r0, r1, r4, fp, lr}^
    c43c:			; <UNDEFINED> instruction: 0x461a4478
    c440:			; <UNDEFINED> instruction: 0xf0094619
    c444:	strb	pc, [lr, sp, lsl #17]!	; <UNPREDICTABLE>
    c448:	blls	47f2c <_ZdlPv@@Base+0x31cc0>
    c44c:	bllt	1247f14 <_ZdlPv@@Base+0x1231ca8>
    c450:	blge	1347f18 <_ZdlPv@@Base+0x1331cac>
    c454:			; <UNDEFINED> instruction: 0xf7f6e777
    c458:	svclt	0x0000ecda
    c45c:	andhi	pc, r0, pc, lsr #7
	...
    c468:	andeq	r2, r2, r4, asr #22
    c46c:	andeq	r0, r0, ip, lsl r1
    c470:	andeq	r2, r2, ip, lsr fp
    c474:	andeq	fp, r0, r2, lsr #28
    c478:	andeq	fp, r0, ip, lsl lr
    c47c:	muleq	r2, r6, sl
    c480:	andeq	r0, r0, r8, ror r1
    c484:	andeq	pc, r0, r2, lsl r7	; <UNPREDICTABLE>
    c488:	andeq	pc, r0, r4, asr #13
    c48c:			; <UNDEFINED> instruction: 0x4604b5d0
    c490:	cmplt	r0, r8, lsl #16
    c494:	ldmvs	fp, {r0, r1, fp, sp, lr}
    c498:			; <UNDEFINED> instruction: 0x46204798
    c49c:	bleq	47ab4 <_ZdlPv@@Base+0x31848>
    c4a0:	blne	c7ab8 <_ZdlPv@@Base+0xb184c>
    c4a4:	ldmib	r1, {r4, r6, r7, r8, sl, fp, ip, sp, pc}^
    c4a8:	strtmi	r6, [r0], -r2, lsl #14
    c4ac:	movwcs	lr, #18897	; 0x49d1
    c4b0:	strvs	lr, [r0, -r4, asr #19]
    c4b4:	movwcs	lr, #10692	; 0x29c4
    c4b8:	svclt	0x0000bdd0
    c4bc:	strcs	fp, [r0], #-1072	; 0xfffffbd0
    c4c0:	stmib	r0, {r8, sl, sp}^
    c4c4:	stmib	r0, {r8, sl, lr}^
    c4c8:	cfldr32lt	mvfx4, [r0], #-8
    c4cc:	svclt	0x00004770
    c4d0:	bleq	47ad8 <_ZdlPv@@Base+0x3186c>
    c4d4:	blne	c7adc <_ZdlPv@@Base+0xb1870>
    c4d8:	svclt	0x00004770
    c4dc:	blvs	47b24 <_ZdlPv@@Base+0x318b8>
    c4e0:	blvc	47b2c <_ZdlPv@@Base+0x318c0>
    c4e4:	blvs	1207fbc <_ZdlPv@@Base+0x11f1d50>
    c4e8:	blx	4480b4 <_ZdlPv@@Base+0x431e48>
    c4ec:	ldfd	f5, [r0, #44]	; 0x2c
    c4f0:	vldr	d6, [r1, #8]
    c4f4:	vmov.f64	d7, #66	; 0x3e100000  0.1406250
    c4f8:	vneg.f64	d22, d7
    c4fc:	svclt	0x000cfa10
    c500:	andcs	r2, r0, r1
    c504:	andcs	r4, r0, r0, ror r7
    c508:	svclt	0x00004770
    c50c:	blvs	47b54 <_ZdlPv@@Base+0x318e8>
    c510:	blvc	47b5c <_ZdlPv@@Base+0x318f0>
    c514:	blvs	1207fec <_ZdlPv@@Base+0x11f1d80>
    c518:	blx	4480e4 <_ZdlPv@@Base+0x431e78>
    c51c:	ldfd	f5, [r0, #44]	; 0x2c
    c520:	vldr	d6, [r1, #8]
    c524:	vmov.f64	d7, #66	; 0x3e100000  0.1406250
    c528:	vneg.f64	d22, d7
    c52c:	svclt	0x0014fa10
    c530:	andcs	r2, r0, r1
    c534:	andcs	r4, r1, r0, ror r7
    c538:	svclt	0x00004770
    c53c:	blmi	47b88 <_ZdlPv@@Base+0x3191c>
    c540:	blpl	c7b8c <_ZdlPv@@Base+0xb1920>
    c544:	blvs	47b8c <_ZdlPv@@Base+0x31920>
    c548:	blvc	c7b90 <_ZdlPv@@Base+0xb1924>
    c54c:	blvs	147e2c <_ZdlPv@@Base+0x131bc0>
    c550:	blvc	187e34 <_ZdlPv@@Base+0x171bc8>
    c554:	blvs	47b5c <_ZdlPv@@Base+0x318f0>
    c558:	blvc	c7b60 <_ZdlPv@@Base+0xb18f4>
    c55c:	svclt	0x00004770
    c560:	blmi	47bac <_ZdlPv@@Base+0x31940>
    c564:	blpl	c7bb0 <_ZdlPv@@Base+0xb1944>
    c568:	blvs	47bb0 <_ZdlPv@@Base+0x31944>
    c56c:	blvc	c7bb4 <_ZdlPv@@Base+0xb1948>
    c570:	blvs	1147e50 <_ZdlPv@@Base+0x1131be4>
    c574:	blvc	1187e58 <_ZdlPv@@Base+0x1171bec>
    c578:	blvs	47b80 <_ZdlPv@@Base+0x31914>
    c57c:	blvc	c7b84 <_ZdlPv@@Base+0xb1918>
    c580:	svclt	0x00004770
    c584:	blvs	47bcc <_ZdlPv@@Base+0x31960>
    c588:	blvc	c7bd0 <_ZdlPv@@Base+0xb1964>
    c58c:	blvs	47e2c <_ZdlPv@@Base+0x31bc0>
    c590:	bleq	47e34 <_ZdlPv@@Base+0x31bc8>
    c594:	blvs	47b9c <_ZdlPv@@Base+0x31930>
    c598:	bleq	c7ba0 <_ZdlPv@@Base+0xb1934>
    c59c:	svclt	0x00004770
    c5a0:	blvc	47be8 <_ZdlPv@@Base+0x3197c>
    c5a4:	blpl	c7bec <_ZdlPv@@Base+0xb1980>
    c5a8:	blvs	47fcc <_ZdlPv@@Base+0x31d60>
    c5ac:	blvc	47fc8 <_ZdlPv@@Base+0x31d5c>
    c5b0:	blvs	47bb8 <_ZdlPv@@Base+0x3194c>
    c5b4:	blvc	c7bbc <_ZdlPv@@Base+0xb1950>
    c5b8:	svclt	0x00004770
    c5bc:	blne	c7c04 <_ZdlPv@@Base+0xb1998>
    c5c0:	ldc	0, cr11, [r0, #544]	; 0x220
    c5c4:	vmov.f64	d0, #16	; 0x40800000  4.0
    c5c8:	vneg.f64	d1, d1
    c5cc:	andlt	r0, r8, r0, asr #22
    c5d0:	svclt	0x00004770
    c5d4:	blne	c7c1c <_ZdlPv@@Base+0xb19b0>
    c5d8:	ldc	0, cr11, [r1, #544]	; 0x220
    c5dc:	vldr	d6, [r0, #8]
    c5e0:	vldr	d0, [r1]
    c5e4:	vadd.f64	d7, d1, d0
    c5e8:	vadd.f64	d1, d0, d6
    c5ec:	andlt	r0, r8, r7, lsl #22
    c5f0:	svclt	0x00004770
    c5f4:	blne	c7c3c <_ZdlPv@@Base+0xb19d0>
    c5f8:	ldc	0, cr11, [r1, #544]	; 0x220
    c5fc:	vldr	d6, [r0, #8]
    c600:	vldr	d0, [r1]
    c604:	vadd.f64	d7, d1, d0
    c608:	vsub.f64	d1, d0, d6
    c60c:	andlt	r0, r8, r7, asr #22
    c610:	svclt	0x00004770
    c614:	blne	c7c5c <_ZdlPv@@Base+0xb19f0>
    c618:	ldc	0, cr11, [r0, #544]	; 0x220
    c61c:	vdiv.f64	d7, d1, d0
    c620:	vdiv.f64	d1, d7, d0
    c624:	andlt	r0, r8, r0, lsl #22
    c628:	svclt	0x00004770
    c62c:	blne	c7c74 <_ZdlPv@@Base+0xb1a08>
    c630:	ldc	0, cr11, [r0, #544]	; 0x220
    c634:	vmul.f64	d7, d0, d0
    c638:	vmul.f64	d1, d7, d1
    c63c:	andlt	r0, r8, r0, lsl #22
    c640:	svclt	0x00004770
    c644:	blvc	c7c90 <_ZdlPv@@Base+0xb1a24>
    c648:	bleq	c7c90 <_ZdlPv@@Base+0xb1a24>
    c64c:	blvs	47c94 <_ZdlPv@@Base+0x31a28>
    c650:	bleq	207ed8 <_ZdlPv@@Base+0x1f1c6c>
    c654:	blvc	47ca0 <_ZdlPv@@Base+0x31a34>
    c658:	bleq	207e78 <_ZdlPv@@Base+0x1f1c0c>
    c65c:	svclt	0x00004770
    c660:	blne	c7ca8 <_ZdlPv@@Base+0xb1a3c>
    c664:	bleq	47cac <_ZdlPv@@Base+0x31a40>
    c668:	ldcllt	0, cr15, [r2], {9}
    c66c:	ldrbmi	lr, [r0, sp, lsr #18]!
    c670:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
    c674:	ldrmi	r8, [ip], -r8, lsl #22
    c678:			; <UNDEFINED> instruction: 0x460f4a71
    c67c:			; <UNDEFINED> instruction: 0x46064b71
    c680:	cfldrs	mvf4, [r1, #488]	; 0x1e8
    c684:	addslt	r1, ip, r2, lsl #22
    c688:	ldc	8, cr5, [r1, #844]	; 0x34c
    c68c:			; <UNDEFINED> instruction: 0xf8dd0b00
    c690:	ldmdavs	fp, {r4, r5, r7, ip, pc}
    c694:			; <UNDEFINED> instruction: 0xf04f931b
    c698:			; <UNDEFINED> instruction: 0xf0090300
    c69c:			; <UNDEFINED> instruction: 0xf8dffcb9
    c6a0:	ldrbtmi	ip, [ip], #424	; 0x1a8
    c6a4:	bleq	1048180 <_ZdlPv@@Base+0x1031f14>
    c6a8:	blx	448274 <_ZdlPv@@Base+0x432008>
    c6ac:	adcshi	pc, r4, r0
    c6b0:	blvc	47f78 <_ZdlPv@@Base+0x31d0c>
    c6b4:	beq	848af0 <_ZdlPv@@Base+0x832884>
    c6b8:	blpl	c7d20 <_ZdlPv@@Base+0xb1ab4>
    c6bc:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    c6c0:	ldrbmi	ip, [r5], -pc, lsl #24
    c6c4:	blvs	47d2c <_ZdlPv@@Base+0x31ac0>
    c6c8:			; <UNDEFINED> instruction: 0x8010f8d8
    c6cc:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    c6d0:	cdp	0, 8, cr0, cr5, cr3, {0}
    c6d4:	blmi	17772f8 <_ZdlPv@@Base+0x176108c>
    c6d8:	eor	pc, r0, sp, asr #17
    c6dc:	andeq	lr, r3, r5, lsl #17
    c6e0:	andmi	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    c6e4:	blhi	c7d48 <_ZdlPv@@Base+0xb1adc>
    c6e8:	ldc	8, cr6, [r7, #128]	; 0x80
    c6ec:	stmdavs	r3, {r8, r9, fp, ip, pc}
    c6f0:	blvc	48110 <_ZdlPv@@Base+0x31ea4>
    c6f4:	bllt	247fa4 <_ZdlPv@@Base+0x231d38>
    c6f8:	blge	12c7fa4 <_ZdlPv@@Base+0x12b1d38>
    c6fc:	blhi	1207fa4 <_ZdlPv@@Base+0x11f1d38>
    c700:	blls	1207fac <_ZdlPv@@Base+0x11f1d40>
    c704:	svceq	0x0000f1b8
    c708:	ldmibvs	sp, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
    c70c:	vldr.16	s20, [r6, #8]
    c710:	movwcs	r6, #6914	; 0x1b02
    c714:	andge	pc, r0, sp, asr #17
    c718:	tstls	r3, r2, lsr r6
    c71c:	blvc	47d7c <_ZdlPv@@Base+0x31b10>
    c720:	blvs	1c8008 <_ZdlPv@@Base+0x1b1d9c>
    c724:	blvc	208010 <_ZdlPv@@Base+0x1f1da4>
    c728:	blvs	12c8008 <_ZdlPv@@Base+0x12b1d9c>
    c72c:	blvc	1308010 <_ZdlPv@@Base+0x12f1da4>
    c730:	blvs	1c7d6c <_ZdlPv@@Base+0x1b1b00>
    c734:	blvc	147d70 <_ZdlPv@@Base+0x131b04>
    c738:	stmdavs	r0!, {r3, r5, r7, r8, r9, sl, lr}
    c73c:	ldrtmi	r9, [r2], -r3, lsl #18
    c740:	blvs	c7da0 <_ZdlPv@@Base+0xb1b34>
    c744:	stmdavs	r4, {r0, r8, r9, sp}
    c748:	blvc	47da8 <_ZdlPv@@Base+0x31b3c>
    c74c:			; <UNDEFINED> instruction: 0xf8cd69a4
    c750:	cdp	0, 3, cr10, cr8, cr0, {0}
    c754:	vadd.f64	d8, d9, d6
    c758:	vadd.f64	d9, d8, d7
    c75c:	vadd.f64	d10, d9, d10
    c760:	vstr	d9, [sp, #44]	; 0x2c
    c764:	vstr	d10, [sp, #24]
    c768:	strmi	r9, [r0, r4, lsl #22]!
    c76c:	blmi	d5f054 <_ZdlPv@@Base+0xd48de8>
    c770:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c774:	blls	6e67e4 <_ZdlPv@@Base+0x6d0578>
    c778:	cmple	sl, sl, asr r0
    c77c:	ldc	0, cr11, [sp], #112	; 0x70
    c780:	pop	{r3, r8, r9, fp, pc}
    c784:	ldmdbmi	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c788:	ldrbtmi	r6, [r9], #-3226	; 0xfffff366
    c78c:	adcsle	r4, ip, sl, lsl #5
    c790:	stmdacs	r0, {r4, r7, r8, r9, sl, lr}
    c794:	svcge	0x000ed04a
    c798:	andcs	sl, r0, sl, lsl sl
    c79c:	ldrtmi	r2, [fp], -r0, lsl #2
    c7a0:	smlabteq	r0, r3, r9, lr
    c7a4:	stmdb	r3, {r4, r8, r9, ip, sp}^
    c7a8:	addsmi	r0, sl, #-2147483648	; 0x80000000
    c7ac:	ldfd	f5, [r6, #992]	; 0x3e0
    c7b0:			; <UNDEFINED> instruction: 0xf8d46b00
    c7b4:	ldm	r6, {lr, pc}
    c7b8:	cdp	0, 3, cr0, cr9, cr15, {0}
    c7bc:			; <UNDEFINED> instruction: 0xf8dc9b06
    c7c0:	ldc	0, cr5, [r6]
    c7c4:	blvs	feb6b3d4 <_ZdlPv@@Base+0xfeb55168>
    c7c8:	andeq	lr, pc, r7, lsl #17
    c7cc:	strbmi	r4, [sl], -r0, ror #12
    c7d0:	vmax.s8	q2, <illegal reg q7.5>, <illegal reg q4.5>
    c7d4:	ldmib	r9, {r2, r5, r6, r8, fp}^
    c7d8:	vadd.f16	s16, s16, s0
    c7dc:	vadd.f64	d8, d11, d7
    c7e0:	vadd.f64	d7, d9, d9
    c7e4:	vstr	d9, [sp, #300]	; 0x12c
    c7e8:	vmov.32	r7, d10[1]
    c7ec:	vstr	d7, [sp, #32]
    c7f0:	vmov.32	r9, d8[1]
    c7f4:	vstr	d8, [sp, #296]	; 0x128
    c7f8:	vstr	d7, [sp, #80]	; 0x50
    c7fc:			; <UNDEFINED> instruction: 0x47a88b18
    c800:	ldrbmi	r6, [r3], -r0, lsr #16
    c804:	mrc	6, 5, r4, cr7, cr9, {1}
    c808:	andcs	r0, r3, #0, 22
    c80c:	stmib	sp, {r2, fp, sp, lr}^
    c810:	stmibvs	r4!, {r2, r3, r8, fp, pc}^
    c814:	str	r4, [r9, r0, lsr #15]!
    c818:	ldmdami	r0, {r0, r1, r2, r3, r8, r9, fp, lr}
    c81c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    c820:			; <UNDEFINED> instruction: 0x461a4478
    c824:			; <UNDEFINED> instruction: 0xf0084619
    c828:			; <UNDEFINED> instruction: 0xe79ffe9b
    c82c:	stmdavs	r3, {r5, fp, sp, lr}
    c830:			; <UNDEFINED> instruction: 0xf7f6e76b
    c834:	svclt	0x0000eaec
    c838:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
    c83c:	svccc	0x00b99999
    c840:			; <UNDEFINED> instruction: 0x000227b0
    c844:	andeq	r0, r0, ip, lsl r1
    c848:	andeq	r2, r2, lr, lsl #15
    c84c:	andeq	r0, r0, r0, lsr r1
    c850:	andeq	r2, r2, r0, asr #13
    c854:			; <UNDEFINED> instruction: 0xffffefeb
    c858:	andeq	r0, r0, r8, ror r1
    c85c:	andeq	pc, r0, r0, lsl r3	; <UNPREDICTABLE>
    c860:	mvnsmi	lr, #737280	; 0xb4000
    c864:	vpush	{s8-s219}
    c868:	blmi	ff52f488 <_ZdlPv@@Base+0xff51921c>
    c86c:			; <UNDEFINED> instruction: 0xf8df447a
    c870:	ldmpl	r3, {r4, r6, r8, r9, ip, pc}^
    c874:	ldrbtmi	fp, [r9], #145	; 0x91
    c878:	movwls	r6, #63515	; 0xf81b
    c87c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c880:	movtlt	r6, #47491	; 0xb983
    c884:			; <UNDEFINED> instruction: 0xf1004bcf
    c888:	blvs	8ddf0 <_ZdlPv@@Base+0x77b84>
    c88c:	tstcs	r0, r4, lsl #12
    c890:			; <UNDEFINED> instruction: 0xf859ae06
    c894:			; <UNDEFINED> instruction: 0xf8d88003
    c898:	stmdavs	r3, {}	; <UNPREDICTABLE>
    c89c:			; <UNDEFINED> instruction: 0x47986b9b
    c8a0:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    c8a4:	mlasvc	r8, r4, r8, pc	; <UNPREDICTABLE>
    c8a8:	andeq	lr, pc, r6, lsl #17
    c8ac:			; <UNDEFINED> instruction: 0xf0402f00
    c8b0:			; <UNDEFINED> instruction: 0xf8948091
    c8b4:			; <UNDEFINED> instruction: 0xf1041039
    c8b8:	ldmib	r4, {r3, r4, r8, r9, sl}^
    c8bc:	stmiblt	r9, {r1, r2, r3, r4, r8, r9, sp}^
    c8c0:	ldrdeq	pc, [r0], -r8
    c8c4:	stmdavs	r4, {r0, r4, r5, r9, sl, lr}
    c8c8:	stmibvs	r4!, {r8, r9, sl, ip, pc}
    c8cc:			; <UNDEFINED> instruction: 0xf8d847a0
    c8d0:	stmdavs	r3, {}	; <UNPREDICTABLE>
    c8d4:			; <UNDEFINED> instruction: 0x47986bdb
    c8d8:	blmi	fee1f3cc <_ZdlPv@@Base+0xfee09160>
    c8dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c8e0:	blls	3e6950 <_ZdlPv@@Base+0x3d06e4>
    c8e4:			; <UNDEFINED> instruction: 0xf040405a
    c8e8:	andslt	r8, r1, r1, ror #2
    c8ec:	blhi	1c7be8 <_ZdlPv@@Base+0x1b197c>
    c8f0:	mvnshi	lr, #12386304	; 0xbd0000
    c8f4:	orrpl	pc, r0, r3, lsl #2
    c8f8:			; <UNDEFINED> instruction: 0xf1012b01
    c8fc:	b	13d9100 <_ZdlPv@@Base+0x13c2e94>
    c900:	bl	90d0c <_ZdlPv@@Base+0x7aaa0>
    c904:	svclt	0x00c60001
    c908:	ldmdane	r2, {r4, r8, fp, ip, sp}^
    c90c:	ldc	6, cr4, [r0, #168]	; 0xa8
    c910:	vldr	d8, [r2]
    c914:	vldr	d6, [r0]
    c918:	vldr	d9, [r2, #8]
    c91c:	vadd.f64	d7, d8, d2
    c920:	vsub.f64	d8, d9, d6
    c924:	vmov.f64	d9, d7
    c928:	vmov.f64	d0, d8
    c92c:			; <UNDEFINED> instruction: 0xf0091b49
    c930:			; <UNDEFINED> instruction: 0xeeb5fb6f
    c934:	vneg.f64	d16, d0
    c938:			; <UNDEFINED> instruction: 0xf000fa10
    c93c:	stcvs	0, cr8, [r3, #-684]!	; 0xfffffd54
    c940:			; <UNDEFINED> instruction: 0xf8d8b143
    c944:	blmi	fe84c94c <_ZdlPv@@Base+0xfe8366e0>
    c948:	ldrbtmi	r6, [fp], #-2050	; 0xfffff7fe
    c94c:	addsmi	r6, sl, #37376	; 0x9200
    c950:	adchi	pc, sl, r0, asr #32
    c954:	blvs	2c7fac <_ZdlPv@@Base+0x2b1d40>
    c958:	ldreq	pc, [r8, -r4, lsl #2]
    c95c:	andsne	lr, lr, #212, 18	; 0x350000
    c960:	blcc	fe507fe4 <_ZdlPv@@Base+0xfe4f1d78>
    c964:	orrpl	pc, r0, #-2147483648	; 0x80000000
    c968:	bcs	5b574 <_ZdlPv@@Base+0x45308>
    c96c:	subeq	pc, r0, #4, 2
    c970:	blvs	ff1c8438 <_ZdlPv@@Base+0xff1b21cc>
    c974:	movwne	lr, #14927	; 0x3a4f
    c978:	blvc	6c7fd0 <_ZdlPv@@Base+0x6b1d64>
    c97c:	andeq	lr, r3, r1, lsl #22
    c980:	blcc	43c898 <_ZdlPv@@Base+0x42662c>
    c984:	ldrtmi	r1, [fp], -sp, asr #17
    c988:	blcs	483a8 <_ZdlPv@@Base+0x3213c>
    c98c:	vldr.16	s20, [r4, #20]
    c990:	vmov.32	r6, d5[1]
    c994:	vdiv.f64	d4, d2, d0
    c998:	vmul.f64	d5, d5, d3
    c99c:	vmla.f64	d5, d5, d4
    c9a0:	vmls.f64	d7, d5, d8
    c9a4:	vstr	d6, [r0, #292]	; 0x124
    c9a8:	vstr	d7, [r0]
    c9ac:	vldr	d6, [r5, #8]
    c9b0:	vldr	d4, [r5, #8]
    c9b4:	blvs	9635bc <_ZdlPv@@Base+0x94d350>
    c9b8:	blvs	1148298 <_ZdlPv@@Base+0x113202c>
    c9bc:	cfabs32	mvfx9, mvfx7
    c9c0:	vstr	d7, [sp, #276]	; 0x114
    c9c4:	vstr	d6, [sp, #48]	; 0x30
    c9c8:			; <UNDEFINED> instruction: 0xf7ff7b0a
    c9cc:	ldmib	r4, {r0, r1, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}^
    c9d0:			; <UNDEFINED> instruction: 0xe775231e
    c9d4:	vldr	<invalid reg 3>, [r4, #140]	; 0x8c
    c9d8:	vldr	d6, [r3, #88]	; 0x58
    c9dc:	vldr	d8, [r3]
    c9e0:	vldr	d9, [r4, #8]
    c9e4:	vmov.32	r7, d8[1]
    c9e8:	vsub.f64	d8, d9, d6
    c9ec:	vmov.f64	d9, d7
    c9f0:	vmov.f64	d0, d8
    c9f4:			; <UNDEFINED> instruction: 0xf0091b49
    c9f8:	vmov.f64	d15, #91	; 0x3ed80000  0.4218750
    c9fc:	vmov.f64	d0, d0
    ca00:	vneg.f64	d26, d0
    ca04:	suble	pc, r5, r0, lsl sl	; <UNPREDICTABLE>
    ca08:			; <UNDEFINED> instruction: 0xf1046d21
    ca0c:			; <UNDEFINED> instruction: 0xf1040240
    ca10:	cmplt	r1, r8, lsl r3
    ca14:	ldrdeq	pc, [r0], -r8
    ca18:	stmdavs	r7, {r0, r2, r3, r5, r6, r8, fp, lr}
    ca1c:	cfldrsvs	mvf4, [pc], #484	; cc08 <floor@plt+0x9be8>
    ca20:			; <UNDEFINED> instruction: 0xf040428f
    ca24:	ldc	0, cr8, [r4, #572]	; 0x23c
    ca28:	stmdbge	sl, {r1, r3, r8, r9, fp, sp, lr}
    ca2c:	ldrtmi	r6, [r0], -r7, lsr #31
    ca30:	blcc	18080b4 <_ZdlPv@@Base+0x17f1e48>
    ca34:	blvs	ff1c84fc <_ZdlPv@@Base+0xff1b2290>
    ca38:	blvc	5c8090 <_ZdlPv@@Base+0x5b1e24>
    ca3c:	blcs	2c845c <_ZdlPv@@Base+0x2b21f0>
    ca40:	blvs	648098 <_ZdlPv@@Base+0x631e2c>
    ca44:	blmi	48520 <_ZdlPv@@Base+0x322b4>
    ca48:	blpl	108458 <_ZdlPv@@Base+0xf21ec>
    ca4c:	blpl	1482e8 <_ZdlPv@@Base+0x13207c>
    ca50:	blvc	24826c <_ZdlPv@@Base+0x232000>
    ca54:	blvs	288270 <_ZdlPv@@Base+0x272004>
    ca58:	blvc	1c8094 <_ZdlPv@@Base+0x1b1e28>
    ca5c:	blvs	248098 <_ZdlPv@@Base+0x231e2c>
    ca60:	blmi	c80c4 <_ZdlPv@@Base+0xb1e58>
    ca64:	blpl	480c8 <_ZdlPv@@Base+0x31e5c>
    ca68:	vadd.f64	d6, d6, d23
    ca6c:	strls	r6, [r0, -r4, asr #22]
    ca70:	ldreq	pc, [r8, -r4, lsl #2]
    ca74:	blvc	1188358 <_ZdlPv@@Base+0x11720ec>
    ca78:	blvs	3480b4 <_ZdlPv@@Base+0x331e48>
    ca7c:	blvc	2c80b8 <_ZdlPv@@Base+0x2b1e4c>
    ca80:	ldc2l	7, cr15, [r4, #1020]!	; 0x3fc
    ca84:	mlasne	r9, r4, r8, pc	; <UNPREDICTABLE>
    ca88:	tstcs	lr, #212, 18	; 0x350000
    ca8c:			; <UNDEFINED> instruction: 0xf43f2900
    ca90:			; <UNDEFINED> instruction: 0xe72faf17
    ca94:	ldmdami	r0, {r0, r1, r2, r3, r6, r8, r9, fp, lr}^
    ca98:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ca9c:			; <UNDEFINED> instruction: 0x461a4478
    caa0:			; <UNDEFINED> instruction: 0xf0084619
    caa4:			; <UNDEFINED> instruction: 0xe717fd5d
    caa8:	bleq	c80e4 <_ZdlPv@@Base+0xb1e78>
    caac:	ldc	7, cr4, [sp, #576]	; 0x240
    cab0:	stmdacs	r0, {r1, r8, r9, fp}
    cab4:	svcge	0x004ef43f
    cab8:	blvs	448110 <_ZdlPv@@Base+0x431ea4>
    cabc:	rsbeq	pc, r8, r4, lsl #2
    cac0:			; <UNDEFINED> instruction: 0x271ee9d4
    cac4:	orrpl	pc, r0, #-1073741823	; 0xc0000001
    cac8:	cdp	15, 8, cr2, cr6, cr1, {0}
    cacc:			; <UNDEFINED> instruction: 0xf103ab00
    cad0:			; <UNDEFINED> instruction: 0xf10433ff
    cad4:	b	13ce73c <_ZdlPv@@Base+0x13b84d0>
    cad8:	bl	916ec <_ZdlPv@@Base+0x7b480>
    cadc:	svclt	0x00c40103
    cae0:	ldmne	r5, {r4, r8, r9, fp, ip, sp}^
    cae4:	subeq	pc, r0, #4, 2
    cae8:	blvs	c8134 <_ZdlPv@@Base+0xb1ec8>
    caec:	ldc	6, cr4, [r5, #236]	; 0xec
    caf0:	vldr	d4, [r1, #8]
    caf4:	stmdbge	sl, {r8, r9, fp, ip, sp, lr}
    caf8:	blpl	48154 <_ZdlPv@@Base+0x31ee8>
    cafc:	vadd.f64	d6, d6, d21
    cb00:	strls	r6, [r0, #-2884]	; 0xfffff4bc
    cb04:	blvc	11883e8 <_ZdlPv@@Base+0x117217c>
    cb08:	blvs	348144 <_ZdlPv@@Base+0x331ed8>
    cb0c:	blvc	2c8148 <_ZdlPv@@Base+0x2b1edc>
    cb10:	stc2	7, cr15, [ip, #1020]!	; 0x3fc
    cb14:	tstcs	lr, #212, 18	; 0x350000
    cb18:	blvc	6c8170 <_ZdlPv@@Base+0x6b1f04>
    cb1c:	orrpl	pc, r0, r3, lsl #2
    cb20:	bl	9af2c <_ZdlPv@@Base+0x84cc0>
    cb24:	sufe	f1, f2, f1
    cb28:	vmul.f64	d8, d10, d8
    cb2c:	vldr	d10, [r4, #36]	; 0x24
    cb30:	vmov.32	r9, d7[1]
    cb34:	vsub.f64	d8, d9, d8
    cb38:	vstr	d9, [r1, #296]	; 0x128
    cb3c:	vstr	d8, [r1]
    cb40:	ldrt	r9, [sp], r2, lsl #22
    cb44:	andls	r9, r2, #335544320	; 0x14000000
    cb48:	bls	9ea30 <_ZdlPv@@Base+0x887c4>
    cb4c:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
    cb50:	svcge	0x0069f43f
    cb54:	blvs	4481ac <_ZdlPv@@Base+0x431f40>
    cb58:	svcvs	0x00a0a90a
    cb5c:	vldr	d6, [r4, #156]	; 0x9c
    cb60:	vdup.32	d6, r5
    cb64:	vldr	d7, [r0, #40]	; 0x28
    cb68:	vldr	d3, [r0, #8]
    cb6c:	strtmi	r4, [r8], -r0, lsl #22
    cb70:	ldc	7, cr9, [r4]
    cb74:	vmov.32	r6, d5[1]
    cb78:	vsub.f64	d5, d6, d3
    cb7c:	vstr	d6, [sp, #272]	; 0x110
    cb80:	vstr	d5, [sp, #48]	; 0x30
    cb84:	vmul.f64	d6, d7, d10
    cb88:	vmul.f64	d8, d7, d8
    cb8c:			; <UNDEFINED> instruction: 0xf7ff9b09
    cb90:	ldc	13, cr15, [r4, #436]	; 0x1b4
    cb94:	vldr	d6, [r4, #96]	; 0x60
    cb98:	vmov.32	r7, d7[1]
    cb9c:	vadd.f64	d7, d9, d8
    cba0:	vstr	d9, [sp, #24]
    cba4:	vstr	d7, [sp, #24]
    cba8:	str	r9, [r2], r8, lsl #22
    cbac:	stmdb	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cbb0:	andeq	r0, r0, r0
    cbb4:	subsmi	r0, r2, r0
    cbb8:	andeq	r2, r2, r4, asr #11
    cbbc:	andeq	r0, r0, ip, lsl r1
    cbc0:			; <UNDEFINED> instruction: 0x000225ba
    cbc4:	andeq	r0, r0, r0, lsr r1
    cbc8:	andeq	r2, r2, r4, asr r5
    cbcc:			; <UNDEFINED> instruction: 0xffffee2b
    cbd0:			; <UNDEFINED> instruction: 0xffffed59
    cbd4:	andeq	r0, r0, r8, ror r1
    cbd8:	muleq	r0, r4, r0
    cbdc:	mvnsmi	lr, #737280	; 0xb4000
    cbe0:	vpush	{s8-s224}
    cbe4:	blmi	ff66f804 <_ZdlPv@@Base+0xff659598>
    cbe8:			; <UNDEFINED> instruction: 0xf8df447a
    cbec:	ldmpl	r3, {r2, r5, r6, r8, r9, ip, pc}^
    cbf0:	ldrbtmi	fp, [r9], #145	; 0x91
    cbf4:	movwls	r6, #63515	; 0xf81b
    cbf8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cbfc:	movtlt	r6, #47491	; 0xb983
    cc00:			; <UNDEFINED> instruction: 0xf1004bd4
    cc04:	blvs	8e16c <_ZdlPv@@Base+0x77f00>
    cc08:	tstcs	r0, r4, lsl #12
    cc0c:			; <UNDEFINED> instruction: 0xf859ae06
    cc10:			; <UNDEFINED> instruction: 0xf8d88003
    cc14:	stmdavs	r3, {}	; <UNPREDICTABLE>
    cc18:			; <UNDEFINED> instruction: 0x47986b9b
    cc1c:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    cc20:	mlasvc	r8, r4, r8, pc	; <UNPREDICTABLE>
    cc24:	andeq	lr, pc, r6, lsl #17
    cc28:			; <UNDEFINED> instruction: 0xf0402f00
    cc2c:			; <UNDEFINED> instruction: 0xf8948091
    cc30:			; <UNDEFINED> instruction: 0xf1041039
    cc34:	ldmib	r4, {r3, r4, r8, r9, sl}^
    cc38:	stmiblt	r9, {r1, r2, r3, r4, r8, r9, sp}^
    cc3c:	ldrdeq	pc, [r0], -r8
    cc40:	stmdavs	r4, {r0, r4, r5, r9, sl, lr}
    cc44:	bvs	93284c <_ZdlPv@@Base+0x91c5e0>
    cc48:			; <UNDEFINED> instruction: 0xf8d847a0
    cc4c:	stmdavs	r3, {}	; <UNPREDICTABLE>
    cc50:			; <UNDEFINED> instruction: 0x47986bdb
    cc54:	blmi	fef5f75c <_ZdlPv@@Base+0xfef494f0>
    cc58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cc5c:	blls	3e6ccc <_ZdlPv@@Base+0x3d0a60>
    cc60:			; <UNDEFINED> instruction: 0xf040405a
    cc64:	andslt	r8, r1, r5, ror #2
    cc68:	blhi	1c7f64 <_ZdlPv@@Base+0x1b1cf8>
    cc6c:	mvnshi	lr, #12386304	; 0xbd0000
    cc70:	orrpl	pc, r0, r3, lsl #2
    cc74:			; <UNDEFINED> instruction: 0xf1012b01
    cc78:	b	13d947c <_ZdlPv@@Base+0x13c3210>
    cc7c:	bl	91088 <_ZdlPv@@Base+0x7ae1c>
    cc80:	svclt	0x00c60001
    cc84:	ldmdane	r2, {r4, r8, fp, ip, sp}^
    cc88:	ldc	6, cr4, [r0, #168]	; 0xa8
    cc8c:	vldr	d8, [r2]
    cc90:	vldr	d6, [r0]
    cc94:	vldr	d9, [r2, #8]
    cc98:	vadd.f64	d7, d8, d2
    cc9c:	vsub.f64	d8, d9, d6
    cca0:	vmov.f64	d9, d7
    cca4:	vmov.f64	d0, d8
    cca8:			; <UNDEFINED> instruction: 0xf0091b49
    ccac:	mrc	9, 5, APSR_nzcv, cr5, cr1, {5}
    ccb0:	vneg.f64	d16, d0
    ccb4:			; <UNDEFINED> instruction: 0xf000fa10
    ccb8:	stcvs	0, cr8, [r3, #-684]!	; 0xfffffd54
    ccbc:			; <UNDEFINED> instruction: 0xf8d8b143
    ccc0:	blmi	fe98ccc8 <_ZdlPv@@Base+0xfe976a5c>
    ccc4:	ldrbtmi	r6, [fp], #-2050	; 0xfffff7fe
    ccc8:	addsmi	r6, sl, #37376	; 0x9200
    cccc:	adchi	pc, sl, r0, asr #32
    ccd0:	blvs	2c8328 <_ZdlPv@@Base+0x2b20bc>
    ccd4:	ldreq	pc, [r8, -r4, lsl #2]
    ccd8:	andsne	lr, lr, #212, 18	; 0x350000
    ccdc:	blcc	fe5c8360 <_ZdlPv@@Base+0xfe5b20f4>
    cce0:	orrpl	pc, r0, #-2147483648	; 0x80000000
    cce4:	bcs	5b8f0 <_ZdlPv@@Base+0x45684>
    cce8:	subeq	pc, r0, #4, 2
    ccec:	blvs	ff1c87b4 <_ZdlPv@@Base+0xff1b2548>
    ccf0:	movwne	lr, #14927	; 0x3a4f
    ccf4:	blvc	6c834c <_ZdlPv@@Base+0x6b20e0>
    ccf8:	andeq	lr, r3, r1, lsl #22
    ccfc:	blcc	43cc14 <_ZdlPv@@Base+0x4269a8>
    cd00:	ldrtmi	r1, [fp], -sp, asr #17
    cd04:	blcs	48724 <_ZdlPv@@Base+0x324b8>
    cd08:	vldr.16	s20, [r4, #20]
    cd0c:	vmov.32	r6, d5[1]
    cd10:	vdiv.f64	d4, d2, d0
    cd14:	vmul.f64	d5, d5, d3
    cd18:	vmla.f64	d5, d5, d4
    cd1c:	vmls.f64	d7, d5, d8
    cd20:	vstr	d6, [r0, #292]	; 0x124
    cd24:	vstr	d7, [r0]
    cd28:	vldr	d6, [r5, #8]
    cd2c:	vldr	d4, [r5, #8]
    cd30:	blvs	963938 <_ZdlPv@@Base+0x94d6cc>
    cd34:	blvs	1148614 <_ZdlPv@@Base+0x11323a8>
    cd38:	cfabs32	mvfx9, mvfx7
    cd3c:	vstr	d7, [sp, #276]	; 0x114
    cd40:	vstr	d6, [sp, #48]	; 0x30
    cd44:			; <UNDEFINED> instruction: 0xf7ff7b0a
    cd48:	ldmib	r4, {r0, r4, r7, sl, fp, ip, sp, lr, pc}^
    cd4c:			; <UNDEFINED> instruction: 0xe775231e
    cd50:	vldr	<invalid reg 3>, [r4, #140]	; 0x8c
    cd54:	vldr	d6, [r3, #88]	; 0x58
    cd58:	vldr	d8, [r3]
    cd5c:	vldr	d9, [r4, #8]
    cd60:	vmov.32	r7, d8[1]
    cd64:	vsub.f64	d8, d9, d6
    cd68:	vmov.f64	d9, d7
    cd6c:	vmov.f64	d0, d8
    cd70:			; <UNDEFINED> instruction: 0xf0091b49
    cd74:	vcmp.f16	s30, #0.0
    cd78:	vmov.f64	d0, d0
    cd7c:	vneg.f64	d26, d0
    cd80:	suble	pc, r5, r0, lsl sl	; <UNPREDICTABLE>
    cd84:			; <UNDEFINED> instruction: 0xf1046d21
    cd88:			; <UNDEFINED> instruction: 0xf1040240
    cd8c:	cmplt	r1, r8, lsl r3
    cd90:	ldrdeq	pc, [r0], -r8
    cd94:	stmdavs	r7, {r1, r4, r5, r6, r8, fp, lr}
    cd98:	cfldrsvs	mvf4, [pc], #484	; cf84 <floor@plt+0x9f64>
    cd9c:			; <UNDEFINED> instruction: 0xf040428f
    cda0:	ldc	0, cr8, [r4, #580]	; 0x244
    cda4:	stmdbge	sl, {r1, r3, r8, r9, fp, sp, lr}
    cda8:	ldrtmi	r6, [r0], -r7, lsr #31
    cdac:	blcc	18c8430 <_ZdlPv@@Base+0x18b21c4>
    cdb0:	blvs	ff1c8878 <_ZdlPv@@Base+0xff1b260c>
    cdb4:	blvc	5c840c <_ZdlPv@@Base+0x5b21a0>
    cdb8:	blcs	2c87d8 <_ZdlPv@@Base+0x2b256c>
    cdbc:	blvs	648414 <_ZdlPv@@Base+0x6321a8>
    cdc0:	blmi	4889c <_ZdlPv@@Base+0x32630>
    cdc4:	blpl	1087d4 <_ZdlPv@@Base+0xf2568>
    cdc8:	blpl	148664 <_ZdlPv@@Base+0x1323f8>
    cdcc:	blvc	2485e8 <_ZdlPv@@Base+0x23237c>
    cdd0:	blvs	2885ec <_ZdlPv@@Base+0x272380>
    cdd4:	blvc	1c8410 <_ZdlPv@@Base+0x1b21a4>
    cdd8:	blvs	248414 <_ZdlPv@@Base+0x2321a8>
    cddc:	blmi	c8440 <_ZdlPv@@Base+0xb21d4>
    cde0:	blpl	48444 <_ZdlPv@@Base+0x321d8>
    cde4:	vadd.f64	d6, d6, d23
    cde8:	strls	r6, [r0, -r4, asr #22]
    cdec:	ldreq	pc, [r8, -r4, lsl #2]
    cdf0:	blvc	11886d4 <_ZdlPv@@Base+0x1172468>
    cdf4:	blvs	348430 <_ZdlPv@@Base+0x3321c4>
    cdf8:	blvc	2c8434 <_ZdlPv@@Base+0x2b21c8>
    cdfc:	ldc2	7, cr15, [r6], #-1020	; 0xfffffc04
    ce00:	mlasne	r9, r4, r8, pc	; <UNPREDICTABLE>
    ce04:	tstcs	lr, #212, 18	; 0x350000
    ce08:			; <UNDEFINED> instruction: 0xf43f2900
    ce0c:			; <UNDEFINED> instruction: 0xe72faf17
    ce10:	ldmdami	r5, {r2, r4, r6, r8, r9, fp, lr}^
    ce14:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ce18:			; <UNDEFINED> instruction: 0x461a4478
    ce1c:			; <UNDEFINED> instruction: 0xf0084619
    ce20:			; <UNDEFINED> instruction: 0xe717fb9f
    ce24:	bleq	c8460 <_ZdlPv@@Base+0xb21f4>
    ce28:	ldc	7, cr4, [sp, #576]	; 0x240
    ce2c:	stmdacs	r0, {r1, r8, r9, fp}
    ce30:	svcge	0x004ef43f
    ce34:	blvs	44848c <_ZdlPv@@Base+0x432220>
    ce38:	rsbeq	pc, r8, r4, lsl #2
    ce3c:			; <UNDEFINED> instruction: 0x271ee9d4
    ce40:	orrpl	pc, r0, #-1073741823	; 0xc0000001
    ce44:	cdp	15, 8, cr2, cr6, cr1, {0}
    ce48:			; <UNDEFINED> instruction: 0xf1037b00
    ce4c:			; <UNDEFINED> instruction: 0xf10433ff
    ce50:	b	13ceab8 <_ZdlPv@@Base+0x13b884c>
    ce54:	bl	91a68 <_ZdlPv@@Base+0x7b7fc>
    ce58:	svclt	0x00c40103
    ce5c:	ldmne	r5, {r4, r8, r9, fp, ip, sp}^
    ce60:	subeq	pc, r0, #4, 2
    ce64:	blvs	c84b0 <_ZdlPv@@Base+0xb2244>
    ce68:	ldc	6, cr4, [r5, #236]	; 0xec
    ce6c:	vldr	d5, [r5]
    ce70:	blvs	95fa80 <_ZdlPv@@Base+0x949814>
    ce74:	blvs	1148754 <_ZdlPv@@Base+0x11324e8>
    ce78:	blhi	24871c <_ZdlPv@@Base+0x2324b0>
    ce7c:	blls	288720 <_ZdlPv@@Base+0x2724b4>
    ce80:	blvc	484cc <_ZdlPv@@Base+0x32260>
    ce84:	strls	sl, [r0, #-2314]	; 0xfffff6f6
    ce88:	blvs	3484c4 <_ZdlPv@@Base+0x332258>
    ce8c:	blvc	1188770 <_ZdlPv@@Base+0x1172504>
    ce90:	blvc	2c84cc <_ZdlPv@@Base+0x2b2260>
    ce94:	blx	ffacae9a <_ZdlPv@@Base+0xffab4c2e>
    ce98:	tstcs	lr, #212, 18	; 0x350000
    ce9c:	blvs	6c84f4 <_ZdlPv@@Base+0x6b2288>
    cea0:	orrpl	pc, r0, r3, lsl #2
    cea4:	vldr.16	s6, [r4, #2]
    cea8:	bl	abb20 <_ZdlPv@@Base+0x958b4>
    ceac:	ldfs	f1, [pc, #4]	; ceb8 <floor@plt+0x9e98>
    ceb0:	vmla.f64	d5, d8, d20
    ceb4:	vmls.f64	d6, d9, d5
    ceb8:	vstr	d7, [r1, #276]	; 0x114
    cebc:	vstr	d6, [r1]
    cec0:	ldrt	r7, [fp], r2, lsl #22
    cec4:	andls	r9, r2, #335544320	; 0x14000000
    cec8:	bls	9edb0 <_ZdlPv@@Base+0x88b44>
    cecc:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
    ced0:	svcge	0x0067f43f
    ced4:	blvs	44852c <_ZdlPv@@Base+0x4322c0>
    ced8:	svcvs	0x00a0a90a
    cedc:	vldr	d6, [r4, #156]	; 0x9c
    cee0:	vdup.32	d6, r5
    cee4:	vldr	d7, [r0, #40]	; 0x28
    cee8:	vldr	d3, [r0, #8]
    ceec:	strtmi	r4, [r8], -r0, lsl #22
    cef0:	ldc	7, cr9, [r4]
    cef4:	vmov.32	r6, d5[1]
    cef8:	vsub.f64	d5, d6, d3
    cefc:	vstr	d6, [sp, #272]	; 0x110
    cf00:	vstr	d5, [sp, #48]	; 0x30
    cf04:	vmul.f64	d6, d7, d10
    cf08:	vmul.f64	d8, d7, d8
    cf0c:			; <UNDEFINED> instruction: 0xf7ff9b09
    cf10:	vldr	d15, [pc, #692]	; d1cc <floor@plt+0xa1ac>
    cf14:	vldr	d5, [r4, #44]	; 0x2c
    cf18:	vldr	d7, [r4, #96]	; 0x60
    cf1c:	vmov.32	d8[0], r6
    cf20:	vmla.f64	d6, d9, d5
    cf24:	vstr	d7, [sp, #20]
    cf28:	vstr	d6, [sp, #24]
    cf2c:	ldrbt	r7, [lr], -r8, lsl #22
    cf30:	svc	0x006cf7f5
    cf34:	andhi	pc, r0, pc, lsr #7
    cf38:	andeq	r0, r0, r0
    cf3c:	subsmi	r0, r2, r0
    cf40:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
    cf44:	svccc	0x00b99999
    cf48:	andeq	r2, r2, r8, asr #4
    cf4c:	andeq	r0, r0, ip, lsl r1
    cf50:	andeq	r2, r2, lr, lsr r2
    cf54:	andeq	r0, r0, r0, lsr r1
    cf58:	ldrdeq	r2, [r2], -r8
    cf5c:			; <UNDEFINED> instruction: 0xffffeaaf
    cf60:			; <UNDEFINED> instruction: 0xffffe9dd
    cf64:	andeq	r0, r0, r8, ror r1
    cf68:	andeq	lr, r0, r8, lsl sp
    cf6c:	svcmi	0x00f0e92d
    cf70:	stc	6, cr4, [sp, #-16]!
    cf74:			; <UNDEFINED> instruction: 0xf1008b0c
    cf78:			; <UNDEFINED> instruction: 0xf8df0b18
    cf7c:			; <UNDEFINED> instruction: 0xf8df1454
    cf80:	ldrbtmi	r2, [r9], #-1108	; 0xfffffbac
    cf84:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    cf88:			; <UNDEFINED> instruction: 0xf8dfb09f
    cf8c:	stmpl	sl, {r4, r6, sl, ip, lr}
    cf90:	tstcs	r0, fp, ror r4
    cf94:	andsls	r6, sp, #1179648	; 0x120000
    cf98:	andeq	pc, r0, #79	; 0x4f
    cf9c:	ldmdbpl	lr, {r1, r8, r9, fp, sp, lr}^
    cfa0:	stmdavs	r3, {r4, r5, fp, sp, lr}
    cfa4:			; <UNDEFINED> instruction: 0x47986b9b
    cfa8:	andcs	r6, r0, #668	; 0x29c
    cfac:	stmib	sp, {r8, r9, sp}^
    cfb0:	stmib	sp, {r4, r8, r9, sp}^
    cfb4:	svccs	0x00002312
    cfb8:	orrshi	pc, fp, r0
    cfbc:	msreq	SPSR_f, #4, 2
    cfc0:			; <UNDEFINED> instruction: 0xf10d9303
    cfc4:			; <UNDEFINED> instruction: 0xf1040920
    cfc8:	blgt	3cf130 <_ZdlPv@@Base+0x3b8ec4>
    cfcc:	beq	c49408 <_ZdlPv@@Base+0xc3319c>
    cfd0:	mlaspl	r8, r4, r8, pc	; <UNPREDICTABLE>
    cfd4:	andeq	lr, pc, r9, lsl #17
    cfd8:	muleq	pc, r8, r8	; <UNPREDICTABLE>
    cfdc:	andeq	lr, pc, sl, lsl #17
    cfe0:			; <UNDEFINED> instruction: 0xf0002d00
    cfe4:	ldfd	f0, [r4, #324]	; 0x144
    cfe8:	vldr	d6, [r4, #64]	; 0x40
    cfec:	vdiv.f64	d7, d6, d20
    cff0:	vmov.f64	d0, #23	; 0x40b80000  5.750
    cff4:	blge	10fcfc <_ZdlPv@@Base+0xf9a90>
    cff8:	ldcge	8, cr10, [r0, #-24]	; 0xffffffe8
    cffc:	mcr	6, 0, r4, cr12, cr9, {0}
    d000:	vmov	s25, r0
    d004:			; <UNDEFINED> instruction: 0xf7f53a10
    d008:	ldc	15, cr14, [r4, #288]	; 0x120
    d00c:	vldr	d11, [r4, #136]	; 0x88
    d010:	vldr	d8, [sp, #96]	; 0x60
    d014:	vadd.f64	d4, d8, d6
    d018:	vldr	d8, [sp, #300]	; 0x12c
    d01c:	vldr	d5, [r4, #16]
    d020:	vldr	d10, [r4, #128]	; 0x80
    d024:	vmov.32	d8[1], r9
    d028:	vmul.f64	d7, d8, d4
    d02c:	vadd.f64	d6, d9, d5
    d030:	vmls.f64	d9, d9, d10
    d034:	vnmls.f64	d6, d9, d4
    d038:	vadd.f64	d7, d6, d5
    d03c:	vadd.f64	d6, d7, d11
    d040:	vstr	d7, [sp, #40]	; 0x28
    d044:	vstr	d6, [sp, #72]	; 0x48
    d048:	ldm	r5, {r4, r8, r9, fp, ip, sp, lr}
    d04c:	svccs	0x0000000f
    d050:	msrhi	SPSR_fsx, r0
    d054:	andeq	lr, pc, sl, lsl #17
    d058:	movteq	pc, #260	; 0x104	; <UNPREDICTABLE>
    d05c:	bcc	448898 <_ZdlPv@@Base+0x43262c>
    d060:	teqlt	fp, r3, lsr #26
    d064:	blmi	ff7a712c <_ZdlPv@@Base+0xff790ec0>
    d068:	ldrbtmi	r6, [fp], #-2050	; 0xfffff7fe
    d06c:	addsmi	r6, sl, #37376	; 0x9200
    d070:	msrhi	SPSR_c, r0, asr #32
    d074:	blvc	2c86cc <_ZdlPv@@Base+0x2b2460>
    d078:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    d07c:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    d080:	blmi	ff488704 <_ZdlPv@@Base+0xff472498>
    d084:	blvc	ff208b4c <_ZdlPv@@Base+0xff1f28e0>
    d088:	blcc	9486e0 <_ZdlPv@@Base+0x932474>
    d08c:	andeq	lr, pc, r8, lsl #17
    d090:	blvs	148ab4 <_ZdlPv@@Base+0x132848>
    d094:	blpl	48b70 <_ZdlPv@@Base+0x32904>
    d098:	blvs	188938 <_ZdlPv@@Base+0x1726cc>
    d09c:	bleq	108abc <_ZdlPv@@Base+0xf2850>
    d0a0:	asns	f3, #10.0
    d0a4:	blge	60fdac <_ZdlPv@@Base+0x5f9b40>
    d0a8:	bne	448920 <_ZdlPv@@Base+0x4326b4>
    d0ac:	beq	fe448924 <_ZdlPv@@Base+0xfe4326b8>
    d0b0:	mcr	6, 0, r4, cr13, cr15, {0}
    d0b4:			; <UNDEFINED> instruction: 0xf7f53a90
    d0b8:	ldc	14, cr14, [sp, #960]	; 0x3c0
    d0bc:	ldrtmi	r6, [r9], -r6, lsl #22
    d0c0:	ldrbmi	r6, [fp], -r7, lsr #22
    d0c4:	ldc	6, cr4, [sp, #160]	; 0xa0
    d0c8:	strls	r4, [r0, -r4, lsl #22]
    d0cc:	blvc	5c8748 <_ZdlPv@@Base+0x5b24dc>
    d0d0:	blpl	248968 <_ZdlPv@@Base+0x2326fc>
    d0d4:	bcs	448950 <_ZdlPv@@Base+0x4326e4>
    d0d8:	blhi	248978 <_ZdlPv@@Base+0x23270c>
    d0dc:	blpl	2888fc <_ZdlPv@@Base+0x272690>
    d0e0:	blvs	54875c <_ZdlPv@@Base+0x5324f0>
    d0e4:	blhi	28893c <_ZdlPv@@Base+0x2726d0>
    d0e8:	blpl	3089c4 <_ZdlPv@@Base+0x2f2758>
    d0ec:	blhi	2c89d4 <_ZdlPv@@Base+0x2b2768>
    d0f0:	blpl	4c872c <_ZdlPv@@Base+0x4b24c0>
    d0f4:	blvc	12089d0 <_ZdlPv@@Base+0x11f2764>
    d0f8:	blhi	448734 <_ZdlPv@@Base+0x4324c8>
    d0fc:	blhi	11c89e4 <_ZdlPv@@Base+0x11b2778>
    d100:	blvc	6c873c <_ZdlPv@@Base+0x6b24d0>
    d104:	blhi	648740 <_ZdlPv@@Base+0x6324d4>
    d108:	blx	fec4b10c <_ZdlPv@@Base+0xfec34ea0>
    d10c:			; <UNDEFINED> instruction: 0x46426830
    d110:	strtmi	r2, [r9], -r1, lsl #6
    d114:			; <UNDEFINED> instruction: 0xf8cd6807
    d118:	ldmibvs	pc!, {ip, sp, pc}	; <UNPREDICTABLE>
    d11c:			; <UNDEFINED> instruction: 0xf89447b8
    d120:	blcs	1920c <_ZdlPv@@Base+0x2fa0>
    d124:	addshi	pc, r4, r0
    d128:	blvs	448780 <_ZdlPv@@Base+0x432514>
    d12c:	vldr	<invalid reg 3>, [r4, #156]	; 0x9c
    d130:	vdiv.f64	d7, d6, d20
    d134:	svccs	0x00000b07
    d138:	sbcshi	pc, r7, r0
    d13c:	bne	4489b4 <_ZdlPv@@Base+0x432748>
    d140:	beq	fe4489b8 <_ZdlPv@@Base+0xfe43274c>
    d144:	mcr	7, 5, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    d148:	blge	8c87a0 <_ZdlPv@@Base+0x8b2534>
    d14c:	blhi	7487a4 <_ZdlPv@@Base+0x732538>
    d150:	blmi	1c87cc <_ZdlPv@@Base+0x1b2560>
    d154:	blpl	1487d0 <_ZdlPv@@Base+0x132564>
    d158:	blls	8487b0 <_ZdlPv@@Base+0x832544>
    d15c:	blhi	12c8a44 <_ZdlPv@@Base+0x12b27d8>
    d160:	bllt	6c87b8 <_ZdlPv@@Base+0x6b254c>
    d164:	blvc	148a0c <_ZdlPv@@Base+0x1327a0>
    d168:	blvs	188a10 <_ZdlPv@@Base+0x1727a4>
    d16c:	bllt	1288a60 <_ZdlPv@@Base+0x12727f4>
    d170:	blvs	1489a4 <_ZdlPv@@Base+0x132738>
    d174:	blvc	1889e8 <_ZdlPv@@Base+0x17277c>
    d178:	blvs	2c8a58 <_ZdlPv@@Base+0x2b27ec>
    d17c:	blvc	288a60 <_ZdlPv@@Base+0x2727f4>
    d180:	blvs	4c87bc <_ZdlPv@@Base+0x4b2550>
    d184:	blvc	4487c0 <_ZdlPv@@Base+0x432554>
    d188:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    d18c:			; <UNDEFINED> instruction: 0xf0002f00
    d190:	stm	r9, {r2, r3, r6, r7, pc}
    d194:	stcvs	0, cr0, [r3, #-60]!	; 0xffffffc4
    d198:	ldmdavs	r0!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    d19c:	stmdavs	r2, {r0, r4, r7, r8, r9, fp, lr}
    d1a0:	cfldrsvs	mvf4, [r2], {123}	; 0x7b
    d1a4:			; <UNDEFINED> instruction: 0xf040429a
    d1a8:	ldc	0, cr8, [r4, #916]	; 0x394
    d1ac:			; <UNDEFINED> instruction: 0xf10d7b0a
    d1b0:	ldm	r5, {r4, r6, fp}
    d1b4:	ldc	0, cr0, [pc, #60]	; d1f8 <floor@plt+0xa1d8>
    d1b8:	svcvs	0x00a74b84
    d1bc:	blvc	ff208c84 <_ZdlPv@@Base+0xff1f2a18>
    d1c0:	blvs	948818 <_ZdlPv@@Base+0x9325ac>
    d1c4:	andeq	lr, pc, r8, lsl #17
    d1c8:	blpl	148bec <_ZdlPv@@Base+0x132980>
    d1cc:	blvc	48ca8 <_ZdlPv@@Base+0x32a3c>
    d1d0:	blvc	208a6c <_ZdlPv@@Base+0x1f2800>
    d1d4:	bleq	1c8bf8 <_ZdlPv@@Base+0x1b298c>
    d1d8:	vmov.f16	s22, #31	; 0x40f80000  7.750
    d1dc:	vnmla.f64	d0, d12, d0
    d1e0:	vmov	r1, s24
    d1e4:			; <UNDEFINED> instruction: 0xf7f50a90
    d1e8:	ldc	14, cr14, [sp, #352]	; 0x160
    d1ec:	blvs	9e7e0c <_ZdlPv@@Base+0x9d1ba0>
    d1f0:	ldrbmi	r4, [fp], -r8, lsr #12
    d1f4:	blmi	148870 <_ZdlPv@@Base+0x132604>
    d1f8:	ldc	7, cr9, [sp]
    d1fc:	vmov.32	d4[1], r7
    d200:	vnmls.f64	d5, d13, d8
    d204:	vmov	r2, s26
    d208:			; <UNDEFINED> instruction: 0xee261a90
    d20c:	vmla.f64	d8, d6, d8
    d210:	vldr	d5, [sp, #44]	; 0x2c
    d214:	vmov.32	r6, d4[0]
    d218:	vadd.f64	d8, d5, d11
    d21c:	vadd.f64	d5, d8, d10
    d220:	vstr	d8, [sp, #36]	; 0x24
    d224:	vmov.32	r5, d5[1]
    d228:	vstr	d7, [sp, #284]	; 0x11c
    d22c:	vmov.32	r8, d8[1]
    d230:	vstr	d8, [sp, #280]	; 0x118
    d234:	vstr	d7, [sp, #104]	; 0x68
    d238:			; <UNDEFINED> instruction: 0xf7ff8b18
    d23c:	ldmdavs	r0!, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}
    d240:	strbmi	r4, [r2], -r9, lsr #12
    d244:	stmdavs	r5, {r0, r8, r9, sp}
    d248:	andlt	pc, r0, sp, asr #17
    d24c:	strmi	r6, [r8, sp, lsr #19]!
    d250:			; <UNDEFINED> instruction: 0xf1046830
    d254:	ldrbmi	r0, [r3], -r0, lsl #5
    d258:	stmdavs	r4, {r0, r3, r6, r9, sl, lr}
    d25c:	andlt	pc, r0, sp, asr #17
    d260:	strmi	r6, [r0, r4, ror #20]!
    d264:	stmdavs	r3, {r4, r5, fp, sp, lr}
    d268:			; <UNDEFINED> instruction: 0x47986bdb
    d26c:	blmi	165fbec <_ZdlPv@@Base+0x1649980>
    d270:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d274:	blls	7672e4 <_ZdlPv@@Base+0x751078>
    d278:			; <UNDEFINED> instruction: 0xf040405a
    d27c:	andslt	r8, pc, r5, asr #1
    d280:	blhi	34857c <_ZdlPv@@Base+0x332310>
    d284:	svchi	0x00f0e8bd
    d288:	mlascc	r9, r4, r8, pc	; <UNPREDICTABLE>
    d28c:	sbcsle	r2, pc, r0, lsl #22
    d290:	movteq	pc, #260	; 0x104	; <UNPREDICTABLE>
    d294:	blvs	4488ec <_ZdlPv@@Base+0x432680>
    d298:	mcr	13, 0, sl, cr13, cr0, {0}
    d29c:	blge	19bae4 <_ZdlPv@@Base+0x185878>
    d2a0:	blvc	9488f8 <_ZdlPv@@Base+0x93268c>
    d2a4:	bcc	fe448adc <_ZdlPv@@Base+0xfe432870>
    d2a8:	vdiv.f64	d10, d6, d4
    d2ac:	vmla.f64	d0, d12, d7
    d2b0:	blge	61baf8 <_ZdlPv@@Base+0x60588c>
    d2b4:	bcc	fe448af0 <_ZdlPv@@Base+0xfe432884>
    d2b8:			; <UNDEFINED> instruction: 0xf894e740
    d2bc:	blcs	193a8 <_ZdlPv@@Base+0x313c>
    d2c0:	ldc	0, cr13, [r4, #792]	; 0x318
    d2c4:			; <UNDEFINED> instruction: 0xf1046b10
    d2c8:	ldcge	3, cr0, [r0, #-256]	; 0xffffff00
    d2cc:	blvc	948924 <_ZdlPv@@Base+0x9326b8>
    d2d0:	bcc	448b0c <_ZdlPv@@Base+0x4328a0>
    d2d4:	vdiv.f64	d10, d6, d6
    d2d8:	vmla.f64	d0, d12, d7
    d2dc:	blge	11bd24 <_ZdlPv@@Base+0x105ab8>
    d2e0:	bcc	448b18 <_ZdlPv@@Base+0x4328ac>
    d2e4:	vmov.32	d13[0], sl
    d2e8:			; <UNDEFINED> instruction: 0x27003a90
    d2ec:	bleq	1048db8 <_ZdlPv@@Base+0x1032b4c>
    d2f0:			; <UNDEFINED> instruction: 0xf104e724
    d2f4:			; <UNDEFINED> instruction: 0xf1040858
    d2f8:	movwls	r0, #13160	; 0x3368
    d2fc:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    d300:	muleq	pc, r8, r8	; <UNPREDICTABLE>
    d304:	beq	c49740 <_ZdlPv@@Base+0xc334d4>
    d308:	mlaspl	r8, r4, r8, pc	; <UNPREDICTABLE>
    d30c:	andeq	lr, pc, r9, lsl #17
    d310:	blgt	3f3f24 <_ZdlPv@@Base+0x3ddcb8>
    d314:	andeq	lr, pc, sl, lsl #17
    d318:	sbcle	r2, lr, r0, lsl #26
    d31c:	blvs	448974 <_ZdlPv@@Base+0x432708>
    d320:	blvc	948978 <_ZdlPv@@Base+0x93270c>
    d324:	bleq	208d44 <_ZdlPv@@Base+0x1f2ad8>
    d328:	stm	sl, {r0, r2, r5, r6, r9, sl, sp, lr, pc}
    d32c:	ldr	r0, [r2, -pc]!
    d330:	andeq	lr, pc, r9, lsl #17
    d334:			; <UNDEFINED> instruction: 0x4790e690
    d338:	subsle	r2, r7, r0, lsl #16
    d33c:	blvs	648994 <_ZdlPv@@Base+0x632728>
    d340:	blvs	9f77a8 <_ZdlPv@@Base+0x9e153c>
    d344:	ldrbmi	r4, [fp], -r0, asr #12
    d348:	blvc	5c89a0 <_ZdlPv@@Base+0x5b2734>
    d34c:	ldc	7, cr9, [sp]
    d350:	vldr	d4, [sp, #72]	; 0x48
    d354:	vmov.32	r5, d6[1]
    d358:	vnmla.f64	d6, d13, d4
    d35c:	vmov	s26, r2
    d360:			; <UNDEFINED> instruction: 0xee371a90
    d364:	vstr	d7, [sp, #276]	; 0x114
    d368:	vstr	d6, [sp, #104]	; 0x68
    d36c:			; <UNDEFINED> instruction: 0xf7ff7b18
    d370:			; <UNDEFINED> instruction: 0xe6d4f97d
    d374:			; <UNDEFINED> instruction: 0xb1d04790
    d378:	blvs	7489d0 <_ZdlPv@@Base+0x732764>
    d37c:	blvs	95ecf0 <_ZdlPv@@Base+0x948a84>
    d380:	ldc	8, cr9, [r4, #12]
    d384:	strls	r7, [r0, #-2842]	; 0xfffff4e6
    d388:	blmi	4c8a04 <_ZdlPv@@Base+0x4b2798>
    d38c:	blpl	448a08 <_ZdlPv@@Base+0x43279c>
    d390:	blvs	1148c70 <_ZdlPv@@Base+0x1132a04>
    d394:	bcs	448c10 <_ZdlPv@@Base+0x4329a4>
    d398:	bne	fe448c14 <_ZdlPv@@Base+0xfe4329a8>
    d39c:	blvc	1188c80 <_ZdlPv@@Base+0x1172a14>
    d3a0:	blvs	6c89dc <_ZdlPv@@Base+0x6b2770>
    d3a4:	blvc	6489e0 <_ZdlPv@@Base+0x632774>
    d3a8:			; <UNDEFINED> instruction: 0xf960f7ff
    d3ac:	ldc	7, cr14, [r4, #320]	; 0x140
    d3b0:	vldr	d9, [r4, #128]	; 0x80
    d3b4:	vldr	d11, [r4, #104]	; 0x68
    d3b8:	vldr	d10, [r4, #136]	; 0x88
    d3bc:	vmov.32	r8, d11[1]
    d3c0:	vsub.f64	d11, d8, d9
    d3c4:	ldrbt	r8, [r0], sl, asr #22
    d3c8:	andeq	r0, r0, r0
    d3cc:	subsmi	r0, r2, r0
    d3d0:	andeq	r1, r2, lr, lsr #29
    d3d4:	andeq	r0, r0, ip, lsl r1
    d3d8:	andeq	r1, r2, r0, lsr #29
    d3dc:	andeq	r0, r0, r0, lsr r1
    d3e0:			; <UNDEFINED> instruction: 0xffffe70b
    d3e4:			; <UNDEFINED> instruction: 0xffffe5d5
    d3e8:	andeq	r1, r2, r0, asr #23
    d3ec:	blge	848a44 <_ZdlPv@@Base+0x8327d8>
    d3f0:	vldr	<invalid reg 3>, [r4, #156]	; 0x9c
    d3f4:	vldr	d9, [r4, #88]	; 0x58
    d3f8:	vldr	d11, [r4, #136]	; 0x88
    d3fc:	vmov.32	r8, d9[1]
    d400:	vsub.f64	d9, d8, d10
    d404:	ldrt	r8, [r5], -fp, asr #22
    d408:	stc	7, cr15, [r0, #-980]	; 0xfffffc2c
    d40c:	smlabblt	r3, r3, r9, r6
    d410:	ldrbmi	lr, [r0, -ip, lsr #11]!
    d414:	tstcs	r0, r3, lsl #20
    d418:	ldrbtmi	r6, [sl], #-129	; 0xffffff7f
    d41c:	stmib	r0, {r2, r5, r6, r9, ip, sp}^
    d420:	ldrbmi	r2, [r0, -r0, lsl #2]!
    d424:	andeq	r1, r2, sl, lsr #6
    d428:	svclt	0x00004770
    d42c:			; <UNDEFINED> instruction: 0x4604b510
    d430:			; <UNDEFINED> instruction: 0xff1cf008
    d434:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    d438:	strcs	fp, [r0], #-1072	; 0xfffffbd0
    d43c:	andcs	r2, r1, #0, 10
    d440:	strmi	lr, [r2, #-2496]	; 0xfffff640
    d444:	strmi	lr, [r4, #-2496]	; 0xfffff640
    d448:	strmi	lr, [r6, #-2496]	; 0xfffff640
    d44c:	strmi	lr, [r8, #-2496]	; 0xfffff640
    d450:	ldclt	0, cr6, [r0], #-8
    d454:	svclt	0x00004770
    d458:	ldrbtlt	r6, [r0], #2051	; 0x803
    d45c:	strmi	r4, [sp], -r4, lsl #12
    d460:	stmdbgt	pc, {r0, r1, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    d464:	streq	pc, [r8, -r4, lsl #2]
    d468:	ldreq	pc, [r8], -r4, lsl #2
    d46c:	stceq	0, cr15, [r0], {79}	; 0x4f
    d470:	andeq	lr, pc, r7, lsl #17
    d474:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    d478:	andeq	lr, pc, r6, lsl #17
    d47c:	andgt	pc, r0, r4, asr #17
    d480:			; <UNDEFINED> instruction: 0x4770bcf0
    d484:	blvs	48ad0 <_ZdlPv@@Base+0x32864>
    d488:	blvc	c8ad0 <_ZdlPv@@Base+0xb2864>
    d48c:	blvs	ff208f64 <_ZdlPv@@Base+0xff1f2cf8>
    d490:	blx	44905c <_ZdlPv@@Base+0x432df0>
    d494:	cfstr32	mvfx13, [r0, #12]
    d498:	vldr	d6, [r1, #8]
    d49c:	vldr	d6, [r5]
    d4a0:	vldr	d7, [r4, #8]
    d4a4:	vmov.f64	d5, #68	; 0x3e200000  0.1562500
    d4a8:	vsqrt.f64	d23, d5
    d4ac:	strle	pc, [r3, #-2576]	; 0xfffff5f0
    d4b0:	blvc	148ac8 <_ZdlPv@@Base+0x13285c>
    d4b4:	blvc	c8b10 <_ZdlPv@@Base+0xb28a4>
    d4b8:	blpl	1c8b10 <_ZdlPv@@Base+0x1b28a4>
    d4bc:	blvs	ff188f94 <_ZdlPv@@Base+0xff172d28>
    d4c0:	blx	44908c <_ZdlPv@@Base+0x432e20>
    d4c4:	stc	13, cr13, [r4, #4]
    d4c8:	vldr	d6, [r4, #24]
    d4cc:	vmov.f64	d6, #72	; 0x3e400000  0.1875000
    d4d0:	vsqrt.f64	d23, d6
    d4d4:	vldrle	s31, [r3, #64]	; 0x40
    d4d8:	blvc	248af0 <_ZdlPv@@Base+0x232884>
    d4dc:			; <UNDEFINED> instruction: 0x4770bcf0
    d4e0:	blmi	48fc0 <_ZdlPv@@Base+0x32d54>
    d4e4:	ldrlt	r4, [r0, #-2592]	; 0xfffff5e0
    d4e8:	ldc	6, cr4, [r0, #16]
    d4ec:	ldrbtmi	r3, [sl], #-2836	; 0xfffff4ec
    d4f0:	addlt	r4, r8, lr, lsl fp
    d4f4:	ldc	6, cr4, [r4, #32]
    d4f8:	ldmpl	r3, {r1, r4, r8, r9, fp, ip, lr}^
    d4fc:	blvs	448b54 <_ZdlPv@@Base+0x4328e8>
    d500:	movwls	r6, #30747	; 0x781b
    d504:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d508:	stmdbge	r2, {r0, r8, ip, pc}
    d50c:	ldfd	f1, [r4]
    d510:	vmla.f64	d7, d3, d14
    d514:	vmls.f64	d6, d5, d4
    d518:	vstr	d7, [sp, #272]	; 0x110
    d51c:	vstr	d6, [sp, #16]
    d520:			; <UNDEFINED> instruction: 0xf7ff7b02
    d524:	ldmib	sp, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    d528:	ldc	0, cr1, [r4]
    d52c:	vldr	d3, [r4, #80]	; 0x50
    d530:	vldr	d6, [r4, #64]	; 0x40
    d534:	vldr	d5, [r4, #72]	; 0x48
    d538:	vmla.f64	d7, d3, d14
    d53c:	vmla.f64	d6, d5, d4
    d540:	vstr	d7, [sp, #16]
    d544:	vstr	d6, [sp, #16]
    d548:			; <UNDEFINED> instruction: 0xf7ff7b02
    d54c:	bmi	24d368 <_ZdlPv@@Base+0x2370fc>
    d550:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    d554:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d558:	subsmi	r9, sl, r7, lsl #22
    d55c:	andlt	sp, r8, r1, lsl #2
    d560:			; <UNDEFINED> instruction: 0xf7f5bd10
    d564:	svclt	0x0000ec54
    d568:	andeq	r1, r2, r2, asr #18
    d56c:	andeq	r0, r0, ip, lsl r1
    d570:	ldrdeq	r1, [r2], -lr
    d574:			; <UNDEFINED> instruction: 0x4605b538
    d578:	strmi	r4, [r8], -ip, lsl #12
    d57c:	teqeq	r8, r5, lsl #2	; <UNPREDICTABLE>
    d580:			; <UNDEFINED> instruction: 0xff6af7ff
    d584:	cmpeq	r8, r5, lsl #2	; <UNPREDICTABLE>
    d588:	pop	{r5, r9, sl, lr}
    d58c:			; <UNDEFINED> instruction: 0xf7ff4038
    d590:	svclt	0x0000bf63
    d594:			; <UNDEFINED> instruction: 0x4605b570
    d598:	strmi	r4, [r8], -lr, lsl #12
    d59c:	cmpeq	r8, r5, lsl #2	; <UNPREDICTABLE>
    d5a0:			; <UNDEFINED> instruction: 0xff5af7ff
    d5a4:	blcs	29558 <_ZdlPv@@Base+0x132ec>
    d5a8:	strcs	sp, [r0], #-3338	; 0xfffff2f6
    d5ac:	ldrtmi	r6, [r0], -r9, lsr #31
    d5b0:	tstne	r4, r1, lsl #22
    d5b4:			; <UNDEFINED> instruction: 0xf7ff3401
    d5b8:	svcvs	0x00ebff4f
    d5bc:	lfmle	f4, 2, [r5], #652	; 0x28c
    d5c0:	svclt	0x0000bd70
    d5c4:	blmi	c1fe88 <_ZdlPv@@Base+0xc09c1c>
    d5c8:	push	{r1, r3, r4, r5, r6, sl, lr}
    d5cc:			; <UNDEFINED> instruction: 0xf10043f0
    d5d0:	ldmpl	r3, {r3, r4, r6, r8, sl}^
    d5d4:	addlt	r4, r7, pc, lsl #12
    d5d8:	strtmi	r4, [r9], -r1, lsl #13
    d5dc:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
    d5e0:			; <UNDEFINED> instruction: 0xf04f9305
    d5e4:			; <UNDEFINED> instruction: 0xf7ff0300
    d5e8:			; <UNDEFINED> instruction: 0xf109ff37
    d5ec:	ldrtmi	r0, [r8], -r8, ror #2
    d5f0:			; <UNDEFINED> instruction: 0xff32f7ff
    d5f4:	ldrsbtcc	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
    d5f8:	fldmdbxle	r5!, {d2-d1}	;@ Deprecated
    d5fc:	blmi	2490dc <_ZdlPv@@Base+0x232e70>
    d600:	ldrsbtcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    d604:	strbtmi	r2, [r8], r1, lsl #8
    d608:	blcc	490e0 <_ZdlPv@@Base+0x32e74>
    d60c:			; <UNDEFINED> instruction: 0xf8d9e002
    d610:	ldmibne	sp, {r3, r4, r5, r6, ip, sp}
    d614:	blvc	48c70 <_ZdlPv@@Base+0x32a04>
    d618:			; <UNDEFINED> instruction: 0xf1a20122
    d61c:	ldrmi	r0, [sl], #-1552	; 0xfffff9f0
    d620:			; <UNDEFINED> instruction: 0x46414433
    d624:	blvs	c8c80 <_ZdlPv@@Base+0xb2a14>
    d628:	strcc	r4, [r1], #-1592	; 0xfffff9c8
    d62c:	blvc	108ed0 <_ZdlPv@@Base+0xf2c64>
    d630:	blne	48c84 <_ZdlPv@@Base+0x32a18>
    d634:	bleq	c8c88 <_ZdlPv@@Base+0xb2a1c>
    d638:	blpl	48c88 <_ZdlPv@@Base+0x32a1c>
    d63c:	blcs	c8c8c <_ZdlPv@@Base+0xb2a20>
    d640:	blvs	108ee0 <_ZdlPv@@Base+0xf2c74>
    d644:	blvc	148e50 <_ZdlPv@@Base+0x132be4>
    d648:	blvs	148e50 <_ZdlPv@@Base+0x132be4>
    d64c:	blvc	108e68 <_ZdlPv@@Base+0xf2bfc>
    d650:	blvs	108e60 <_ZdlPv@@Base+0xf2bf4>
    d654:	blvc	48c90 <_ZdlPv@@Base+0x32a24>
    d658:	blvs	c8c94 <_ZdlPv@@Base+0xb2a28>
    d65c:	mrc2	7, 7, pc, cr12, cr15, {7}
    d660:	ldrsbtcc	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
    d664:	lfmle	f4, 2, [r2], {163}	; 0xa3
    d668:	blmi	1dfe90 <_ZdlPv@@Base+0x1c9c24>
    d66c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d670:	blls	1676e0 <_ZdlPv@@Base+0x151474>
    d674:	qaddle	r4, sl, r2
    d678:	pop	{r0, r1, r2, ip, sp, pc}
    d67c:			; <UNDEFINED> instruction: 0xf7f583f0
    d680:	svclt	0x0000ebc6
    d684:	andeq	r1, r2, r8, ror #16
    d688:	andeq	r0, r0, ip, lsl r1
    d68c:	andeq	r1, r2, r4, asr #15
    d690:			; <UNDEFINED> instruction: 0x4605b5f0
    d694:	blhi	3c8b50 <_ZdlPv@@Base+0x3b28e4>
    d698:	bmi	1fdeec0 <_ZdlPv@@Base+0x1fc8c54>
    d69c:	blmi	1fdeedc <_ZdlPv@@Base+0x1fc8c70>
    d6a0:	cmpeq	r8, r5, lsl #2	; <UNPREDICTABLE>
    d6a4:	addlt	r4, r7, sl, ror r4
    d6a8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d6ac:			; <UNDEFINED> instruction: 0xf04f9305
    d6b0:			; <UNDEFINED> instruction: 0xf7ff0300
    d6b4:			; <UNDEFINED> instruction: 0xf105fed1
    d6b8:	ldrtmi	r0, [r0], -r8, ror #2
    d6bc:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    d6c0:	blvs	8c8d1c <_ZdlPv@@Base+0x8b2ab0>
    d6c4:	blle	648d20 <_ZdlPv@@Base+0x632ab4>
    d6c8:	bllt	848d24 <_ZdlPv@@Base+0x832ab8>
    d6cc:	blle	11c8fc8 <_ZdlPv@@Base+0x11b2d5c>
    d6d0:	blge	5c8d2c <_ZdlPv@@Base+0x5b2ac0>
    d6d4:	blge	1308fc4 <_ZdlPv@@Base+0x12f2d58>
    d6d8:	blle	10491b4 <_ZdlPv@@Base+0x1032f48>
    d6dc:	blx	4492a8 <_ZdlPv@@Base+0x43303c>
    d6e0:	blge	10491bc <_ZdlPv@@Base+0x1032f50>
    d6e4:	movwcs	fp, #3860	; 0xf14
    d6e8:	cdp	3, 15, cr2, cr1, cr1, {0}
    d6ec:	svclt	0x0018fa10
    d6f0:	blcs	162f8 <_ZdlPv@@Base+0x8c>
    d6f4:	addshi	pc, lr, r0, asr #32
    d6f8:	blgt	748d54 <_ZdlPv@@Base+0x732ae8>
    d6fc:	blvc	6c8d58 <_ZdlPv@@Base+0x6b2aec>
    d700:	blgt	11c8ff8 <_ZdlPv@@Base+0x11b2d8c>
    d704:	bllt	1308fe8 <_ZdlPv@@Base+0x12f2d7c>
    d708:	blgt	10491e4 <_ZdlPv@@Base+0x1032f78>
    d70c:	blx	4492d8 <_ZdlPv@@Base+0x43306c>
    d710:	bllt	10491ec <_ZdlPv@@Base+0x1032f80>
    d714:	movwcs	fp, #3860	; 0xf14
    d718:	cdp	3, 15, cr2, cr1, cr1, {0}
    d71c:	svclt	0x0018fa10
    d720:	blcs	16328 <_ZdlPv@@Base+0xbc>
    d724:	addhi	pc, r6, r0, asr #32
    d728:	blne	12c91f0 <_ZdlPv@@Base+0x12b2f84>
    d72c:	bl	15c8db0 <_ZdlPv@@Base+0x15b2b44>
    d730:	bleq	13891f8 <_ZdlPv@@Base+0x1372f8c>
    d734:	bl	fe14b710 <_ZdlPv@@Base+0xfe1354a4>
    d738:	blne	1309200 <_ZdlPv@@Base+0x12f2f94>
    d73c:	blvc	1049204 <_ZdlPv@@Base+0x1032f98>
    d740:	bleq	1349208 <_ZdlPv@@Base+0x1332f9c>
    d744:	blhi	3c9168 <_ZdlPv@@Base+0x3b2efc>
    d748:	bl	1ecb724 <_ZdlPv@@Base+0x1eb54b8>
    d74c:	blcs	29600 <_ZdlPv@@Base+0x13394>
    d750:	blls	3c9158 <_ZdlPv@@Base+0x3b2eec>
    d754:	mrc	15, 5, fp, cr0, cr4, {0}
    d758:	vmov.f64	d7, d8
    d75c:	svclt	0x00187b49
    d760:	blhi	1289228 <_ZdlPv@@Base+0x1272fbc>
    d764:	blhi	ff049240 <_ZdlPv@@Base+0xff032fd4>
    d768:	blls	1209230 <_ZdlPv@@Base+0x11f2fc4>
    d76c:	blx	449338 <_ZdlPv@@Base+0x4330cc>
    d770:	mrc	4, 5, sp, cr4, cr11, {3}
    d774:	vsqrt.f64	d23, d8
    d778:	stmdale	r8, {r4, r9, fp, ip, sp, lr, pc}
    d77c:	blvc	49248 <_ZdlPv@@Base+0x32fdc>
    d780:	blls	20906c <_ZdlPv@@Base+0x1f2e00>
    d784:	blls	ff24925c <_ZdlPv@@Base+0xff232ff0>
    d788:	blx	449354 <_ZdlPv@@Base+0x4330e8>
    d78c:			; <UNDEFINED> instruction: 0xeeb0d9f8
    d790:	vmov.f64	d1, d13
    d794:			; <UNDEFINED> instruction: 0xf0080b4a
    d798:	mrc	12, 5, APSR_nzcv, cr0, cr11, {1}
    d79c:	vmov.f64	d1, d12
    d7a0:	vmov.f64	d10, d0
    d7a4:			; <UNDEFINED> instruction: 0xf0080b4b
    d7a8:	mrc	12, 7, APSR_nzcv, cr13, cr3, {1}
    d7ac:	vnmla.f64	d7, d23, d8
    d7b0:	strcc	r4, [r1], #-2704	; 0xfffff570
    d7b4:	bmi	fe448fd8 <_ZdlPv@@Base+0xfe432d6c>
    d7b8:	blge	ff049290 <_ZdlPv@@Base+0xff033024>
    d7bc:	blvc	ffa092a4 <_ZdlPv@@Base+0xff9f3038>
    d7c0:	blx	44938c <_ZdlPv@@Base+0x433120>
    d7c4:	blvc	ff28929c <_ZdlPv@@Base+0xff273030>
    d7c8:	mrc	15, 5, fp, cr0, cr8, {6}
    d7cc:	vneg.f64	d26, d0
    d7d0:	strle	pc, [pc, #-2576]!	; cdc8 <floor@plt+0x9da8>
    d7d4:	blmi	bc8e58 <_ZdlPv@@Base+0xbb2bec>
    d7d8:	cdp	6, 11, cr4, cr1, cr15, {3}
    d7dc:	rsbmi	r3, r2, #75776	; 0x12800
    d7e0:	movweq	pc, #12292	; 0x3004	; <UNPREDICTABLE>
    d7e4:	andeq	pc, r3, #2
    d7e8:	subsmi	fp, r3, #88, 30	; 0x160
    d7ec:	stmdale	r3, {r0, r1, r8, r9, fp, sp}^
    d7f0:			; <UNDEFINED> instruction: 0xf003e8df
    d7f4:	ldccs	6, cr3, [r1], #-8
    d7f8:	blcs	12c92c0 <_ZdlPv@@Base+0x12b3054>
    d7fc:	blpl	11492c4 <_ZdlPv@@Base+0x1133058>
    d800:	blvs	8c8e5c <_ZdlPv@@Base+0x8b2bf0>
    d804:	ldrtmi	r3, [r9], -r1, lsl #8
    d808:	ldc	6, cr4, [r5, #192]	; 0xc0
    d80c:	vadd.f64	d7, d5, d16
    d810:	vadd.f64	d6, d7, d6
    d814:	vstr	d7, [sp, #8]
    d818:	vstr	d6, [sp, #8]
    d81c:			; <UNDEFINED> instruction: 0xf7ff7b00
    d820:	mcr	14, 0, pc, cr7, cr11, {0}	; <UNPREDICTABLE>
    d824:			; <UNDEFINED> instruction: 0xeeb84a90
    d828:	vcmpe.f64	d7, d23
    d82c:	vsqrt.f64	d23, d9
    d830:	ldrble	pc, [r4], #2576	; 0xa10	; <UNPREDICTABLE>
    d834:	blmi	6600a4 <_ZdlPv@@Base+0x649e38>
    d838:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d83c:	blls	1678ac <_ZdlPv@@Base+0x151640>
    d840:	tstle	r7, sl, asr r0
    d844:	ldc	0, cr11, [sp], #28
    d848:			; <UNDEFINED> instruction: 0xbdf08b0e
    d84c:	blpl	1109314 <_ZdlPv@@Base+0x10f30a8>
    d850:	blcs	1149318 <_ZdlPv@@Base+0x11330ac>
    d854:	mrc	7, 5, lr, cr0, cr4, {6}
    d858:	vmov.f64	d2, d3
    d85c:	strb	r5, [pc, r4, asr #22]
    d860:	blpl	12c9328 <_ZdlPv@@Base+0x12b30bc>
    d864:	blcs	114932c <_ZdlPv@@Base+0x11330c0>
    d868:	cdp	7, 11, cr14, cr1, cr10, {6}
    d86c:	vadd.f64	d6, d8, d0
    d870:	ldrb	r8, [lr, -r6, lsl #22]!
    d874:	b	ff2cb850 <_ZdlPv@@Base+0xff2b55e4>
    d878:	blpl	1149340 <_ZdlPv@@Base+0x11330d4>
    d87c:	blcs	1149344 <_ZdlPv@@Base+0x11330d8>
    d880:	svclt	0x0000e7be
    d884:	andhi	pc, r0, pc, lsr #7
    d888:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
    d88c:	svccc	0x00f921fb
	...
    d898:	andeq	r1, r2, ip, lsl #15
    d89c:	andeq	r0, r0, ip, lsl r1
    d8a0:	strdeq	r1, [r2], -r8
    d8a4:			; <UNDEFINED> instruction: 0x4605b4f0
    d8a8:			; <UNDEFINED> instruction: 0x461e4617
    d8ac:	strtmi	ip, [ip], -pc, lsl #18
    d8b0:	blvc	24b9c8 <_ZdlPv@@Base+0x23575c>
    d8b4:	andeq	lr, pc, r4, lsl #17
    d8b8:			; <UNDEFINED> instruction: 0x61ae4628
    d8bc:			; <UNDEFINED> instruction: 0x4770bcf0
    d8c0:	tstvs	r2, r0, lsl r4
    d8c4:			; <UNDEFINED> instruction: 0xf85d2200
    d8c8:	subvs	r4, r1, r4, lsl #22
    d8cc:	andvs	r6, r2, r3, asr #2
    d8d0:	andcs	lr, r2, #192, 18	; 0x300000
    d8d4:	svclt	0x00004770
    d8d8:			; <UNDEFINED> instruction: 0x4604b510
    d8dc:	tstlt	r8, r0, asr #16
    d8e0:	b	fed4b8bc <_ZdlPv@@Base+0xfed35650>
    d8e4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    d8e8:	subvs	r2, r1, r0, lsl #4
    d8ec:	strcs	fp, [r0], #-1072	; 0xfffffbd0
    d8f0:	stmib	r0, {r8, sl, sp}^
    d8f4:	stmib	r0, {r1, r9, sp}^
    d8f8:	stmib	r0, {r3, r8, sl, lr}^
    d8fc:	stmib	r0, {r1, r3, r8, sl, lr}^
    d900:	stmib	r0, {r2, r3, r8, sl, lr}^
    d904:	stmib	r0, {r1, r2, r3, r8, sl, lr}^
    d908:	stmib	r0, {r4, r8, sl, lr}^
    d90c:	stmib	r0, {r1, r4, r8, sl, lr}^
    d910:	stmib	r0, {r2, r4, r8, sl, lr}^
    d914:	stmib	r0, {r1, r2, r4, r8, sl, lr}^
    d918:	stmib	r0, {r2, r4, r5, r8, sl, lr}^
    d91c:	stmib	r0, {r1, r2, r4, r5, r8, sl, lr}^
    d920:	stmib	r0, {r1, r5, r8, sl, lr}^
    d924:	stmib	r0, {r5, r8, sl, lr}^
    d928:	stmib	r0, {r2, r3, r5, r8, sl, lr}^
    d92c:	andvs	r4, r2, lr, lsr #10
    d930:	tstvs	r2, r0, lsr ip
    d934:	sbccs	pc, ip, r0, asr #17
    d938:	rsccs	pc, r0, r0, asr #17
    d93c:	stmib	r0, {r1, r6, r9, sl, sp, lr}^
    d940:			; <UNDEFINED> instruction: 0x66022230
    d944:	sbccs	pc, r8, r0, asr #17
    d948:	svclt	0x00004770
    d94c:	cfstrsmi	mvf11, [r6, #-192]	; 0xffffff40
    d950:	andcs	r6, r0, #-2147483648	; 0x80000000
    d954:	sbcvs	r4, r1, sp, ror r4
    d958:	cmpvs	r3, r8, lsl #10
    d95c:	andpl	lr, r0, #192, 18	; 0x300000
    d960:	ldclt	0, cr6, [r0], #-520	; 0xfffffdf8
    d964:	svclt	0x00004770
    d968:	andeq	r0, r2, ip, lsl #17
    d96c:			; <UNDEFINED> instruction: 0x4607b5f8
    d970:			; <UNDEFINED> instruction: 0x46152018
    d974:			; <UNDEFINED> instruction: 0xf008460e
    d978:	stcmi	12, cr15, [r5], {85}	; 0x55
    d97c:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
    d980:	sbcvs	r3, r7, r8, lsl #8
    d984:	cmpvs	r5, r6, lsl #2
    d988:	andmi	lr, r0, #192, 18	; 0x300000
    d98c:	ldcllt	0, cr6, [r8, #520]!	; 0x208
    d990:	andeq	r0, r2, r2, ror #16
    d994:	andcs	fp, ip, r8, lsl #10
    d998:	mcrr2	0, 0, pc, r4, cr8	; <UNPREDICTABLE>
    d99c:	tstcs	r0, r3, lsl #20
    d9a0:	rsbscc	r4, r0, #2046820352	; 0x7a000000
    d9a4:	addvs	r6, r1, r1, asr #32
    d9a8:	stclt	0, cr6, [r8, #-8]
    d9ac:	andeq	r0, r2, r0, asr #16
    d9b0:	addlt	r4, r2, r5, lsl #20
    d9b4:	addvs	r2, r1, r0, lsl #2
    d9b8:	andls	r4, r1, sl, ror r4
    d9bc:	stmib	r0, {r4, r5, r6, r9, ip, sp}^
    d9c0:	andlt	r2, r2, r0, lsl #2
    d9c4:	svclt	0x00004770
    d9c8:	andeq	r0, r2, r8, lsr #16
    d9cc:	stmib	r0, {r9, sp}^
    d9d0:	ldrbmi	r2, [r0, -r0, lsl #4]!
    d9d4:	subvs	r6, fp, r3, asr #16
    d9d8:	andcs	fp, r0, #-1073741816	; 0xc0000008
    d9dc:	addsvs	r6, r9, sl, lsl #1
    d9e0:	ldrbmi	r6, [r0, -r1, asr #32]!
    d9e4:	stmib	r0, {r0, r1, r3, r7, sp, lr}^
    d9e8:	ldrbmi	r1, [r0, -r0, lsl #2]!
    d9ec:	stmdavs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}^
    d9f0:			; <UNDEFINED> instruction: 0x4605b31c
    d9f4:	and	r4, r1, lr, lsl #12
    d9f8:	mvnslt	r6, r4, ror #16
    d9fc:	strtmi	r6, [r0], -r3, lsr #16
    da00:			; <UNDEFINED> instruction: 0x47986d5b
    da04:	mvnsle	r2, fp, lsl #16
    da08:	eorsvs	r6, r3, r3, lsr #17
    da0c:	stmdavs	r9!, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
    da10:	rsbsvs	r2, r1, r0, lsl #4
    da14:	stmdavs	r3!, {r1, r3, r4, r6, sp, lr}^
    da18:	cmnlt	r3, fp, rrx
    da1c:	addsvs	r2, sl, r0, lsl #4
    da20:	strtmi	r6, [r0], -r3, lsr #16
    da24:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    da28:			; <UNDEFINED> instruction: 0x4718685b
    da2c:	stmdavs	r3!, {r0, r1, r4, r5, r6, sp, lr}^
    da30:	blcs	25be4 <_ZdlPv@@Base+0xf978>
    da34:	strdvs	sp, [fp], -r2	; <UNPREDICTABLE>
    da38:	stmdbmi	r4, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    da3c:	andvc	pc, r2, pc, asr #8
    da40:			; <UNDEFINED> instruction: 0xf0074479
    da44:	movwcs	pc, #2665	; 0xa69	; <UNPREDICTABLE>
    da48:	mrcle	8, 7, r6, cr15, cr11, {4}
    da4c:	andeq	lr, r0, r0, ror r0
    da50:			; <UNDEFINED> instruction: 0xf04f2200
    da54:	strdvs	r3, [r2], -pc	; <UNPREDICTABLE>
    da58:	sbcvs	r6, r2, r1, lsl #2
    da5c:	andcs	lr, r1, #192, 18	; 0x300000
    da60:	svclt	0x00004770
    da64:			; <UNDEFINED> instruction: 0x4604b510
    da68:			; <UNDEFINED> instruction: 0xf7f56800
    da6c:			; <UNDEFINED> instruction: 0x4620e954
    da70:	svclt	0x0000bd10
    da74:	tstcs	r1, fp, lsl #20
    da78:	ldrbtmi	fp, [sl], #-1072	; 0xfffffbd0
    da7c:	strcs	r3, [r0], #-716	; 0xfffffd34
    da80:	andvs	r2, r2, r0, lsl #10
    da84:	ldrbvc	pc, [r0, #1731]!	; 0x6c3	; <UNPREDICTABLE>
    da88:	stmib	r0, {r9, sp}^
    da8c:	orrvs	r4, r1, sl, lsl #10
    da90:	stmib	r0, {r4, r5, sl, fp, ip, sp, pc}^
    da94:	stmib	r0, {r0, r9, sp}^
    da98:	cmpvs	r2, r3, lsl #4
    da9c:	movtvs	r6, #8962	; 0x2302
    daa0:	svclt	0x00004770
    daa4:	andeq	r0, r2, sl, asr #25
    daa8:	stc	3, cr2, [r0, #8]
    daac:	orrvs	r0, r3, r8, lsl #22
    dab0:	svclt	0x00004770
    dab4:	stc	3, cr2, [r0, #12]
    dab8:	orrvs	r0, r3, r8, lsl #22
    dabc:	svclt	0x00004770
    dac0:	bleq	2c90c8 <_ZdlPv@@Base+0x2b2e5c>
    dac4:	svclt	0x00004770
    dac8:			; <UNDEFINED> instruction: 0x4604b510
    dacc:			; <UNDEFINED> instruction: 0xf0084608
    dad0:	msrvs	CPSR_, #19, 30	; 0x4c
    dad4:	svclt	0x0000bd10
    dad8:	ldrbmi	r6, [r0, -r0, lsl #22]!
    dadc:	orrvs	r2, r3, r0, lsl #6
    dae0:	svclt	0x00004770
    dae4:			; <UNDEFINED> instruction: 0x4606b5f8
    dae8:	cmpvs	r2, ip, lsl #12
    daec:	suble	r2, r3, r0, lsl #18
    daf0:	strcs	r4, [r0, #-1547]	; 0xfffff9f5
    daf4:			; <UNDEFINED> instruction: 0x462f681b
    daf8:	blcs	1af04 <_ZdlPv@@Base+0x4c98>
    dafc:	vand	<illegal reg q14.5>, q11, q13
    db00:	vqdmlal.s<illegal width 8>	q11, d0, d2[5]
    db04:	addsmi	r6, sp, #-1744830463	; 0x98000001
    db08:			; <UNDEFINED> instruction: 0x2014bfd7
    db0c:	rscscc	pc, pc, pc, asr #32
    db10:	andcc	r4, r8, r8, ror #6
    db14:	ldmdb	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    db18:			; <UNDEFINED> instruction: 0xf04f1e79
    db1c:			; <UNDEFINED> instruction: 0xf10037ff
    db20:	strmi	r0, [r2], -r8, lsl #24
    db24:	subsvs	r2, r5, r0
    db28:	ldrcs	r4, [r4, #-1635]	; 0xfffff99d
    db2c:	stmdbcc	r1, {r0, r2, r4, sp, lr}
    db30:	stcne	0, cr6, [sp], {24}
    db34:	streq	lr, [r3, -r3, asr #19]
    db38:	andeq	lr, r1, r3, asr #19
    db3c:	tsteq	r4, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
    db40:	strcs	sp, [r0, #-501]	; 0xfffffe0b
    db44:	ssatmi	r4, #15, r3, lsl #12
    db48:	andsgt	pc, r0, r6, asr #17
    db4c:			; <UNDEFINED> instruction: 0xf1036867
    db50:	stmiavs	r1!, {r2, r3, r9}^
    db54:	stmiavs	r0!, {r0, r8, sl, ip, sp}
    db58:	stmdbvs	r7!, {r0, r1, r2, r3, r4, r7, sp, lr}^
    db5c:			; <UNDEFINED> instruction: 0xc010f8d4
    db60:	and	pc, r4, r4, asr #17
    db64:	stm	r2, {r2, r5, fp, sp, lr}
    db68:	stmib	r3, {r0, r1}^
    db6c:	tstcc	r4, #1310720	; 0x140000
    db70:	mvnle	r2, r0, lsl #24
    db74:	ldcllt	0, cr6, [r8, #980]!	; 0x3d4
    db78:	teqvs	r1, sp, lsl #12
    db7c:	ldcllt	0, cr6, [r8, #980]!	; 0x3d4
    db80:			; <UNDEFINED> instruction: 0x4605b538
    db84:	stmdbvs	r2, {r2, r3, r8, r9, fp, lr}
    db88:	biccc	r4, ip, #2063597568	; 0x7b000000
    db8c:	orrlt	r6, sl, r3
    db90:	stcmi	8, cr15, [r4], {82}	; 0x52
    db94:	blx	d67ee <_ZdlPv@@Base+0xc0582>
    db98:	adcmi	r2, r2, #4, 8	; 0x4000000
    db9c:			; <UNDEFINED> instruction: 0xf854d006
    dba0:			; <UNDEFINED> instruction: 0xf7f50d14
    dba4:	stmdbvs	fp!, {r3, r4, r5, r7, fp, sp, lr, pc}
    dba8:	mvnsle	r4, r3, lsr #5
    dbac:	andeq	pc, r8, r4, lsr #3
    dbb0:	stmdb	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dbb4:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    dbb8:			; <UNDEFINED> instruction: 0x00020bbc
    dbbc:			; <UNDEFINED> instruction: 0x4605b538
    dbc0:	vmovvs.32	d4[0], r4
    dbc4:			; <UNDEFINED> instruction: 0xf503447b
    dbc8:	andvs	r7, r3, r8, lsr #7
    dbcc:	strtmi	fp, [r0], -ip, lsr #2
    dbd0:	stc2	7, cr15, [r6, #-980]!	; 0xfffffc2c
    dbd4:			; <UNDEFINED> instruction: 0xf0084620
    dbd8:			; <UNDEFINED> instruction: 0x6da8fb49
    dbdc:	stmdavs	r3, {r4, r5, r8, ip, sp, pc}
    dbe0:	ldmdavs	fp, {r2, r7, fp, sp, lr}^
    dbe4:			; <UNDEFINED> instruction: 0x46204798
    dbe8:	mvnsle	r2, r0, lsl #16
    dbec:	strtmi	r4, [r8], -ip, lsl #22
    dbf0:			; <UNDEFINED> instruction: 0xf503447b
    dbf4:	eorvs	r7, fp, r2, lsr #7
    dbf8:			; <UNDEFINED> instruction: 0xffc2f7ff
    dbfc:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    dc00:			; <UNDEFINED> instruction: 0xf0084620
    dc04:	blmi	20c8d8 <_ZdlPv@@Base+0x1f666c>
    dc08:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    dc0c:			; <UNDEFINED> instruction: 0x73a2f503
    dc10:			; <UNDEFINED> instruction: 0xf7ff602b
    dc14:			; <UNDEFINED> instruction: 0xf7f5ffb5
    dc18:	ldrb	lr, [r4, r0, lsl #18]!
    dc1c:	andeq	r0, r2, ip, lsl r6
    dc20:	andeq	r0, r2, r4, asr fp
    dc24:	andeq	r0, r2, sl, lsr fp
    dc28:			; <UNDEFINED> instruction: 0x4604b510
    dc2c:			; <UNDEFINED> instruction: 0xffc6f7ff
    dc30:			; <UNDEFINED> instruction: 0xf0084620
    dc34:			; <UNDEFINED> instruction: 0x4620fb1b
    dc38:			; <UNDEFINED> instruction: 0x4620bd10
    dc3c:	blx	5c9c66 <_ZdlPv@@Base+0x5b39fa>
    dc40:	stmia	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dc44:			; <UNDEFINED> instruction: 0x4604b510
    dc48:	svcvs	0x00804b09
    dc4c:			; <UNDEFINED> instruction: 0xf503447b
    dc50:	eorvs	r7, r3, r4, ror #7
    dc54:			; <UNDEFINED> instruction: 0xf7f5b108
    dc58:	blmi	1c8048 <_ZdlPv@@Base+0x1b1ddc>
    dc5c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    dc60:	bicsvc	pc, lr, #12582912	; 0xc00000
    dc64:			; <UNDEFINED> instruction: 0xf7ff6023
    dc68:	strtmi	pc, [r0], -fp, lsl #31
    dc6c:	svclt	0x0000bd10
    dc70:	muleq	r2, r4, r5
    dc74:	andeq	r0, r2, r6, ror #21
    dc78:			; <UNDEFINED> instruction: 0x4604b510
    dc7c:			; <UNDEFINED> instruction: 0xffe2f7ff
    dc80:			; <UNDEFINED> instruction: 0xf0084620
    dc84:			; <UNDEFINED> instruction: 0x4620faf3
    dc88:	svclt	0x0000bd10
    dc8c:			; <UNDEFINED> instruction: 0x4604b510
    dc90:			; <UNDEFINED> instruction: 0xff76f7ff
    dc94:			; <UNDEFINED> instruction: 0xf0084620
    dc98:	strtmi	pc, [r0], -r9, ror #21
    dc9c:	svclt	0x0000bd10
    dca0:	andcs	r4, r1, #21504	; 0x5400
    dca4:	svceq	0x0070e92d
    dca8:			; <UNDEFINED> instruction: 0x4604447b
    dcac:	orrvs	r2, r2, r0, lsl #10
    dcb0:	strbeq	pc, [r8], -r0, lsl #2	; <UNPREDICTABLE>
    dcb4:			; <UNDEFINED> instruction: 0xf04f6045
    dcb8:	stmib	r0, {fp}^
    dcbc:			; <UNDEFINED> instruction: 0xf04f5502
    dcc0:	tstvs	r5, r0, lsl #18
    dcc4:			; <UNDEFINED> instruction: 0x73a2f503
    dcc8:	stmdbhi	lr, {r6, r7, r8, fp, sp, lr, pc}
    dccc:	beq	49e10 <_ZdlPv@@Base+0x33ba4>
    dcd0:	ldmdbhi	r0, {r6, r7, r8, fp, sp, lr, pc}
    dcd4:	bleq	49e18 <_ZdlPv@@Base+0x33bac>
    dcd8:			; <UNDEFINED> instruction: 0xf6c36003
    dcdc:	stmdbgt	pc, {r4, r5, r6, r7, r8, r9, fp, ip, sp, lr}	; <UNPREDICTABLE>
    dce0:	blge	2c83f8 <_ZdlPv@@Base+0x2b218c>
    dce4:	stmib	r4, {r0, r2, r5, r6, r8, sp, lr}^
    dce8:	stm	r6, {r2, r3, r8, sl, ip, lr}
    dcec:	strtmi	r0, [r0], -pc
    dcf0:	svceq	0x0070e8bd
    dcf4:	svclt	0x00004770
    dcf8:	muleq	r2, ip, sl
    dcfc:	blvc	497e0 <_ZdlPv@@Base+0x33574>
    dd00:	push	{r0, r8, r9, sp}
    dd04:			; <UNDEFINED> instruction: 0x46040ff0
    dd08:	strcs	r6, [r0, #-387]	; 0xfffffe7d
    dd0c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dd10:	strpl	lr, [r1, #-2496]	; 0xfffff640
    dd14:	strpl	lr, [r3, #-2496]	; 0xfffff640
    dd18:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dd1c:	strbeq	pc, [r8, -r0, lsl #2]	; <UNPREDICTABLE>
    dd20:	stmdbhi	lr, {r6, r7, r8, fp, sp, lr, pc}
    dd24:	ldmdbhi	r0, {r6, r7, r8, fp, sp, lr, pc}
    dd28:	beq	49e6c <_ZdlPv@@Base+0x33c00>
    dd2c:			; <UNDEFINED> instruction: 0xf04fc90f
    dd30:	vmlami.f64	d0, d12, d0
    dd34:	blvc	ffc4b868 <_ZdlPv@@Base+0xffc355fc>
    dd38:	blvc	2c9350 <_ZdlPv@@Base+0x2b30e4>
    dd3c:	smcvs	21582	; 0x544e
    dd40:	strvc	pc, [sp], -r6, lsl #10
    dd44:	strpl	lr, [ip, #-2500]	; 0xfffff63c
    dd48:	andeq	lr, pc, r7, lsl #17
    dd4c:	stmib	r4, {r5, r9, sl, lr}^
    dd50:			; <UNDEFINED> instruction: 0x67258918
    dd54:	stmib	r4, {r1, r2, r5, sp, lr}^
    dd58:	stmib	r4, {r1, r3, r4, r8, fp, pc}^
    dd5c:	pop	{r1, r2, r4, r8, r9, fp, sp, pc}
    dd60:			; <UNDEFINED> instruction: 0x47700ff0
    dd64:	andeq	r0, r2, r8, lsl #20
    dd68:	mvnseq	lr, #737280	; 0xb4000
    dd6c:	stfeqp	f7, [r8], {-0}
    dd70:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
    dd74:	subvs	r2, r5, r0, lsl #12
    dd78:	strpl	lr, [r2, #-2496]	; 0xfffff640
    dd7c:	stmib	r0, {r8, r9, sl, sp}^
    dd80:	movwcs	r5, #5380	; 0x1504
    dd84:	strvs	lr, [lr, -r0, asr #19]
    dd88:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dd8c:			; <UNDEFINED> instruction: 0xf04f6183
    dd90:	stmib	r0, {r8, fp}^
    dd94:			; <UNDEFINED> instruction: 0xf6c36710
    dd98:	movwvs	r7, #23024	; 0x59f0
    dd9c:	stmib	r4, {r0, r1, r2, r3, r8, fp, lr, pc}^
    dda0:			; <UNDEFINED> instruction: 0xf04f890a
    dda4:	cmnvs	r5, #0, 16
    dda8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ddac:	ldmibvc	r0!, {r0, r1, r3, r6, r7, r9, sl, ip, sp, lr, pc}^
    ddb0:	andeq	lr, pc, ip, lsl #17
    ddb4:	blvc	4c940c <_ZdlPv@@Base+0x4b31a0>
    ddb8:			; <UNDEFINED> instruction: 0x67254b13
    ddbc:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ddc0:	mrc	7, 5, r6, cr5, cr8, {0}
    ddc4:			; <UNDEFINED> instruction: 0xf5037bc0
    ddc8:	stmib	r4, {r1, r2, r3, r5, r8, r9, ip, sp, lr}^
    ddcc:	eorvs	r6, r3, sl, lsl r7
    ddd0:	ldmdbhi	r6, {r2, r6, r7, r8, fp, sp, lr, pc}
    ddd4:	blx	4499a0 <_ZdlPv@@Base+0x433734>
    ddd8:	mrc	13, 5, sp, cr0, cr2, {0}
    dddc:	vldr	d6, [r4, #256]	; 0x100
    dde0:			; <UNDEFINED> instruction: 0x46207b14
    dde4:	blvs	7c93fc <_ZdlPv@@Base+0x7b3190>
    dde8:	blvc	ff0498c4 <_ZdlPv@@Base+0xff033658>
    ddec:	blx	4499b8 <_ZdlPv@@Base+0x43374c>
    ddf0:	mrc	15, 5, fp, cr1, cr8, {6}
    ddf4:	vstr	d0, [r4, #256]	; 0x100
    ddf8:	pop	{r5, r8, r9, fp}
    ddfc:			; <UNDEFINED> instruction: 0x477003f0
    de00:	blvs	10498cc <_ZdlPv@@Base+0x1033660>
    de04:	svclt	0x0000e7eb
    de08:	andeq	r0, r2, r4, lsr #8
    de0c:	svcmi	0x00f0e92d
    de10:			; <UNDEFINED> instruction: 0x46044694
    de14:	strmi	r2, [r6], -r0, lsl #10
    de18:	stmib	r0, {r0, r2, r6, sp, lr}^
    de1c:			; <UNDEFINED> instruction: 0xf1005502
    de20:	tstvs	r5, r8, asr #14
    de24:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    de28:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    de2c:	stmib	r0, {r1, r2, r3, r4, r7, r9, sl, lr}^
    de30:	movwcs	r8, #6414	; 0x190e
    de34:	ldmdbhi	r0, {r6, r7, r8, fp, sp, lr, pc}
    de38:	beq	49f7c <_ZdlPv@@Base+0x33d10>
    de3c:			; <UNDEFINED> instruction: 0xf04f6183
    de40:	stmdbgt	pc, {r8, r9, fp}	; <UNPREDICTABLE>
    de44:	blvc	ffc4b958 <_ZdlPv@@Base+0xffc356ec>
    de48:	stmib	r4, {r0, r2, r5, r6, r8, sp, lr}^
    de4c:	stmib	r4, {r1, r3, r8, r9, fp, sp, pc}^
    de50:	stm	r7, {r2, r3, r8, sl, ip, lr}
    de54:	ldm	ip, {r0, r1, r2, r3}
    de58:	blmi	18de6c <_ZdlPv@@Base+0x177c00>
    de5c:			; <UNDEFINED> instruction: 0xf503447b
    de60:			; <UNDEFINED> instruction: 0xf84673a8
    de64:	stm	r6, {r3, r4, r6, r8, r9, fp, ip, sp}
    de68:	strtmi	r0, [r0], -r3
    de6c:	rsb	pc, r0, r4, asr #17
    de70:	svchi	0x00f0e8bd
    de74:	andeq	r0, r2, r4, lsl #7
    de78:	mvnseq	lr, #737280	; 0xb4000
    de7c:			; <UNDEFINED> instruction: 0xf1004604
    de80:	andcs	r0, r0, #72, 12	; 0x4800000
    de84:	andcs	r2, r1, r0, lsl #6
    de88:	movwcs	lr, #59844	; 0xe9c4
    de8c:	lslvs	r2, r0, #10
    de90:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    de94:	tstcs	r0, #196, 18	; 0x310000
    de98:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    de9c:			; <UNDEFINED> instruction: 0xf6c3c90f
    dea0:			; <UNDEFINED> instruction: 0xf8df79f0
    dea4:	svcmi	0x000bc02c
    dea8:	stmib	r4, {r2, r3, r4, r5, r6, r7, sl, lr}^
    deac:	cmnvs	r5, sl, lsl #18
    deb0:	strpl	lr, [r1, #-2500]	; 0xfffff63c
    deb4:	strpl	lr, [r3, #-2500]	; 0xfffff63c
    deb8:	strpl	lr, [ip, #-2500]	; 0xfffff63c
    debc:	andeq	lr, pc, r6, lsl #17
    dec0:			; <UNDEFINED> instruction: 0xf85c4620
    dec4:	movwcc	r3, #32775	; 0x8007
    dec8:	pop	{r0, r1, r5, sp, lr}
    decc:			; <UNDEFINED> instruction: 0x477003f0
    ded0:	andeq	r0, r2, r8, lsl #31
    ded4:	andeq	r0, r0, ip, asr #2
    ded8:	blvc	499bc <_ZdlPv@@Base+0x33750>
    dedc:	push	{r0, r8, r9, sp}
    dee0:			; <UNDEFINED> instruction: 0x46040ff0
    dee4:	strcs	r6, [r0, #-387]	; 0xfffffe7d
    dee8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    deec:	strpl	lr, [r1, #-2496]	; 0xfffff640
    def0:	strpl	lr, [r3, #-2496]	; 0xfffff640
    def4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    def8:	strbeq	pc, [r8, -r0, lsl #2]	; <UNPREDICTABLE>
    defc:	stmdbhi	lr, {r6, r7, r8, fp, sp, lr, pc}
    df00:	ldmdbhi	r0, {r6, r7, r8, fp, sp, lr, pc}
    df04:	beq	4a048 <_ZdlPv@@Base+0x33ddc>
    df08:			; <UNDEFINED> instruction: 0xf04fc90f
    df0c:	vmlami.f64	d0, d12, d0
    df10:	blvc	ffc4ba44 <_ZdlPv@@Base+0xffc357d8>
    df14:	blvc	2c952c <_ZdlPv@@Base+0x2b32c0>
    df18:	smcvs	21582	; 0x544e
    df1c:	strbvc	pc, [ip], -r6, lsl #10	; <UNPREDICTABLE>
    df20:	strpl	lr, [ip, #-2500]	; 0xfffff63c
    df24:	andeq	lr, pc, r7, lsl #17
    df28:	stmib	r4, {r5, r9, sl, lr}^
    df2c:			; <UNDEFINED> instruction: 0x67258918
    df30:	stmib	r4, {r1, r2, r5, sp, lr}^
    df34:	stmib	r4, {r1, r3, r4, r8, fp, pc}^
    df38:	pop	{r1, r2, r4, r8, r9, fp, sp, pc}
    df3c:			; <UNDEFINED> instruction: 0x47700ff0
    df40:	andeq	r0, r2, r8, asr #5
    df44:	push	{r3, r4, r9, fp, lr}
    df48:	ldrbtmi	r0, [sl], #-1008	; 0xfffffc10
    df4c:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    df50:	rsbvc	pc, sl, #8388608	; 0x800000
    df54:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    df58:			; <UNDEFINED> instruction: 0xf04f2600
    df5c:	strcs	r0, [r0, -r0, lsl #18]
    df60:	ldmibvc	r0!, {r0, r1, r6, r7, r9, sl, ip, sp, lr, pc}^
    df64:	ldrbvc	pc, [r0, fp, asr #13]!	; <UNPREDICTABLE>
    df68:	stmib	r0, {r1, sp, lr}^
    df6c:	andcs	r4, r1, #58720256	; 0x3800000
    df70:	ldrmi	lr, [r0, #-2496]	; 0xfffff640
    df74:	stmdbhi	sl, {r6, r7, r8, fp, sp, lr, pc}
    df78:	ldrmi	lr, [r8, #-2496]	; 0xfffff640
    df7c:	ldrmi	lr, [sl, #-2496]	; 0xfffff640
    df80:	andcs	r6, r0, #-2147483616	; 0x80000020
    df84:	ldrvs	lr, [r6, -r0, asr #19]
    df88:	bleq	4c9590 <_ZdlPv@@Base+0x4b3324>
    df8c:	mvnseq	lr, #12386304	; 0xbd0000
    df90:	bleq	549598 <_ZdlPv@@Base+0x53332c>
    df94:	andcs	lr, r1, #192, 18	; 0x300000
    df98:	andcs	lr, r3, #192, 18	; 0x300000
    df9c:	stmib	r0, {r1, r6, r8, sp, lr}^
    dfa0:	strvs	r2, [r2, -ip, lsl #4]
    dfa4:	svclt	0x00004770
    dfa8:	muleq	r2, r6, r2
    dfac:	mvnseq	lr, #737280	; 0xb4000
    dfb0:			; <UNDEFINED> instruction: 0x46044694
    dfb4:	stmdbgt	pc, {r1, r4, r8, r9, sl, fp, lr}	; <UNPREDICTABLE>
    dfb8:	ldrbtmi	r4, [pc], #-1574	; dfc0 <floor@plt+0xafa0>
    dfbc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dfc0:	strcs	r3, [r1, #-2008]	; 0xfffff828
    dfc4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dfc8:			; <UNDEFINED> instruction: 0xf6c361a5
    dfcc:	strcs	r7, [r0, #-2544]	; 0xfffff610
    dfd0:	stmdbhi	sl, {r2, r6, r7, r8, fp, sp, lr, pc}
    dfd4:	strpl	lr, [r1, #-2500]	; 0xfffff63c
    dfd8:	strpl	lr, [r3, #-2500]	; 0xfffff63c
    dfdc:	stmib	r4, {r0, r2, r5, r6, r8, sp, lr}^
    dfe0:			; <UNDEFINED> instruction: 0xf104550c
    dfe4:			; <UNDEFINED> instruction: 0xf8460548
    dfe8:	stm	r6, {r3, r4, r5, r8, r9, fp, ip, sp, lr}
    dfec:	ldm	ip, {r0, r1, r2, r3}
    dff0:	stm	r5, {r0, r1, r2, r3}
    dff4:	strtmi	r0, [r0], -pc
    dff8:	mvnseq	lr, #12386304	; 0xbd0000
    dffc:	svclt	0x00004770
    e000:	andeq	r0, r2, r6, lsr #4
    e004:	mvnsmi	lr, #737280	; 0xb4000
    e008:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    e00c:	strmi	r8, [r8], r8, lsl #22
    e010:	ldrmi	r4, [r4], -r1, ror #26
    e014:	stmdavc	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    e018:	svchi	0x005bf3bf
    e01c:			; <UNDEFINED> instruction: 0xf14007de
    e020:			; <UNDEFINED> instruction: 0xf8d9808c
    e024:			; <UNDEFINED> instruction: 0xf8d92000
    e028:	ldreq	r3, [r0, #200]	; 0xc8
    e02c:			; <UNDEFINED> instruction: 0xf109bf4c
    e030:	strbmi	r0, [r1], -r0, lsr #2
    e034:	ldc	0, cr6, [r1, #140]	; 0x8c
    e038:	vldr	d11, [r1]
    e03c:	ldreq	sl, [r1], -r2, lsl #22
    e040:	ldrbeq	sp, [r2, #1048]	; 0x418
    e044:	bmi	1583474 <_ZdlPv@@Base+0x156d208>
    e048:	ldmibvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    e04c:	andcc	fp, r8, #1073741836	; 0x4000000c
    e050:	ldrbeq	pc, [r0], r9, lsl #2	; <UNPREDICTABLE>
    e054:	stm	r6, {r0, r1, r2, r3, r9, fp, lr, pc}
    e058:	and	r0, sp, pc
    e05c:	stmdale	r3, {r0, r1, r8, r9, fp, sp}
    e060:			; <UNDEFINED> instruction: 0xf003e8df
    e064:	blvc	fe470a7c <_ZdlPv@@Base+0xfe45a810>
    e068:	vmla.i8	q10, q0, <illegal reg q6.5>
    e06c:	ldrbtmi	r4, [r9], #-161	; 0xffffff5f
    e070:			; <UNDEFINED> instruction: 0xff52f006
    e074:	ldrbeq	pc, [r0], r9, lsl #2	; <UNPREDICTABLE>
    e078:	strcs	r2, [r0, #-32]	; 0xffffffe0
    e07c:			; <UNDEFINED> instruction: 0xf8d2f008
    e080:	ldrdvc	pc, [r0], #137	; 0x89	; <UNPREDICTABLE>
    e084:	ldm	r6, {r2, r9, sl, lr}
    e088:	strtmi	r0, [r4], pc
    e08c:	ldrdvs	pc, [ip], #137	; 0x89
    e090:	blvc	24c1c8 <_ZdlPv@@Base+0x235f5c>
    e094:	andeq	lr, pc, ip, lsl #17
    e098:	and	r6, r2, r6, lsr #3
    e09c:	ldrtmi	r4, [r4], -r5, lsr #12
    e0a0:			; <UNDEFINED> instruction: 0x61a569b6
    e0a4:	mvnsle	r2, r0, lsl #28
    e0a8:	blvs	12c9b70 <_ZdlPv@@Base+0x12b3904>
    e0ac:	sbcmi	pc, ip, r9, asr #17
    e0b0:	blvc	1309b78 <_ZdlPv@@Base+0x12f390c>
    e0b4:	ldc	8, cr6, [r4, #140]	; 0x8c
    e0b8:	vldr	d8, [r4, #16]
    e0bc:	ldmdblt	fp, {r1, r8, r9, fp, ip, pc}
    e0c0:	blhi	2499a0 <_ZdlPv@@Base+0x233734>
    e0c4:	blls	2899a8 <_ZdlPv@@Base+0x27373c>
    e0c8:			; <UNDEFINED> instruction: 0x462cb135
    e0cc:			; <UNDEFINED> instruction: 0xeeb069ad
    e0d0:	vmov.f64	d6, d8
    e0d4:	strb	r7, [sp, r9, asr #22]!
    e0d8:	blvs	13099c4 <_ZdlPv@@Base+0x12f3758>
    e0dc:	subscs	r4, r8, r1, lsr fp
    e0e0:	ldrbtmi	r2, [fp], #-1025	; 0xfffffbff
    e0e4:	strcs	r2, [r0, -r0, lsl #12]
    e0e8:	ldrbvc	pc, [r0, r3, asr #13]!	; <UNPREDICTABLE>
    e0ec:	mrc	1, 1, r6, cr8, cr12, {4}
    e0f0:	vstr	d7, [r3, #296]	; 0x128
    e0f4:	vstr	d6, [r3, #8]
    e0f8:			; <UNDEFINED> instruction: 0xf0087b04
    e0fc:	bmi	acc350 <_ZdlPv@@Base+0xab60e4>
    e100:	blls	49728 <_ZdlPv@@Base+0x334bc>
    e104:	sbcscc	r4, r8, #2046820352	; 0x7a000000
    e108:	blhi	c9730 <_ZdlPv@@Base+0xb34c4>
    e10c:	bllt	3c9714 <_ZdlPv@@Base+0x3b34a8>
    e110:	stmib	r0, {r2, r7, r8, sp, lr}^
    e114:	cfstr32	mvfx5, [r0, #4]
    e118:	stmib	r0, {r4, r8, r9, fp, sp, pc}^
    e11c:	cmpvs	r5, r3, lsl #10
    e120:	blls	4c9728 <_ZdlPv@@Base+0x4b34bc>
    e124:	strpl	lr, [ip, #-2496]	; 0xfffff640
    e128:	stc	0, cr6, [r0, #8]
    e12c:	vpop	{d8-d17}
    e130:	stmib	r0, {r3, r8, r9, fp, pc}^
    e134:	pop	{r1, r3, r8, r9, sl, sp, lr}
    e138:			; <UNDEFINED> instruction: 0x462883f8
    e13c:	svc	0x001cf7f4
    e140:			; <UNDEFINED> instruction: 0xf43f2800
    e144:	andcs	sl, r0, #440	; 0x1b8
    e148:	strtmi	r2, [r8], -r0, lsl #6
    e14c:	movwcs	lr, #10693	; 0x29c5
    e150:	movwcs	lr, #18885	; 0x49c5
    e154:	mrc	7, 0, APSR_nzcv, cr0, cr4, {7}
    e158:	ldc	7, cr14, [r9, #396]	; 0x18c
    e15c:			; <UNDEFINED> instruction: 0xf1097b22
    e160:	mrc	6, 5, r0, cr1, cr0, {6}
    e164:	vstr	d7, [r9, #284]	; 0x11c
    e168:			; <UNDEFINED> instruction: 0xe7857b36
    e16c:			; <UNDEFINED> instruction: 0x2320e9d9
    e170:	stmib	r6!, {r1, r2, r3, r6, r9, sl, lr}^
    e174:			; <UNDEFINED> instruction: 0xe77f2334
    e178:			; <UNDEFINED> instruction: 0x2322e9d9
    e17c:	ldrbeq	pc, [r0], r9, lsl #2	; <UNPREDICTABLE>
    e180:	teqcs	r6, #3293184	; 0x324000
    e184:	ldc	7, cr14, [r9, #480]	; 0x1e0
    e188:	strbmi	r7, [lr], -r0, lsr #22
    e18c:	mrc	6, 5, r3, cr1, cr0, {6}
    e190:	vstr	d7, [r6, #284]	; 0x11c
    e194:	strb	r7, [pc, -r0, lsl #22]!
    e198:	andeq	r3, r2, r0, lsl #18
    e19c:	andeq	r3, r2, ip, asr #17
    e1a0:	andeq	sp, r0, r2, asr #20
    e1a4:	andeq	r3, r2, r2, lsr r8
    e1a8:	ldrdeq	r0, [r2], -ip
    e1ac:	mvnseq	lr, #737280	; 0xb4000
    e1b0:	ldrmi	r4, [r6], -r4, lsl #12
    e1b4:	stmdbgt	pc, {r0, r8, sl, sp}	; <UNPREDICTABLE>
    e1b8:	ldrbeq	pc, [r8, -r4, lsl #2]	; <UNPREDICTABLE>
    e1bc:			; <UNDEFINED> instruction: 0xf04f61a5
    e1c0:	ldcmi	8, cr0, [r0, #-0]
    e1c4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e1c8:	ldmibvc	r0!, {r0, r1, r6, r7, r9, sl, ip, sp, lr, pc}^
    e1cc:	stmdbhi	sl, {r2, r6, r7, r8, fp, sp, lr, pc}
    e1d0:			; <UNDEFINED> instruction: 0xf505447d
    e1d4:	ldrdvs	r7, [r5], -lr	; <UNPREDICTABLE>
    e1d8:	stmib	r4, {r8, sl, sp}^
    e1dc:	stmib	r4, {r0, r8, sl, ip, lr}^
    e1e0:	cmnvs	r5, r3, lsl #10
    e1e4:	strpl	lr, [ip, #-2500]	; 0xfffff63c
    e1e8:			; <UNDEFINED> instruction: 0xf1048725
    e1ec:	stm	r7, {r3, r5, r6, r8, sl}
    e1f0:	ldm	r6, {r0, r1, r2, r3}
    e1f4:	stm	r5, {r0, r1, r2, r3}
    e1f8:	strtmi	r0, [r0], -pc
    e1fc:	mvnseq	lr, #12386304	; 0xbd0000
    e200:	svclt	0x00004770
    e204:	andeq	r0, r2, r4, ror r5
    e208:			; <UNDEFINED> instruction: 0x461cb430
    e20c:	eorsne	pc, r8, r0, lsl #17
    e210:	strbeq	pc, [r0, #-256]	; 0xffffff00	; <UNPREDICTABLE>
    e214:	eorscs	pc, r9, r0, lsl #17
    e218:	strgt	ip, [pc, #-3087]	; d611 <floor@plt+0xa5f1>
    e21c:	muleq	r3, r4, r8
    e220:	andeq	lr, r3, r5, lsl #17
    e224:			; <UNDEFINED> instruction: 0x4770bc30
    e228:	mvnsmi	lr, #737280	; 0xb4000
    e22c:	ldrmi	r4, [r6], -r4, lsl #12
    e230:	stmdbgt	pc, {r1, r2, r3, r4, r7, r9, sl, lr}	; <UNPREDICTABLE>
    e234:	ldfeqp	f7, [r8], {4}
    e238:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e23c:			; <UNDEFINED> instruction: 0xf04f2501
    e240:			; <UNDEFINED> instruction: 0x61a50900
    e244:	ldmibvc	r0!, {r0, r1, r6, r7, r9, sl, ip, sp, lr, pc}^
    e248:	stmib	r4, {r8, sl, sp}^
    e24c:			; <UNDEFINED> instruction: 0xf104890a
    e250:	stmib	r4, {r3, r5, r6, r8, r9, sl}^
    e254:	stmib	r4, {r0, r8, sl, ip, lr}^
    e258:	cmnvs	r5, r3, lsl #10
    e25c:	strpl	lr, [ip, #-2500]	; 0xfffff63c
    e260:	stm	ip, {r0, r2, r5, r8, r9, sl, pc}
    e264:	ldm	r6, {r0, r1, r2, r3}
    e268:	stcmi	0, cr0, [r7, #-60]	; 0xffffffc4
    e26c:	ldrbtmi	r9, [sp], #-3591	; 0xfffff1f9
    e270:	andeq	lr, pc, r7, lsl #17
    e274:	strbvc	pc, [r4, #1285]!	; 0x505	; <UNPREDICTABLE>
    e278:			; <UNDEFINED> instruction: 0xf8c44620
    e27c:	eorvs	lr, r5, r8, ror r0
    e280:	pop	{r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}
    e284:	svclt	0x000083f0
    e288:	andeq	pc, r1, r2, ror pc	; <UNPREDICTABLE>
    e28c:	mvnsmi	lr, #737280	; 0xb4000
    e290:	ldrmi	r4, [r6], -r4, lsl #12
    e294:	stmdbgt	pc, {r1, r2, r3, r4, r7, r9, sl, lr}	; <UNPREDICTABLE>
    e298:	ldrbeq	pc, [r8, -r4, lsl #2]	; <UNPREDICTABLE>
    e29c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e2a0:			; <UNDEFINED> instruction: 0xf04f2501
    e2a4:			; <UNDEFINED> instruction: 0x61a50900
    e2a8:	ldmibvc	r0!, {r0, r1, r6, r7, r9, sl, ip, sp, lr, pc}^
    e2ac:	stmib	r4, {r8, sl, sp}^
    e2b0:	stmib	r4, {r1, r3, r8, fp, pc}^
    e2b4:	stmib	r4, {r0, r8, sl, ip, lr}^
    e2b8:	cmnvs	r5, r3, lsl #10
    e2bc:	strpl	lr, [ip, #-2500]	; 0xfffff63c
    e2c0:			; <UNDEFINED> instruction: 0xf1048725
    e2c4:	stm	r7, {r3, r5, r6, r8, sl}
    e2c8:	ldm	r6, {r0, r1, r2, r3}
    e2cc:			; <UNDEFINED> instruction: 0xf8df000f
    e2d0:	svcls	0x0007c020
    e2d4:	ldrbtmi	r4, [ip], #3591	; 0xe07
    e2d8:	andeq	lr, pc, r5, lsl #17
    e2dc:	stmib	r4, {r5, r9, sl, lr}^
    e2e0:			; <UNDEFINED> instruction: 0xf85ce71e
    e2e4:	movwcc	r3, #32774	; 0x8006
    e2e8:	pop	{r0, r1, r5, sp, lr}
    e2ec:	svclt	0x000083f0
    e2f0:	andeq	r0, r2, sl, asr fp
    e2f4:			; <UNDEFINED> instruction: 0x000001bc
    e2f8:	mvnsmi	lr, #737280	; 0xb4000
    e2fc:	ldrmi	r4, [r6], -r4, lsl #12
    e300:	stmdbgt	pc, {r1, r2, r3, r4, r7, r9, sl, lr}	; <UNPREDICTABLE>
    e304:	ldfeqp	f7, [r8], {4}
    e308:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e30c:			; <UNDEFINED> instruction: 0xf04f2501
    e310:			; <UNDEFINED> instruction: 0x61a50900
    e314:	ldmibvc	r0!, {r0, r1, r6, r7, r9, sl, ip, sp, lr, pc}^
    e318:	stmib	r4, {r8, sl, sp}^
    e31c:			; <UNDEFINED> instruction: 0xf104890a
    e320:	stmib	r4, {r3, r5, r6, r8, r9, sl}^
    e324:	stmib	r4, {r0, r8, sl, ip, lr}^
    e328:	cmnvs	r5, r3, lsl #10
    e32c:	strpl	lr, [ip, #-2500]	; 0xfffff63c
    e330:	stm	ip, {r0, r2, r5, r8, r9, sl, pc}
    e334:	ldm	r6, {r0, r1, r2, r3}
    e338:	stcmi	0, cr0, [r7, #-60]	; 0xffffffc4
    e33c:	ldrbtmi	r9, [sp], #-3591	; 0xfffff1f9
    e340:	andeq	lr, pc, r7, lsl #17
    e344:	ldrvc	pc, [r0, #-1285]	; 0xfffffafb
    e348:			; <UNDEFINED> instruction: 0xf8c44620
    e34c:			; <UNDEFINED> instruction: 0x67e6e078
    e350:	pop	{r0, r2, r5, sp, lr}
    e354:	svclt	0x000083f0
    e358:	andeq	pc, r1, r2, lsr #29
    e35c:	svcmi	0x00f8e92d
    e360:	ldrmi	r4, [r5], -r4, lsl #12
    e364:	pkhbtmi	r4, r8, pc, lsl #12	; <UNPREDICTABLE>
    e368:	ldmdbeq	r8, {r2, r8, ip, sp, lr, pc}^
    e36c:	strcs	ip, [r1], -pc, lsl #20
    e370:	beq	4a4b4 <_ZdlPv@@Base+0x34248>
    e374:			; <UNDEFINED> instruction: 0xf04f61a6
    e378:	strcs	r0, [r0], -r0, lsl #22
    e37c:	blvc	ffc4be90 <_ZdlPv@@Base+0xffc35c24>
    e380:	strvs	lr, [r1], -r4, asr #19
    e384:			; <UNDEFINED> instruction: 0xf10460e6
    e388:	stmib	r4, {r3, r5, r6, r9, sl, fp}^
    e38c:			; <UNDEFINED> instruction: 0xf1046604
    e390:	stmib	r4, {r7, sl, fp}^
    e394:	strhi	r6, [r6, -ip, lsl #12]!
    e398:	blge	2c8ab0 <_ZdlPv@@Base+0x2b2844>
    e39c:	andeq	lr, pc, r9, lsl #17
    e3a0:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    e3a4:	svcmi	0x00159e0a
    e3a8:	stm	lr, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    e3ac:			; <UNDEFINED> instruction: 0xf507000f
    e3b0:			; <UNDEFINED> instruction: 0xf8c46784
    e3b4:	eorvs	r8, r7, r8, ror r0
    e3b8:	muleq	pc, r6, r8	; <UNPREDICTABLE>
    e3bc:	blvs	c9a18 <_ZdlPv@@Base+0xb37ac>
    e3c0:	blne	c9a20 <_ZdlPv@@Base+0xb37b4>
    e3c4:	andeq	lr, pc, ip, lsl #17
    e3c8:	blvc	49a24 <_ZdlPv@@Base+0x337b8>
    e3cc:	bleq	49a2c <_ZdlPv@@Base+0x337c0>
    e3d0:	blne	11c9c9c <_ZdlPv@@Base+0x11b3a30>
    e3d4:	bleq	1209c9c <_ZdlPv@@Base+0x11f3a30>
    e3d8:	cdp2	0, 1, cr15, cr10, cr7, {0}
    e3dc:	bleq	9499f4 <_ZdlPv@@Base+0x933788>
    e3e0:	pop	{r5, r9, sl, lr}
    e3e4:	blmi	1b23cc <_ZdlPv@@Base+0x19c160>
    e3e8:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    e3ec:	bicsvc	pc, lr, #12582912	; 0xc00000
    e3f0:			; <UNDEFINED> instruction: 0xf7ff6023
    e3f4:			; <UNDEFINED> instruction: 0xf7f4fbc5
    e3f8:	svclt	0x0000ed10
    e3fc:	andeq	pc, r1, r8, lsr lr	; <UNPREDICTABLE>
    e400:	andeq	r0, r2, sl, asr r3
    e404:	ldrbmi	lr, [r0, sp, lsr #18]!
    e408:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    e40c:	ldrmi	r8, [r6], -r4, lsl #22
    e410:	strmi	r4, [r4], -r5, lsl #19
    e414:	ldrbtmi	r4, [r9], #-2693	; 0xfffff57b
    e418:			; <UNDEFINED> instruction: 0xf8d06807
    e41c:	addslt	r3, r4, r8, asr #1
    e420:	ldreq	r5, [r8, #2186]!	; 0x88a
    e424:			; <UNDEFINED> instruction: 0xf10dbf4c
    e428:			; <UNDEFINED> instruction: 0xf10d0818
    e42c:	ldmdavs	r2, {r3, r4, fp}
    e430:			; <UNDEFINED> instruction: 0xf04f9213
    e434:	eorsvs	r0, r3, r0, lsl #4
    e438:			; <UNDEFINED> instruction: 0xf104bf48
    e43c:			; <UNDEFINED> instruction: 0xf0070320
    e440:	svclt	0x00580a04
    e444:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    e448:	stmibeq	r0, {r0, r1, r2, r6, r7, r8, r9, ip, sp, lr, pc}
    e44c:	blgt	3fe174 <_ZdlPv@@Base+0x3e7f08>
    e450:	andeq	lr, pc, r8, lsl #17
    e454:			; <UNDEFINED> instruction: 0xf1400479
    e458:	ldrteq	r8, [sl], #-212	; 0xffffff2c
    e45c:			; <UNDEFINED> instruction: 0xf104d530
    e460:	mcrge	3, 0, r0, cr10, cr0, {1}
    e464:	stm	r6, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    e468:	movwcs	r0, #15
    e46c:	stmib	sp, {r9, sp}^
    e470:	stmib	sp, {r1, r2, r3, r8, r9, sp}^
    e474:	ldrbeq	r2, [fp, #-784]!	; 0xfffffcf0
    e478:	strbcc	sp, [r0], #-1357	; 0xfffffab3
    e47c:	ldm	r4, {r1, r2, r3, r8, r9, sl, fp, sp, pc}
    e480:	stm	r7, {r0, r1, r2, r3}
    e484:	addscs	r0, r8, pc
    e488:	cdp2	0, 12, cr15, cr12, cr7, {0}
    e48c:	strbmi	r4, [r9], -r2, asr #12
    e490:	smladxls	r0, r3, r6, r4
    e494:			; <UNDEFINED> instruction: 0xf7ff4604
    e498:	ldm	r6, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    e49c:	stm	r5, {r0, r1, r2, r3}
    e4a0:	bmi	18ce4e4 <_ZdlPv@@Base+0x18b8278>
    e4a4:	ldrbtmi	r4, [sl], #-2913	; 0xfffff49f
    e4a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e4ac:	subsmi	r9, sl, r3, lsl fp
    e4b0:	adcshi	pc, r2, r0, asr #32
    e4b4:	andslt	r4, r4, r0, lsr #12
    e4b8:	blhi	1497b4 <_ZdlPv@@Base+0x133548>
    e4bc:			; <UNDEFINED> instruction: 0x87f0e8bd
    e4c0:	ldrdcc	pc, [r8], #132	; 0x84
    e4c4:	blvc	749b1c <_ZdlPv@@Base+0x7338b0>
    e4c8:			; <UNDEFINED> instruction: 0xf1ba1e9a
    e4cc:			; <UNDEFINED> instruction: 0xf0400f00
    e4d0:	cdpne	0, 5, cr8, cr9, cr9, {4}
    e4d4:	stmdbcs	r1, {r0, r8, r9, ip, sp}
    e4d8:	blmi	1209fa0 <_ZdlPv@@Base+0x11f3d34>
    e4dc:	mrc	15, 5, fp, cr1, cr8, {4}
    e4e0:	bcs	61204 <_ZdlPv@@Base+0x4af98>
    e4e4:	mrc	15, 5, fp, cr1, cr8, {4}
    e4e8:	vldr	d7, [sp, #284]	; 0x11c
    e4ec:	subsmi	r5, sl, #8, 22	; 0x2000
    e4f0:	andeq	pc, r3, #2
    e4f4:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    e4f8:	subsmi	fp, r3, #88, 30	; 0x160
    e4fc:	ldc	0, cr6, [sp, #204]	; 0xcc
    e500:	vmlage.f64	d6, d10, d6
    e504:	blvc	189de8 <_ZdlPv@@Base+0x173b7c>
    e508:	blvs	149de8 <_ZdlPv@@Base+0x133b7c>
    e50c:	blvc	349b48 <_ZdlPv@@Base+0x3338dc>
    e510:	blvs	2c9b4c <_ZdlPv@@Base+0x2b38e0>
    e514:	ldc	7, cr14, [sp, #676]	; 0x2a4
    e518:	vldr	d8, [sp, #24]
    e51c:	vldr	d7, [sp, #40]	; 0x28
    e520:	vmov.f64	d6, #72	; 0x3e400000  0.1875000
    e524:	vldr	d8, [sp, #284]	; 0x11c
    e528:	vmov.f64	d25, #28	; 0x40e00000  7.0
    e52c:	suble	pc, lr, r0, lsl sl	; <UNPREDICTABLE>
    e530:	blhi	1249e14 <_ZdlPv@@Base+0x1233ba8>
    e534:	blls	11c9e20 <_ZdlPv@@Base+0x11b3bb4>
    e538:	blvs	4a018 <_ZdlPv@@Base+0x33dac>
    e53c:	blhi	1c9de4 <_ZdlPv@@Base+0x1b3b78>
    e540:	blls	1c9dec <_ZdlPv@@Base+0x1b3b80>
    e544:	bleq	124a00c <_ZdlPv@@Base+0x1233da0>
    e548:	blne	128a010 <_ZdlPv@@Base+0x1273da4>
    e54c:	stc2l	0, cr15, [r0, #-28]!	; 0xffffffe4
    e550:	blvc	749ba8 <_ZdlPv@@Base+0x73393c>
    e554:	blvc	ff04a030 <_ZdlPv@@Base+0xff033dc4>
    e558:	blx	44a124 <_ZdlPv@@Base+0x433eb8>
    e55c:	cdp	8, 11, cr13, cr5, cr3, {0}
    e560:	vstr	d7, [r4]
    e564:	vmov.32	r7, d4[1]
    e568:	vsqrt.f64	d16, d7
    e56c:	vstrle	s30, [r3, #-64]	; 0xffffffc0
    e570:	bleq	749b88 <_ZdlPv@@Base+0x73391c>
    e574:	blvc	104a03c <_ZdlPv@@Base+0x1033dd0>
    e578:	bleq	209f80 <_ZdlPv@@Base+0x1f3d14>
    e57c:	stc	7, cr15, [lr, #-976]!	; 0xfffffc30
    e580:	blne	124a048 <_ZdlPv@@Base+0x1233ddc>
    e584:	blvc	104a04c <_ZdlPv@@Base+0x1033de0>
    e588:	bleq	128a050 <_ZdlPv@@Base+0x1273de4>
    e58c:	blhi	120a054 <_ZdlPv@@Base+0x11f3de8>
    e590:	mrrc	7, 15, pc, r6, cr4	; <UNPREDICTABLE>
    e594:	svceq	0x0000f1ba
    e598:	mrc	1, 1, sp, cr8, cr11, {1}
    e59c:	stmdbge	r2, {r8, r9, fp}
    e5a0:			; <UNDEFINED> instruction: 0xf7f4a804
    e5a4:	ldc	12, cr14, [r4, #488]	; 0x1e8
    e5a8:	svcge	0x000e5b1c
    e5ac:	blcc	149c28 <_ZdlPv@@Base+0x1339bc>
    e5b0:	blvs	249c2c <_ZdlPv@@Base+0x2339c0>
    e5b4:	blmi	c9c30 <_ZdlPv@@Base+0xb39c4>
    e5b8:	blvc	1c9c34 <_ZdlPv@@Base+0x1b39c8>
    e5bc:	blvs	189dd0 <_ZdlPv@@Base+0x173b64>
    e5c0:	blvc	189dd8 <_ZdlPv@@Base+0x173b6c>
    e5c4:	blvs	449c00 <_ZdlPv@@Base+0x433994>
    e5c8:	blvc	3c9c04 <_ZdlPv@@Base+0x3b3998>
    e5cc:	mrc	7, 5, lr, cr4, cr11, {2}
    e5d0:	vneg.f64	d22, d9
    e5d4:			; <UNDEFINED> instruction: 0xd1abfa10
    e5d8:	muleq	pc, r8, r8	; <UNPREDICTABLE>
    e5dc:	stm	r7, {r1, r2, r3, r8, r9, sl, fp, sp, pc}
    e5e0:	ldrb	r0, [r0, -pc]
    e5e4:	vmov.f32	s4, #1	; 0x40080000  2.125
    e5e8:	svclt	0x00984b47
    e5ec:	blmi	120a0b8 <_ZdlPv@@Base+0x11f3e4c>
    e5f0:	svclt	0x00182b00
    e5f4:			; <UNDEFINED> instruction: 0xf1032b03
    e5f8:	svclt	0x00080303
    e5fc:	blvc	120a0c8 <_ZdlPv@@Base+0x11f3e5c>
    e600:	stmdami	ip, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    e604:	cmneq	r0, r4, lsl #2	; <UNPREDICTABLE>
    e608:			; <UNDEFINED> instruction: 0xf7f54478
    e60c:	stmdavs	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    e610:	cdp	7, 3, cr14, cr0, cr3, {1}
    e614:	strb	r0, [r2, r8, asr #22]
    e618:	bl	ffe4c5f0 <_ZdlPv@@Base+0xffe36384>
    e61c:			; <UNDEFINED> instruction: 0xf0074620
    e620:			; <UNDEFINED> instruction: 0xf7f4fe25
    e624:	svclt	0x0000ebfa
    e628:	andeq	r0, r2, sl, lsl sl
    e62c:	andeq	r0, r0, ip, lsl r1
    e630:	andeq	r0, r2, sl, lsl #19
    e634:	muleq	r0, r8, r7
    e638:	stmib	r0, {r9, sp}^
    e63c:	ldrbmi	r2, [r0, -r0, lsl #2]!
    e640:			; <UNDEFINED> instruction: 0x4604b510
    e644:			; <UNDEFINED> instruction: 0xf7f46840
    e648:	strtmi	lr, [r0], -r6, ror #22
    e64c:	svclt	0x0000bd10
    e650:	ldrdlt	fp, [r3], r0
    e654:	strcs	r4, [r0], -r3, lsl #12
    e658:	strcs	r4, [r0, -ip, ror #12]
    e65c:	andeq	lr, r6, r4, lsl #17
    e660:	muleq	r3, r4, r8
    e664:	ldreq	pc, [r0], #-259	; 0xfffffefd
    e668:	stmib	r3, {r8, sp}^
    e66c:	stmib	r3, {r8, r9, sl, sp, lr}^
    e670:	stm	r4, {r1, r8, r9, sl, sp, lr}
    e674:	ldrmi	r0, [r8], -r5
    e678:	smlabtne	r6, r3, r9, lr
    e67c:	andlt	r6, r3, r9, lsl r2
    e680:			; <UNDEFINED> instruction: 0x4770bcd0
    e684:	andcs	fp, r1, #132	; 0x84
    e688:	bleq	49c90 <_ZdlPv@@Base+0x33a24>
    e68c:	andcs	r6, r0, #536870912	; 0x20000000
    e690:	andcs	lr, r4, #192, 18	; 0x300000
    e694:	blne	c9c9c <_ZdlPv@@Base+0xb3a30>
    e698:	andcs	lr, r6, #192, 18	; 0x300000
    e69c:	ldrbmi	fp, [r0, -r4]!
    e6a0:	mvnsmi	lr, #737280	; 0xb4000
    e6a4:	ldreq	pc, [r0, -r0, lsl #2]
    e6a8:	strmi	fp, [r4], -r3, lsl #1
    e6ac:	stmdbge	r2, {r1, r2, r3, r9, sl, lr}
    e6b0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e6b4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e6b8:	stmib	r0, {r8, sl, sp}^
    e6bc:	stmib	r0, {r8, fp, pc}^
    e6c0:	andcs	r8, r8, r2, lsl #18
    e6c4:	andeq	lr, ip, r7, lsl #17
    e6c8:	strpl	lr, [r7, #-2500]	; 0xfffff63c
    e6cc:	andeq	lr, ip, r1, lsl #18
    e6d0:	stc2	0, cr15, [r8, #28]!
    e6d4:	strtmi	r4, [r0], -r3, lsl #12
    e6d8:	strpl	lr, [r0], -r3, asr #19
    e6dc:	andlt	r6, r3, r3, lsr #3
    e6e0:	mvnshi	lr, #12386304	; 0xbd0000
    e6e4:			; <UNDEFINED> instruction: 0x4605b538
    e6e8:	cmplt	r4, r4, lsl #19
    e6ec:	ldrdcc	lr, [r0], -r4
    e6f0:			; <UNDEFINED> instruction: 0xf7f461ab
    e6f4:			; <UNDEFINED> instruction: 0x4620eb10
    e6f8:	ldc2	0, cr15, [r8, #28]!
    e6fc:			; <UNDEFINED> instruction: 0x2c0069ac
    e700:	stmibvs	ip!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    e704:	strtmi	fp, [r0], -ip, lsr #2
    e708:			; <UNDEFINED> instruction: 0xffecf7ff
    e70c:			; <UNDEFINED> instruction: 0xf0074620
    e710:	strtmi	pc, [r8], -sp, lsr #27
    e714:			; <UNDEFINED> instruction: 0x4620bd38
    e718:	stc2	0, cr15, [r8, #28]!
    e71c:	bl	1f4c6f4 <_ZdlPv@@Base+0x1f36488>
    e720:			; <UNDEFINED> instruction: 0x4604b538
    e724:	cmplt	sp, r5, lsl #18
    e728:			; <UNDEFINED> instruction: 0xf7f44628
    e72c:	qsub16mi	pc, r8, r9	; <UNPREDICTABLE>
    e730:	ldc2	0, cr15, [ip, #28]
    e734:	stmibvs	r3, {r2, sp, lr, pc}
    e738:	sbccc	pc, ip, r4, asr #17
    e73c:	ldc2	0, cr15, [r6, #28]
    e740:	ldrdeq	pc, [ip], #132	; 0x84
    e744:	mvnsle	r2, r0, lsl #16
    e748:	orrlt	r6, sp, r5, lsr #17
    e74c:	stmiavs	sp!, {r3, r5, r9, sl, lr}
    e750:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    e754:	stccs	7, cr4, [r0, #-608]	; 0xfffffda0
    e758:	mcrvs	1, 3, sp, cr5, cr8, {7}
    e75c:	ldmib	r5, {r0, r2, r3, r4, r6, r8, ip, sp, pc}^
    e760:	strbtvs	r3, [r3], -r0
    e764:			; <UNDEFINED> instruction: 0xf7f4b108
    e768:			; <UNDEFINED> instruction: 0x4628eb72
    e76c:	ldc2l	0, cr15, [lr, #-28]!	; 0xffffffe4
    e770:	stccs	14, cr6, [r0, #-404]	; 0xfffffe6c
    e774:	mcrvs	1, 1, sp, cr5, cr3, {7}
    e778:	strtmi	fp, [r8], -sp, lsr #2
    e77c:			; <UNDEFINED> instruction: 0xffb2f7ff
    e780:			; <UNDEFINED> instruction: 0xf0074628
    e784:			; <UNDEFINED> instruction: 0xf8d4fd73
    e788:	smlabtlt	r8, r0, r0, r0
    e78c:	bl	17cc764 <_ZdlPv@@Base+0x17b64f8>
    e790:	ldrdeq	pc, [r4], #132	; 0x84
    e794:			; <UNDEFINED> instruction: 0xf7f4b108
    e798:			; <UNDEFINED> instruction: 0x4620eb5a
    e79c:			; <UNDEFINED> instruction: 0x4628bd38
    e7a0:	stc2l	0, cr15, [r4, #-28]!	; 0xffffffe4
    e7a4:	bl	e4c77c <_ZdlPv@@Base+0xe36510>
    e7a8:	svclt	0x0000e7f9
    e7ac:	addlt	fp, r3, r0, lsr r5
    e7b0:	strmi	r6, [r4], -r3, lsl #18
    e7b4:	stm	r5, {r0, r2, r3, r5, r6, r9, sl, lr}
    e7b8:	cmnlt	r3, r6
    e7bc:	vmla.i8	d20, d0, d8
    e7c0:	ldrbtmi	r7, [r9], #-212	; 0xffffff2c
    e7c4:	blx	fea4a7e6 <_ZdlPv@@Base+0xfea3457a>
    e7c8:	muleq	r3, r5, r8
    e7cc:	stm	r4, {r4, sl, ip, sp}
    e7d0:	andlt	r0, r3, r3
    e7d4:	stmdbvs	r3, {r4, r5, r8, sl, fp, ip, sp, pc}^
    e7d8:	ldrble	r0, [r5, #2011]!	; 0x7db
    e7dc:	svclt	0x0000e7ee
    e7e0:	andeq	sp, r0, lr, ror #5
    e7e4:			; <UNDEFINED> instruction: 0x460db538
    e7e8:	cmnlt	r3, r3, lsl #19
    e7ec:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
    e7f0:	mvnsle	r2, r0, lsl #22
    e7f4:	andcs	r4, r8, r4, lsl r6
    e7f8:	ldc2	0, cr15, [r4, #-28]	; 0xffffffe4
    e7fc:	stmib	r0, {r8, r9, sp}^
    e800:	eorvs	r3, r0, r0, lsl #10
    e804:			; <UNDEFINED> instruction: 0xf100bd38
    e808:			; <UNDEFINED> instruction: 0xe7f40418
    e80c:	ldrbmi	r6, [r0, -r1, asr #3]!
    e810:	bvs	17b8d8 <_ZdlPv@@Base+0x16566c>
    e814:			; <UNDEFINED> instruction: 0xbc30b90d
    e818:	strmi	lr, [r3], -lr
    e81c:	ldmib	r0, {r2, r4, r9, sl, lr}^
    e820:	strcs	r0, [r0, #-256]	; 0xffffff00
    e824:	movwcs	lr, #10707	; 0x29d3
    e828:	stmib	r4, {r0, r2, r5, sp, lr}^
    e82c:	andcs	r0, r1, r2, lsl #2
    e830:	movwcs	lr, #18884	; 0x49c4
    e834:			; <UNDEFINED> instruction: 0x4770bc30
    e838:	mvnsmi	lr, sp, lsr #18
    e83c:	bmi	ee00a0 <_ZdlPv@@Base+0xec9e34>
    e840:	blmi	efaa68 <_ZdlPv@@Base+0xee47fc>
    e844:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    e848:			; <UNDEFINED> instruction: 0xf8df6984
    e84c:	strmi	r8, [lr], -r8, ror #1
    e850:			; <UNDEFINED> instruction: 0x460858d3
    e854:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    e858:			; <UNDEFINED> instruction: 0xf04f9307
    e85c:	ldmdblt	ip!, {r8, r9}
    e860:	stmdavs	r3, {r0, r1, r5, sp, lr, pc}
    e864:			; <UNDEFINED> instruction: 0x47986c5b
    e868:	suble	r2, r6, r0, lsl #16
    e86c:	mvnlt	r6, r4, lsr #16
    e870:	stmdavs	r1!, {fp, sp, lr}^
    e874:	mvnsle	r2, r0, lsl #16
    e878:	strtmi	r4, [r0], -ip, ror #12
    e87c:	ldc2l	0, cr15, [r2], #24
    e880:	stmdami	lr!, {r0, r2, r3, r5, r8, r9, fp, lr}
    e884:			; <UNDEFINED> instruction: 0xf8584621
    e888:	ldrbtmi	r3, [r8], #-3
    e88c:			; <UNDEFINED> instruction: 0xf7f9461a
    e890:	andcs	pc, r0, r1, asr #25
    e894:	blmi	9a1144 <_ZdlPv@@Base+0x98aed8>
    e898:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e89c:	blls	1e890c <_ZdlPv@@Base+0x1d26a0>
    e8a0:	qdaddle	r4, sl, r0
    e8a4:	pop	{r3, ip, sp, pc}
    e8a8:	stmdbvs	sl!, {r4, r5, r6, r7, r8, pc}
    e8ac:	stmdavs	r3, {r1, r3, r4, r5, r8, r9, ip, sp, pc}
    e8b0:	stmdbvs	r9!, {r0, r1, r4, r6, r8, r9, ip, sp, pc}^
    e8b4:	rsbeq	lr, r1, r3, lsl #22
    e8b8:	ldrtle	r0, [r1], #-1995	; 0xfffff835
    e8bc:	movwcs	r4, #1936	; 0x790
    e8c0:	stc	0, cr6, [r7, #236]	; 0xec
    e8c4:	vstr	d0, [sp, #8]
    e8c8:	vstr	d0, [r7]
    e8cc:	vstr	d1, [sp, #16]
    e8d0:	stmibvs	r8!, {r1, r8, r9, fp, ip}^
    e8d4:			; <UNDEFINED> instruction: 0x4631b178
    e8d8:			; <UNDEFINED> instruction: 0xf7ff466a
    e8dc:	stmdacs	r0, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    e8e0:	blls	42c48 <_ZdlPv@@Base+0x2c9dc>
    e8e4:	ldmib	sp, {r1, r3, r4, r5, fp, sp, lr}^
    e8e8:	addsmi	r0, sl, #4, 2
    e8ec:	smlabteq	r4, r7, r9, lr
    e8f0:	movwcs	fp, #3868	; 0xf1c
    e8f4:	andcs	r6, r1, fp, lsr r0
    e8f8:	stmdavs	r1!, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    e8fc:	stmdbvs	r9!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    e900:	strle	r0, [r1, #-1996]	; 0xfffff834
    e904:	stmdblt	fp, {r0, r1, fp, sp, lr}^
    e908:	ldrtmi	r4, [ip], r4, lsl #12
    e90c:	stmia	ip!, {r0, r1, r2, r3, sl, fp, lr, pc}
    e910:	ldm	r4, {r0, r1, r2, r3}
    e914:	stm	ip, {r0, r1}
    e918:	ldrb	r0, [sl, r3]
    e91c:	rsbeq	lr, r1, r3, lsl #22
    e920:	ldmpl	sl, {r0, r1, fp, sp, lr}
    e924:			; <UNDEFINED> instruction: 0xf7f4e7ca
    e928:	svclt	0x0000ea72
    e92c:	andeq	r0, r2, sl, ror #11
    e930:	andeq	r0, r0, ip, lsl r1
    e934:	ldrdeq	r0, [r2], -ip
    e938:	andeq	r0, r0, r8, ror r1
    e93c:	ldrdeq	sp, [r0], -r6
    e940:	muleq	r2, r8, r5
    e944:	svcmi	0x00f0e92d
    e948:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    e94c:	ldrmi	r8, [r5], -r4, lsl #22
    e950:			; <UNDEFINED> instruction: 0xf04f4977
    e954:	ldmdavs	fp, {fp}
    e958:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e95c:	ldrbtmi	r4, [r9], #-2677	; 0xfffff58b
    e960:			; <UNDEFINED> instruction: 0x4607b097
    e964:	sbccc	pc, r8, r0, asr #17
    e968:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    e96c:			; <UNDEFINED> instruction: 0xf04f9215
    e970:	bmi	1c4f178 <_ZdlPv@@Base+0x1c38f0c>
    e974:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    e978:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e97c:	blcs	f0d8c <_ZdlPv@@Base+0xdab20>
    e980:	sbchi	pc, r5, r0, lsl #4
    e984:			; <UNDEFINED> instruction: 0xf003e8df
    e988:	addseq	r8, r9, #413696	; 0x65000
    e98c:	blmi	1ae8a58 <_ZdlPv@@Base+0x1ad27ec>
    e990:	ldmpl	r3, {r0, r3, r6, r8, fp, sp, lr}^
    e994:			; <UNDEFINED> instruction: 0xf0404299
    e998:	ldc	0, cr8, [r6, #688]	; 0x2b0
    e99c:	vmov.32	r0, d6[1]
    e9a0:	vldr	d8, [pc]	; e9a8 <floor@plt+0xb988>
    e9a4:	vnmul.f64	d9, d0, d17
    e9a8:			; <UNDEFINED> instruction: 0xf8d78b48
    e9ac:			; <UNDEFINED> instruction: 0xf41cc000
    e9b0:	rsble	r6, r1, r0, lsl #31
    e9b4:	movteq	pc, #263	; 0x107	; <UNPREDICTABLE>
    e9b8:	svcvs	0x0000f41c
    e9bc:	blgt	3e0374 <_ZdlPv@@Base+0x3ca108>
    e9c0:	andeq	lr, pc, r4, lsl #17
    e9c4:	cdpvs	0, 3, cr13, cr8, cr1, {1}
    e9c8:	bvs	f4208 <_ZdlPv@@Base+0xddf9c>
    e9cc:			; <UNDEFINED> instruction: 0xf0402b00
    e9d0:			; <UNDEFINED> instruction: 0xf10d8083
    e9d4:	stmdbge	lr, {r5, fp}
    e9d8:			; <UNDEFINED> instruction: 0xf7ff4642
    e9dc:	strmi	pc, [r7], -sp, lsr #30
    e9e0:	stmdage	r4, {r3, r6, r8, r9, ip, sp, pc}
    e9e4:			; <UNDEFINED> instruction: 0xf7fd4641
    e9e8:	ldc	13, cr15, [sp, #324]	; 0x144
    e9ec:	vldr	d6, [sp]
    e9f0:	vldr	d7, [sp, #8]
    e9f4:	vldr	d5, [sp, #16]
    e9f8:	vadd.f64	d4, d6, d6
    e9fc:	vsub.f64	d6, d7, d5
    ea00:	vstr	d7, [sp, #272]	; 0x110
    ea04:	vstr	d6, [sp]
    ea08:	ldmdavs	r3!, {r1, r8, r9, fp, ip, sp, lr}
    ea0c:			; <UNDEFINED> instruction: 0x46214630
    ea10:	ldcvs	7, cr2, [fp], {1}
    ea14:	ldc	7, cr4, [sp, #608]	; 0x260
    ea18:	vldr	d0, [sp]
    ea1c:	vadd.f64	d7, d0, d2
    ea20:	vadd.f64	d9, d7, d9
    ea24:	vstr	d8, [sp, #32]
    ea28:	vstr	d9, [sp]
    ea2c:	ldm	r4, {r1, r8, r9, fp, pc}
    ea30:	stm	r5, {r0, r1, r2, r3}
    ea34:	bmi	108ea78 <_ZdlPv@@Base+0x107880c>
    ea38:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
    ea3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ea40:	subsmi	r9, sl, r5, lsl fp
    ea44:	ldrtmi	sp, [r8], -r1, ror #2
    ea48:	ldc	0, cr11, [sp], #92	; 0x5c
    ea4c:	pop	{r2, r8, r9, fp, pc}
    ea50:	ldmdavs	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ea54:	stmiavs	r9, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
    ea58:	addsmi	r5, r9, #13828096	; 0xd30000
    ea5c:	ldfd	f5, [r6, #328]	; 0x148
    ea60:			; <UNDEFINED> instruction: 0xf8d70b12
    ea64:	cdp	0, 11, cr12, cr6, cr0, {0}
    ea68:			; <UNDEFINED> instruction: 0xf41c9b00
    ea6c:	vldr	<invalid reg 3>, [pc]	; ea74 <floor@plt+0xba54>
    ea70:	vmul.f64	d8, d0, d30
    ea74:	orrsle	r9, sp, r9, lsl #22
    ea78:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    ea7c:	stm	r4, {r2, r3, r5, r6, r9, sl, lr}
    ea80:	ldc	0, cr0, [sp, #60]	; 0x3c
    ea84:	vldr	d6, [sp]
    ea88:	vadd.f64	d7, d6, d2
    ea8c:	vadd.f64	d6, d7, d9
    ea90:	vstr	d7, [sp, #32]
    ea94:	vstr	d6, [sp]
    ea98:	ldr	r7, [r6, r2, lsl #22]!
    ea9c:	blmi	9e8b68 <_ZdlPv@@Base+0x9d28fc>
    eaa0:	ldmpl	r3, {r0, r3, r6, r8, fp, sp, lr}^
    eaa4:			; <UNDEFINED> instruction: 0xd12a4299
    eaa8:	bleq	54a108 <_ZdlPv@@Base+0x533e9c>
    eaac:	blhi	4a58c <_ZdlPv@@Base+0x34320>
    eab0:	blls	78a134 <_ZdlPv@@Base+0x773ec8>
    eab4:	blhi	24a33c <_ZdlPv@@Base+0x2340d0>
    eab8:	ldmdavs	r1!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    eabc:	stmiavs	r9, {r0, r5, r8, r9, fp, lr}^
    eac0:	addsmi	r5, r9, #13828096	; 0xd30000
    eac4:	ldfd	f5, [r6, #96]	; 0x60
    eac8:	vmov.32	r0, d6[1]
    eacc:	vldr	d9, [pc]	; ead4 <floor@plt+0xbab4>
    ead0:	vmov.32	d0[1], r8
    ead4:	strb	r9, [r8, -r9, asr #22]!
    ead8:	blge	49220 <_ZdlPv@@Base+0x32fb4>
    eadc:	movwls	r2, #33536	; 0x8300
    eae0:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    eae4:	movwcs	lr, #10704	; 0x29d0
    eae8:	blge	2c9224 <_ZdlPv@@Base+0x2b2fb8>
    eaec:	movwcs	lr, #51661	; 0xc9cd
    eaf0:			; <UNDEFINED> instruction: 0x4630e777
    eaf4:	ldrb	r4, [r2, -r8, lsl #15]
    eaf8:			; <UNDEFINED> instruction: 0x47884630
    eafc:	ldrtmi	lr, [r0], -r5, ror #15
    eb00:	ldrb	r4, [r3, r8, lsl #15]
    eb04:			; <UNDEFINED> instruction: 0x47884630
    eb08:			; <UNDEFINED> instruction: 0xf7f4e7ab
    eb0c:	vldr.16	s28, [pc, #256]	; ec14 <floor@plt+0xbbf4>
    eb10:			; <UNDEFINED> instruction: 0xf44f8b06
    eb14:	stmdbmi	ip, {r0, r2, r3, r4, r6, ip, sp, lr}
    eb18:			; <UNDEFINED> instruction: 0xf0064479
    eb1c:	mrc	9, 5, APSR_nzcv, cr0, cr13, {7}
    eb20:	strb	r9, [r2, -r8, asr #22]
    eb24:	andhi	pc, r0, pc, lsr #7
	...
    eb30:	ldrdeq	r0, [r2], -r2
    eb34:	andeq	r0, r0, ip, lsl r1
    eb38:			; <UNDEFINED> instruction: 0x000204b8
    eb3c:	andeq	r0, r0, r4, lsr #2
    eb40:	strdeq	r0, [r2], -r6
    eb44:	andeq	r0, r0, r8, lsl #3
    eb48:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    eb4c:			; <UNDEFINED> instruction: 0x4617b5f0
    eb50:			; <UNDEFINED> instruction: 0x46044a59
    eb54:	addlt	r4, r7, r9, asr fp
    eb58:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    eb5c:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
    eb60:	movwls	r6, #22555	; 0x581b
    eb64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    eb68:	strbtle	r0, [r5], #-1219	; 0xfffffb3d
    eb6c:			; <UNDEFINED> instruction: 0xf14005c5
    eb70:	blmi	14eed80 <_ZdlPv@@Base+0x14d8b14>
    eb74:	ldmibvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    eb78:	rsbsle	r2, ip, r0, lsl #20
    eb7c:	movwcs	lr, #35283	; 0x89d3
    eb80:	stmib	r4, {r0, r7, sl}^
    eb84:			; <UNDEFINED> instruction: 0xf140231a
    eb88:	strbeq	r8, [r3], #-133	; 0xffffff7b
    eb8c:	cfldr32	mvfx13, [r4, #416]	; 0x1a0
    eb90:	vldr	d7, [r4, #120]	; 0x78
    eb94:	stmdami	fp, {r2, r3, r4, r8, r9, fp, ip, sp}^
    eb98:	cdp	3, 11, cr2, cr0, cr1, {0}
    eb9c:	ldrbtmi	r5, [r8], #-3011	; 0xfffff43d
    eba0:	blvs	6ca1f8 <_ZdlPv@@Base+0x6b3f8c>
    eba4:	rsfdm	f6, f5, f3
    eba8:	vstr	d4, [r0, #20]
    ebac:	vstr	d3, [r0, #48]	; 0x30
    ebb0:	vstr	d6, [r0, #32]
    ebb4:	vmov.f64	d7, #10	; 0x40500000  3.250
    ebb8:	vcmpe.f64	d3, d7
    ebbc:	vsqrt.f64	d20, d3
    ebc0:	vstrle	s30, [r7, #-64]	; 0xffffffc0
    ebc4:	blpl	4a6a4 <_ZdlPv@@Base+0x34438>
    ebc8:	blpl	18a46c <_ZdlPv@@Base+0x174200>
    ebcc:	blpl	ff18a694 <_ZdlPv@@Base+0xff174428>
    ebd0:	blmi	18a4ac <_ZdlPv@@Base+0x174240>
    ebd4:	blpl	74a1ec <_ZdlPv@@Base+0x733f80>
    ebd8:	blpl	ff1ca6a0 <_ZdlPv@@Base+0xff1b4434>
    ebdc:	blpl	ff14a6b4 <_ZdlPv@@Base+0xff134448>
    ebe0:	blx	44a7ac <_ZdlPv@@Base+0x434540>
    ebe4:	cdp	5, 11, cr13, cr6, cr7, {0}
    ebe8:	vmul.f64	d5, d6, d0
    ebec:	vmov.f64	d5, #5	; 0x40280000  2.625
    ebf0:	vstr	d5, [r4, #788]	; 0x314
    ebf4:	addcs	r5, r8, ip, lsl fp
    ebf8:	blvc	4a234 <_ZdlPv@@Base+0x33fc8>
    ebfc:	blvs	ca238 <_ZdlPv@@Base+0xb3fcc>
    ec00:	blx	44ac26 <_ZdlPv@@Base+0x4349ba>
    ec04:	ldc	6, cr4, [r4, #420]	; 0x1a4
    ec08:			; <UNDEFINED> instruction: 0x46050b1c
    ec0c:			; <UNDEFINED> instruction: 0xf8acf7ff
    ec10:			; <UNDEFINED> instruction: 0x4632463b
    ec14:	strtmi	r4, [r0], -r9, lsr #12
    ec18:	mrc2	7, 4, pc, cr4, cr15, {7}
    ec1c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    ec20:	bmi	a82cf0 <_ZdlPv@@Base+0xa6ca84>
    ec24:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
    ec28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ec2c:	subsmi	r9, sl, r5, lsl #22
    ec30:	strtmi	sp, [r8], -r0, asr #2
    ec34:	ldcllt	0, cr11, [r0, #28]!
    ec38:	streq	r4, [r2], #1539	; 0x603
    ec3c:	strbeq	sp, [r5, #1036]	; 0x40c
    ec40:	blmi	8c4054 <_ZdlPv@@Base+0x8adde8>
    ec44:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ec48:	stmdami	r1!, {r0, r1, r5, r8, r9, fp, ip, sp, pc}
    ec4c:	cmneq	r8, r4, lsl #2	; <UNPREDICTABLE>
    ec50:			; <UNDEFINED> instruction: 0xf7f44478
    ec54:	stmdavs	r3!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    ec58:	ldrle	r0, [r8], #1113	; 0x459
    ec5c:	strle	r0, [r3, #-1498]	; 0xfffffa26
    ec60:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    ec64:	ldmiblt	r3!, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr}^
    ec68:			; <UNDEFINED> instruction: 0xf104481b
    ec6c:	ldrbtmi	r0, [r8], #-368	; 0xfffffe90
    ec70:	mcr2	7, 6, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    ec74:	ldmdami	r9, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
    ec78:	msreq	SPSR_f, r4, lsl #2
    ec7c:			; <UNDEFINED> instruction: 0xf7f44478
    ec80:	stmdavs	r0!, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    ec84:	ldrb	r4, [r8, r3, lsl #12]
    ec88:	strtmi	r6, [r8], -sl, lsr #16
    ec8c:	ldmdavs	r3, {r0, r2, r3, r4, r9, sl, lr}^
    ec90:	bfi	r4, r8, (invalid: 15:6)
    ec94:	strbeq	r4, [r0], #-2834	; 0xfffff4ee
    ec98:	cfldrs	mvf4, [r3, #492]	; 0x1ec
    ec9c:	vstr	d7, [r4, #40]	; 0x28
    eca0:			; <UNDEFINED> instruction: 0xf53f7b1e
    eca4:	blmi	3faa84 <_ZdlPv@@Base+0x3e4818>
    eca8:	cfldrs	mvf4, [r4, #492]	; 0x1ec
    ecac:	vldr	d7, [r3, #120]	; 0x78
    ecb0:	ldrb	r3, [r0, -ip, lsl #22]!
    ecb4:	stmia	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ecb8:	ldrdeq	r0, [r2], -r8
    ecbc:	andeq	r0, r0, ip, lsl r1
    ecc0:	andeq	r2, r2, r0, lsr #27
    ecc4:	andeq	r2, r2, r6, ror sp
    ecc8:	andeq	r0, r2, sl, lsl #4
    eccc:	ldrdeq	r2, [r2], -r0
    ecd0:	andeq	r9, r0, r8, asr #9
    ecd4:			; <UNDEFINED> instruction: 0x00022cb2
    ecd8:			; <UNDEFINED> instruction: 0x000094b2
    ecdc:	muleq	r0, r4, r4
    ece0:	andeq	r2, r2, ip, ror ip
    ece4:	andeq	r2, r2, ip, ror #24
    ece8:	svcmi	0x00f0e92d
    ecec:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    ecf0:			; <UNDEFINED> instruction: 0xf04f8b04
    ecf4:	bmi	1810cfc <_ZdlPv@@Base+0x17faa90>
    ecf8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ecfc:			; <UNDEFINED> instruction: 0x46054b5f
    ed00:	stmvs	r4, {r1, r3, r4, r5, r6, sl, lr}
    ed04:			; <UNDEFINED> instruction: 0x460eb091
    ed08:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ed0c:			; <UNDEFINED> instruction: 0xf04f930f
    ed10:	movwcs	r0, #4864	; 0x1300
    ed14:	stmdbhi	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    ed18:	stmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    ed1c:	stmdbhi	sl, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    ed20:	stmdbhi	ip, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    ed24:	stccs	3, cr9, [r0], {4}
    ed28:	addshi	pc, r2, r0
    ed2c:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    ed30:	strtmi	r6, [r0], -r3, lsr #16
    ed34:	ldcvs	6, cr4, [fp, #-260]	; 0xfffffefc
    ed38:	stmiavs	r4!, {r3, r4, r7, r8, r9, sl, lr}
    ed3c:	mvnsle	r2, r0, lsl #24
    ed40:	blcs	35958 <_ZdlPv@@Base+0x1f6ec>
    ed44:	addhi	pc, r4, r0, asr #32
    ed48:	blvs	24a3c4 <_ZdlPv@@Base+0x234158>
    ed4c:	stmiavs	ip!, {r3, r5, r6, r7, r9, sl, lr}
    ed50:	blcc	34a3cc <_ZdlPv@@Base+0x334160>
    ed54:	blvc	1ca3d0 <_ZdlPv@@Base+0x1b4164>
    ed58:	blmi	2ca3d4 <_ZdlPv@@Base+0x2b4168>
    ed5c:	blpl	4a83c <_ZdlPv@@Base+0x345d0>
    ed60:	blvs	10a640 <_ZdlPv@@Base+0xf43d4>
    ed64:	blvc	14a648 <_ZdlPv@@Base+0x1343dc>
    ed68:	blvs	118a608 <_ZdlPv@@Base+0x117439c>
    ed6c:	blvc	118a610 <_ZdlPv@@Base+0x11743a4>
    ed70:	blvs	ca3ac <_ZdlPv@@Base+0xb4140>
    ed74:	blvc	4a3b0 <_ZdlPv@@Base+0x34144>
    ed78:	stmdavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
    ed7c:	strbmi	r4, [r1], -r0, lsr #12
    ed80:			; <UNDEFINED> instruction: 0x47986c9b
    ed84:	stccs	8, cr6, [r0], {164}	; 0xa4
    ed88:	stmdbvs	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    ed8c:	strbmi	sl, [r1], -r2, lsl #20
    ed90:			; <UNDEFINED> instruction: 0xf93cf7fd
    ed94:	blls	2ca410 <_ZdlPv@@Base+0x2b41a4>
    ed98:	blvs	1ca414 <_ZdlPv@@Base+0x1b41a8>
    ed9c:	blhi	34a418 <_ZdlPv@@Base+0x3341ac>
    eda0:	blvc	24a41c <_ZdlPv@@Base+0x2341b0>
    eda4:	blls	11ca690 <_ZdlPv@@Base+0x11b4424>
    eda8:	blhi	120a690 <_ZdlPv@@Base+0x11f4424>
    edac:	ldreq	r6, [sl], #2091	; 0x82b
    edb0:	cfldr32	mvfx13, [r5, #4]
    edb4:	ldrbeq	r9, [fp], #2846	; 0xb1e
    edb8:	cfldr32	mvfx13, [r5, #4]
    edbc:	rsbcs	r8, r8, sl, lsl fp
    edc0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    edc4:	blx	bcade8 <_ZdlPv@@Base+0xbb4b7c>
    edc8:	ldrtmi	r6, [fp], -r9, ror #17
    edcc:	stmdbvs	pc!, {r1, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    edd0:			; <UNDEFINED> instruction: 0xf04f2600
    edd4:			; <UNDEFINED> instruction: 0xf04f0900
    edd8:			; <UNDEFINED> instruction: 0xf04f0a00
    eddc:			; <UNDEFINED> instruction: 0xf6c30b00
    ede0:			; <UNDEFINED> instruction: 0x46047bf0
    ede4:	stmib	r4, {r0, sp}^
    ede8:	strtmi	r6, [r4], r1, lsl #12
    edec:	stmib	r4, {r5, r7, r8, sp, lr}^
    edf0:	cmnvs	r6, r3, lsl #12
    edf4:	strvs	lr, [ip], -r4, asr #19
    edf8:	cdpmi	8, 2, cr6, cr1, cr8, {5}
    edfc:	blls	4ca414 <_ZdlPv@@Base+0x4b41a8>
    ee00:	stmib	r4, {r1, r2, r3, r4, r5, r6, sl, lr}^
    ee04:	stmib	r4, {r1, r3, r8, r9, fp, sp, pc}^
    ee08:			; <UNDEFINED> instruction: 0xf506890e
    ee0c:	stc	6, cr7, [r4, #672]	; 0x2a0
    ee10:	stmib	r4, {r2, r4, r8, r9, fp, pc}^
    ee14:			; <UNDEFINED> instruction: 0xf84c8910
    ee18:	stm	ip, {r3, r4, r6, r8, r9, fp, sp, lr}
    ee1c:	strtmi	r0, [r1], -r3
    ee20:	strtvs	r4, [r7], -r8, lsr #12
    ee24:	stc2	7, cr15, [lr, #1020]	; 0x3fc
    ee28:	lslslt	r4, r3, #12
    ee2c:	movwcs	r4, #2581	; 0xa15
    ee30:	movwcc	lr, #14789	; 0x39c5
    ee34:	ldrbtmi	r6, [sl], #-171	; 0xffffff55
    ee38:	ldmpl	r3, {r4, r8, r9, fp, lr}^
    ee3c:	blls	3e8eac <_ZdlPv@@Base+0x3d2c40>
    ee40:	tstle	r0, sl, asr r0
    ee44:	andslt	r4, r1, r0, lsr #12
    ee48:	blhi	14a144 <_ZdlPv@@Base+0x133ed8>
    ee4c:	svchi	0x00f0e8bd
    ee50:	blhi	20a4d4 <_ZdlPv@@Base+0x1f4268>
    ee54:	blls	124a91c <_ZdlPv@@Base+0x12346b0>
    ee58:	stmdavs	r2!, {r3, r5, r7, r8, r9, sl, sp, lr, pc}
    ee5c:	ldrmi	r4, [ip], -r0, lsr #12
    ee60:			; <UNDEFINED> instruction: 0x47986853
    ee64:			; <UNDEFINED> instruction: 0xf7f3e7e2
    ee68:	svclt	0x0000efd2
    ee6c:	andhi	pc, r0, pc, lsr #7
	...
    ee78:	andeq	r0, r2, r0, lsr r1
    ee7c:	andeq	r0, r0, ip, lsl r1
    ee80:	andeq	pc, r1, r0, ror #7
    ee84:	strdeq	pc, [r1], -sl
    ee88:	svcmi	0x00f8e92d
    ee8c:	stmdavs	r0, {r0, r2, r9, sl, lr}
    ee90:	cfmsuba32mi	mvax0, mvax4, mvfx9, mvfx15
    ee94:			; <UNDEFINED> instruction: 0xf4104690
    ee98:	cfstrs	mvf5, [sp, #-512]!	; 0xfffffe00
    ee9c:	ldrbtmi	r8, [lr], #-2820	; 0xfffff4fc
    eea0:	streq	sp, [r3], #56	; 0x38
    eea4:	subscs	sp, r8, pc, asr #10
    eea8:	blls	7ca504 <_ZdlPv@@Base+0x7b4298>
    eeac:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    eeb0:	beq	4aff4 <_ZdlPv@@Base+0x34d88>
    eeb4:	bleq	4aff8 <_ZdlPv@@Base+0x34d8c>
    eeb8:	blvc	ffc4c9cc <_ZdlPv@@Base+0xffc36760>
    eebc:	blhi	6ca518 <_ZdlPv@@Base+0x6b42ac>
    eec0:			; <UNDEFINED> instruction: 0xf9b0f007
    eec4:	tstcs	r1, r3, asr #12
    eec8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    eecc:			; <UNDEFINED> instruction: 0x4604463a
    eed0:	stc	6, cr4, [r4, #160]	; 0xa0
    eed4:	strcs	r9, [r0, #-2834]	; 0xfffff4ee
    eed8:	stmib	r4, {r0, r2, r5, r6, sp, lr}^
    eedc:	cfstr32	mvfx5, [r4, #8]
    eee0:	stmib	r4, {r2, r4, r8, r9, fp, pc}^
    eee4:	stmib	r4, {r2, r8, sl, ip, lr}^
    eee8:	cfstr32mi	mvfx5, [r4, #-48]!	; 0xffffffd0
    eeec:	strtmi	r6, [r1], -r1, lsr #3
    eef0:	blge	2c9608 <_ZdlPv@@Base+0x2b339c>
    eef4:	stmdbhi	lr, {r2, r6, r7, r8, fp, sp, lr, pc}
    eef8:	ldmdbhi	r0, {r2, r6, r7, r8, fp, sp, lr, pc}
    eefc:	strcc	r5, [r8, #-2421]	; 0xfffff68b
    ef00:			; <UNDEFINED> instruction: 0xf7ff6025
    ef04:			; <UNDEFINED> instruction: 0x4603fd1f
    ef08:	ldc	3, cr11, [sp], #128	; 0x80
    ef0c:	strtmi	r8, [r0], -r4, lsl #22
    ef10:	svchi	0x00f8e8bd
    ef14:			; <UNDEFINED> instruction: 0xf105481a
    ef18:	ldrbtmi	r0, [r8], #-360	; 0xfffffe98
    ef1c:	ldc2l	7, cr15, [r6, #-976]!	; 0xfffffc30
    ef20:	movwlt	r6, #36456	; 0x8e68
    ef24:	strcc	r6, [r1], #-2048	; 0xfffff800
    ef28:	mvnsle	r2, r0, lsl #16
    ef2c:	bmi	fe44a750 <_ZdlPv@@Base+0xfe4344e4>
    ef30:	blvc	ffa0aa18 <_ZdlPv@@Base+0xff9f47ac>
    ef34:	blvs	6ca590 <_ZdlPv@@Base+0x6b4324>
    ef38:	streq	r6, [r3], #2088	; 0x828
    ef3c:	blvc	20a7dc <_ZdlPv@@Base+0x1f4570>
    ef40:	blvc	6ca55c <_ZdlPv@@Base+0x6b42f0>
    ef44:	stmdami	pc, {r0, r1, r2, r3, r5, r7, sl, ip, lr, pc}	; <UNPREDICTABLE>
    ef48:	cmneq	r8, r5, lsl #2	; <UNPREDICTABLE>
    ef4c:			; <UNDEFINED> instruction: 0xf7f44478
    ef50:	sbfx	pc, sp, #26, #9
    ef54:	strtmi	r6, [r0], -r2, lsr #16
    ef58:	ldmdavs	r3, {r2, r3, r4, r9, sl, lr}^
    ef5c:	ldc	7, cr4, [sp], #608	; 0x260
    ef60:	strtmi	r8, [r0], -r4, lsl #22
    ef64:	svchi	0x00f8e8bd
    ef68:	blvc	8a5ec <_ZdlPv@@Base+0x74380>
    ef6c:	svclt	0x0000e7e2
	...
    ef78:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    ef7c:	andeq	r0, r0, ip, asr #2
    ef80:	andeq	r9, r0, r6, lsr #4
    ef84:	strdeq	r9, [r0], -ip
    ef88:	svcmi	0x00f8e92d
    ef8c:	stmdavs	r0, {r0, r2, r9, sl, lr}
    ef90:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    ef94:	ldrmi	r8, [r0], r2, lsl #22
    ef98:	ldrle	r0, [r5], #-1222	; 0xfffffb3a
    ef9c:	strle	r0, [ip, #-1476]	; 0xfffffa3c
    efa0:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    efa4:			; <UNDEFINED> instruction: 0xb1426b9a
    efa8:	blge	4496fc <_ZdlPv@@Base+0x433490>
    efac:	stmib	r5, {r0, r7, sl}^
    efb0:	strble	sl, [r1, #-2842]!	; 0xfffff4e6
    efb4:	blhi	7ca610 <_ZdlPv@@Base+0x7b43a4>
    efb8:	ldmdami	sl!, {r2, r3, sp, lr, pc}
    efbc:	msreq	SPSR_f, r5, lsl #2
    efc0:			; <UNDEFINED> instruction: 0xf7f44478
    efc4:	stmdavs	r8!, {r0, r1, r5, r8, sl, fp, ip, sp, lr, pc}
    efc8:	strble	r0, [r8, #-1154]	; 0xfffffb7e
    efcc:	blhi	7ca628 <_ZdlPv@@Base+0x7b43bc>
    efd0:	blge	6c972c <_ZdlPv@@Base+0x6b34c0>
    efd4:	rsbscs	r4, r8, r4, lsr ip
    efd8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    efdc:	ldrbtmi	r4, [ip], #-3635	; 0xfffff1cd
    efe0:			; <UNDEFINED> instruction: 0xf8c4447e
    efe4:			; <UNDEFINED> instruction: 0xf5069038
    efe8:	stc	6, cr7, [r4, #304]	; 0x130
    efec:	stmib	r4, {r1, r4, r8, r9, fp, pc}^
    eff0:			; <UNDEFINED> instruction: 0xf007ab10
    eff4:			; <UNDEFINED> instruction: 0x4643f917
    eff8:	mrc	6, 5, r4, cr7, cr10, {1}
    effc:	strcs	r7, [r0, -r0, lsl #22]
    f000:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f004:			; <UNDEFINED> instruction: 0xf8c04604
    f008:	stc	0, cr9, [r0, #96]	; 0x60
    f00c:			; <UNDEFINED> instruction: 0x46218b12
    f010:	eorvs	r4, r6, r8, lsr #12
    f014:	strcs	r2, [r0], -r0, lsl #10
    f018:	blvc	2ca630 <_ZdlPv@@Base+0x2b43c4>
    f01c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f020:	strpl	lr, [r1, #-2500]	; 0xfffff63c
    f024:	ldmibvc	r0!, {r0, r1, r3, r6, r7, r9, sl, ip, sp, lr, pc}^
    f028:	blge	549740 <_ZdlPv@@Base+0x5334d4>
    f02c:	strpl	lr, [r3, #-2500]	; 0xfffff63c
    f030:	stmib	r4, {r0, r2, r5, r6, r8, sp, lr}^
    f034:	strvs	r5, [r5, -ip, lsl #10]!
    f038:	strvs	lr, [lr, -r4, asr #19]
    f03c:	ldrvs	lr, [r0, -r4, asr #19]
    f040:	ldmdbhi	r6, {r2, r6, r7, r8, fp, sp, lr, pc}
    f044:	ldrvs	lr, [r8, -r4, asr #19]
    f048:	ldrvs	lr, [sl, -r4, asr #19]
    f04c:	ldc2l	7, cr15, [sl], #-1020	; 0xfffffc04
    f050:	bicslt	r4, r0, r3, lsl #12
    f054:	blhi	ca350 <_ZdlPv@@Base+0xb40e4>
    f058:	pop	{r5, r9, sl, lr}
    f05c:	strbeq	r8, [r3, #4088]	; 0xff8
    f060:	blmi	504474 <_ZdlPv@@Base+0x4ee208>
    f064:	blvs	fe6e0258 <_ZdlPv@@Base+0xfe6c9fec>
    f068:	ldmdami	r2, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
    f06c:	cmneq	r8, r5, lsl #2	; <UNPREDICTABLE>
    f070:			; <UNDEFINED> instruction: 0xf7f44478
    f074:	str	pc, [r9, fp, asr #25]!
    f078:	ldmib	r5, {r0, r1, r2, r3, r8, r9, fp, lr}^
    f07c:	ldrbtmi	sl, [fp], #-2842	; 0xfffff4e6
    f080:	blhi	4ca6d4 <_ZdlPv@@Base+0x4b4468>
    f084:	blhi	7ca6a0 <_ZdlPv@@Base+0x7b4434>
    f088:	stmdavs	r2!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    f08c:	ldrmi	r4, [ip], -r0, lsr #12
    f090:			; <UNDEFINED> instruction: 0x47986853
    f094:	blhi	ca390 <_ZdlPv@@Base+0xb4124>
    f098:	pop	{r5, r9, sl, lr}
    f09c:	svclt	0x00008ff8
    f0a0:	andeq	r2, r2, r2, ror r9
    f0a4:	andeq	r9, r0, r8, ror #2
    f0a8:	andeq	r2, r2, r6, lsr r9
    f0ac:	andeq	pc, r1, r0, lsl #4
    f0b0:			; <UNDEFINED> instruction: 0x000228b0
    f0b4:	andeq	r9, r0, r4, asr #1
    f0b8:	muleq	r2, r6, r8
    f0bc:	mvnsmi	lr, #737280	; 0xb4000
    f0c0:	stmdavs	r0, {r0, r2, r9, sl, lr}
    f0c4:	addlt	r4, r3, lr, lsl #12
    f0c8:	strbeq	r4, [r1], #-1555	; 0xfffff9ed
    f0cc:	ldmib	r5, {r0, r3, r6, r8, sl, ip, lr, pc}^
    f0d0:			; <UNDEFINED> instruction: 0x4c33891c
    f0d4:	smlsdxcs	r1, r8, r0, r2
    f0d8:	ldrbtmi	r9, [ip], #-769	; 0xfffffcff
    f0dc:	ldmdbhi	r6, {r2, r6, r7, r8, fp, sp, lr, pc}
    f0e0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f0e4:			; <UNDEFINED> instruction: 0xf0076527
    f0e8:	ldc	8, cr15, [r5, #628]	; 0x274
    f0ec:			; <UNDEFINED> instruction: 0x46327b1c
    f0f0:	strcs	r4, [r0], -ip, lsr #18
    f0f4:			; <UNDEFINED> instruction: 0xf04f9b01
    f0f8:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
    f0fc:	ldmibvc	r0!, {r0, r1, r6, r7, r9, sl, ip, sp, lr, pc}^
    f100:	blvc	20a9e4 <_ZdlPv@@Base+0x1f4778>
    f104:	msrvc	SPSR_fx, r1, lsl #10
    f108:	orrvs	r4, r7, r4, lsl #12
    f10c:	stmib	r4, {r8, r9, sl, sp}^
    f110:	eorvs	r8, r1, sl, lsl #18
    f114:	tstcs	r0, r8, lsr #12
    f118:	blvc	4ca730 <_ZdlPv@@Base+0x4b44c4>
    f11c:	smlabtne	r1, r4, r9, lr
    f120:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f124:	smlabtne	r3, r4, r9, lr
    f128:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f12c:			; <UNDEFINED> instruction: 0xf6cb6161
    f130:	stmib	r4, {r4, r5, r6, r7, r8, fp, ip, sp, lr}^
    f134:	strvs	r1, [r1, -ip, lsl #2]!
    f138:	stc	6, cr4, [r4, #132]	; 0x84
    f13c:	stmib	r4, {r2, r4, r8, r9, fp, ip, sp, lr}^
    f140:	stmib	r4, {r1, r2, r3, r8, r9, sl, sp, lr}^
    f144:	stmib	r4, {r4, r8, r9, sl, sp, lr}^
    f148:	stmib	r4, {r3, r4, r8, r9, sl, sp, lr}^
    f14c:	stmib	r4, {r1, r3, r4, r8, r9, sl, sp, lr}^
    f150:			; <UNDEFINED> instruction: 0xf7ff8916
    f154:			; <UNDEFINED> instruction: 0x4603fbf7
    f158:	strtmi	fp, [r0], -r8, asr #3
    f15c:	pop	{r0, r1, ip, sp, pc}
    f160:	strbeq	r8, [r2, #1008]	; 0x3f0
    f164:	bmi	44458c <_ZdlPv@@Base+0x42e320>
    f168:	cfldrsvs	mvf4, [r1, #-488]	; 0xfffffe18
    f16c:	ldmib	r2, {r0, r5, r8, ip, sp, pc}^
    f170:	stmib	r5, {r1, r2, r4, r8, fp, pc}^
    f174:			; <UNDEFINED> instruction: 0xe7ac891c
    f178:			; <UNDEFINED> instruction: 0xf105480c
    f17c:	movwls	r0, #4464	; 0x1170
    f180:			; <UNDEFINED> instruction: 0xf7f44478
    f184:	ldmib	r5, {r0, r1, r6, sl, fp, ip, sp, lr, pc}^
    f188:	blls	71600 <_ZdlPv@@Base+0x5b394>
    f18c:	stmdavs	r2!, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
    f190:	ldrmi	r4, [ip], -r0, lsr #12
    f194:			; <UNDEFINED> instruction: 0x47986853
    f198:	andlt	r4, r3, r0, lsr #12
    f19c:	mvnshi	lr, #12386304	; 0xbd0000
    f1a0:	andeq	r2, r2, sl, lsr r8
    f1a4:	andeq	pc, r1, r6, ror #1
    f1a8:	andeq	r2, r2, ip, lsr #15
    f1ac:	andeq	r8, r0, r4, lsl #31
    f1b0:	svcmi	0x00f0e92d
    f1b4:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    f1b8:	pkhbtmi	r8, r9, r0, lsl #22
    f1bc:	strbtpl	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f1c0:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f1c4:			; <UNDEFINED> instruction: 0xf8df447d
    f1c8:	adcslt	r4, fp, r8, ror #8
    f1cc:	ldrbtmi	r5, [ip], #-2283	; 0xfffff715
    f1d0:			; <UNDEFINED> instruction: 0xf8df4615
    f1d4:	ldmdavs	fp, {r5, r6, sl, sp}
    f1d8:			; <UNDEFINED> instruction: 0xf04f9339
    f1dc:	ldrbtmi	r0, [sl], #-768	; 0xfffffd00
    f1e0:	mlscc	r0, r4, r8, pc	; <UNPREDICTABLE>
    f1e4:	svchi	0x005bf3bf
    f1e8:	ldrbeq	r9, [sl, r1, lsl #4]
    f1ec:	cmphi	lr, r0, asr #2	; <UNPREDICTABLE>
    f1f0:	ldrdmi	pc, [r8], #135	; 0x87
    f1f4:	ldmdavs	sp!, {r2, r3, r5, sp, lr}
    f1f8:	movtvs	pc, #1029	; 0x405	; <UNPREDICTABLE>
    f1fc:	svcvs	0x0040f5b3
    f200:	streq	sp, [fp, #2]!
    f204:	sbchi	pc, sl, r0, lsl #2
    f208:	muleq	pc, r9, r8	; <UNPREDICTABLE>
    f20c:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    f210:	andeq	lr, pc, r8, lsl #17
    f214:	ldrle	r0, [r5], #-1582	; 0xfffff9d2
    f218:	strle	r0, [r4, #-1512]	; 0xfffffa18
    f21c:	blcc	1a9410 <_ZdlPv@@Base+0x1931a4>
    f220:	vqdmulh.s<illegal width 8>	d18, d0, d1
    f224:	sfmcs	f0, 1, [r3], {94}	; 0x5e
    f228:	ldm	pc, {r0, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    f22c:	subeq	pc, r4, #20
    f230:	subseq	r0, r1, #-1610612732	; 0xa0000004
    f234:			; <UNDEFINED> instruction: 0xf8df023b
    f238:	vshl.s8	d17, d0, d0
    f23c:	ldrbtmi	r5, [r9], #-201	; 0xffffff37
    f240:	cdp2	0, 6, cr15, cr10, cr5, {0}
    f244:	ldrbeq	pc, [r0, #263]	; 0x107	; <UNPREDICTABLE>
    f248:	strcs	r2, [r0], #-32	; 0xffffffe0
    f24c:			; <UNDEFINED> instruction: 0xffeaf006
    f250:	ldrdvs	pc, [r0], #135	; 0x87	; <UNPREDICTABLE>
    f254:	ldm	r5, {r2, r7, r9, sl, lr}
    f258:	strbtmi	r0, [r6], pc
    f25c:	ldrdpl	pc, [ip], #135	; 0x87
    f260:	blvs	24d3a0 <_ZdlPv@@Base+0x237134>
    f264:	andeq	lr, pc, lr, lsl #17
    f268:	andspl	pc, r8, ip, asr #17
    f26c:	strbtmi	lr, [r4], -r2
    f270:	stmibvs	sp!, {r2, r3, r5, r7, r9, sl, lr}
    f274:	andsmi	pc, r8, ip, asr #17
    f278:	mvnsle	r2, r0, lsl #26
    f27c:	blge	14a8f8 <_ZdlPv@@Base+0x13468c>
    f280:			; <UNDEFINED> instruction: 0xf8c72201
    f284:	ldc	0, cr12, [sp, #816]	; 0x330
    f288:	vmov.f64	d11, #6	; 0x40300000  2.750
    f28c:	vmov.f64	d9, d10
    f290:	and	r8, r8, fp, asr #22
    f294:	blls	ca90c <_ZdlPv@@Base+0xb46a0>
    f298:	ldc	12, cr1, [ip, #440]	; 0x1b8
    f29c:			; <UNDEFINED> instruction: 0xb1bc8b04
    f2a0:	stmibvs	r4!, {r2, r5, r7, r9, sl, lr}
    f2a4:			; <UNDEFINED> instruction: 0xf8dc4635
    f2a8:	blcs	1b2b0 <_ZdlPv@@Base+0x5044>
    f2ac:	ldfd	f5, [ip, #968]	; 0x3c8
    f2b0:			; <UNDEFINED> instruction: 0x1c6e6b02
    f2b4:	andcs	pc, r0, ip, asr #17
    f2b8:	blvc	14a930 <_ZdlPv@@Base+0x1346c4>
    f2bc:	blls	1caba8 <_ZdlPv@@Base+0x1b493c>
    f2c0:	blhi	20aba8 <_ZdlPv@@Base+0x1f493c>
    f2c4:	blls	ca8fc <_ZdlPv@@Base+0xb4690>
    f2c8:	blhi	14a900 <_ZdlPv@@Base+0x134694>
    f2cc:	mvnle	r2, r0, lsl #24
    f2d0:	vst2.8	{d6-d7}, [r3 :256], fp
    f2d4:			; <UNDEFINED> instruction: 0xf5b36340
    f2d8:	rsble	r6, r7, r0, asr #30
    f2dc:	svcvs	0x0000f1b6
    f2e0:	teqeq	r0, r4	; <illegal shifter operand>
    f2e4:	rscscc	pc, pc, pc, asr #32
    f2e8:	ldcl	7, cr15, [r4, #-972]	; 0xfffffc34
    f2ec:	blvc	ff34a970 <_ZdlPv@@Base+0xff334704>
    f2f0:	strmi	r1, [r2], sl, ror #28
    f2f4:	strmi	r4, [r3], -r4, lsl #13
    f2f8:	vstr	s6, [r3, #4]
    f2fc:	vldmiane	r1, {d7-d6}
    f300:	tsteq	r0, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
    f304:	blvc	ca718 <_ZdlPv@@Base+0xb44ac>
    f308:			; <UNDEFINED> instruction: 0xf8d7d1f6
    f30c:			; <UNDEFINED> instruction: 0xf1bee0cc
    f310:	andle	r0, sp, r0, lsl #30
    f314:	ldrbtmi	r4, [r4], -r3, lsr #12
    f318:			; <UNDEFINED> instruction: 0xf104469e
    f31c:	stmibvs	r4!, {r3, r8, r9}
    f320:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    f324:	cps	#15
    f328:	stccs	12, cr0, [r0], {16}
    f32c:			; <UNDEFINED> instruction: 0x4674d1f5
    f330:	orrseq	r6, sl, #3866624	; 0x3b0000
    f334:	adcshi	pc, ip, r0, lsl #2
    f338:			; <UNDEFINED> instruction: 0xf10003db
    f33c:	ldmdavs	fp!, {r1, r9, pc}^
    f340:			; <UNDEFINED> instruction: 0xf0002b06
    f344:	blcs	1ef7ac <_ZdlPv@@Base+0x1d9540>
    f348:	orrhi	pc, r6, r0
    f34c:			; <UNDEFINED> instruction: 0xf0002b05
    f350:	ldmibmi	sl!, {r1, r2, r3, r4, r5, r8, pc}
    f354:	andsvs	pc, r6, r0, asr #4
    f358:			; <UNDEFINED> instruction: 0xf0054479
    f35c:	mrc	13, 1, APSR_nzcv, cr9, cr13, {6}
    f360:	blmi	fedfa090 <_ZdlPv@@Base+0xfede3e24>
    f364:	blhi	ca990 <_ZdlPv@@Base+0xb4724>
    f368:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    f36c:	blls	4a998 <_ZdlPv@@Base+0x3472c>
    f370:	mrc	7, 1, r6, cr8, cr10, {4}
    f374:	vstr	d8, [r3, #300]	; 0x12c
    f378:	vstr	d10, [r3, #104]	; 0x68
    f37c:	bmi	fec71ff4 <_ZdlPv@@Base+0xfec5bd88>
    f380:	ldrbtmi	r4, [sl], #-2986	; 0xfffff456
    f384:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f388:	subsmi	r9, sl, r9, lsr fp
    f38c:	bicshi	pc, ip, r0, asr #32
    f390:	eorslt	r4, fp, r0, lsr #12
    f394:	blhi	44a690 <_ZdlPv@@Base+0x434424>
    f398:	svchi	0x00f0e8bd
    f39c:	msreq	CPSR_, #-1073741823	; 0xc0000001
    f3a0:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    f3a4:	stm	r8, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    f3a8:	ldr	r0, [r3, -pc]!
    f3ac:	muleq	pc, r8, r8	; <UNPREDICTABLE>
    f3b0:	beq	4b4f4 <_ZdlPv@@Base+0x35288>
    f3b4:	ldrdgt	pc, [r0], #-135	; 0xffffff79	; <UNPREDICTABLE>
    f3b8:	bleq	4b4fc <_ZdlPv@@Base+0x35290>
    f3bc:	add	pc, r8, #14614528	; 0xdf0000
    f3c0:	blvc	ffc4ced4 <_ZdlPv@@Base+0xffc36c68>
    f3c4:	addsmi	pc, r8, sp, lsr #17
    f3c8:	cfstrs	mvf4, [sp, #1016]	; 0x3f8
    f3cc:			; <UNDEFINED> instruction: 0xf50e9b32
    f3d0:			; <UNDEFINED> instruction: 0xf8cd7ee4
    f3d4:			; <UNDEFINED> instruction: 0xf8dce060
    f3d8:	stmib	sp, {r5, sp, lr, pc}^
    f3dc:			; <UNDEFINED> instruction: 0xf10dab22
    f3e0:			; <UNDEFINED> instruction: 0xf04f0ab8
    f3e4:	vstr	d0, [sp, #4]
    f3e8:			; <UNDEFINED> instruction: 0xf8cd8b34
    f3ec:			; <UNDEFINED> instruction: 0xf10db078
    f3f0:	stm	sl, {r4, r5, r8, r9, fp}
    f3f4:			; <UNDEFINED> instruction: 0xf10d000f
    f3f8:	vldr	s0, [r7, #384]	; 0x180
    f3fc:	stmib	sp, {r4, r8, r9, fp, lr, pc}^
    f400:	stmib	sp, {r0, r3, r4, sl, lr}^
    f404:	cfldrs	mvf4, [r7, #108]	; 0x6c
    f408:	ldrls	sp, [sp], #-2834	; 0xfffff4ee
    f40c:	strtmi	lr, [r4], #-2509	; 0xfffff633
    f410:	ldrtmi	lr, [r6], #-2509	; 0xfffff633
    f414:	subge	pc, r8, sp, asr #17
    f418:	svceq	0x0000f1be
    f41c:	orrhi	pc, r3, r0, asr #32
    f420:			; <UNDEFINED> instruction: 0x4660a912
    f424:			; <UNDEFINED> instruction: 0xf7ff465a
    f428:	stmdacs	r0, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
    f42c:	orrhi	pc, r5, r0
    f430:	ldrbmi	sl, [r9], -r8, lsl #16
    f434:			; <UNDEFINED> instruction: 0xf82af7fd
    f438:	blvs	24aab4 <_ZdlPv@@Base+0x234848>
    f43c:	ldrdcc	pc, [ip], #135	; 0x87
    f440:	blvc	2caabc <_ZdlPv@@Base+0x2b4850>
    f444:	blgt	11cad3c <_ZdlPv@@Base+0x11b4ad0>
    f448:	blle	120ad44 <_ZdlPv@@Base+0x11f4ad8>
    f44c:	ldfd	f3, [r3, #460]	; 0x1cc
    f450:	vldr	d6, [r3, #8]
    f454:	vadd.f64	d7, d6, d4
    f458:	vadd.f64	d6, d7, d12
    f45c:	vstr	d7, [r3, #52]	; 0x34
    f460:	vstr	d6, [r3, #8]
    f464:	ldmibvs	fp, {r2, r8, r9, fp, ip, sp, lr}
    f468:	mvnsle	r2, r0, lsl #22
    f46c:	blge	34ad5c <_ZdlPv@@Base+0x334af0>
    f470:	mrc	6, 1, r4, cr11, cr0, {2}
    f474:	vstr	d11, [sp, #52]	; 0x34
    f478:	vadd.f64	d10, d9, d4
    f47c:	vstr	d9, [sp, #48]	; 0x30
    f480:	vadd.f64	d11, d8, d6
    f484:			; <UNDEFINED> instruction: 0xf7fe8b0d
    f488:			; <UNDEFINED> instruction: 0xe727fbdd
    f48c:	strbteq	pc, [r0], -r4, lsl #2	; <UNPREDICTABLE>
    f490:			; <UNDEFINED> instruction: 0xf7f34630
    f494:	stmdacs	r0, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    f498:	mcrge	4, 5, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    f49c:	movwcs	r2, #512	; 0x200
    f4a0:	stmib	r4, {r4, r5, r9, sl, lr}^
    f4a4:	stmib	r4, {r1, r3, r4, r8, r9, sp}^
    f4a8:			; <UNDEFINED> instruction: 0xf7f3231c
    f4ac:	ldr	lr, [pc], r6, ror #24
    f4b0:			; <UNDEFINED> instruction: 0xf1074866
    f4b4:	ldrbtmi	r0, [r8], #-400	; 0xfffffe70
    f4b8:	blx	fea4d490 <_ZdlPv@@Base+0xfea37224>
    f4bc:	bl	94ab20 <_ZdlPv@@Base+0x9348b4>
    f4c0:	vst2.8	{d22-d23}, [r3 :256], fp
    f4c4:	eorsvs	r3, fp, r0, lsl #7
    f4c8:	bl	9caaec <_ZdlPv@@Base+0x9b4880>
    f4cc:	bl	104afa8 <_ZdlPv@@Base+0x1034d3c>
    f4d0:	blx	44b09c <_ZdlPv@@Base+0x434e30>
    f4d4:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    f4d8:	blgt	148ab5c <_ZdlPv@@Base+0x14748f0>
    f4dc:	blle	134afa4 <_ZdlPv@@Base+0x1334d38>
    f4e0:	bl	9cab44 <_ZdlPv@@Base+0x9b48d8>
    f4e4:	bl	28f9a0 <_ZdlPv@@Base+0x279734>
    f4e8:	vmov.f64	d0, #85	; 0x3ea80000  0.3281250
    f4ec:	vneg.f64	d30, d0
    f4f0:	rsble	pc, r7, r0, lsl sl	; <UNPREDICTABLE>
    f4f4:	cdp	14, 11, cr2, cr0, cr1, {0}
    f4f8:	vmov.f64	d4, d11
    f4fc:	andle	pc, r6, sl, asr #22
    f500:	bl	29e948 <_ZdlPv@@Base+0x2886dc>
    f504:	ldc	3, cr0, [r3, #20]
    f508:	vldr	d15, [r3]
    f50c:	vldr	d4, [fp, #8]
    f510:	vldr	d6, [fp]
    f514:	vadd.f64	d7, d6, d2
    f518:	vsub.f64	d15, d7, d15
    f51c:	vmov.f64	d7, d4
    f520:	vstr	d0, [sp, #316]	; 0x13c
    f524:	vmov.f64	d7, #2	; 0x40100000  2.250
    f528:			; <UNDEFINED> instruction: 0xf0061b47
    f52c:	ldc	13, cr15, [sp, #452]	; 0x1c4
    f530:	vdiv.f64	d7, d14, d2
    f534:	vmul.f64	d4, d4, d0
    f538:	vmul.f64	d6, d4, d15
    f53c:	vadd.f64	d4, d9, d7
    f540:	vsub.f64	d9, d8, d6
    f544:	vldr	d8, [fp, #272]	; 0x110
    f548:	ldmdavs	fp!, {r8, r9, fp, ip, sp, lr}^
    f54c:	blpl	cabc0 <_ZdlPv@@Base+0xb4954>
    f550:	vadd.f64	d2, d10, d6
    f554:	vadd.f64	d10, d7, d13
    f558:	vstr	d6, [sp, #280]	; 0x118
    f55c:	vadd.f64	d10, d5, d4
    f560:	vstr	d5, [fp, #272]	; 0x110
    f564:	vadd.f64	d6, d11, d0
    f568:	vstr	d11, [fp, #48]	; 0x30
    f56c:	vstr	d5, [sp, #8]
    f570:			; <UNDEFINED> instruction: 0xf47fbb06
    f574:	addcs	sl, r0, r8, ror #29
    f578:			; <UNDEFINED> instruction: 0xf0062501
    f57c:			; <UNDEFINED> instruction: 0xf8dffe53
    f580:	mrc	0, 5, ip, cr7, cr0, {6}
    f584:	ldrbtmi	r7, [ip], #2816	; 0xb00
    f588:	cfstr64vc	mvdx15, [r4], #48	; 0x30
    f58c:			; <UNDEFINED> instruction: 0xf1044604
    f590:	ldm	r8, {r3, r4, r6, r8, r9, sl}
    f594:			; <UNDEFINED> instruction: 0x61a5000f
    f598:	cfstr32	mvfx2, [r4]
    f59c:	stmib	r4, {r1, r3, r8, r9, fp, ip, sp, lr}^
    f5a0:	rscvs	r5, r5, r1, lsl #10
    f5a4:	strpl	lr, [r4, #-2500]	; 0xfffff63c
    f5a8:	strpl	lr, [ip, #-2500]	; 0xfffff63c
    f5ac:	stm	r7, {r0, r2, r5, r8, r9, sl, pc}
    f5b0:	stc	0, cr0, [r4, #60]	; 0x3c
    f5b4:	stmib	r4, {r1, r3, r4, r8, r9, fp, ip, pc}^
    f5b8:			; <UNDEFINED> instruction: 0xf8c4a61e
    f5bc:	stc	0, cr12, [r4]
    f5c0:			; <UNDEFINED> instruction: 0xe6cc8b1c
    f5c4:	blmi	5cac48 <_ZdlPv@@Base+0x5b49dc>
    f5c8:	blvs	114b090 <_ZdlPv@@Base+0x1134e24>
    f5cc:			; <UNDEFINED> instruction: 0x2080e7bb
    f5d0:			; <UNDEFINED> instruction: 0xf0062501
    f5d4:	cdp	14, 11, cr15, cr7, cr7, {1}
    f5d8:			; <UNDEFINED> instruction: 0xf8df7b00
    f5dc:	ldrbtmi	ip, [ip], #120	; 0x78
    f5e0:	cfldr32vc	mvfx15, [r0], {12}
    f5e4:			; <UNDEFINED> instruction: 0xf1044604
    f5e8:	ldm	r8, {r3, r4, r6, r8, r9, sl}
    f5ec:			; <UNDEFINED> instruction: 0x61a5000f
    f5f0:	cfstr32	mvfx2, [r4]
    f5f4:	stmib	r4, {r1, r3, r8, r9, fp, ip, sp, lr}^
    f5f8:	rscvs	r5, r5, r1, lsl #10
    f5fc:	strpl	lr, [r4, #-2500]	; 0xfffff63c
    f600:	strpl	lr, [ip, #-2500]	; 0xfffff63c
    f604:	stm	r7, {r0, r2, r5, r8, r9, sl, pc}
    f608:	stc	0, cr0, [r4, #60]	; 0x3c
    f60c:			; <UNDEFINED> instruction: 0xf8c49b1a
    f610:			; <UNDEFINED> instruction: 0x67e6a078
    f614:	blhi	74ac2c <_ZdlPv@@Base+0x7349c0>
    f618:	andgt	pc, r0, r4, asr #17
    f61c:	svclt	0x0000e69f
	...
    f628:	andeq	pc, r1, ip, ror #24
    f62c:	andeq	r0, r0, ip, lsl r1
    f630:	andeq	r2, r2, r6, asr #14
    f634:	andeq	pc, r1, r2, asr ip	; <UNPREDICTABLE>
    f638:	andeq	ip, r0, r2, ror r8
    f63c:	andeq	ip, r0, r8, asr r7
    f640:	andeq	r2, r2, sl, lsr #11
    f644:	andeq	pc, r1, lr, lsr #21
    f648:	andeq	lr, r1, r8, lsl lr
    f64c:	andeq	r8, r0, lr, asr #24
    f650:	andeq	lr, r1, sl, asr ip
    f654:	andeq	lr, r1, r2, lsl #24
    f658:	strcs	r2, [r1, #-128]	; 0xffffff80
    f65c:	stc2l	0, cr15, [r2, #24]!
    f660:	blvc	4b144 <_ZdlPv@@Base+0x34ed8>
    f664:			; <UNDEFINED> instruction: 0xf1044604
    f668:	ldm	r8, {r3, r4, r6, r8, r9, sl}
    f66c:			; <UNDEFINED> instruction: 0x61a5000f
    f670:	cfstr32	mvfx2, [r4]
    f674:	stmib	r4, {r1, r3, r8, r9, fp, ip, sp, lr}^
    f678:	stmib	r4, {r0, r8, sl, ip, lr}^
    f67c:	cmnvs	r5, r3, lsl #10
    f680:	cmnvs	r5, #-1811939328	; 0x94000000
    f684:	stm	r7, {r0, r2, r5, r8, r9, sl, pc}
    f688:	stc	0, cr0, [r4, #60]	; 0x3c
    f68c:	blmi	cb62fc <_ZdlPv@@Base+0xca0090>
    f690:	vstr	s18, [r4, #4]
    f694:			; <UNDEFINED> instruction: 0xf8c48b1c
    f698:			; <UNDEFINED> instruction: 0x67e6a078
    f69c:	movwcc	r5, #35027	; 0x88d3
    f6a0:	ldrb	r6, [ip], -r3, lsr #32
    f6a4:	blvc	8cad08 <_ZdlPv@@Base+0x8b4a9c>
    f6a8:	ldrbeq	pc, [r0, #263]	; 0x107	; <UNPREDICTABLE>
    f6ac:	blvc	120b178 <_ZdlPv@@Base+0x11f4f0c>
    f6b0:	blvc	dcacd4 <_ZdlPv@@Base+0xdb4a68>
    f6b4:	ldmib	r7, {r3, r6, r7, r8, sl, sp, lr, pc}^
    f6b8:	ldrtmi	r2, [sp], -r0, lsr #6
    f6bc:	teqcs	r4, #3751936	; 0x394000
    f6c0:	ldmib	r7, {r1, r6, r7, r8, sl, sp, lr, pc}^
    f6c4:			; <UNDEFINED> instruction: 0xf1072322
    f6c8:	stmib	r7, {r4, r6, r7, r8, sl}^
    f6cc:	ldr	r2, [fp, #822]!	; 0x336
    f6d0:	blvc	84ad34 <_ZdlPv@@Base+0x834ac8>
    f6d4:	ldrbcc	r4, [r0, #1597]	; 0x63d
    f6d8:	blvc	120b1a4 <_ZdlPv@@Base+0x11f4f38>
    f6dc:	blvc	4acf8 <_ZdlPv@@Base+0x34a8c>
    f6e0:	blmi	7c8db0 <_ZdlPv@@Base+0x7b2b44>
    f6e4:	svcvs	0x009a447b
    f6e8:			; <UNDEFINED> instruction: 0xf43f2a00
    f6ec:	cmncc	r8, #156, 26	; 0x2700
    f6f0:	ldrbeq	pc, [r0, #263]	; 0x107	; <UNPREDICTABLE>
    f6f4:	stm	r5, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    f6f8:	str	r0, [r5, #15]!
    f6fc:	blle	4ad6c <_ZdlPv@@Base+0x34b00>
    f700:	blgt	cad70 <_ZdlPv@@Base+0xb4b04>
    f704:	blle	12cb000 <_ZdlPv@@Base+0x12b4d94>
    f708:	blgt	130b000 <_ZdlPv@@Base+0x12f4d94>
    f70c:	bleq	138b1d4 <_ZdlPv@@Base+0x1374f68>
    f710:	blne	134b1d8 <_ZdlPv@@Base+0x1334f6c>
    f714:	ldc2l	0, cr15, [ip], #-24	; 0xffffffe8
    f718:	blvc	4b158 <_ZdlPv@@Base+0x34eec>
    f71c:	blle	38afc0 <_ZdlPv@@Base+0x374d54>
    f720:	blgt	34afc4 <_ZdlPv@@Base+0x334d58>
    f724:	ldmib	ip, {r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    f728:	ldmib	ip, {r8}^
    f72c:	strls	r2, [ip], #-770	; 0xfffffcfe
    f730:	smlabteq	lr, sp, r9, lr
    f734:	tstcs	r0, #3358720	; 0x334000
    f738:			; <UNDEFINED> instruction: 0x4650e67a
    f73c:	blx	fe0cd73c <_ZdlPv@@Base+0xfe0b74d0>
    f740:	ldc	6, cr14, [r7, #116]	; 0x74
    f744:	strb	lr, [r1], r4, lsr #22
    f748:	bl	184d71c <_ZdlPv@@Base+0x18374b0>
    f74c:			; <UNDEFINED> instruction: 0xf7fe4650
    f750:			; <UNDEFINED> instruction: 0xf7f3fa79
    f754:	svclt	0x0000eb62
    f758:			; <UNDEFINED> instruction: 0x000001bc
    f75c:	andeq	r2, r2, r0, lsr r2
    f760:	mvnsmi	lr, sp, lsr #18
    f764:	ldcmi	0, cr11, [r7], #-552	; 0xfffffdd8
    f768:	ldrbtmi	r4, [ip], #-2871	; 0xfffff4c9
    f76c:	strmi	r5, [r4], -r3, ror #17
    f770:	movwls	r6, #38939	; 0x981b
    f774:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f778:	blcs	12988c <_ZdlPv@@Base+0x113620>
    f77c:			; <UNDEFINED> instruction: 0xf7ffd04e
    f780:			; <UNDEFINED> instruction: 0x4606fd17
    f784:	blcs	1e9918 <_ZdlPv@@Base+0x1d36ac>
    f788:	tstlt	lr, r0, lsl r0
    f78c:			; <UNDEFINED> instruction: 0xf0136823
    f790:	tstle	r5, r0, ror #30
    f794:	blmi	b22050 <_ZdlPv@@Base+0xb0bde4>
    f798:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f79c:	blls	26980c <_ZdlPv@@Base+0x2535a0>
    f7a0:	qdaddle	r4, sl, sp
    f7a4:	andlt	r4, sl, r0, lsr r6
    f7a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f7ac:			; <UNDEFINED> instruction: 0xf0136823
    f7b0:	tstle	r3, r0, ror #30
    f7b4:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    f7b8:	strb	r6, [r6, r3, lsr #32]!
    f7bc:	rscle	r2, r9, r0, lsl #28
    f7c0:	vsri.64	q8, q5, #61
    f7c4:	vmul.i<illegal width 8>	<illegal reg q8.5>, <illegal reg q1.5>, d0[0]
    f7c8:	ldrle	r1, [r1, #-1920]!	; 0xfffff880
    f7cc:			; <UNDEFINED> instruction: 0x011ae9d4
    f7d0:	stmib	sp, {r1, r8, sl, fp, sp, pc}^
    f7d4:	ldreq	r0, [fp], #258	; 0x102
    f7d8:	ldmib	r4, {r2, r5, r8, sl, ip, lr, pc}^
    f7dc:	stmib	sp, {r1, r2, r3, r4, r8, r9, sp}^
    f7e0:	ldmdami	fp, {r2, r8, r9, sp}
    f7e4:	strtmi	r4, [ip], -r9, ror #12
    f7e8:	strbeq	pc, [r0, #-262]	; 0xfffffefa	; <UNPREDICTABLE>
    f7ec:			; <UNDEFINED> instruction: 0xf7f44478
    f7f0:	vldr.16	s30, [sp, #26]
    f7f4:			; <UNDEFINED> instruction: 0xcc0f7b00
    f7f8:	eorshi	pc, r8, r6, lsl #17
    f7fc:	blvc	104b2d8 <_ZdlPv@@Base+0x103506c>
    f800:	eorsvc	pc, r9, r6, lsl #17
    f804:	cdp	5, 15, cr12, cr1, cr15, {0}
    f808:	svclt	0x0014fa10
    f80c:	movwcs	r2, #769	; 0x301
    f810:	ldm	r4, {r1, r2, r8, r9, ip, pc}
    f814:	stm	r5, {r0, r1}
    f818:	ldr	r0, [fp, r3]!
    f81c:	ldc2l	7, cr15, [r2, #1016]!	; 0x3f8
    f820:	str	r4, [pc, r6, lsl #12]!
    f824:	stmdbge	r4, {r0, r1, r3, fp, lr}
    f828:			; <UNDEFINED> instruction: 0xf7f44478
    f82c:	ldrb	pc, [r8, pc, ror #17]	; <UNPREDICTABLE>
    f830:	stcge	8, cr4, [r2, #-36]	; 0xffffffdc
    f834:			; <UNDEFINED> instruction: 0x46294478
    f838:			; <UNDEFINED> instruction: 0xf8e8f7f4
    f83c:	strb	r6, [sl, r3, lsr #16]
    f840:	b	ff94d814 <_ZdlPv@@Base+0xff9375a8>
    f844:	andeq	pc, r1, r6, asr #13
    f848:	andeq	r0, r0, ip, lsl r1
    f84c:	muleq	r1, r8, r6
    f850:	andeq	r8, r0, r8, ror r9
    f854:	ldrdeq	r8, [r0], -r0
    f858:			; <UNDEFINED> instruction: 0x000088bc
    f85c:			; <UNDEFINED> instruction: 0x4604b570
    f860:	addlt	r4, sl, r5, ror #26
    f864:	stmdami	r5!, {r0, r1, r6, fp, sp, lr}^
    f868:	mcrmi	4, 3, r4, cr5, cr13, {3}
    f86c:	stmdapl	r8!, {r0, r8, r9, fp, ip, sp}
    f870:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    f874:			; <UNDEFINED> instruction: 0xf04f9009
    f878:	blcs	24f880 <_ZdlPv@@Base+0x239614>
    f87c:	adcshi	pc, r4, r0, lsl #4
    f880:			; <UNDEFINED> instruction: 0xf003e8df
    f884:	strbeq	r6, [fp, #-1633]!	; 0xfffff99f
    f888:	andpl	r0, r5, #20971520	; 0x1400000
    f88c:			; <UNDEFINED> instruction: 0x46205c57
    f890:			; <UNDEFINED> instruction: 0xff66f7ff
    f894:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    f898:	stmdavs	r2!, {r0, r1, r3, r4, r5, ip, lr, pc}
    f89c:	ldrbeq	r6, [r0], r1, ror #28
    f8a0:	movwcs	fp, #3908	; 0xf44
    f8a4:			; <UNDEFINED> instruction: 0xb12961ab
    f8a8:	subpl	pc, r0, #134217731	; 0x8000003
    f8ac:			; <UNDEFINED> instruction: 0xf7fe4628
    f8b0:	stmdavs	r2!, {r0, r3, r4, r8, fp, ip, sp, lr, pc}
    f8b4:	ldrble	r0, [r5, #-2001]	; 0xfffff82f
    f8b8:	ldrdeq	lr, [r6, -r4]
    f8bc:			; <UNDEFINED> instruction: 0x61ab2302
    f8c0:	smlabteq	r8, r5, r9, lr
    f8c4:	ldrble	r0, [r7, #-848]	; 0xfffffcb0
    f8c8:	ldrdeq	lr, [r8, -r4]!
    f8cc:	smlabteq	r2, sp, r9, lr
    f8d0:	smlabteq	sl, r5, r9, lr
    f8d4:	ldrble	r0, [fp], #-529	; 0xfffffdef
    f8d8:	strle	r0, [r6, #-467]	; 0xfffffe2d
    f8dc:	strtmi	r6, [r8], -fp, lsr #16
    f8e0:	bleq	b4af38 <_ZdlPv@@Base+0xb34ccc>
    f8e4:			; <UNDEFINED> instruction: 0x47986e5b
    f8e8:	orrseq	r6, r0, r2, lsr #16
    f8ec:	stmdavs	fp!, {r1, r2, r8, sl, ip, lr, pc}
    f8f0:	ldc	6, cr4, [r4, #160]	; 0xa0
    f8f4:	vfnmsvs.f64	d0, d11, d30
    f8f8:	stmdavs	r2!, {r3, r4, r7, r8, r9, sl, lr}
    f8fc:	svcne	0x00c0f412
    f900:	subseq	sp, r1, #7
    f904:	stmdavs	fp!, {r0, r1, r3, r6, r8, sl, ip, lr, pc}
    f908:			; <UNDEFINED> instruction: 0xf8d44628
    f90c:	cdpvs	0, 13, cr1, cr11, cr0, {6}
    f910:	bmi	f21778 <_ZdlPv@@Base+0xf0b50c>
    f914:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
    f918:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f91c:	subsmi	r9, sl, r9, lsl #22
    f920:	strtmi	sp, [r8], -r0, ror #2
    f924:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    f928:			; <UNDEFINED> instruction: 0xf7fe4620
    f92c:	strmi	pc, [r5], -fp, ror #22
    f930:			; <UNDEFINED> instruction: 0x4620e7b1
    f934:	blx	fea4d938 <_ZdlPv@@Base+0xfea376cc>
    f938:	str	r4, [ip, r5, lsl #12]!
    f93c:			; <UNDEFINED> instruction: 0xf7ff4620
    f940:			; <UNDEFINED> instruction: 0x4605f9d3
    f944:	strtmi	lr, [r0], -r7, lsr #15
    f948:			; <UNDEFINED> instruction: 0xf900f7ff
    f94c:	str	r4, [r2, r5, lsl #12]!
    f950:			; <UNDEFINED> instruction: 0xf7ff4620
    f954:			; <UNDEFINED> instruction: 0x4605fbb3
    f958:			; <UNDEFINED> instruction: 0x4620e79d
    f95c:	blx	54d962 <_ZdlPv@@Base+0x5376f6>
    f960:	ldr	r4, [r8, r5, lsl #12]
    f964:	strle	r0, [sp, #1939]!	; 0x793
    f968:	ldrdeq	lr, [r6, -r4]
    f96c:			; <UNDEFINED> instruction: 0x61ab2303
    f970:	smlabteq	r8, r5, r9, lr
    f974:	strtle	r0, [r7], #848	; 0x350
    f978:	stmdbge	r2, {r0, r1, r5, fp, lr}
    f97c:			; <UNDEFINED> instruction: 0xf7f44478
    f980:	ldmib	sp, {r0, r2, r6, fp, ip, sp, lr, pc}^
    f984:	stmdavs	r2!, {r1, r8}
    f988:	smlabteq	sl, r5, r9, lr
    f98c:	strle	r0, [r3, #529]!	; 0x211
    f990:	ldrdeq	pc, [r4], #132	; 0x84
    f994:			; <UNDEFINED> instruction: 0xffb0f006
    f998:			; <UNDEFINED> instruction: 0x63286822
    f99c:	sbcseq	lr, r3, #156, 14	; 0x2700000
    f9a0:	cfldrs	mvf13, [r4, #44]	; 0x2c
    f9a4:			; <UNDEFINED> instruction: 0xeeb50b2a
    f9a8:	vsqrt.f64	d16, d0
    f9ac:	strle	pc, [fp], #-2576	; 0xfffff5f0
    f9b0:	strtmi	r6, [r8], -fp, lsr #16
    f9b4:			; <UNDEFINED> instruction: 0x47986e1b
    f9b8:	ldmdami	r4, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    f9bc:			; <UNDEFINED> instruction: 0x01a8f104
    f9c0:			; <UNDEFINED> instruction: 0xf7f44478
    f9c4:	strb	pc, [ip, r3, lsr #16]!	; <UNPREDICTABLE>
    f9c8:	tstls	r1, r4, lsl #18
    f9cc:			; <UNDEFINED> instruction: 0xf0054608
    f9d0:	blmi	40eb6c <_ZdlPv@@Base+0x3f8900>
    f9d4:	stmdbls	r1, {r0, r1, r2, r3, fp, lr}
    f9d8:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    f9dc:			; <UNDEFINED> instruction: 0xf005461a
    f9e0:			; <UNDEFINED> instruction: 0xe796fdbf
    f9e4:	b	4cd9b8 <_ZdlPv@@Base+0x4b774c>
    f9e8:	vmla.i8	d20, d0, d11
    f9ec:	strcs	r7, [r0, #-117]	; 0xffffff8b
    f9f0:			; <UNDEFINED> instruction: 0xf0054479
    f9f4:			; <UNDEFINED> instruction: 0xe78cfa91
    f9f8:	andeq	pc, r1, r8, asr #11
    f9fc:	andeq	r0, r0, ip, lsl r1
    fa00:	andeq	pc, r1, r0, asr #11
    fa04:	andeq	pc, r1, sl, lsl r5	; <UNPREDICTABLE>
    fa08:	ldrdeq	r8, [r0], -r4
    fa0c:	muleq	r0, ip, r7
    fa10:	andeq	r0, r0, r8, ror r1
    fa14:	andeq	ip, r0, lr, lsr #3
    fa18:	andeq	ip, r0, r0, asr #1
    fa1c:	ldrlt	fp, [r0, #-360]	; 0xfffffe98
    fa20:	stmdavs	r3!, {r2, r9, sl, lr}
    fa24:	ldcvs	6, cr4, [fp, #128]	; 0x80
    fa28:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
    fa2c:	ldclvs	6, cr4, [fp, #128]	; 0x80
    fa30:	stmiavs	r4!, {r3, r4, r7, r8, r9, sl, lr}
    fa34:	mvnsle	r2, r0, lsl #24
    fa38:			; <UNDEFINED> instruction: 0x4770bd10
    fa3c:	strdlt	fp, [pc], r0
    fa40:	andcs	r4, r0, #11776	; 0x2e00
    fa44:	movwcs	r4, #2350	; 0x92e
    fa48:	svcmi	0x002e447c
    fa4c:	ldrbtmi	r5, [pc], #-2145	; fa54 <floor@plt+0xca34>
    fa50:	tstls	sp, r9, lsl #16
    fa54:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    fa58:	stmib	sp, {r0, r8, sp}^
    fa5c:	tstls	r2, r4, lsl #6
    fa60:	movwcs	lr, #27085	; 0x69cd
    fa64:	movwcs	lr, #35277	; 0x89cd
    fa68:	movwcs	lr, #43469	; 0xa9cd
    fa6c:	eorsle	r2, r2, r0, lsl #16
    fa70:	strmi	sl, [r4], -r2, lsl #28
    fa74:	stmdavs	fp!, {r0, r2, r9, sl, lr}
    fa78:	ldrtmi	r4, [r1], -r8, lsr #12
    fa7c:			; <UNDEFINED> instruction: 0x47986d1b
    fa80:	stccs	8, cr6, [r0, #-692]	; 0xfffffd4c
    fa84:	stmdami	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    fa88:	ldrbtmi	r4, [r8], #-1641	; 0xfffff997
    fa8c:			; <UNDEFINED> instruction: 0xffbef7f3
    fa90:	vldr	d4, [sp, #120]	; 0x78
    fa94:	bge	21269c <_ZdlPv@@Base+0x1fc430>
    fa98:	ldmpl	sp!, {r2, r8, fp, sp, pc}^
    fa9c:	stmdavs	r3, {r3, r5, fp, sp, lr}
    faa0:			; <UNDEFINED> instruction: 0x4798689b
    faa4:	strtmi	r6, [r0], -r3, lsr #16
    faa8:			; <UNDEFINED> instruction: 0x47986d9b
    faac:	strtmi	r6, [r0], -r3, lsr #16
    fab0:			; <UNDEFINED> instruction: 0x47986ddb
    fab4:	stccs	8, cr6, [r0], {164}	; 0xa4
    fab8:	stmdavs	r8!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    fabc:	ldmvs	fp, {r0, r1, fp, sp, lr}^
    fac0:	bmi	4e1928 <_ZdlPv@@Base+0x4cb6bc>
    fac4:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    fac8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    facc:	subsmi	r9, sl, sp, lsl #22
    fad0:	andlt	sp, pc, r1, lsl r1	; <UNPREDICTABLE>
    fad4:	stmdami	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    fad8:	ldrbtmi	r4, [r8], #-1641	; 0xfffff997
    fadc:			; <UNDEFINED> instruction: 0xff96f7f3
    fae0:	vldr	d4, [sp, #40]	; 0x28
    fae4:	bge	2126ec <_ZdlPv@@Base+0x1fc480>
    fae8:	ldmpl	sp!, {r2, r8, fp, sp, pc}^
    faec:	stmdavs	r3, {r3, r5, fp, sp, lr}
    faf0:			; <UNDEFINED> instruction: 0x4798689b
    faf4:			; <UNDEFINED> instruction: 0xf7f3e7e1
    faf8:	svclt	0x0000e98a
    fafc:	andeq	pc, r1, r8, ror #7
    fb00:	andeq	r0, r0, ip, lsl r1
    fb04:	andeq	pc, r1, r2, ror #7
    fb08:	andeq	r8, r0, lr, lsl #6
    fb0c:	andeq	r0, r0, r0, lsr r1
    fb10:	andeq	pc, r1, sl, ror #6
    fb14:			; <UNDEFINED> instruction: 0x000082be
    fb18:	ldrbmi	r2, [r0, -r0]!
    fb1c:	bleq	4cb164 <_ZdlPv@@Base+0x4b4ef8>
    fb20:	svclt	0x00004770
    fb24:	bleq	54b16c <_ZdlPv@@Base+0x534f00>
    fb28:	svclt	0x00004770
    fb2c:	addlt	r3, r8, r8, lsr r0
    fb30:	stfeqd	f7, [r0], #-52	; 0xffffffcc
    fb34:	stmdb	ip, {r0, r1, r2, r3, fp, lr, pc}
    fb38:	ldc	0, cr0, [sp, #60]	; 0x3c
    fb3c:	vldr	d0, [sp, #16]
    fb40:	andlt	r1, r8, r6, lsl #22
    fb44:	svclt	0x00004770
    fb48:	addlt	r3, r8, r8, lsr r0
    fb4c:	stfeqd	f7, [r0], #-52	; 0xffffffcc
    fb50:	stmdb	ip, {r0, r1, r2, r3, fp, lr, pc}
    fb54:	ldc	0, cr0, [sp, #60]	; 0x3c
    fb58:	vldr	d0, [sp, #16]
    fb5c:	andlt	r1, r8, r6, lsl #22
    fb60:	svclt	0x00004770
    fb64:	blvc	4b644 <_ZdlPv@@Base+0x353d8>
    fb68:	ldc	0, cr11, [r0, #544]	; 0x220
    fb6c:	vldr	d6, [r0, #80]	; 0x50
    fb70:	vldr	d1, [r0, #64]	; 0x40
    fb74:	vmla.f64	d0, d6, d14
    fb78:	andlt	r1, r8, r7, lsl #22
    fb7c:	svclt	0x00004770
    fb80:	blvc	4b660 <_ZdlPv@@Base+0x353f4>
    fb84:	ldc	0, cr11, [r0, #544]	; 0x220
    fb88:	vldr	d6, [r0, #80]	; 0x50
    fb8c:	vldr	d1, [r0, #64]	; 0x40
    fb90:	vmla.f64	d0, d6, d14
    fb94:	andlt	r1, r8, r7, asr #22
    fb98:	svclt	0x00004770
    fb9c:	blvc	4b67c <_ZdlPv@@Base+0x35410>
    fba0:	ldc	0, cr11, [r0, #544]	; 0x220
    fba4:	vldr	d6, [r0, #72]	; 0x48
    fba8:	vldr	d0, [r0, #56]	; 0x38
    fbac:	vmov.32	d6[0], r1
    fbb0:	andlt	r0, r8, r7, lsl #22
    fbb4:	svclt	0x00004770
    fbb8:	blvc	4b698 <_ZdlPv@@Base+0x3542c>
    fbbc:	ldc	0, cr11, [r0, #544]	; 0x220
    fbc0:	vldr	d6, [r0, #72]	; 0x48
    fbc4:	vldr	d0, [r0, #56]	; 0x38
    fbc8:	vmov.32	d6[0], r1
    fbcc:	andlt	r0, r8, r7, asr #22
    fbd0:	svclt	0x00004770
    fbd4:	blvc	4b6b4 <_ZdlPv@@Base+0x35448>
    fbd8:	ldc	0, cr11, [r0, #544]	; 0x220
    fbdc:	vldr	d5, [r0, #80]	; 0x50
    fbe0:	vldr	d1, [r0, #64]	; 0x40
    fbe4:	vldr	d6, [r0, #72]	; 0x48
    fbe8:	vmla.f64	d0, d5, d14
    fbec:	vmla.f64	d1, d6, d7
    fbf0:	andlt	r0, r8, r7, lsl #22
    fbf4:	svclt	0x00004770
    fbf8:	blvc	4b6d8 <_ZdlPv@@Base+0x3546c>
    fbfc:	ldc	0, cr11, [r0, #544]	; 0x220
    fc00:	vldr	d5, [r0, #80]	; 0x50
    fc04:	vldr	d1, [r0, #64]	; 0x40
    fc08:	vldr	d6, [r0, #72]	; 0x48
    fc0c:	vmla.f64	d0, d5, d14
    fc10:	vmla.f64	d1, d6, d7
    fc14:	andlt	r0, r8, r7, asr #22
    fc18:	svclt	0x00004770
    fc1c:	blvc	4b6fc <_ZdlPv@@Base+0x35490>
    fc20:	ldc	0, cr11, [r0, #544]	; 0x220
    fc24:	vldr	d5, [r0, #80]	; 0x50
    fc28:	vldr	d1, [r0, #64]	; 0x40
    fc2c:	vldr	d6, [r0, #72]	; 0x48
    fc30:	vmla.f64	d0, d5, d14
    fc34:	vmls.f64	d1, d6, d7
    fc38:	andlt	r0, r8, r7, lsl #22
    fc3c:	svclt	0x00004770
    fc40:	blvc	4b720 <_ZdlPv@@Base+0x354b4>
    fc44:	ldc	0, cr11, [r0, #544]	; 0x220
    fc48:	vldr	d5, [r0, #80]	; 0x50
    fc4c:	vldr	d1, [r0, #64]	; 0x40
    fc50:	vldr	d6, [r0, #72]	; 0x48
    fc54:	vmla.f64	d0, d5, d14
    fc58:	vmls.f64	d1, d6, d7
    fc5c:	andlt	r0, r8, r7, asr #22
    fc60:	svclt	0x00004770
    fc64:	ldrbmi	r2, [r0, -r1]!
    fc68:	ldrbmi	r2, [r0, -r9]!
    fc6c:	andeq	r0, r0, r0
    fc70:	blvc	30b2f4 <_ZdlPv@@Base+0x2f5088>
    fc74:	ldc	0, cr11, [r0, #544]	; 0x220
    fc78:	vldr	d6, [r0, #80]	; 0x50
    fc7c:	vdup.32	d6, r4
    fc80:	vldr	d1, [r0, #28]
    fc84:	vldr	d5, [r0, #64]	; 0x40
    fc88:	vdiv.f64	d6, d4, d14
    fc8c:	vadd.f64	d0, d1, d7
    fc90:	vadd.f64	d1, d0, d5
    fc94:	andlt	r0, r8, r6, lsl #22
    fc98:	svclt	0x00004770
    fc9c:	andhi	pc, r0, pc, lsr #7
    fca0:	ldrbtvs	r3, [pc], -sp, asr #23
    fca4:	mulmi	r6, lr, r0
    fca8:	blvc	30b32c <_ZdlPv@@Base+0x2f50c0>
    fcac:	ldc	0, cr11, [r0, #544]	; 0x220
    fcb0:	vldr	d6, [r0, #80]	; 0x50
    fcb4:	vdup.32	d6, r4
    fcb8:	vldr	d1, [r0, #28]
    fcbc:	vldr	d5, [r0, #64]	; 0x40
    fcc0:	vdiv.f64	d0, d4, d14
    fcc4:	vadd.f64	d6, d1, d7
    fcc8:	vadd.f64	d1, d0, d5
    fccc:	andlt	r0, r8, r6, asr #22
    fcd0:	svclt	0x00004770
    fcd4:	andhi	pc, r0, pc, lsr #7
    fcd8:	ldrbtvs	r3, [pc], -sp, asr #23
    fcdc:	mulmi	r6, lr, r0
    fce0:	blvc	30b364 <_ZdlPv@@Base+0x2f50f8>
    fce4:	ldc	0, cr11, [r0, #544]	; 0x220
    fce8:	vldr	d6, [r0, #80]	; 0x50
    fcec:	vdup.32	d6, r4
    fcf0:	vldr	d5, [r0, #28]
    fcf4:	vldr	d1, [r0, #64]	; 0x40
    fcf8:	vdiv.f64	d6, d4, d14
    fcfc:	vadd.f64	d0, d1, d7
    fd00:	vsub.f64	d1, d0, d5
    fd04:	andlt	r0, r8, r6, lsl #22
    fd08:	svclt	0x00004770
    fd0c:	andhi	pc, r0, pc, lsr #7
    fd10:	ldrbtvs	r3, [pc], -sp, asr #23
    fd14:	mulmi	r6, lr, r0
    fd18:	blvc	30b39c <_ZdlPv@@Base+0x2f5130>
    fd1c:	ldc	0, cr11, [r0, #544]	; 0x220
    fd20:	vldr	d6, [r0, #80]	; 0x50
    fd24:	vdup.32	d6, r4
    fd28:	vldr	d5, [r0, #28]
    fd2c:	vldr	d1, [r0, #64]	; 0x40
    fd30:	vdiv.f64	d0, d4, d14
    fd34:	vadd.f64	d6, d1, d7
    fd38:	vsub.f64	d1, d0, d5
    fd3c:	andlt	r0, r8, r6, asr #22
    fd40:	svclt	0x00004770
    fd44:	andhi	pc, r0, pc, lsr #7
    fd48:	ldrbtvs	r3, [pc], -sp, asr #23
    fd4c:	mulmi	r6, lr, r0
    fd50:	blvc	4b830 <_ZdlPv@@Base+0x355c4>
    fd54:	bleq	4cb39c <_ZdlPv@@Base+0x4b5130>
    fd58:	bleq	20b5e0 <_ZdlPv@@Base+0x1f5374>
    fd5c:	svclt	0x00004770
    fd60:	ldrbmi	r2, [r0, -r3]!
    fd64:	ldrbmi	r2, [r0, -r2]!
    fd68:	addlt	r3, r8, r8, asr #32
    fd6c:	stfeqd	f7, [r0], #-52	; 0xffffffcc
    fd70:	stmdb	ip, {r0, r1, r2, r3, fp, lr, pc}
    fd74:	ldc	0, cr0, [sp, #60]	; 0x3c
    fd78:	vldr	d0, [sp, #16]
    fd7c:	andlt	r1, r8, r6, lsl #22
    fd80:	svclt	0x00004770
    fd84:	ldrbmi	r2, [r0, -r8]!
    fd88:	addlt	r3, r8, r8, asr r0
    fd8c:	stfeqd	f7, [r0], #-52	; 0xffffffcc
    fd90:	stmdb	ip, {r0, r1, r2, r3, fp, lr, pc}
    fd94:	ldc	0, cr0, [sp, #60]	; 0x3c
    fd98:	vldr	d0, [sp, #16]
    fd9c:	andlt	r1, r8, r6, lsl #22
    fda0:	svclt	0x00004770
    fda4:	addlt	r3, r8, r8, rrx
    fda8:	stfeqd	f7, [r0], #-52	; 0xffffffcc
    fdac:	stmdb	ip, {r0, r1, r2, r3, fp, lr, pc}
    fdb0:	ldc	0, cr0, [sp, #60]	; 0x3c
    fdb4:	vldr	d0, [sp, #16]
    fdb8:	andlt	r1, r8, r6, lsl #22
    fdbc:	svclt	0x00004770
    fdc0:	addlt	r3, r8, r8, asr r0
    fdc4:	stfeqd	f7, [r0], #-52	; 0xffffffcc
    fdc8:	stmdb	ip, {r0, r1, r2, r3, fp, lr, pc}
    fdcc:	ldc	0, cr0, [sp, #60]	; 0x3c
    fdd0:	vldr	d0, [sp, #16]
    fdd4:	andlt	r1, r8, r6, lsl #22
    fdd8:	svclt	0x00004770
    fddc:	blne	64b424 <_ZdlPv@@Base+0x6351b8>
    fde0:	ldc	0, cr11, [r0, #544]	; 0x220
    fde4:	vldr	d5, [r0, #112]	; 0x70
    fde8:	vldr	d7, [r0, #88]	; 0x58
    fdec:	vmov.32	r6, d6[1]
    fdf0:	vadd.f64	d0, d1, d0
    fdf4:	vadd.f64	d1, d7, d5
    fdf8:	vmul.f64	d7, d1, d6
    fdfc:	vmul.f64	d1, d7, d0
    fe00:	andlt	r0, r8, r0, lsl #22
    fe04:	svclt	0x00004770
    fe08:	blvc	74b450 <_ZdlPv@@Base+0x7351e4>
    fe0c:			; <UNDEFINED> instruction: 0xf10db088
    fe10:	ldc	12, cr0, [r0, #128]	; 0x80
    fe14:	vmov.32	r6, d7[1]
    fe18:	vcmp.f64	d7, #0.0
    fe1c:	vsqrt.f64	d23, d0
    fe20:	svclt	0x00ccfa10
    fe24:	subscc	r3, r8, r8, rrx
    fe28:	stmdb	ip, {r0, r1, r2, r3, fp, lr, pc}
    fe2c:	ldc	0, cr0, [sp, #60]	; 0x3c
    fe30:	vldr	d0, [sp, #16]
    fe34:	andlt	r1, r8, r6, lsl #22
    fe38:	svclt	0x00004770
    fe3c:	blvc	74b484 <_ZdlPv@@Base+0x735218>
    fe40:			; <UNDEFINED> instruction: 0xf10db088
    fe44:	ldc	12, cr0, [r0, #128]	; 0x80
    fe48:	vmov.32	r6, d7[1]
    fe4c:	vcmp.f64	d7, #0.0
    fe50:	vsqrt.f64	d23, d0
    fe54:	svclt	0x004cfa10
    fe58:	subscc	r3, r8, r8, rrx
    fe5c:	stmdb	ip, {r0, r1, r2, r3, fp, lr, pc}
    fe60:	ldc	0, cr0, [sp, #60]	; 0x3c
    fe64:	vldr	d0, [sp, #16]
    fe68:	andlt	r1, r8, r6, lsl #22
    fe6c:	svclt	0x00004770
    fe70:	blvc	6cb4b8 <_ZdlPv@@Base+0x6b524c>
    fe74:			; <UNDEFINED> instruction: 0xf10db088
    fe78:	ldc	12, cr0, [r0, #128]	; 0x80
    fe7c:	vmov.32	r6, d7[1]
    fe80:	vcmp.f64	d7, #0.0
    fe84:	vsqrt.f64	d23, d0
    fe88:	svclt	0x00ccfa10
    fe8c:	subscc	r3, r8, r8, rrx
    fe90:	stmdb	ip, {r0, r1, r2, r3, fp, lr, pc}
    fe94:	ldc	0, cr0, [sp, #60]	; 0x3c
    fe98:	vldr	d0, [sp, #16]
    fe9c:	andlt	r1, r8, r6, lsl #22
    fea0:	svclt	0x00004770
    fea4:	blvc	6cb4ec <_ZdlPv@@Base+0x6b5280>
    fea8:			; <UNDEFINED> instruction: 0xf10db088
    feac:	ldc	12, cr0, [r0, #128]	; 0x80
    feb0:	vmov.32	r6, d7[1]
    feb4:	vcmp.f64	d7, #0.0
    feb8:	vsqrt.f64	d23, d0
    febc:	svclt	0x004cfa10
    fec0:	subscc	r3, r8, r8, rrx
    fec4:	stmdb	ip, {r0, r1, r2, r3, fp, lr, pc}
    fec8:	ldc	0, cr0, [sp, #60]	; 0x3c
    fecc:	vldr	d0, [sp, #16]
    fed0:	andlt	r1, r8, r6, lsl #22
    fed4:	svclt	0x00004770
    fed8:	ldrbmi	r2, [r0, -r6]!
    fedc:	ldrbmi	r2, [r0, -r7]!
    fee0:	ldrbmi	r2, [r0, -r5]!
    fee4:	addlt	r3, r8, r0, lsl #1
    fee8:	stfeqd	f7, [r0], #-52	; 0xffffffcc
    feec:	stmdb	ip, {r0, r1, r2, r3, fp, lr, pc}
    fef0:	ldc	0, cr0, [sp, #60]	; 0x3c
    fef4:	vldr	d0, [sp, #16]
    fef8:	andlt	r1, r8, r6, lsl #22
    fefc:	svclt	0x00004770
    ff00:	addlt	r3, r8, r0, lsl #1
    ff04:	stfeqd	f7, [r0], #-52	; 0xffffffcc
    ff08:	stmdb	ip, {r0, r1, r2, r3, fp, lr, pc}
    ff0c:	ldc	0, cr0, [sp, #60]	; 0x3c
    ff10:	vldr	d0, [sp, #16]
    ff14:	andlt	r1, r8, r6, lsl #22
    ff18:	svclt	0x00004770
    ff1c:	bleq	94b564 <_ZdlPv@@Base+0x9352f8>
    ff20:	svclt	0x00004770
    ff24:	ldrbmi	r2, [r0, -r4]!
    ff28:	svclt	0x00004770
    ff2c:			; <UNDEFINED> instruction: 0x4604b510
    ff30:			; <UNDEFINED> instruction: 0xf99cf006
    ff34:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    ff38:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
    ff3c:	bicscc	r4, r8, #2063597568	; 0x7b000000
    ff40:	andvs	r4, r3, r4, lsl #12
    ff44:	mrc2	7, 0, pc, cr12, cr13, {7}
    ff48:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    ff4c:	andeq	lr, r1, r4, lsr #5
    ff50:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
    ff54:	bicscc	r4, r8, #2063597568	; 0x7b000000
    ff58:	andvs	r4, r3, r4, lsl #12
    ff5c:	mrc2	7, 0, pc, cr0, cr13, {7}
    ff60:			; <UNDEFINED> instruction: 0xf0064620
    ff64:	strtmi	pc, [r0], -r3, lsl #19
    ff68:	svclt	0x0000bd10
    ff6c:	andeq	lr, r1, ip, lsl #5
    ff70:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
    ff74:			; <UNDEFINED> instruction: 0xf503447b
    ff78:	strmi	r7, [r4], -r2, lsr #7
    ff7c:			; <UNDEFINED> instruction: 0xf7fd6003
    ff80:			; <UNDEFINED> instruction: 0x4620fdff
    ff84:	svclt	0x0000bd10
    ff88:	ldrdeq	lr, [r1], -r0
    ff8c:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
    ff90:			; <UNDEFINED> instruction: 0xf503447b
    ff94:	strmi	r7, [r4], -r2, lsr #7
    ff98:			; <UNDEFINED> instruction: 0xf7fd6003
    ff9c:			; <UNDEFINED> instruction: 0x4620fdf1
    ffa0:			; <UNDEFINED> instruction: 0xf964f006
    ffa4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    ffa8:			; <UNDEFINED> instruction: 0x0001e7b4
    ffac:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
    ffb0:			; <UNDEFINED> instruction: 0xf503447b
    ffb4:	strmi	r7, [r4], -r2, lsr #7
    ffb8:			; <UNDEFINED> instruction: 0xf7fd6003
    ffbc:	strtmi	pc, [r0], -r1, ror #27
    ffc0:	svclt	0x0000bd10
    ffc4:	muleq	r1, r4, r7
    ffc8:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
    ffcc:			; <UNDEFINED> instruction: 0xf503447b
    ffd0:	strmi	r7, [r4], -r2, lsr #7
    ffd4:			; <UNDEFINED> instruction: 0xf7fd6003
    ffd8:			; <UNDEFINED> instruction: 0x4620fdd3
    ffdc:			; <UNDEFINED> instruction: 0xf946f006
    ffe0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    ffe4:	andeq	lr, r1, r8, ror r7
    ffe8:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
    ffec:			; <UNDEFINED> instruction: 0xf503447b
    fff0:	strmi	r7, [r4], -r2, lsr #7
    fff4:			; <UNDEFINED> instruction: 0xf7fd6003
    fff8:	strtmi	pc, [r0], -r3, asr #27
    fffc:	svclt	0x0000bd10
   10000:	andeq	lr, r1, r8, asr r7
   10004:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
   10008:			; <UNDEFINED> instruction: 0xf503447b
   1000c:	strmi	r7, [r4], -r2, lsr #7
   10010:			; <UNDEFINED> instruction: 0xf7fd6003
   10014:			; <UNDEFINED> instruction: 0x4620fdb5
   10018:			; <UNDEFINED> instruction: 0xf928f006
   1001c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   10020:	andeq	lr, r1, ip, lsr r7
   10024:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
   10028:			; <UNDEFINED> instruction: 0xf503447b
   1002c:	strmi	r7, [r4], -r2, lsr #7
   10030:			; <UNDEFINED> instruction: 0xf7fd6003
   10034:	strtmi	pc, [r0], -r5, lsr #27
   10038:	svclt	0x0000bd10
   1003c:	andeq	lr, r1, ip, lsl r7
   10040:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
   10044:			; <UNDEFINED> instruction: 0xf503447b
   10048:	strmi	r7, [r4], -r2, lsr #7
   1004c:			; <UNDEFINED> instruction: 0xf7fd6003
   10050:			; <UNDEFINED> instruction: 0x4620fd97
   10054:			; <UNDEFINED> instruction: 0xf90af006
   10058:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1005c:	andeq	lr, r1, r0, lsl #14
   10060:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
   10064:			; <UNDEFINED> instruction: 0xf503447b
   10068:			; <UNDEFINED> instruction: 0x460473de
   1006c:			; <UNDEFINED> instruction: 0xf7fd6003
   10070:	strtmi	pc, [r0], -r7, lsl #27
   10074:	svclt	0x0000bd10
   10078:	andeq	lr, r1, r0, ror #13
   1007c:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
   10080:			; <UNDEFINED> instruction: 0xf503447b
   10084:			; <UNDEFINED> instruction: 0x460473de
   10088:			; <UNDEFINED> instruction: 0xf7fd6003
   1008c:			; <UNDEFINED> instruction: 0x4620fd79
   10090:			; <UNDEFINED> instruction: 0xf8ecf006
   10094:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   10098:	andeq	lr, r1, r4, asr #13
   1009c:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
   100a0:			; <UNDEFINED> instruction: 0xf503447b
   100a4:			; <UNDEFINED> instruction: 0x46047310
   100a8:			; <UNDEFINED> instruction: 0xf7fd6003
   100ac:	strtmi	pc, [r0], -fp, asr #27
   100b0:	svclt	0x0000bd10
   100b4:	andeq	lr, r1, r0, asr #2
   100b8:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
   100bc:			; <UNDEFINED> instruction: 0xf503447b
   100c0:			; <UNDEFINED> instruction: 0x46047310
   100c4:			; <UNDEFINED> instruction: 0xf7fd6003
   100c8:			; <UNDEFINED> instruction: 0x4620fdbd
   100cc:			; <UNDEFINED> instruction: 0xf8cef006
   100d0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   100d4:	andeq	lr, r1, r4, lsr #2
   100d8:	bmi	1a2cf4 <_ZdlPv@@Base+0x18ca88>
   100dc:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   100e0:	ldmpl	fp, {r2, r9, sl, lr}
   100e4:	andvs	r3, r3, r8, lsl #6
   100e8:	stc2	7, cr15, [ip, #1012]!	; 0x3f4
   100ec:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   100f0:	andeq	lr, r1, r4, asr sp
   100f4:			; <UNDEFINED> instruction: 0x000001bc
   100f8:	bmi	222d1c <_ZdlPv@@Base+0x20cab0>
   100fc:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   10100:	ldmpl	fp, {r2, r9, sl, lr}
   10104:	andvs	r3, r3, r8, lsl #6
   10108:	ldc2	7, cr15, [ip, #1012]	; 0x3f4
   1010c:			; <UNDEFINED> instruction: 0xf0064620
   10110:	strtmi	pc, [r0], -sp, lsr #17
   10114:	svclt	0x0000bd10
   10118:	andeq	lr, r1, r4, lsr sp
   1011c:			; <UNDEFINED> instruction: 0x000001bc
   10120:			; <UNDEFINED> instruction: 0x4614b5f0
   10124:	blhi	1cb5e0 <_ZdlPv@@Base+0x1b5374>
   10128:	bmi	ee1968 <_ZdlPv@@Base+0xecb6fc>
   1012c:	blmi	ee1950 <_ZdlPv@@Base+0xecb6e4>
   10130:	blls	108bbf8 <_ZdlPv@@Base+0x107598c>
   10134:	adclt	r4, r9, sl, ror r4
   10138:	stmdbge	r4, {r1, r2, fp, sp, pc}
   1013c:	stcge	0, cr9, [r0, #-12]!
   10140:	asns	f1, f2
   10144:	ldmpl	r3, {r6, r8, r9, fp, pc}^
   10148:			; <UNDEFINED> instruction: 0x9327681b
   1014c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10150:	bleq	10cbc18 <_ZdlPv@@Base+0x10b59ac>
   10154:	mcr	7, 5, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   10158:	ldrdne	lr, [r2], -sp
   1015c:	blge	1cb7d8 <_ZdlPv@@Base+0x1b556c>
   10160:	bleq	128bc28 <_ZdlPv@@Base+0x12759bc>
   10164:	blls	14b7e0 <_ZdlPv@@Base+0x135574>
   10168:	mrc	7, 4, APSR_nzcv, cr6, cr2, {7}
   1016c:	ldc	12, cr12, [sp, #60]	; 0x3c
   10170:	vldr	d1, [sp, #24]
   10174:	strgt	r0, [pc, #-2820]	; f678 <floor@plt+0xc658>
   10178:	ldm	r4, {r0, r9, sp}
   1017c:	stcge	0, cr0, [r8], {3}
   10180:	eorls	r6, r0, #3866624	; 0x3b0000
   10184:	andeq	lr, r3, r5, lsl #17
   10188:	bvs	1761a10 <_ZdlPv@@Base+0x174b7a4>
   1018c:			; <UNDEFINED> instruction: 0xf9a0f7fc
   10190:	bleq	124bc58 <_ZdlPv@@Base+0x12359ec>
   10194:			; <UNDEFINED> instruction: 0xf7fc4620
   10198:	stmdbge	ip, {r0, r3, r6, r9, fp, ip, sp, lr, pc}
   1019c:	ldcge	6, cr4, [r4], {48}	; 0x30
   101a0:	bleq	34b7dc <_ZdlPv@@Base+0x335570>
   101a4:	blne	3cb7e0 <_ZdlPv@@Base+0x3b5574>
   101a8:	blx	54e1a0 <_ZdlPv@@Base+0x537f34>
   101ac:	cdp	6, 11, cr4, cr0, cr0, {1}
   101b0:	vmov.f64	d6, d0
   101b4:	vstr	d7, [sp, #260]	; 0x104
   101b8:	vmov.32	r6, d0[1]
   101bc:	vstr	d1, [sp, #296]	; 0x128
   101c0:	vmov.32	r7, d0[1]
   101c4:			; <UNDEFINED> instruction: 0xf7fc0b49
   101c8:	strtmi	pc, [r0], -r3, lsl #19
   101cc:	bleq	124bc94 <_ZdlPv@@Base+0x1235a28>
   101d0:	blx	b4e1c8 <_ZdlPv@@Base+0xb37f5c>
   101d4:			; <UNDEFINED> instruction: 0x4630a918
   101d8:	bleq	64b814 <_ZdlPv@@Base+0x6355a8>
   101dc:	blne	6cb818 <_ZdlPv@@Base+0x6b55ac>
   101e0:			; <UNDEFINED> instruction: 0xf9f8f7fc
   101e4:	stmdbge	r0!, {r2, r3, r4, r8, r9, fp, sp, pc}
   101e8:	tstls	r0, r2, lsr r6
   101ec:	ldmdbge	r0, {r3, r4, r5, r9, sl, lr}
   101f0:	bleq	74b82c <_ZdlPv@@Base+0x7355c0>
   101f4:	blne	7cb830 <_ZdlPv@@Base+0x7b55c4>
   101f8:	bmi	2620a0 <_ZdlPv@@Base+0x24be34>
   101fc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   10200:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10204:	subsmi	r9, sl, r7, lsr #22
   10208:	eorlt	sp, r9, r3, lsl #2
   1020c:	blhi	1cb508 <_ZdlPv@@Base+0x1b529c>
   10210:			; <UNDEFINED> instruction: 0xf7f2bdf0
   10214:	svclt	0x0000edfc
   10218:	strdeq	lr, [r1], -ip
   1021c:	andeq	r0, r0, ip, lsl r1
   10220:	andeq	lr, r1, r2, lsr ip
   10224:	mvnsmi	lr, sp, lsr #18
   10228:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   1022c:	ldrmi	r8, [r6], -r8, lsl #22
   10230:			; <UNDEFINED> instruction: 0x46054953
   10234:	bmi	14ea288 <_ZdlPv@@Base+0x14d401c>
   10238:	addlt	r4, sl, r9, ror r4
   1023c:	vmov.f64	d2, #3	; 0x40180000  2.375
   10240:	andls	sl, r1, r0, asr #22
   10244:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   10248:			; <UNDEFINED> instruction: 0xf04f9209
   1024c:	cmnle	r5, r0, lsl #4
   10250:	blvs	cb8b0 <_ZdlPv@@Base+0xb5644>
   10254:	svcgt	0x000f4637
   10258:	stfeqd	f7, [r8], {13}
   1025c:	blvc	104b8e0 <_ZdlPv@@Base+0x1035674>
   10260:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   10264:	cdp	6, 8, cr4, cr6, cr4, {3}
   10268:	strgt	r8, [pc], #-2826	; 10270 <floor@plt+0xd250>
   1026c:	muleq	r3, r7, r8
   10270:	and	pc, r8, sp, asr #17
   10274:	andeq	lr, r3, r4, lsl #17
   10278:	blhi	ff20bd50 <_ZdlPv@@Base+0xff1f5ae4>
   1027c:	blx	44be48 <_ZdlPv@@Base+0x435bdc>
   10280:	vldr	d13, [pc, #44]	; 102b4 <floor@plt+0xd294>
   10284:	stmdavs	fp!, {r0, r3, r4, r5, r8, r9, fp, ip, pc}
   10288:	blhi	ff28bd60 <_ZdlPv@@Base+0xff275af4>
   1028c:	blx	44be58 <_ZdlPv@@Base+0x435bec>
   10290:	cdp	5, 3, cr13, cr9, cr9, {2}
   10294:	strcs	r9, [r4, -r8, asr #22]
   10298:	mrc	0, 5, lr, cr1, cr11, {0}
   1029c:	vldr	d7, [pc]	; 102a4 <floor@plt+0xd284>
   102a0:	vmov.16	d8[2], r0
   102a4:	vdiv.f64	d7, d0, d7
   102a8:			; <UNDEFINED> instruction: 0xf7f20b07
   102ac:	mrc	13, 5, lr, cr13, cr14, {4}
   102b0:	vnmla.f64	d0, d16, d0
   102b4:	addseq	r3, pc, r0, lsl sl	; <UNPREDICTABLE>
   102b8:	stcle	15, cr2, [r7, #-0]
   102bc:	bvc	fe44bae0 <_ZdlPv@@Base+0xfe435874>
   102c0:	ldc	8, cr6, [pc, #172]	; 10374 <floor@plt+0xd354>
   102c4:			; <UNDEFINED> instruction: 0xeeb86b2d
   102c8:			; <UNDEFINED> instruction: 0xee867be7
   102cc:	vadd.f64	d9, d9, d7
   102d0:	strcs	r9, [r0], #-2888	; 0xfffff4b8
   102d4:	bllt	4bdb4 <_ZdlPv@@Base+0x35b48>
   102d8:	blls	28bbc0 <_ZdlPv@@Base+0x275954>
   102dc:	bllt	30bb84 <_ZdlPv@@Base+0x2f5918>
   102e0:	stmdavs	fp!, {sp, lr, pc}
   102e4:	bmi	fe44bb08 <_ZdlPv@@Base+0xfe43589c>
   102e8:	mrc	13, 5, r6, cr0, cr11, {4}
   102ec:	strcc	r1, [r1], #-2891	; 0xfffff4b5
   102f0:			; <UNDEFINED> instruction: 0x46414632
   102f4:	cdp	6, 11, cr4, cr8, cr8, {1}
   102f8:	vnmla.f64	d7, d23, d23
   102fc:	vmov.f64	d1, #9	; 0x40480000  3.125
   10300:	vsub.f64	d0, d8, d10
   10304:	ldrmi	r2, [r8, r1, lsl #22]
   10308:	blle	ffaa0e00 <_ZdlPv@@Base+0xffa8ab94>
   1030c:	blmi	762b8c <_ZdlPv@@Base+0x74c920>
   10310:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10314:	blls	26a384 <_ZdlPv@@Base+0x254118>
   10318:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
   1031c:	ldc	0, cr11, [sp], #40	; 0x28
   10320:	pop	{r3, r8, r9, fp, pc}
   10324:	ldfd	f0, [pc, #960]	; 106ec <floor@plt+0xd6cc>
   10328:	vmov.32	r9, d4[1]
   1032c:	vsqrt.f64	d24, d9
   10330:	strle	pc, [r9, #-2576]	; 0xfffff5f0
   10334:	blls	124bc20 <_ZdlPv@@Base+0x12359b4>
   10338:	strb	r2, [sl, r2, lsl #14]
   1033c:	andscs	r4, ip, r3, lsl r9
   10340:			; <UNDEFINED> instruction: 0xf0044479
   10344:	str	pc, [r3, r9, ror #27]
   10348:	blne	4be4c <_ZdlPv@@Base+0x35be0>
   1034c:			; <UNDEFINED> instruction: 0x4641691b
   10350:	strbtmi	r4, [r2], -r8, lsr #12
   10354:	bleq	12cbe1c <_ZdlPv@@Base+0x12b5bb0>
   10358:	bfi	r4, r8, #15, #9
   1035c:	ldcl	7, cr15, [r6, #-968]	; 0xfffffc38
   10360:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   10364:	svccc	0x00e921fb
   10368:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   1036c:	svccc	0x00f921fb
   10370:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   10374:	strdmi	r2, [r9], -fp
   10378:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   1037c:			; <UNDEFINED> instruction: 0x401921fb
   10380:	strdeq	lr, [r1], -r8
   10384:	andeq	r0, r0, ip, lsl r1
   10388:	andeq	lr, r1, r0, lsr #22
   1038c:	andeq	fp, r0, ip, ror r9
   10390:	svcmi	0x00f0e92d
   10394:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   10398:	ldrmi	r8, [r7], -r8, lsl #22
   1039c:	strmi	r4, [r5], -ip, asr #18
   103a0:	bmi	132a3f4 <_ZdlPv@@Base+0x1314188>
   103a4:	blcs	a1590 <_ZdlPv@@Base+0x8b324>
   103a8:	mrc	0, 5, fp, cr0, cr5, {4}
   103ac:	stmpl	sl, {r6, r8, r9, fp, ip, pc}
   103b0:	andsls	r6, r3, #1179648	; 0x120000
   103b4:	andeq	pc, r0, #79	; 0x4f
   103b8:	ldfd	f5, [r7, #456]	; 0x1c8
   103bc:	vldr	d5, [pc, #8]	; 103cc <floor@plt+0xd3ac>
   103c0:	vdup.16	d5, r6
   103c4:	vmov.f64	d7, #73	; 0x3e480000  0.1953125
   103c8:	vsqrt.f64	d23, d6
   103cc:	ble	5cec14 <_ZdlPv@@Base+0x5b89a8>
   103d0:	blvc	20bcb4 <_ZdlPv@@Base+0x1f5a48>
   103d4:	blpl	e4ba58 <_ZdlPv@@Base+0xe357ec>
   103d8:	blvs	20bdf4 <_ZdlPv@@Base+0x1f5b88>
   103dc:	blvs	ff1cbed8 <_ZdlPv@@Base+0xff1b5c6c>
   103e0:	bcc	44bc40 <_ZdlPv@@Base+0x4359d4>
   103e4:	movwls	r0, #4251	; 0x109b
   103e8:	vstrle	d18, [ip, #-0]
   103ec:	bcc	fe44bc10 <_ZdlPv@@Base+0xfe4359a4>
   103f0:	blvs	d0ba74 <_ZdlPv@@Base+0xcf5808>
   103f4:	blvc	ffa0bedc <_ZdlPv@@Base+0xff9f5c70>
   103f8:	blge	20be18 <_ZdlPv@@Base+0x1f5bac>
   103fc:	ldc	0, cr14, [pc, #12]	; 10410 <floor@plt+0xd3f0>
   10400:	movwcs	sl, #11054	; 0x2b2e
   10404:	blge	135010 <_ZdlPv@@Base+0x11eda4>
   10408:	ldc	14, cr10, [pc, #24]	; 10428 <floor@plt+0xd408>
   1040c:			; <UNDEFINED> instruction: 0xf10d1b2f
   10410:			; <UNDEFINED> instruction: 0xf10d0a28
   10414:	strcs	r0, [r0], #-2360	; 0xfffff6c8
   10418:	bcc	44bc4c <_ZdlPv@@Base+0x4359e0>
   1041c:	vmov.f64	d10, #114	; 0x3f900000  1.125
   10420:	vmla.f64	d0, d11, d0
   10424:			; <UNDEFINED> instruction: 0xeeb03a90
   10428:	and	r8, fp, r1, asr #22
   1042c:	bleq	124bef4 <_ZdlPv@@Base+0x1235c88>
   10430:	bne	fe44bca4 <_ZdlPv@@Base+0xfe435a38>
   10434:	beq	44bca8 <_ZdlPv@@Base+0x435a3c>
   10438:	stc	7, cr15, [lr, #-968]!	; 0xfffffc38
   1043c:	bleq	cbab8 <_ZdlPv@@Base+0xb584c>
   10440:	blne	14babc <_ZdlPv@@Base+0x135850>
   10444:	ldrtmi	r6, [r0], -fp, lsr #16
   10448:			; <UNDEFINED> instruction: 0xf8d33401
   1044c:			; <UNDEFINED> instruction: 0xf7fcb054
   10450:	mrc	8, 5, APSR_nzcv, cr0, cr15, {1}
   10454:	ldrtmi	r0, [r0], -r9, asr #22
   10458:			; <UNDEFINED> instruction: 0xf8e8f7fc
   1045c:			; <UNDEFINED> instruction: 0x46404651
   10460:	bleq	2cba9c <_ZdlPv@@Base+0x2b5830>
   10464:	blne	34baa0 <_ZdlPv@@Base+0x335834>
   10468:			; <UNDEFINED> instruction: 0xf8b4f7fc
   1046c:			; <UNDEFINED> instruction: 0x4649463a
   10470:	stc	6, cr4, [sp, #160]	; 0xa0
   10474:	vstr	d0, [sp, #56]	; 0x38
   10478:	bfimi	r1, r0, #22, #3
   1047c:	addsmi	r9, ip, #1024	; 0x400
   10480:	blhi	2cbd68 <_ZdlPv@@Base+0x2b5afc>
   10484:	bmi	5473d4 <_ZdlPv@@Base+0x531168>
   10488:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   1048c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10490:	subsmi	r9, sl, r3, lsl fp
   10494:	andslt	sp, r5, sl, lsl #2
   10498:	blhi	24b794 <_ZdlPv@@Base+0x235528>
   1049c:	svchi	0x00f0e8bd
   104a0:	eorscs	r4, pc, lr, lsl #18
   104a4:			; <UNDEFINED> instruction: 0xf0044479
   104a8:			; <UNDEFINED> instruction: 0xe786fd37
   104ac:	stc	7, cr15, [lr], #968	; 0x3c8
   104b0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   104b4:	svccc	0x00f921fb
   104b8:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   104bc:	strdmi	r2, [r9], -fp
   104c0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   104c4:			; <UNDEFINED> instruction: 0x401921fb
	...
   104d0:	andeq	lr, r1, ip, lsl #21
   104d4:	andeq	r0, r0, ip, lsl r1
   104d8:	andeq	lr, r1, r6, lsr #19
   104dc:	andeq	fp, r0, r8, lsl r8
   104e0:	svcmi	0x00f0e92d
   104e4:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   104e8:	ldrmi	r8, [sp], -lr, lsl #22
   104ec:	strmi	r4, [r0], r8, asr #21
   104f0:	ldrbtmi	r4, [sl], #-3016	; 0xfffff438
   104f4:	bne	44bd34 <_ZdlPv@@Base+0x435ac8>
   104f8:	ldcls	0, cr11, [fp], #-652	; 0xfffffd74
   104fc:	strls	r6, [r3], #-2080	; 0xfffff7e0
   10500:	ldmpl	r3, {r0, fp, sp}^
   10504:	ldmdavs	fp, {r1, r3, r4, r5, sl, fp, ip, pc}
   10508:			; <UNDEFINED> instruction: 0xf04f9321
   1050c:			; <UNDEFINED> instruction: 0xf0400300
   10510:	ldfd	f0, [r4, #404]	; 0x194
   10514:	vmov.f64	d7, #80	; 0x3e800000  0.250
   10518:	vneg.f64	d23, d0
   1051c:			; <UNDEFINED> instruction: 0xf000fa10
   10520:	ldfd	f0, [r4, #240]	; 0xf0
   10524:	vmov.f64	d7, #82	; 0x3e900000  0.2812500
   10528:	vneg.f64	d23, d0
   1052c:			; <UNDEFINED> instruction: 0xf000fa10
   10530:			; <UNDEFINED> instruction: 0x46298134
   10534:			; <UNDEFINED> instruction: 0xf7fc4630
   10538:	svcge	0x001cf84d
   1053c:	tstls	r2, r4, lsl #18
   10540:			; <UNDEFINED> instruction: 0xf10d4638
   10544:			; <UNDEFINED> instruction: 0xf10d0b18
   10548:			; <UNDEFINED> instruction: 0xeeb00930
   1054c:	vstr	d7, [sp, #256]	; 0x100
   10550:	vmov.32	r1, d0[1]
   10554:	vstr	d0, [sp]
   10558:			; <UNDEFINED> instruction: 0xf7fc7b1c
   1055c:	ldc	8, cr15, [r4, #364]	; 0x16c
   10560:	vldr	d5, [r4]
   10564:	vmov.f64	d6, #2	; 0x40100000  2.250
   10568:	vstr	d7, [sp, #260]	; 0x104
   1056c:	vdiv.f64	d0, d0, d8
   10570:	vstr	d1, [sp, #20]
   10574:	vdiv.f64	d7, d7, d10
   10578:			; <UNDEFINED> instruction: 0xf7f20b06
   1057c:	stmdbls	r2, {r1, r5, r6, sl, fp, sp, lr, pc}
   10580:			; <UNDEFINED> instruction: 0xf7f24658
   10584:	ldc	12, cr14, [r4, #552]	; 0x228
   10588:	strbmi	r6, [r8], -r2, lsl #22
   1058c:	blvc	4bbe4 <_ZdlPv@@Base+0x35978>
   10590:	blne	1cbc0c <_ZdlPv@@Base+0x1b59a0>
   10594:	bleq	14bc10 <_ZdlPv@@Base+0x1359a4>
   10598:	blne	1cbe24 <_ZdlPv@@Base+0x1b5bb8>
   1059c:	bleq	20be24 <_ZdlPv@@Base+0x1f5bb8>
   105a0:			; <UNDEFINED> instruction: 0xff96f7fb
   105a4:	blge	cbbfc <_ZdlPv@@Base+0xb5990>
   105a8:	vldr.16	s18, [r4, #4]
   105ac:	vldr	d9, [sp]
   105b0:	vldr	d6, [sp, #48]	; 0x30
   105b4:	vmul.f64	d5, d10, d14
   105b8:	vmul.f64	d10, d9, d10
   105bc:	vmul.f64	d9, d10, d9
   105c0:	vmul.f64	d3, d9, d10
   105c4:	vmul.f64	d2, d6, d9
   105c8:	vmul.f64	d7, d5, d3
   105cc:	vmul.f64	d4, d7, d2
   105d0:	vadd.f64	d7, d9, d6
   105d4:	vmls.f64	d11, d4, d10
   105d8:	vdiv.f64	d7, d7, d5
   105dc:	vdiv.f64	d1, d1, d2
   105e0:	vmul.f64	d4, d4, d3
   105e4:	vdiv.f64	d4, d4, d7
   105e8:	vdiv.f64	d1, d1, d2
   105ec:	vmul.f64	d0, d0, d3
   105f0:	vmov.f64	d0, #87	; 0x3eb80000  0.3593750
   105f4:	vneg.f64	d0, d0
   105f8:	vsqrt.f64	d24, d0
   105fc:			; <UNDEFINED> instruction: 0xf100fa10
   10600:			; <UNDEFINED> instruction: 0xf10d80f9
   10604:	tstls	r2, r0, asr #20
   10608:	mcr	6, 1, r4, cr11, cr0, {2}
   1060c:	vnmul.f64	d7, d11, d5
   10610:	vdiv.f64	d11, d7, d6
   10614:	vdiv.f64	d4, d11, d10
   10618:	vmul.f64	d7, d4, d9
   1061c:	vmul.f64	d4, d7, d5
   10620:	vdiv.f64	d7, d4, d6
   10624:	vdiv.f64	d1, d7, d10
   10628:	vmul.f64	d0, d1, d9
   1062c:	vmul.f64	d1, d0, d5
   10630:			; <UNDEFINED> instruction: 0xf7fb0b06
   10634:	ldc	15, cr15, [sp, #308]	; 0x134
   10638:	vldr	d6, [sp, #64]	; 0x40
   1063c:	vldr	d7, [r6, #72]	; 0x48
   10640:	vldr	d1, [r6]
   10644:	vadd.f64	d0, d1, d2
   10648:	vsub.f64	d1, d0, d6
   1064c:			; <UNDEFINED> instruction: 0xf7f20b47
   10650:	stmdbls	r2, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   10654:	mrc	6, 5, r4, cr0, cr8, {2}
   10658:			; <UNDEFINED> instruction: 0xf7f2bb40
   1065c:	ldc	12, cr14, [sp, #120]	; 0x78
   10660:	vldr	d6, [sp, #64]	; 0x40
   10664:	vldr	d7, [r5, #72]	; 0x48
   10668:	vldr	d1, [r5]
   1066c:	vadd.f64	d0, d1, d2
   10670:	vldr	d1, [sp, #280]	; 0x118
   10674:	vldr	d9, [sp, #16]
   10678:	vadd.f64	d10, d0, d6
   1067c:			; <UNDEFINED> instruction: 0xf7f20b47
   10680:	stmdbls	r2, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
   10684:	mrc	6, 5, r4, cr0, cr8, {2}
   10688:			; <UNDEFINED> instruction: 0xf7f2db40
   1068c:	ldrtmi	lr, [r8], -r6, lsl #24
   10690:	blgt	14bd0c <_ZdlPv@@Base+0x135aa0>
   10694:	blne	24bf44 <_ZdlPv@@Base+0x235cd8>
   10698:	blge	1cbd14 <_ZdlPv@@Base+0x1b5aa8>
   1069c:	bleq	24bf48 <_ZdlPv@@Base+0x235cdc>
   106a0:			; <UNDEFINED> instruction: 0xff16f7fb
   106a4:			; <UNDEFINED> instruction: 0x46384651
   106a8:			; <UNDEFINED> instruction: 0xff94f7fb
   106ac:	mrc	6, 5, r4, cr0, cr8, {1}
   106b0:	vstr	d7, [sp, #256]	; 0x100
   106b4:	vmov.32	d12[1], r1
   106b8:	vstr	d0, [sp, #32]
   106bc:	vmov.32	d10[1], r7
   106c0:			; <UNDEFINED> instruction: 0xf7fb1b08
   106c4:	ldrbmi	pc, [r1], -r5, lsl #30	; <UNPREDICTABLE>
   106c8:			; <UNDEFINED> instruction: 0xf7fb4638
   106cc:	ldmdbge	r4, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   106d0:	stc	6, cr4, [sp, #192]	; 0xc0
   106d4:	vstr	d1, [sp, #104]	; 0x68
   106d8:			; <UNDEFINED> instruction: 0xf7fb0b18
   106dc:	ldrtmi	pc, [r8], -fp, lsl #31	; <UNPREDICTABLE>
   106e0:	blne	7cbd1c <_ZdlPv@@Base+0x7b5ab0>
   106e4:	bleq	74bd20 <_ZdlPv@@Base+0x735ab4>
   106e8:			; <UNDEFINED> instruction: 0xffbaf7fb
   106ec:			; <UNDEFINED> instruction: 0x46304631
   106f0:	blls	104c1b8 <_ZdlPv@@Base+0x1035f4c>
   106f4:			; <UNDEFINED> instruction: 0xffa6f7fb
   106f8:	bleq	104c1d4 <_ZdlPv@@Base+0x1035f68>
   106fc:	blgt	ff04c1c8 <_ZdlPv@@Base+0xff035f5c>
   10700:	blx	44c2cc <_ZdlPv@@Base+0x436060>
   10704:	ldmdbge	r8, {r0, r1, r4, r5, r6, sl, ip, lr, pc}
   10708:			; <UNDEFINED> instruction: 0xf7fb4628
   1070c:	shsub16mi	pc, r8, r3	; <UNPREDICTABLE>
   10710:	blge	34c13c <_ZdlPv@@Base+0x335ed0>
   10714:	blne	7cbd50 <_ZdlPv@@Base+0x7b5ae4>
   10718:	bleq	74bd54 <_ZdlPv@@Base+0x735ae8>
   1071c:			; <UNDEFINED> instruction: 0xffa0f7fb
   10720:	strtmi	r4, [r8], -r9, lsr #12
   10724:	blls	104c1ec <_ZdlPv@@Base+0x1035f80>
   10728:			; <UNDEFINED> instruction: 0xff8cf7fb
   1072c:	bleq	104c208 <_ZdlPv@@Base+0x1035f9c>
   10730:	blgt	104c1f8 <_ZdlPv@@Base+0x1035f8c>
   10734:	blx	44c300 <_ZdlPv@@Base+0x436094>
   10738:	cfldrs	mvf13, [pc, #344]	; 10898 <floor@plt+0xd878>
   1073c:	vmov.u16	r7, d4[2]
   10740:	vsqrt.f64	d26, d7
   10744:	strle	pc, [r8, #-2576]	; 0xfffff5f0
   10748:	blpl	ff34c214 <_ZdlPv@@Base+0xff335fa8>
   1074c:	blvs	18c178 <_ZdlPv@@Base+0x175f0c>
   10750:	blvs	ff20c228 <_ZdlPv@@Base+0xff1f5fbc>
   10754:	blx	44c320 <_ZdlPv@@Base+0x4360b4>
   10758:	svcls	0x0003d425
   1075c:	mrc	6, 0, r4, cr14, cr2, {1}
   10760:			; <UNDEFINED> instruction: 0x464b1a10
   10764:	strls	r4, [r0], #-1600	; 0xfffff9c0
   10768:			; <UNDEFINED> instruction: 0xf7ff9701
   1076c:	mrc	14, 0, APSR_nzcv, cr14, cr9, {5}
   10770:			; <UNDEFINED> instruction: 0x462b1a10
   10774:	strbmi	r4, [r0], -sl, asr #12
   10778:	strmi	lr, [r0, -sp, asr #19]
   1077c:	mrc2	7, 5, pc, cr0, cr15, {7}
   10780:	blmi	92301c <_ZdlPv@@Base+0x90cdb0>
   10784:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10788:	blls	86a7f8 <_ZdlPv@@Base+0x85458c>
   1078c:	teqle	r9, sl, asr r0
   10790:	ldc	0, cr11, [sp], #140	; 0x8c
   10794:	pop	{r1, r2, r3, r8, r9, fp, pc}
   10798:	stmdbmi	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1079c:	ldrbtmi	r2, [r9], #-87	; 0xffffffa9
   107a0:	blx	feecc7ba <_ZdlPv@@Base+0xfeeb654e>
   107a4:			; <UNDEFINED> instruction: 0xf8d8e6c5
   107a8:	ldrbmi	r3, [r0], -r0
   107ac:	bne	44c02c <_ZdlPv@@Base+0x435dc0>
   107b0:			; <UNDEFINED> instruction: 0xf7fb6d9c
   107b4:	cdp	15, 11, cr15, cr0, cr15, {0}
   107b8:	bls	db4f4 <_ZdlPv@@Base+0xc5288>
   107bc:			; <UNDEFINED> instruction: 0x46404639
   107c0:	blvs	104c288 <_ZdlPv@@Base+0x103601c>
   107c4:	blvc	108c28c <_ZdlPv@@Base+0x1076020>
   107c8:	blvs	74be04 <_ZdlPv@@Base+0x735b98>
   107cc:	bleq	124c294 <_ZdlPv@@Base+0x1236028>
   107d0:	blvc	7cbe0c <_ZdlPv@@Base+0x7b5ba0>
   107d4:	blne	130c29c <_ZdlPv@@Base+0x12f6030>
   107d8:	ldrb	r4, [r1, r0, lsr #15]
   107dc:	subscs	r4, r6, r0, lsl r9
   107e0:			; <UNDEFINED> instruction: 0xf0044479
   107e4:			; <UNDEFINED> instruction: 0xe694fb99
   107e8:	b	1fce7b8 <_ZdlPv@@Base+0x1fb854c>
   107ec:			; <UNDEFINED> instruction: 0xf7f2e7a5
   107f0:			; <UNDEFINED> instruction: 0xe788ea7c
   107f4:	b	1e4e7c4 <_ZdlPv@@Base+0x1e38558>
   107f8:	blvs	34be74 <_ZdlPv@@Base+0x335c08>
   107fc:	vldr.16	s18, [sp, #4]
   10800:	ldrbt	r5, [lr], lr, lsl #22
   10804:	bl	ce7d4 <_ZdlPv@@Base+0xb8568>
   10808:	bl	7214c4 <_ZdlPv@@Base+0x70b258>
   1080c:	svccc	0x001a36e2
   10810:	andeq	lr, r1, lr, lsr r9
   10814:	andeq	r0, r0, ip, lsl r1
   10818:	andeq	lr, r1, ip, lsr #13
   1081c:	andeq	fp, r0, lr, lsl r5
   10820:	ldrdeq	fp, [r0], -ip
   10824:	svcmi	0x00f0e92d
   10828:	stc	6, cr4, [sp, #-620]!	; 0xfffffd94
   1082c:	ldmdavs	fp, {r4, r8, r9, fp, pc}
   10830:	adcslt	r2, r3, r3, lsl #22
   10834:	smlabteq	fp, sp, r9, lr
   10838:	andls	r4, sl, #3129344	; 0x2fc000
   1083c:	ldrbtmi	r4, [r9], #-2751	; 0xfffff541
   10840:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   10844:			; <UNDEFINED> instruction: 0xf04f9231
   10848:			; <UNDEFINED> instruction: 0xf0400200
   1084c:	mcrls	1, 0, r8, cr10, cr11, {2}
   10850:	blvs	24c318 <_ZdlPv@@Base+0x2360ac>
   10854:	blcc	fec4bed8 <_ZdlPv@@Base+0xfec35c6c>
   10858:	stcgt	6, cr4, [pc, #-372]	; 106ec <floor@plt+0xd6cc>
   1085c:	ldc	12, cr10, [r6, #168]	; 0xa8
   10860:	strls	r9, [sp], #-2816	; 0xfffff500
   10864:	blge	cbec4 <_ZdlPv@@Base+0xb5c58>
   10868:	strgt	r2, [pc], #-1537	; 10870 <floor@plt+0xd850>
   1086c:	blne	110c334 <_ZdlPv@@Base+0x10f60c8>
   10870:	muleq	r3, r5, r8
   10874:	blvc	feacbef8 <_ZdlPv@@Base+0xfeab5c8c>
   10878:	stm	r4, {r1, r3, r5, r9, sl, ip, pc}
   1087c:	cdp	0, 3, cr0, cr9, cr3, {0}
   10880:	vldr	d4, [fp, #40]	; 0x28
   10884:	vadd.f64	d13, d9, d2
   10888:			; <UNDEFINED> instruction: 0xee822b4a
   1088c:	vmov.f64	d5, #52	; 0x41a00000  20.0
   10890:	vmul.f64	d2, d4, d0
   10894:	vmov.f64	d4, #103	; 0x3f380000  0.7187500
   10898:	vmul.f64	d7, d9, d0
   1089c:	vmul.f64	d9, d5, d7
   108a0:	vmul.f64	d6, d5, d6
   108a4:	vmul.f64	d2, d6, d2
   108a8:	vmla.f64	d6, d2, d5
   108ac:	vnmul.f64	d1, d6, d5
   108b0:	vmul.f64	d6, d10, d5
   108b4:	vmla.f64	d10, d6, d7
   108b8:	vcmp.f64	d3, d5
   108bc:	vdiv.f64	d5, d3, d0
   108c0:	vmul.f64	d6, d6, d1
   108c4:	vdiv.f64	d6, d6, d4
   108c8:	vmla.f64	d4, d4, d13
   108cc:	vmov.f64	d7, #213	; 0xbea80000 -0.3281250
   108d0:	vnmla.f64	d7, d23, d7
   108d4:	sbcseq	r3, fp, r0, lsl sl
   108d8:	blcs	1f54fc <_ZdlPv@@Base+0x1df290>
   108dc:	tsthi	fp, r0, asr #6	; <UNPREDICTABLE>
   108e0:	mcr	1, 0, r4, cr5, cr3, {1}
   108e4:			; <UNDEFINED> instruction: 0xeeb83a10
   108e8:	blge	5a7804 <_ZdlPv@@Base+0x591598>
   108ec:	blne	fe3cbf70 <_ZdlPv@@Base+0xfe3b5d04>
   108f0:	movwls	sl, #23570	; 0x5c12
   108f4:	blge	9a2170 <_ZdlPv@@Base+0x98bf04>
   108f8:	bge	7a2180 <_ZdlPv@@Base+0x78bf14>
   108fc:	bcc	44c124 <_ZdlPv@@Base+0x435eb8>
   10900:	bge	8b5120 <_ZdlPv@@Base+0x89eeb4>
   10904:	cdp	2, 0, cr9, cr13, cr8, {0}
   10908:	vnmlage.f64	d6, d10, d5
   1090c:	blgt	fe24bf90 <_ZdlPv@@Base+0xfe235d24>
   10910:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   10914:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   10918:	beq	4ca5c <_ZdlPv@@Base+0x367f0>
   1091c:	bleq	128c3e4 <_ZdlPv@@Base+0x1276178>
   10920:	bl	108c3e8 <_ZdlPv@@Base+0x107617c>
   10924:	blx	18c346 <_ZdlPv@@Base+0x1760da>
   10928:	ldc2l	7, cr15, [r2, #1004]	; 0x3ec
   1092c:	blpl	cbfa0 <_ZdlPv@@Base+0xb5d34>
   10930:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   10934:	andge	pc, r8, sp, asr #17
   10938:	andeq	lr, pc, r5, lsl #17
   1093c:	bpl	44c1a4 <_ZdlPv@@Base+0x435f38>
   10940:	blmi	14c410 <_ZdlPv@@Base+0x1361a4>
   10944:	blvs	18c35c <_ZdlPv@@Base+0x1760f0>
   10948:	blvc	ff1cc544 <_ZdlPv@@Base+0xff1b62d8>
   1094c:	bvc	28c088 <_ZdlPv@@Base+0x275e1c>
   10950:			; <UNDEFINED> instruction: 0xf8cd46d3
   10954:			; <UNDEFINED> instruction: 0xf10aa010
   10958:	b	13d3164 <_ZdlPv@@Base+0x13bcef8>
   1095c:	cdp	3, 11, cr0, cr6, cr11, {3}
   10960:	b	13ef568 <_ZdlPv@@Base+0x13d92fc>
   10964:	cdp	7, 0, cr0, cr6, cr10, {3}
   10968:	ldm	r4, {r4, r9, fp, ip, sp}
   1096c:	cdp	0, 0, cr0, cr8, cr15, {0}
   10970:	svcls	0x00067a10
   10974:	andeq	lr, pc, r6, lsl #17
   10978:	vmov.f64	d9, #133	; 0xc0280000 -2.625
   1097c:	blgt	3f38a4 <_ZdlPv@@Base+0x3dd638>
   10980:	blhi	40c228 <_ZdlPv@@Base+0x3f5fbc>
   10984:	andeq	lr, pc, r7, lsl #17
   10988:	blvs	ff1cc470 <_ZdlPv@@Base+0xff1b6204>
   1098c:	blvs	20c26c <_ZdlPv@@Base+0x1f6000>
   10990:	blhi	38c1b0 <_ZdlPv@@Base+0x375f44>
   10994:	blhi	ff3cc46c <_ZdlPv@@Base+0xff3b6200>
   10998:	blx	44c564 <_ZdlPv@@Base+0x4362f8>
   1099c:	ldcl	13, cr13, [sp, #264]	; 0x108
   109a0:	strls	r7, [r3], -r9, lsl #20
   109a4:	bllt	ffa0c48c <_ZdlPv@@Base+0xff9f6220>
   109a8:	movwcc	r9, #6914	; 0x1b02
   109ac:	cdpls	3, 0, cr9, cr2, cr2, {0}
   109b0:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   109b4:	mcr	0, 0, r0, cr0, cr6, {3}
   109b8:	vmovls	s6, r6
   109bc:	bleq	ff04c4a4 <_ZdlPv@@Base+0xff036238>
   109c0:	andeq	lr, pc, r6, lsl #17
   109c4:	strbmi	r4, [r8], -r1, asr #12
   109c8:	bleq	34c250 <_ZdlPv@@Base+0x335fe4>
   109cc:	bleq	30c3d4 <_ZdlPv@@Base+0x2f6168>
   109d0:	b	18ce9a0 <_ZdlPv@@Base+0x18b8734>
   109d4:	bleq	3cc050 <_ZdlPv@@Base+0x3b5de4>
   109d8:	ldc	6, cr4, [sp, #160]	; 0xa0
   109dc:	vmov.32	d0[1], r1
   109e0:	vmul.f64	d0, d1, d9
   109e4:			; <UNDEFINED> instruction: 0xf7fb1b0a
   109e8:	ldm	r5, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   109ec:	stm	r4, {r0, r1, r2, r3}
   109f0:	ldrtmi	r0, [r1], -pc
   109f4:			; <UNDEFINED> instruction: 0xf7fb4620
   109f8:			; <UNDEFINED> instruction: 0x4628fdfd
   109fc:	bleq	9cc038 <_ZdlPv@@Base+0x9b5dcc>
   10a00:	blne	a4c03c <_ZdlPv@@Base+0xa35dd0>
   10a04:	mcr2	7, 1, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
   10a08:	blvs	13cc4d0 <_ZdlPv@@Base+0x13b6264>
   10a0c:	bl	4c30c <_ZdlPv@@Base+0x360a0>
   10a10:	blhi	ff3cc4e8 <_ZdlPv@@Base+0xff3b627c>
   10a14:	blx	44c5e0 <_ZdlPv@@Base+0x436374>
   10a18:	cdp	12, 3, cr13, cr8, cr6, {6}
   10a1c:	vmlsls.f64	d6, d3, d6
   10a20:	blhi	4c440 <_ZdlPv@@Base+0x361d4>
   10a24:			; <UNDEFINED> instruction: 0x46204631
   10a28:	stc2l	7, cr15, [r4, #1004]!	; 0x3ec
   10a2c:	cdp	8, 11, cr9, cr0, cr8, {0}
   10a30:	vstr	d7, [sp, #256]	; 0x100
   10a34:			; <UNDEFINED> instruction: 0xeeb01b24
   10a38:	vstr	d0, [sp, #288]	; 0x120
   10a3c:			; <UNDEFINED> instruction: 0xf7fb7b22
   10a40:			; <UNDEFINED> instruction: 0x4629fdf5
   10a44:	stc	6, cr4, [sp, #192]	; 0xc0
   10a48:	vstr	d0, [sp, #152]	; 0x98
   10a4c:			; <UNDEFINED> instruction: 0xf7fb1b28
   10a50:	cdp	13, 11, cr15, cr0, cr1, {6}
   10a54:	vstr	d6, [sp, #260]	; 0x104
   10a58:	vdup.32	d0, r0
   10a5c:	vstr	d1, [sp, #36]	; 0x24
   10a60:	vdup.32	d6, r6
   10a64:			; <UNDEFINED> instruction: 0xf7f20b0a
   10a68:	strbmi	lr, [r1], -ip, ror #19
   10a6c:			; <UNDEFINED> instruction: 0xf7f24648
   10a70:	vldr	s28, [sp, #80]	; 0x50
   10a74:	strtmi	r0, [r8], -lr, lsl #22
   10a78:	blne	44c0f4 <_ZdlPv@@Base+0x435e88>
   10a7c:	bleq	28c304 <_ZdlPv@@Base+0x276098>
   10a80:	blne	2cc30c <_ZdlPv@@Base+0x2b60a0>
   10a84:	stc2	7, cr15, [r4, #-1004]!	; 0xfffffc14
   10a88:	ldm	r5, {r2, r8, r9, sl, fp, ip, pc}
   10a8c:	b	1bd0ad0 <_ZdlPv@@Base+0x1bba864>
   10a90:	svcls	0x00050c07
   10a94:	svceq	0x0001f1bb
   10a98:			; <UNDEFINED> instruction: 0xf04fbfd4
   10a9c:			; <UNDEFINED> instruction: 0xf00c0b00
   10aa0:	stm	r7, {r0, r8, r9, fp}
   10aa4:			; <UNDEFINED> instruction: 0xf1bb000f
   10aa8:	tstle	r1, r0, lsl #30
   10aac:	bls	1376d0 <_ZdlPv@@Base+0x121464>
   10ab0:			; <UNDEFINED> instruction: 0xf47f4293
   10ab4:	bmi	8bc7f0 <_ZdlPv@@Base+0x8a6584>
   10ab8:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   10abc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10ac0:	subsmi	r9, sl, r1, lsr fp
   10ac4:	eorslt	sp, r3, r4, lsr #2
   10ac8:	blhi	44bdc4 <_ZdlPv@@Base+0x435b58>
   10acc:	svchi	0x00f0e8bd
   10ad0:	bleq	4c598 <_ZdlPv@@Base+0x3632c>
   10ad4:			; <UNDEFINED> instruction: 0xf7fb980a
   10ad8:	bls	390154 <_ZdlPv@@Base+0x379ee8>
   10adc:	ldmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
   10ae0:	andls	r0, r1, #-1073741822	; 0xc0000002
   10ae4:	bls	1b5eec <_ZdlPv@@Base+0x19fc80>
   10ae8:	bleq	9cc124 <_ZdlPv@@Base+0x9b5eb8>
   10aec:	blne	a4c128 <_ZdlPv@@Base+0xa35ebc>
   10af0:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
   10af4:	mcr	7, 1, lr, cr6, cr10, {6}
   10af8:	movwcs	sp, #35589	; 0x8b05
   10afc:	cdp	3, 11, cr9, cr1, cr7, {0}
   10b00:	ldrbt	r5, [r2], r0, lsl #22
   10b04:	rsbscs	r4, lr, pc, lsl #18
   10b08:			; <UNDEFINED> instruction: 0xf0044479
   10b0c:	ldr	pc, [lr], r5, lsl #20
   10b10:	ldmdb	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b14:	andhi	pc, r0, pc, lsr #7
   10b18:	andeq	r0, r0, r0
   10b1c:	subsmi	r0, r0, r0
   10b20:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   10b24:	svccc	0x00f921fb
	...
   10b30:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   10b34:	strdmi	r2, [r9], -fp
   10b38:	strdeq	lr, [r1], -r2
   10b3c:	andeq	r0, r0, ip, lsl r1
   10b40:	andeq	lr, r1, r6, ror r3
   10b44:			; <UNDEFINED> instruction: 0x0000b1b4
   10b48:	svcmi	0x00f0e92d
   10b4c:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   10b50:	pkhbtmi	r8, r3, r0, lsl #22
   10b54:	adclt	r4, r9, r6, lsr #21
   10b58:	stmibmi	r6!, {r0, r2, r8, ip, pc}
   10b5c:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
   10b60:	stmpl	sl, {r0, r1, r3, r4, fp, sp, lr}
   10b64:	ldmdavs	r2, {r1, r8, r9, fp, sp}
   10b68:			; <UNDEFINED> instruction: 0xf04f9227
   10b6c:			; <UNDEFINED> instruction: 0xf0400200
   10b70:	ldfd	f0, [r4, #156]	; 0x9c
   10b74:	vmulge.f64	d9, d0, d0
   10b78:	ldrd	pc, [r4], -sp
   10b7c:	ldrtmi	r2, [r4], r1, lsl #14
   10b80:	ldc	6, cr9, [r4, #28]
   10b84:			; <UNDEFINED> instruction: 0xac0cab02
   10b88:	smlsdxls	r0, r5, r6, r4
   10b8c:	cdp	13, 11, cr12, cr0, cr15, {0}
   10b90:	vldr	d4, [pc, #32]	; 10bb8 <floor@plt+0xdb98>
   10b94:	vnmlsge.f64	d5, d16, d15
   10b98:	beq	a4cfd4 <_ZdlPv@@Base+0xa36d68>
   10b9c:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   10ba0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10ba4:	blvc	fe34c228 <_ZdlPv@@Base+0xfe335fbc>
   10ba8:	andeq	lr, pc, ip, lsr #17
   10bac:	vldr	s20, [lr, #96]	; 0x60
   10bb0:	andls	r8, r6, #2048	; 0x800
   10bb4:	muleq	r3, r5, r8
   10bb8:	mrc	13, 1, sl, cr9, cr12, {0}
   10bbc:	strls	sp, [r0, -sl, lsl #22]!
   10bc0:	blne	fe20c244 <_ZdlPv@@Base+0xfe1f5fd8>
   10bc4:	stm	ip, {r2, r4, r8, r9, sl, fp, sp, pc}
   10bc8:	strtmi	r0, [r0], -r3
   10bcc:	blgt	fe1cc250 <_ZdlPv@@Base+0xfe1b5fe4>
   10bd0:	blvs	12cc4bc <_ZdlPv@@Base+0x12b6250>
   10bd4:	blcs	38c5f4 <_ZdlPv@@Base+0x376388>
   10bd8:	blcc	4c6ac <_ZdlPv@@Base+0x36440>
   10bdc:	blle	20c498 <_ZdlPv@@Base+0x1f622c>
   10be0:	blvc	118c6a8 <_ZdlPv@@Base+0x117643c>
   10be4:	blvs	4c6c4 <_ZdlPv@@Base+0x36458>
   10be8:	blls	1cc494 <_ZdlPv@@Base+0x1b6228>
   10bec:	blmi	14c47c <_ZdlPv@@Base+0x136210>
   10bf0:	blcc	10c480 <_ZdlPv@@Base+0xf6214>
   10bf4:	blmi	cc48c <_ZdlPv@@Base+0xb6220>
   10bf8:	blvc	10cc40c <_ZdlPv@@Base+0x10b61a0>
   10bfc:	blmi	cc494 <_ZdlPv@@Base+0xb6228>
   10c00:	blge	1cc4b0 <_ZdlPv@@Base+0x1b6244>
   10c04:	blpl	10cc41c <_ZdlPv@@Base+0x10b61b0>
   10c08:	blcs	4c6e4 <_ZdlPv@@Base+0x36478>
   10c0c:	blmi	20c628 <_ZdlPv@@Base+0x1f63bc>
   10c10:	bleq	128c6d8 <_ZdlPv@@Base+0x127646c>
   10c14:	bl	108c6dc <_ZdlPv@@Base+0x1076470>
   10c18:	blle	38c4b0 <_ZdlPv@@Base+0x376244>
   10c1c:	blpl	24c658 <_ZdlPv@@Base+0x2363ec>
   10c20:	blvs	cc43c <_ZdlPv@@Base+0xb61d0>
   10c24:	blvs	ff1cc720 <_ZdlPv@@Base+0xff1b64b4>
   10c28:	bcs	44c488 <_ZdlPv@@Base+0x43621c>
   10c2c:	blcs	110e80 <_ZdlPv@@Base+0xfac14>
   10c30:	svclt	0x00b8461a
   10c34:	cdp	2, 0, cr2, cr8, cr4, {0}
   10c38:			; <UNDEFINED> instruction: 0xf7fb2a10
   10c3c:	cdp	12, 11, cr15, cr2, cr9, {2}
   10c40:	blls	67858 <_ZdlPv@@Base+0x515ec>
   10c44:	blvs	cc298 <_ZdlPv@@Base+0xb602c>
   10c48:	bcc	44c4b0 <_ZdlPv@@Base+0x436244>
   10c4c:	blx	1cc66a <_ZdlPv@@Base+0x1b63fe>
   10c50:	blvc	ff24c738 <_ZdlPv@@Base+0xff2364cc>
   10c54:	movwls	r3, #17153	; 0x4301
   10c58:	blvc	cc294 <_ZdlPv@@Base+0xb6028>
   10c5c:	blx	ff40c75a <_ZdlPv@@Base+0xff3f64ee>
   10c60:	bvc	4c3dc <_ZdlPv@@Base+0x36170>
   10c64:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   10c68:	blvs	ffa0c750 <_ZdlPv@@Base+0xff9f64e4>
   10c6c:	blvc	cc2e8 <_ZdlPv@@Base+0xb607c>
   10c70:	andeq	lr, pc, r6, lsl #17
   10c74:	blvs	38c514 <_ZdlPv@@Base+0x3762a8>
   10c78:	blhi	20c698 <_ZdlPv@@Base+0x1f642c>
   10c7c:	blhi	ff3cc754 <_ZdlPv@@Base+0xff3b64e8>
   10c80:	blx	44c84c <_ZdlPv@@Base+0x4365e0>
   10c84:	addshi	pc, r7, r0, asr #6
   10c88:	bllt	ff40c770 <_ZdlPv@@Base+0xff3f6504>
   10c8c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   10c90:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   10c94:	mcrreq	10, 4, lr, r8, cr15
   10c98:	bgt	44c4a0 <_ZdlPv@@Base+0x436234>
   10c9c:	bleq	ff04c784 <_ZdlPv@@Base+0xff036518>
   10ca0:	andeq	lr, pc, r6, lsl #17
   10ca4:	ldrbmi	r4, [r0], -r9, asr #12
   10ca8:	bleq	34c530 <_ZdlPv@@Base+0x3362c4>
   10cac:	bleq	30c6b4 <_ZdlPv@@Base+0x2f6448>
   10cb0:	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10cb4:	bleq	24c330 <_ZdlPv@@Base+0x2360c4>
   10cb8:	ldc	6, cr4, [sp, #160]	; 0xa0
   10cbc:	vmul.f64	d1, d0, d10
   10cc0:	vmul.f64	d0, d1, d9
   10cc4:			; <UNDEFINED> instruction: 0xf7fb1b0a
   10cc8:	ldm	r5, {r0, r1, sl, fp, ip, sp, lr, pc}
   10ccc:	stm	r4, {r0, r1, r2, r3}
   10cd0:	ldrtmi	r0, [r1], -pc
   10cd4:			; <UNDEFINED> instruction: 0xf7fb4620
   10cd8:	strtmi	pc, [r8], -sp, lsl #25
   10cdc:	bleq	74c318 <_ZdlPv@@Base+0x7360ac>
   10ce0:	blne	7cc31c <_ZdlPv@@Base+0x7b60b0>
   10ce4:	ldc2	7, cr15, [ip], #1004	; 0x3ec
   10ce8:	blvs	13cc7b0 <_ZdlPv@@Base+0x13b6544>
   10cec:	bl	4c5ec <_ZdlPv@@Base+0x36380>
   10cf0:	blhi	ff3cc7c8 <_ZdlPv@@Base+0xff3b655c>
   10cf4:	blx	44c8c0 <_ZdlPv@@Base+0x436654>
   10cf8:	cdp	12, 3, cr13, cr8, cr8, {6}
   10cfc:	blls	33a1c <_ZdlPv@@Base+0x1d7b0>
   10d00:			; <UNDEFINED> instruction: 0x46204631
   10d04:	movwls	r3, #769	; 0x301
   10d08:	bllt	4c730 <_ZdlPv@@Base+0x364c4>
   10d0c:	ldc2l	7, cr15, [r2], #-1004	; 0xfffffc14
   10d10:	stc	8, cr9, [sp, #24]
   10d14:	vstr	d0, [sp, #96]	; 0x60
   10d18:	vmov.32	r1, d0[1]
   10d1c:			; <UNDEFINED> instruction: 0xf7fb0b4b
   10d20:	strtmi	pc, [r9], -r5, lsl #25
   10d24:	stc	6, cr4, [sp, #192]	; 0xc0
   10d28:	vstr	d0, [sp, #112]	; 0x70
   10d2c:			; <UNDEFINED> instruction: 0xf7fb1b1e
   10d30:	mrc	12, 5, APSR_nzcv, cr0, cr1, {2}
   10d34:	vstr	d6, [sp, #260]	; 0x104
   10d38:	vdup.32	d0, r0
   10d3c:	vstr	d1, [sp, #36]	; 0x24
   10d40:	vdup.32	d6, r6
   10d44:			; <UNDEFINED> instruction: 0xf7f20b0a
   10d48:			; <UNDEFINED> instruction: 0x4649e87c
   10d4c:			; <UNDEFINED> instruction: 0xf7f24650
   10d50:	ldc	8, cr14, [sp, #656]	; 0x290
   10d54:	strtmi	r0, [r8], -r8, lsl #22
   10d58:	blne	2cc3d4 <_ZdlPv@@Base+0x2b6168>
   10d5c:	bleq	28c5e4 <_ZdlPv@@Base+0x276378>
   10d60:	blne	2cc5ec <_ZdlPv@@Base+0x2b6380>
   10d64:	blx	fed4ed5a <_ZdlPv@@Base+0xfed38aee>
   10d68:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   10d6c:	andeq	lr, pc, r7, lsl #17
   10d70:			; <UNDEFINED> instruction: 0xf8db4639
   10d74:	stmdals	r5, {sp}
   10d78:	movwls	r6, #7507	; 0x1d53
   10d7c:	stc2	7, cr15, [sl], #-1004	; 0xfffffc14
   10d80:	strtmi	r9, [r9], -r7, lsl #20
   10d84:	ldrbmi	r9, [r8], -r1, lsl #22
   10d88:	bleq	74c3c4 <_ZdlPv@@Base+0x736158>
   10d8c:	blne	7cc3c8 <_ZdlPv@@Base+0x7b615c>
   10d90:	blls	22bf8 <_ZdlPv@@Base+0xc98c>
   10d94:	addsmi	r9, r3, #4, 20	; 0x4000
   10d98:	svcge	0x0062f47f
   10d9c:	blmi	5235fc <_ZdlPv@@Base+0x50d390>
   10da0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10da4:	blls	9eae14 <_ZdlPv@@Base+0x9d4ba8>
   10da8:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
   10dac:	ldc	0, cr11, [sp], #164	; 0xa4
   10db0:	pop	{r4, r8, r9, fp, pc}
   10db4:	mrc	15, 5, r8, cr7, cr0, {7}
   10db8:	vmov.f64	d0, #0	; 0x40000000  2.0
   10dbc:	ldr	r6, [ip, lr, asr #22]
   10dc0:	adcscs	r4, r9, lr, lsl #18
   10dc4:			; <UNDEFINED> instruction: 0xf0044479
   10dc8:	ldrb	pc, [r2], r7, lsr #17	; <UNPREDICTABLE>
   10dcc:	ldmda	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10dd0:	andeq	r0, r0, r0
   10dd4:	subsmi	r0, r0, r0
   10dd8:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   10ddc:	svccc	0x00f921fb
	...
   10de8:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   10dec:	strdmi	r2, [r9], -fp
   10df0:	andeq	r0, r0, ip, lsl r1
   10df4:	ldrdeq	lr, [r1], -r2
   10df8:	muleq	r1, r0, r0
   10dfc:	strdeq	sl, [r0], -r8
   10e00:			; <UNDEFINED> instruction: 0x4615b5f0
   10e04:	blhi	cc2c0 <_ZdlPv@@Base+0xb6054>
   10e08:	bmi	9e2688 <_ZdlPv@@Base+0x9cc41c>
   10e0c:	blmi	9e2624 <_ZdlPv@@Base+0x9cc3b8>
   10e10:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
   10e14:	addlt	r4, pc, r1, lsr #12
   10e18:	svcge	0x000458d3
   10e1c:	movwls	r6, #55323	; 0xd81b
   10e20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10e24:	blx	ff9cee1a <_ZdlPv@@Base+0xff9b8bae>
   10e28:	strtmi	r4, [r1], -r8, lsr #12
   10e2c:	stc	6, cr4, [sp, #436]	; 0x1b4
   10e30:	vstr	d0, [sp]
   10e34:			; <UNDEFINED> instruction: 0xf7fb1b02
   10e38:			; <UNDEFINED> instruction: 0x4628fbdd
   10e3c:	stc	6, cr4, [sp, #228]	; 0xe4
   10e40:	vstr	d0, [sp, #16]
   10e44:			; <UNDEFINED> instruction: 0xf7fb1b06
   10e48:	vmov.u16	pc, d21[3]
   10e4c:	vneg.f64	d16, d0
   10e50:	svclt	0x0008fa10
   10e54:	andsle	r2, r9, r0
   10e58:			; <UNDEFINED> instruction: 0x46384639
   10e5c:	blhi	104c924 <_ZdlPv@@Base+0x10366b8>
   10e60:	blx	ffc4ee56 <_ZdlPv@@Base+0xffc38bea>
   10e64:	cfmsuba32	mvax1, mvax4, mvfx8, mvfx8
   10e68:	vdiv.f64	d8, d0, d8
   10e6c:			; <UNDEFINED> instruction: 0xf7fb0b08
   10e70:			; <UNDEFINED> instruction: 0x4620fbdd
   10e74:	vstr.16	s20, [sp, #16]
   10e78:	vstr	d1, [sp, #40]	; 0x28
   10e7c:			; <UNDEFINED> instruction: 0xf7fb0b08
   10e80:	andcs	pc, r1, r9, lsr #23
   10e84:	bleq	4c4a4 <_ZdlPv@@Base+0x36238>
   10e88:	blne	cc4a8 <_ZdlPv@@Base+0xb623c>
   10e8c:	blmi	1e36b4 <_ZdlPv@@Base+0x1cd448>
   10e90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10e94:	blls	36af04 <_ZdlPv@@Base+0x354c98>
   10e98:	qaddle	r4, sl, r3
   10e9c:	ldc	0, cr11, [sp], #60	; 0x3c
   10ea0:			; <UNDEFINED> instruction: 0xbdf08b02
   10ea4:	svc	0x00b2f7f1
   10ea8:	andeq	lr, r1, lr, lsl r0
   10eac:	andeq	r0, r0, ip, lsl r1
   10eb0:	andeq	sp, r1, r0, lsr #31
   10eb4:	mvnsmi	lr, #737280	; 0xb4000
   10eb8:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   10ebc:	ldrmi	r8, [r8], r8, lsl #22
   10ec0:	strmi	r4, [r5], -r1, ror #20
   10ec4:	strmi	r4, [ip], -r1, ror #22
   10ec8:	addslt	r4, r5, sl, ror r4
   10ecc:	svcls	0x002458d3
   10ed0:	tstls	r3, #1769472	; 0x1b0000
   10ed4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10ed8:	stmdacs	r3, {r3, r4, r5, fp, sp, lr}
   10edc:	addshi	pc, r9, r0, asr #32
   10ee0:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   10ee4:			; <UNDEFINED> instruction: 0xf7fb4648
   10ee8:	strbmi	pc, [fp], -r9, ror #21	; <UNPREDICTABLE>
   10eec:	ldrtmi	r4, [r1], -r2, asr #12
   10ef0:			; <UNDEFINED> instruction: 0xf7ff4620
   10ef4:	stmiblt	r8!, {r0, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   10ef8:	strtmi	r6, [r1], -lr, lsr #16
   10efc:	strbmi	r9, [r2], -r0, lsl #14
   10f00:	movwcs	r4, #5672	; 0x1628
   10f04:			; <UNDEFINED> instruction: 0x47a069b4
   10f08:	blmi	1423854 <_ZdlPv@@Base+0x140d5e8>
   10f0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10f10:	blls	4eaf80 <_ZdlPv@@Base+0x4d4d14>
   10f14:			; <UNDEFINED> instruction: 0xf040405a
   10f18:	andslt	r8, r5, pc, lsl #1
   10f1c:	blhi	24c218 <_ZdlPv@@Base+0x235fac>
   10f20:	mvnshi	lr, #12386304	; 0xbd0000
   10f24:	strtmi	r4, [r0], -r9, asr #12
   10f28:	blx	194ef1e <_ZdlPv@@Base+0x1938cb2>
   10f2c:	strbmi	r4, [r9], -r0, asr #12
   10f30:	bleq	1cc56c <_ZdlPv@@Base+0x1b6300>
   10f34:	blne	24c570 <_ZdlPv@@Base+0x236304>
   10f38:	blx	174ef2e <_ZdlPv@@Base+0x1738cc2>
   10f3c:	blvs	104ca04 <_ZdlPv@@Base+0x1036798>
   10f40:	bleq	24c5bc <_ZdlPv@@Base+0x236350>
   10f44:	blvc	108ca0c <_ZdlPv@@Base+0x10767a0>
   10f48:	blne	1cc5c4 <_ZdlPv@@Base+0x1b6358>
   10f4c:	blvs	2cc588 <_ZdlPv@@Base+0x2b631c>
   10f50:	blvc	34c58c <_ZdlPv@@Base+0x336320>
   10f54:	svc	0x0074f7f1
   10f58:	blne	2cc5d4 <_ZdlPv@@Base+0x2b6368>
   10f5c:	blhi	104ca24 <_ZdlPv@@Base+0x10367b8>
   10f60:	bleq	34c5dc <_ZdlPv@@Base+0x336370>
   10f64:	svc	0x006cf7f1
   10f68:	strbmi	r4, [r8], -r1, lsr #12
   10f6c:	blge	104ca34 <_ZdlPv@@Base+0x10367c8>
   10f70:	blx	104ef66 <_ZdlPv@@Base+0x1038cfa>
   10f74:	stc	8, cr10, [sp, #56]	; 0x38
   10f78:	vstr	d0, [sp, #56]	; 0x38
   10f7c:			; <UNDEFINED> instruction: 0xf7fb1b10
   10f80:	vsub.f64	d15, d10, d31
   10f84:	vldr	d7, [r7, #288]	; 0x120
   10f88:	vmov.f64	d6, #82	; 0x3e900000  0.2812500
   10f8c:	vsqrt.f64	d23, d0
   10f90:			; <UNDEFINED> instruction: 0xee86fa10
   10f94:	vmov.f64	d9, #0	; 0x40000000  2.0
   10f98:	strle	fp, [r8, #-2880]	; 0xfffff4c0
   10f9c:	blvs	a4c620 <_ZdlPv@@Base+0xa363b4>
   10fa0:	blvc	1cc884 <_ZdlPv@@Base+0x1b6618>
   10fa4:	blvc	ff04ca80 <_ZdlPv@@Base+0xff036814>
   10fa8:	blx	44cb74 <_ZdlPv@@Base+0x436908>
   10fac:	mrc	4, 1, sp, cr9, cr8, {7}
   10fb0:	vmov.f64	d5, #73	; 0x3e480000  0.1953125
   10fb4:	vsqrt.f64	d21, d7
   10fb8:	ble	c4f800 <_ZdlPv@@Base+0xc39594>
   10fbc:	blvc	128c8a0 <_ZdlPv@@Base+0x1276634>
   10fc0:	blvs	18c9e4 <_ZdlPv@@Base+0x176778>
   10fc4:	blpl	4caa4 <_ZdlPv@@Base+0x36838>
   10fc8:	blvs	18c8a8 <_ZdlPv@@Base+0x17663c>
   10fcc:	blvs	ff1ccac8 <_ZdlPv@@Base+0xff1b685c>
   10fd0:	bcc	44c830 <_ZdlPv@@Base+0x4365c4>
   10fd4:	blpl	ff1ccabc <_ZdlPv@@Base+0xff1b6850>
   10fd8:	blge	18c9fc <_ZdlPv@@Base+0x176790>
   10fdc:	blle	fe4dbbe4 <_ZdlPv@@Base+0xfe4c5978>
   10fe0:	stmdaeq	r1, {r0, r1, r8, ip, sp, lr, pc}
   10fe4:	cfcpys	mvf2, mvf7
   10fe8:	stmdavs	fp!, {r4, r7, r9, fp, lr}
   10fec:	blne	124cab4 <_ZdlPv@@Base+0x1236848>
   10ff0:	ldrtmi	r3, [sl], -r1, lsl #8
   10ff4:	ldcvs	6, cr4, [fp, #196]	; 0xc4
   10ff8:	cdp	6, 11, cr4, cr8, cr8, {1}
   10ffc:	vmls.f64	d7, d23, d23
   11000:	vmov.f64	d1, #10	; 0x40500000  3.250
   11004:	vsub.f64	d0, d1, d11
   11008:	ldrmi	r2, [r8, r9, lsl #22]
   1100c:	mvnle	r4, r4, asr #10
   11010:	ldmdbmi	r0, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   11014:	ldrbtmi	r2, [r9], #-252	; 0xffffff04
   11018:			; <UNDEFINED> instruction: 0xff7ef003
   1101c:	stmdavs	fp!, {r5, r6, r8, r9, sl, sp, lr, pc}
   11020:	blcs	12ccae8 <_ZdlPv@@Base+0x12b687c>
   11024:			; <UNDEFINED> instruction: 0x4631463a
   11028:	ldcvs	6, cr4, [fp, #160]	; 0xa0
   1102c:	blne	124caf4 <_ZdlPv@@Base+0x1236888>
   11030:	bleq	130caf8 <_ZdlPv@@Base+0x12f688c>
   11034:			; <UNDEFINED> instruction: 0xe7674798
   11038:	mcr	7, 7, pc, cr8, cr1, {7}	; <UNPREDICTABLE>
   1103c:	andhi	pc, r0, pc, lsr #7
   11040:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   11044:			; <UNDEFINED> instruction: 0x401921fb
   11048:	andeq	sp, r1, r8, ror #30
   1104c:	andeq	r0, r0, ip, lsl r1
   11050:	andeq	sp, r1, r4, lsr #30
   11054:	andeq	sl, r0, r6, lsr #25
   11058:	svcmi	0x00f0e92d
   1105c:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   11060:	ldrmi	r8, [r8], sl, lsl #22
   11064:	strmi	r4, [r4], -ip, ror #20
   11068:	strmi	r4, [sp], -ip, ror #22
   1106c:	adclt	r4, r3, sl, ror r4
   11070:	svcls	0x003658d3
   11074:			; <UNDEFINED> instruction: 0x9321681b
   11078:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1107c:	stmdacs	r2, {r3, r4, r5, fp, sp, lr}
   11080:			; <UNDEFINED> instruction: 0xf10dd179
   11084:	strbmi	r0, [r8], -r0, lsr #18
   11088:	blx	64f07c <_ZdlPv@@Base+0x638e10>
   1108c:	strbmi	r4, [r2], -fp, asr #12
   11090:			; <UNDEFINED> instruction: 0x46284631
   11094:	mrc2	7, 5, pc, cr4, cr15, {7}
   11098:	stmdavs	r6!, {r3, r5, r7, r8, fp, ip, sp, pc}
   1109c:	strls	r4, [r0, -r0, lsr #12]
   110a0:	strtmi	r4, [r9], -r2, asr #12
   110a4:	ldmibvs	r4!, {r0, r8, r9, sp}
   110a8:	bmi	1762f30 <_ZdlPv@@Base+0x174ccc4>
   110ac:	ldrbtmi	r4, [sl], #-2907	; 0xfffff4a5
   110b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   110b4:	subsmi	r9, sl, r1, lsr #22
   110b8:	adchi	pc, r8, r0, asr #32
   110bc:	ldc	0, cr11, [sp], #140	; 0x8c
   110c0:	pop	{r1, r3, r8, r9, fp, pc}
   110c4:			; <UNDEFINED> instruction: 0x46498ff0
   110c8:			; <UNDEFINED> instruction: 0xf7fb4628
   110cc:			; <UNDEFINED> instruction: 0x4640fa93
   110d0:	stc	6, cr4, [sp, #292]	; 0x124
   110d4:	vstr	d0, [sp, #48]	; 0x30
   110d8:			; <UNDEFINED> instruction: 0xf7fb1b0e
   110dc:			; <UNDEFINED> instruction: 0xeeb0fa8b
   110e0:	vldr	d6, [sp, #256]	; 0x100
   110e4:	vmov.f64	d0, #14	; 0x40700000  3.750
   110e8:	vldr	d7, [sp, #260]	; 0x104
   110ec:	vstr	d1, [sp, #48]	; 0x30
   110f0:	vstr	d6, [sp, #64]	; 0x40
   110f4:			; <UNDEFINED> instruction: 0xf7f17b12
   110f8:	ldc	14, cr14, [sp, #656]	; 0x290
   110fc:	vmov.32	r1, d0[1]
   11100:	vldr	d9, [sp, #256]	; 0x100
   11104:			; <UNDEFINED> instruction: 0xf7f10b12
   11108:	mrc	14, 1, lr, cr0, cr12, {4}
   1110c:	vcmp.f64	d8, #0.0
   11110:	vsqrt.f64	d24, d0
   11114:	strle	pc, [r8, #-2576]	; 0xfffff5f0
   11118:	blvc	f8c79c <_ZdlPv@@Base+0xf76530>
   1111c:	blhi	20ca04 <_ZdlPv@@Base+0x1f6798>
   11120:	blhi	ff04cbfc <_ZdlPv@@Base+0xff036990>
   11124:	blx	44ccf0 <_ZdlPv@@Base+0x436a84>
   11128:			; <UNDEFINED> instruction: 0x4648d4f8
   1112c:			; <UNDEFINED> instruction: 0xf7fb4629
   11130:			; <UNDEFINED> instruction: 0xf10dfa61
   11134:			; <UNDEFINED> instruction: 0x46480970
   11138:	bleq	74c774 <_ZdlPv@@Base+0x736508>
   1113c:	blne	7cc778 <_ZdlPv@@Base+0x7b650c>
   11140:	blx	fe3cf134 <_ZdlPv@@Base+0xfe3b8ec8>
   11144:	blvc	cc7a8 <_ZdlPv@@Base+0xb653c>
   11148:	blvs	4cc28 <_ZdlPv@@Base+0x369bc>
   1114c:	blpl	4cb70 <_ZdlPv@@Base+0x36904>
   11150:	blge	104cc18 <_ZdlPv@@Base+0x10369ac>
   11154:	blvc	18cb7c <_ZdlPv@@Base+0x176910>
   11158:	blvc	1cca3c <_ZdlPv@@Base+0x1b67d0>
   1115c:	blvc	ff20cc58 <_ZdlPv@@Base+0xff1f69ec>
   11160:	bcc	44c9c4 <_ZdlPv@@Base+0x436758>
   11164:	tstle	sp, r0, lsl #22
   11168:	ldrtmi	r6, [sl], -r3, lsr #16
   1116c:	strtmi	r4, [r0], -r9, lsr #12
   11170:			; <UNDEFINED> instruction: 0x47986d5b
   11174:	stmdbmi	fp!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   11178:	andsne	pc, fp, r0, asr #4
   1117c:			; <UNDEFINED> instruction: 0xf0034479
   11180:	ldrb	pc, [lr, -fp, asr #29]!	; <UNPREDICTABLE>
   11184:	vmov.32	sp, d24[1]
   11188:	movwcc	fp, #7111	; 0x1bc7
   1118c:	blge	635da0 <_ZdlPv@@Base+0x61fb34>
   11190:	bleq	64d5cc <_ZdlPv@@Base+0x637360>
   11194:	beq	44d5d0 <_ZdlPv@@Base+0x437364>
   11198:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1119c:	bcc	44c9d4 <_ZdlPv@@Base+0x436768>
   111a0:	bvs	fe44c9d8 <_ZdlPv@@Base+0xfe43676c>
   111a4:	cfsh32	mvfx2, mvfx7, #0
   111a8:			; <UNDEFINED> instruction: 0x46515a90
   111ac:	strcc	r4, [r1, #-1624]	; 0xfffff9a8
   111b0:	blvc	ffa0cc98 <_ZdlPv@@Base+0xff9f6a2c>
   111b4:	blvc	24ca58 <_ZdlPv@@Base+0x2367ec>
   111b8:	bleq	30cbdc <_ZdlPv@@Base+0x2f6970>
   111bc:	bleq	28ca84 <_ZdlPv@@Base+0x276818>
   111c0:	mcr	7, 3, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   111c4:	ldc	8, cr6, [sp, #140]	; 0x8c
   111c8:	strbmi	r1, [r0], -r6, lsl #22
   111cc:	ldc	13, cr6, [sp, #376]	; 0x178
   111d0:			; <UNDEFINED> instruction: 0xf7fb0b04
   111d4:			; <UNDEFINED> instruction: 0x4640f97d
   111d8:	bleq	12ccca0 <_ZdlPv@@Base+0x12b6a34>
   111dc:	blx	9cf1d0 <_ZdlPv@@Base+0x9b8f64>
   111e0:	bne	44ca58 <_ZdlPv@@Base+0x4367ec>
   111e4:	beq	fe44ca5c <_ZdlPv@@Base+0xfe4367f0>
   111e8:	bleq	64c824 <_ZdlPv@@Base+0x6365b8>
   111ec:	blne	6cc828 <_ZdlPv@@Base+0x6b65bc>
   111f0:			; <UNDEFINED> instruction: 0xf9f0f7fb
   111f4:			; <UNDEFINED> instruction: 0x4649463a
   111f8:	stc	6, cr4, [sp, #128]	; 0x80
   111fc:	vstr	d0, [sp, #112]	; 0x70
   11200:			; <UNDEFINED> instruction: 0x47b01b1e
   11204:	addsmi	r9, sp, #3072	; 0xc00
   11208:	strb	sp, [lr, -sp, asr #3]
   1120c:	ldcl	7, cr15, [lr, #964]!	; 0x3c4
   11210:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   11214:			; <UNDEFINED> instruction: 0x401921fb
   11218:	andeq	sp, r1, r4, asr #27
   1121c:	andeq	r0, r0, ip, lsl r1
   11220:	andeq	sp, r1, r2, lsl #27
   11224:	andeq	sl, r0, r0, asr #22
   11228:			; <UNDEFINED> instruction: 0x461db5f0
   1122c:	blhi	44c6e8 <_ZdlPv@@Base+0x43647c>
   11230:	strmi	r4, [lr], -r4, lsl #12
   11234:	mrc	6, 1, r4, cr2, cr7, {0}
   11238:	vldr	d14, [pc, #260]	; 11344 <floor@plt+0xe324>
   1123c:	addlt	r9, r3, r3, lsr fp
   11240:	blvc	4c894 <_ZdlPv@@Base+0x36628>
   11244:	blcs	4c880 <_ZdlPv@@Base+0x36614>
   11248:	bl	4cb08 <_ZdlPv@@Base+0x3689c>
   1124c:	bllt	128cd14 <_ZdlPv@@Base+0x1276aa8>
   11250:	blx	128cd1a <_ZdlPv@@Base+0x1276aae>
   11254:	blle	108cd1c <_ZdlPv@@Base+0x1076ab0>
   11258:	blgt	104cd20 <_ZdlPv@@Base+0x1036ab4>
   1125c:	blhi	110cd24 <_ZdlPv@@Base+0x10f6ab8>
   11260:	blge	114cd28 <_ZdlPv@@Base+0x1136abc>
   11264:			; <UNDEFINED> instruction: 0x4631463a
   11268:	cdp	6, 11, cr4, cr4, cr0, {1}
   1126c:	vabs.f64	d8, d7
   11270:	vneg.f64	d16, d12
   11274:	ldmdale	r1, {r4, r9, fp, ip, sp, lr, pc}
   11278:	blvs	2ccb60 <_ZdlPv@@Base+0x2b68f4>
   1127c:	blvs	120cb5c <_ZdlPv@@Base+0x11f68f0>
   11280:	blvs	28cb60 <_ZdlPv@@Base+0x2768f4>
   11284:	blvs	ff3ccd5c <_ZdlPv@@Base+0xff3b6af0>
   11288:	blx	44ce54 <_ZdlPv@@Base+0x436be8>
   1128c:	stc	12, cr13, [r5, #140]	; 0x8c
   11290:	vmov.f64	d11, #0	; 0x40000000  2.0
   11294:	vmov.f64	d9, d6
   11298:	strb	r7, [r3, pc, asr #22]!
   1129c:	blvs	34ccc8 <_ZdlPv@@Base+0x336a5c>
   112a0:	ldcvs	8, cr6, [fp, #140]	; 0x8c
   112a4:	blvc	120cb8c <_ZdlPv@@Base+0x11f6920>
   112a8:	blvc	28cb8c <_ZdlPv@@Base+0x276920>
   112ac:	blvc	ff3ccd84 <_ZdlPv@@Base+0xff3b6b18>
   112b0:	blx	44ce7c <_ZdlPv@@Base+0x436c10>
   112b4:	blvs	38cb94 <_ZdlPv@@Base+0x376928>
   112b8:	blne	11ccd80 <_ZdlPv@@Base+0x11b6b14>
   112bc:	mcr	12, 4, sp, cr7, cr5, {0}
   112c0:	vmov.f64	d2, #12	; 0x40600000  3.5
   112c4:	vsub.f64	d9, d2, d7
   112c8:	ldrmi	r2, [r8, sp, lsl #22]
   112cc:	blhi	4c8e8 <_ZdlPv@@Base+0x3667c>
   112d0:	blvc	124cd98 <_ZdlPv@@Base+0x1236b2c>
   112d4:	cdp	7, 3, cr14, cr14, cr6, {6}
   112d8:	vsub.f64	d9, d9, d9
   112dc:	vstr	d7, [r5, #28]
   112e0:	andlt	r7, r3, r0, lsl #22
   112e4:	blhi	44c5e0 <_ZdlPv@@Base+0x436374>
   112e8:	ldc	13, cr11, [sp, #960]	; 0x3c0
   112ec:	ldrmi	r2, [r8, r0, lsl #22]
   112f0:	blls	128cbf0 <_ZdlPv@@Base+0x1276984>
   112f4:	bl	4c950 <_ZdlPv@@Base+0x366e4>
   112f8:	blls	28cbf8 <_ZdlPv@@Base+0x27698c>
   112fc:	blls	4c918 <_ZdlPv@@Base+0x366ac>
   11300:	ldc	0, cr11, [sp], #12
   11304:			; <UNDEFINED> instruction: 0xbdf08b10
	...
   11310:	svcmi	0x00f0e92d
   11314:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
   11318:	strmi	r8, [r4], -lr, lsl #22
   1131c:	bmi	1822b64 <_ZdlPv@@Base+0x180c8f8>
   11320:	blmi	1822d90 <_ZdlPv@@Base+0x180cb24>
   11324:	mrc	4, 5, r4, cr0, cr10, {3}
   11328:	addslt	ip, r5, r0, asr #22
   1132c:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
   11330:	cdpls	15, 2, cr10, cr12, cr2, {0}
   11334:	blls	108cdfc <_ZdlPv@@Base+0x1076b90>
   11338:	tstls	r3, #1769472	; 0x1b0000
   1133c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11340:			; <UNDEFINED> instruction: 0xf958f7fb
   11344:	stc	6, cr4, [sp, #224]	; 0xe0
   11348:	vstr	d0, [sp, #8]
   1134c:			; <UNDEFINED> instruction: 0xf7fb1b04
   11350:			; <UNDEFINED> instruction: 0xeeb5f987
   11354:	vneg.f64	d16, d0
   11358:	rsble	pc, sl, r0, lsl sl	; <UNPREDICTABLE>
   1135c:	blle	13cc9e0 <_ZdlPv@@Base+0x13b6774>
   11360:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   11364:	bl	104ce2c <_ZdlPv@@Base+0x1036bc0>
   11368:	blvc	4c9c8 <_ZdlPv@@Base+0x3675c>
   1136c:	bllt	138ce34 <_ZdlPv@@Base+0x1376bc8>
   11370:	blge	138ce38 <_ZdlPv@@Base+0x1376bcc>
   11374:	blgt	ff20ce4c <_ZdlPv@@Base+0xff1f6be0>
   11378:	blx	44cf44 <_ZdlPv@@Base+0x436cd8>
   1137c:	mrc	8, 1, sp, cr12, cr5, {0}
   11380:	vadd.f64	d6, d6, d9
   11384:	vsub.f64	d6, d6, d7
   11388:	vmov.f64	d6, #77	; 0x3e680000  0.2265625
   1138c:	vsqrt.f64	d22, d14
   11390:	vmovle	s0, s1, pc, r8
   11394:	blvc	12cce5c <_ZdlPv@@Base+0x12b6bf0>
   11398:	bllt	4c9b8 <_ZdlPv@@Base+0x3674c>
   1139c:	blgt	ff20ce74 <_ZdlPv@@Base+0xff1f6c08>
   113a0:	blle	11cce68 <_ZdlPv@@Base+0x11b6bfc>
   113a4:	blx	44cf70 <_ZdlPv@@Base+0x436d04>
   113a8:	vsub.f16	s26, s25, s19
   113ac:	vsub.f64	d7, d7, d7
   113b0:	vmov.f64	d8, #77	; 0x3e680000  0.2265625
   113b4:	vsqrt.f64	d24, d14
   113b8:	vmovle	s0, s1, pc, r7
   113bc:	bleq	3ccde4 <_ZdlPv@@Base+0x3b6b78>
   113c0:			; <UNDEFINED> instruction: 0xf7fb4638
   113c4:			; <UNDEFINED> instruction: 0x4641f933
   113c8:	stc	6, cr4, [sp, #160]	; 0xa0
   113cc:	vstr	d1, [sp, #64]	; 0x40
   113d0:			; <UNDEFINED> instruction: 0xf7fb0b0e
   113d4:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   113d8:			; <UNDEFINED> instruction: 0xf8d34638
   113dc:	mrc	0, 5, r9, cr0, cr8, {0}
   113e0:	vstr	d7, [sp, #256]	; 0x100
   113e4:	vdiv.f64	d1, d13, d8
   113e8:	vstr	d0, [sp, #56]	; 0x38
   113ec:			; <UNDEFINED> instruction: 0xf7fb7b06
   113f0:	stmdbge	sl, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}
   113f4:	cdp	6, 11, cr4, cr0, cr8, {1}
   113f8:	vstr	d13, [sp, #288]	; 0x120
   113fc:	vstr	d1, [sp, #48]	; 0x30
   11400:			; <UNDEFINED> instruction: 0xf7fb0b0a
   11404:	bge	1cf7a8 <_ZdlPv@@Base+0x1b953c>
   11408:	strbmi	r2, [r1], -r1, lsl #6
   1140c:			; <UNDEFINED> instruction: 0xf8cd4620
   11410:	stc	0, cr10, [sp]
   11414:	vstr	d0, [sp, #56]	; 0x38
   11418:	bfimi	r1, r0, (invalid: 22:8)
   1141c:	blgt	4ca3c <_ZdlPv@@Base+0x367d0>
   11420:	blvc	134cee8 <_ZdlPv@@Base+0x1336c7c>
   11424:	cdp	7, 3, cr14, cr14, cr6, {5}
   11428:	vsub.f64	d13, d13, d13
   1142c:	vstr	d7, [r6, #28]
   11430:	bmi	770038 <_ZdlPv@@Base+0x759dcc>
   11434:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   11438:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1143c:	subsmi	r9, sl, r3, lsl fp
   11440:	andslt	sp, r5, r7, lsr #2
   11444:	blhi	3cc740 <_ZdlPv@@Base+0x3b64d4>
   11448:	svchi	0x00f0e8bd
   1144c:	bleq	3cce88 <_ZdlPv@@Base+0x3b6c1c>
   11450:	ldrtmi	r6, [r8], -r3, lsr #16
   11454:			; <UNDEFINED> instruction: 0xf7fb699f
   11458:	stmdbge	sl, {r0, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   1145c:	stc	6, cr4, [sp, #160]	; 0xa0
   11460:	vstr	d1, [sp, #48]	; 0x30
   11464:			; <UNDEFINED> instruction: 0xf7fb0b0a
   11468:	stmdbge	lr, {r0, r2, r4, r5, r7, fp, ip, sp, lr, pc}
   1146c:			; <UNDEFINED> instruction: 0x4620465a
   11470:			; <UNDEFINED> instruction: 0xf8cd2301
   11474:	stc	0, cr10, [sp]
   11478:	vstr	d0, [sp, #56]	; 0x38
   1147c:			; <UNDEFINED> instruction: 0x47b81b10
   11480:	blle	138cd80 <_ZdlPv@@Base+0x1376b14>
   11484:	bl	4cae4 <_ZdlPv@@Base+0x36878>
   11488:	blle	38cd88 <_ZdlPv@@Base+0x376b1c>
   1148c:	blle	4caac <_ZdlPv@@Base+0x36840>
   11490:			; <UNDEFINED> instruction: 0xf7f1e7cf
   11494:	svclt	0x0000ecbc
	...
   114a0:	andeq	sp, r1, ip, lsl #22
   114a4:	andeq	r0, r0, ip, lsl r1
   114a8:	strdeq	sp, [r1], -sl
   114ac:	blcc	ffdccb30 <_ZdlPv@@Base+0xffdb68c4>
   114b0:	push	{r2, r3, r4, r7, r9, sl, lr}
   114b4:			; <UNDEFINED> instruction: 0x469b4ff0
   114b8:	blpl	4cb08 <_ZdlPv@@Base+0x3689c>
   114bc:			; <UNDEFINED> instruction: 0xf8df4614
   114c0:	strmi	r2, [r7], -r0, lsl #8
   114c4:			; <UNDEFINED> instruction: 0x460e4bff
   114c8:	blcc	10cd50 <_ZdlPv@@Base+0xf6ae4>
   114cc:	cfldrs	mvf4, [fp, #488]	; 0x1e8
   114d0:			; <UNDEFINED> instruction: 0xf04f6b02
   114d4:	stc	14, cr0, [sp, #-4]!
   114d8:	vldr	d8, [pc, #40]	; 11508 <floor@plt+0xe4e8>
   114dc:	ldmpl	r3, {r0, r2, r3, r5, r6, r7, r8, r9, fp, sp, pc}^
   114e0:			; <UNDEFINED> instruction: 0xf10db09d
   114e4:	ldmdavs	fp, {r4, r6, r9, fp}
   114e8:			; <UNDEFINED> instruction: 0xf04f931b
   114ec:	ldm	ip!, {r8, r9}
   114f0:	ldrbmi	r0, [r5], -pc
   114f4:	blcs	1ccdd4 <_ZdlPv@@Base+0x1b6b68>
   114f8:	ldm	ip, {r0, r1, r2, r3, r8, sl, lr, pc}
   114fc:			; <UNDEFINED> instruction: 0xf8cd0003
   11500:	stm	r5, {r4, r6, sp, lr, pc}
   11504:	cdp	0, 3, cr0, cr5, cr3, {0}
   11508:	vdiv.f64	d4, d4, d3
   1150c:	vmov.f64	d7, #98	; 0x3f100000  0.5625000
   11510:	vmov.f64	d1, #0	; 0x40000000  2.0
   11514:	vsub.f64	d9, d7, d0
   11518:	vmov.f64	d7, #209	; 0xbe880000 -0.2656250
   1151c:	vnmla.f64	d7, d23, d7
   11520:			; <UNDEFINED> instruction: 0xb12b3a10
   11524:	blvc	ff20d00c <_ZdlPv@@Base+0xff1f6da0>
   11528:	blge	20cf40 <_ZdlPv@@Base+0x1f6cd4>
   1152c:	blge	11cce1c <_ZdlPv@@Base+0x11b6bb0>
   11530:	blmi	ccb88 <_ZdlPv@@Base+0xb691c>
   11534:	bllt	ff5ccbb8 <_ZdlPv@@Base+0xff5b694c>
   11538:	blcc	14ce0c <_ZdlPv@@Base+0x136ba0>
   1153c:	blvc	ccf50 <_ZdlPv@@Base+0xb6ce4>
   11540:	blne	4d020 <_ZdlPv@@Base+0x36db4>
   11544:	blvc	8ce28 <_ZdlPv@@Base+0x76bbc>
   11548:	blvc	ff20d044 <_ZdlPv@@Base+0xff1f6dd8>
   1154c:	bcc	44cdb0 <_ZdlPv@@Base+0x436b44>
   11550:	asnep	f3, #3.0
   11554:			; <UNDEFINED> instruction: 0xee837bc7
   11558:	vadd.f64	d11, d11, d7
   1155c:	vstrge	d11, [ip, #-280]	; 0xfffffee8
   11560:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   11564:	stmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   11568:	cdp	6, 11, cr4, cr6, cr8, {1}
   1156c:	vmul.f64	d8, d6, d0
   11570:	vmov.f64	d6, #8	; 0x40400000  3.0
   11574:	vstr	d1, [sp, #292]	; 0x124
   11578:	vmov.f64	d6, #2	; 0x40100000  2.250
   1157c:	vmls.f64	d0, d4, d9
   11580:	vnmla.f64	d1, d5, d8
   11584:			; <UNDEFINED> instruction: 0xf7fa0b08
   11588:	strtmi	pc, [r9], -r3, lsr #31
   1158c:			; <UNDEFINED> instruction: 0xf7fb4630
   11590:	ldc	8, cr15, [fp, #132]	; 0x84
   11594:	ldrbmi	r3, [r2], -r2, lsl #22
   11598:	strbmi	r4, [fp], -r1, asr #12
   1159c:	ldc	6, cr4, [pc, #224]	; 11684 <floor@plt+0xe664>
   115a0:	vmov.u16	r2, d16[2]
   115a4:	vmov.f64	d4, d11
   115a8:	vmov.f64	d6, d0
   115ac:	vldr	d7, [pc, #260]	; 116b8 <floor@plt+0xe698>
   115b0:	vmov.u16	r1, d16[2]
   115b4:	vstr	d0, [sp, #292]	; 0x124
   115b8:	vstr	d6, [sp, #64]	; 0x40
   115bc:			; <UNDEFINED> instruction: 0xf7ff7b12
   115c0:	blge	150e94 <_ZdlPv@@Base+0x13ac28>
   115c4:	blvc	ccc1c <_ZdlPv@@Base+0xb69b0>
   115c8:	ldc	6, cr4, [r4, #96]	; 0x60
   115cc:	vmov.f64	d0, #0	; 0x40000000  2.0
   115d0:	vmls.f64	d1, d12, d9
   115d4:	vmov	s14, r3
   115d8:	vnmul.f64	d1, d0, d8
   115dc:			; <UNDEFINED> instruction: 0xf7fa0b08
   115e0:	mrc	15, 0, APSR_nzcv, cr12, cr7, {3}
   115e4:			; <UNDEFINED> instruction: 0x46301a10
   115e8:			; <UNDEFINED> instruction: 0xfff4f7fa
   115ec:	blvs	ccc44 <_ZdlPv@@Base+0xb69d8>
   115f0:	ldc	6, cr4, [r4, #160]	; 0xa0
   115f4:	vmov.f64	d7, #0	; 0x40000000  2.0
   115f8:	vstr	d5, [sp, #260]	; 0x104
   115fc:	vmov.f64	d0, #8	; 0x40400000  3.0
   11600:	vstr	d1, [sp, #292]	; 0x124
   11604:	vnmls.f64	d5, d6, d10
   11608:	vmul.f64	d1, d7, d8
   1160c:			; <UNDEFINED> instruction: 0xf7fa0b08
   11610:	qsaxmi	pc, r9, pc	; <UNPREDICTABLE>
   11614:			; <UNDEFINED> instruction: 0xf7fa4630
   11618:	stmdage	r8, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1161c:	ldrbmi	r4, [r3], -r2, asr #12
   11620:	beq	fe44ce58 <_ZdlPv@@Base+0xfe436bec>
   11624:			; <UNDEFINED> instruction: 0xf8cd4601
   11628:	ldrtmi	r9, [r8], -r0
   1162c:	blvs	104d0f4 <_ZdlPv@@Base+0x1036e88>
   11630:	bleq	ccca4 <_ZdlPv@@Base+0xb6a38>
   11634:	blvc	108d0fc <_ZdlPv@@Base+0x1076e90>
   11638:	blvs	44cc74 <_ZdlPv@@Base+0x436a08>
   1163c:	blne	130d104 <_ZdlPv@@Base+0x12f6e98>
   11640:	blvc	4ccc7c <_ZdlPv@@Base+0x4b6a10>
   11644:	mcr2	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   11648:	ldc	6, cr4, [r4, #160]	; 0xa0
   1164c:	vldr	d6, [r4, #8]
   11650:	vmov.f64	d7, #0	; 0x40000000  2.0
   11654:	vmov.f64	d1, d9
   11658:	vnmla.f64	d0, d6, d9
   1165c:	vnmls.f64	d1, d7, d8
   11660:			; <UNDEFINED> instruction: 0xf7fa0b08
   11664:	qasxmi	pc, r9, r5	; <UNPREDICTABLE>
   11668:			; <UNDEFINED> instruction: 0xf7fa4630
   1166c:	ldc	15, cr15, [fp, #716]	; 0x2cc
   11670:	strbmi	r3, [fp], -r2, lsl #22
   11674:			; <UNDEFINED> instruction: 0x46414652
   11678:	ldc	6, cr4, [pc, #224]	; 11760 <floor@plt+0xe740>
   1167c:			; <UNDEFINED> instruction: 0xeeb02b89
   11680:	vmov.f64	d4, d11
   11684:	vmov.f64	d6, d0
   11688:	vldr	d7, [pc, #260]	; 11794 <floor@plt+0xe774>
   1168c:			; <UNDEFINED> instruction: 0xeeb01b81
   11690:	vstr	d0, [sp, #292]	; 0x124
   11694:	vstr	d6, [sp, #64]	; 0x40
   11698:			; <UNDEFINED> instruction: 0xf7ff7b12
   1169c:	strtmi	pc, [r8], -r5, asr #27
   116a0:	blvc	ccd14 <_ZdlPv@@Base+0xb6aa8>
   116a4:	blpl	4ccfc <_ZdlPv@@Base+0x36a90>
   116a8:	blvc	24cf4c <_ZdlPv@@Base+0x236ce0>
   116ac:	blvs	ccd04 <_ZdlPv@@Base+0xb6a98>
   116b0:	blne	128d178 <_ZdlPv@@Base+0x1276f0c>
   116b4:	blvc	cccf0 <_ZdlPv@@Base+0xb6a84>
   116b8:	bleq	128d180 <_ZdlPv@@Base+0x1276f14>
   116bc:	blne	24cf1c <_ZdlPv@@Base+0x236cb0>
   116c0:	bleq	24cf1c <_ZdlPv@@Base+0x236cb0>
   116c4:			; <UNDEFINED> instruction: 0xff04f7fa
   116c8:	ldrtmi	r4, [r0], -r9, lsr #12
   116cc:			; <UNDEFINED> instruction: 0xff82f7fa
   116d0:	blcc	ccd44 <_ZdlPv@@Base+0xb6ad8>
   116d4:	ldrbmi	r4, [r2], -fp, asr #12
   116d8:	ldrtmi	r4, [r8], -r1, asr #12
   116dc:	blcs	1cccd60 <_ZdlPv@@Base+0x1cb6af4>
   116e0:	blmi	12cd1a8 <_ZdlPv@@Base+0x12b6f3c>
   116e4:	blvs	104d1ac <_ZdlPv@@Base+0x1036f40>
   116e8:	blvc	108d1b0 <_ZdlPv@@Base+0x1076f44>
   116ec:	blne	1b4cd70 <_ZdlPv@@Base+0x1b36b04>
   116f0:	bleq	128d1b8 <_ZdlPv@@Base+0x1276f4c>
   116f4:	blvs	44cd30 <_ZdlPv@@Base+0x436ac4>
   116f8:	blvc	4ccd34 <_ZdlPv@@Base+0x4b6ac8>
   116fc:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
   11700:	blvc	4cd58 <_ZdlPv@@Base+0x36aec>
   11704:	blne	ccd5c <_ZdlPv@@Base+0xb6af0>
   11708:	bleq	128d1d0 <_ZdlPv@@Base+0x1276f64>
   1170c:	beq	44cf84 <_ZdlPv@@Base+0x436d18>
   11710:	bleq	24cf74 <_ZdlPv@@Base+0x236d08>
   11714:	blne	24cfa0 <_ZdlPv@@Base+0x236d34>
   11718:	mrc2	7, 6, pc, cr10, cr10, {7}
   1171c:	bne	44cf94 <_ZdlPv@@Base+0x436d28>
   11720:			; <UNDEFINED> instruction: 0xf7fa4630
   11724:	ldc	15, cr15, [r4, #348]	; 0x15c
   11728:	strtmi	r7, [r8], -r0, lsl #22
   1172c:	blvs	108d1f4 <_ZdlPv@@Base+0x1076f88>
   11730:	bleq	24cd6c <_ZdlPv@@Base+0x236b00>
   11734:	blne	ccd8c <_ZdlPv@@Base+0xb6b20>
   11738:	bleq	128d200 <_ZdlPv@@Base+0x1276f94>
   1173c:	blvs	2ccd78 <_ZdlPv@@Base+0x2b6b0c>
   11740:	bleq	124cf64 <_ZdlPv@@Base+0x1236cf8>
   11744:	blne	24cfd0 <_ZdlPv@@Base+0x236d64>
   11748:	mcr2	7, 6, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
   1174c:	ldrtmi	r4, [r0], -r9, lsr #12
   11750:			; <UNDEFINED> instruction: 0xff40f7fa
   11754:	ldrbmi	r4, [r3], -r2, asr #12
   11758:	bne	fe44cfd0 <_ZdlPv@@Base+0xfe436d64>
   1175c:			; <UNDEFINED> instruction: 0xf8cd4638
   11760:	cdp	0, 11, cr9, cr0, cr0, {0}
   11764:	vldr	d6, [fp, #256]	; 0x100
   11768:	vmov.f64	d0, #2	; 0x40100000  2.250
   1176c:	vstr	d7, [sp, #260]	; 0x104
   11770:	vmov.32	r6, d0[1]
   11774:	vstr	d1, [sp, #296]	; 0x128
   11778:			; <UNDEFINED> instruction: 0xf7ff7b12
   1177c:	strtmi	pc, [r8], -r9, asr #27
   11780:	blvs	ccdd8 <_ZdlPv@@Base+0xb6b6c>
   11784:	blvc	4cddc <_ZdlPv@@Base+0x36b70>
   11788:	blne	128d250 <_ZdlPv@@Base+0x1276fe4>
   1178c:	bleq	128d254 <_ZdlPv@@Base+0x1276fe8>
   11790:	blne	24cff0 <_ZdlPv@@Base+0x236d84>
   11794:	bleq	124cfb8 <_ZdlPv@@Base+0x1236d4c>
   11798:	mrc2	7, 4, pc, cr10, cr10, {7}
   1179c:	ldrtmi	r4, [r0], -r9, lsr #12
   117a0:			; <UNDEFINED> instruction: 0xff18f7fa
   117a4:	blcc	cce18 <_ZdlPv@@Base+0xb6bac>
   117a8:	ldrbmi	r4, [r2], -fp, asr #12
   117ac:	ldrtmi	r4, [r8], -r1, asr #12
   117b0:	blcs	100ce34 <_ZdlPv@@Base+0xff6bc8>
   117b4:	blmi	12cd27c <_ZdlPv@@Base+0x12b7010>
   117b8:	blvs	104d280 <_ZdlPv@@Base+0x1037014>
   117bc:	blvc	108d284 <_ZdlPv@@Base+0x1077018>
   117c0:	blne	e8ce44 <_ZdlPv@@Base+0xe76bd8>
   117c4:	bleq	128d28c <_ZdlPv@@Base+0x1277020>
   117c8:	blvs	44ce04 <_ZdlPv@@Base+0x436b98>
   117cc:	blvc	4cce08 <_ZdlPv@@Base+0x4b6b9c>
   117d0:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   117d4:	ldc	6, cr4, [fp, #160]	; 0xa0
   117d8:	vldr	d7, [r4, #8]
   117dc:	vmul.f64	d5, d7, d0
   117e0:	vldr	d7, [r4, #32]
   117e4:	vmov.f64	d6, #2	; 0x40100000  2.250
   117e8:	vstr	d1, [sp, #292]	; 0x124
   117ec:	vmov.f64	d7, #2	; 0x40100000  2.250
   117f0:	vnmla.f64	d0, d6, d9
   117f4:	vmla.f64	d1, d5, d8
   117f8:			; <UNDEFINED> instruction: 0xf7fa0b48
   117fc:	strtmi	pc, [r9], -r9, ror #28
   11800:			; <UNDEFINED> instruction: 0xf7fa4630
   11804:	ldc	14, cr15, [fp, #924]	; 0x39c
   11808:	strbmi	r3, [fp], -r2, lsl #22
   1180c:			; <UNDEFINED> instruction: 0x46414652
   11810:	ldc	6, cr4, [pc, #224]	; 118f8 <floor@plt+0xe8d8>
   11814:			; <UNDEFINED> instruction: 0xeeb02b29
   11818:	vmov.f64	d4, d11
   1181c:	vmov.f64	d6, d0
   11820:	vldr	d7, [pc, #260]	; 1192c <floor@plt+0xe90c>
   11824:			; <UNDEFINED> instruction: 0xeeb01b23
   11828:	vstr	d0, [sp, #292]	; 0x124
   1182c:	vstr	d6, [sp, #64]	; 0x40
   11830:			; <UNDEFINED> instruction: 0xf7ff7b12
   11834:	ldc	12, cr15, [r4, #996]	; 0x3e4
   11838:	vldr	d7, [r4, #8]
   1183c:	vmov.f64	d0, #0	; 0x40000000  2.0
   11840:	vnmla.f64	d1, d12, d9
   11844:	vmov	r0, s14
   11848:	vmul.f64	d1, d0, d8
   1184c:			; <UNDEFINED> instruction: 0xf7fa0b48
   11850:	mrc	14, 0, APSR_nzcv, cr12, cr15, {1}
   11854:			; <UNDEFINED> instruction: 0x46301a10
   11858:	mrc2	7, 5, pc, cr12, cr10, {7}
   1185c:	blvs	cceb4 <_ZdlPv@@Base+0xb6c48>
   11860:	ldc	6, cr4, [r4, #160]	; 0xa0
   11864:	vmov.f64	d7, #0	; 0x40000000  2.0
   11868:	vstr	d5, [sp, #260]	; 0x104
   1186c:	vmov.f64	d0, #8	; 0x40400000  3.0
   11870:	vstr	d1, [sp, #292]	; 0x124
   11874:	vmla.f64	d5, d6, d10
   11878:	vnmul.f64	d1, d7, d8
   1187c:			; <UNDEFINED> instruction: 0xf7fa0b48
   11880:	eor	pc, r1, r7, lsr #28
   11884:	andhi	pc, r0, pc, lsr #7
   11888:	vfmage.f64	d20, d31, d16
   1188c:	svclt	0x00db7812
	...
   11898:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   1189c:	svclt	0x00e921fb
   118a0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   118a4:	svccc	0x00e921fb
   118a8:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   118ac:	svccc	0x00f921fb
   118b0:	svcvc	0x003321d2
   118b4:	andmi	sp, r2, ip, ror r9
   118b8:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   118bc:	strdmi	r2, [r9], -fp
   118c0:	andeq	sp, r1, r4, ror #18
   118c4:	andeq	r0, r0, ip, lsl r1
   118c8:	ldrtmi	r4, [r0], -r9, lsr #12
   118cc:	mcr2	7, 4, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
   118d0:	ldrbmi	r4, [r3], -r2, asr #12
   118d4:	bne	fe44d14c <_ZdlPv@@Base+0xfe436ee0>
   118d8:			; <UNDEFINED> instruction: 0xf8cd4638
   118dc:	cdp	0, 11, cr9, cr0, cr0, {0}
   118e0:	vldr	d6, [fp, #256]	; 0x100
   118e4:	vmov.f64	d0, #2	; 0x40100000  2.250
   118e8:	vstr	d7, [sp, #260]	; 0x104
   118ec:	vmov.32	r6, d0[1]
   118f0:	vstr	d1, [sp, #300]	; 0x12c
   118f4:			; <UNDEFINED> instruction: 0xf7ff7b12
   118f8:	strtmi	pc, [r8], -fp, lsl #26
   118fc:	blvs	ccf54 <_ZdlPv@@Base+0xb6ce8>
   11900:	blvc	4cf58 <_ZdlPv@@Base+0x36cec>
   11904:	blne	128d3cc <_ZdlPv@@Base+0x1277160>
   11908:	bleq	128d3d0 <_ZdlPv@@Base+0x1277164>
   1190c:	blne	124d12c <_ZdlPv@@Base+0x1236ec0>
   11910:	bleq	124d134 <_ZdlPv@@Base+0x1236ec8>
   11914:	ldc2l	7, cr15, [ip, #1000]	; 0x3e8
   11918:	ldrtmi	r4, [r0], -r9, lsr #12
   1191c:	mrc2	7, 2, pc, cr10, cr10, {7}
   11920:	blcc	ccf94 <_ZdlPv@@Base+0xb6d28>
   11924:	ldrbmi	r4, [r2], -fp, asr #12
   11928:	ldrtmi	r4, [r8], -r1, asr #12
   1192c:	blcs	17ccfb0 <_ZdlPv@@Base+0x17b6d44>
   11930:	blmi	130d3f8 <_ZdlPv@@Base+0x12f718c>
   11934:	blvs	104d3fc <_ZdlPv@@Base+0x1037190>
   11938:	blvc	108d400 <_ZdlPv@@Base+0x1077194>
   1193c:	blne	174cfc0 <_ZdlPv@@Base+0x1736d54>
   11940:	bleq	128d408 <_ZdlPv@@Base+0x127719c>
   11944:	blvs	44cf80 <_ZdlPv@@Base+0x436d14>
   11948:	blvc	4ccf84 <_ZdlPv@@Base+0x4b6d18>
   1194c:	stc2l	7, cr15, [ip], #-1020	; 0xfffffc04
   11950:	ldc	6, cr4, [fp, #160]	; 0xa0
   11954:	vldr	d7, [r4, #8]
   11958:	vmul.f64	d5, d7, d0
   1195c:	vldr	d7, [r4, #32]
   11960:	vmov.f64	d6, #2	; 0x40100000  2.250
   11964:	vstr	d1, [sp, #292]	; 0x124
   11968:	vmov.f64	d7, #2	; 0x40100000  2.250
   1196c:	vmls.f64	d0, d6, d9
   11970:	vmls.f64	d1, d5, d8
   11974:			; <UNDEFINED> instruction: 0xf7fa0b48
   11978:	strtmi	pc, [r9], -fp, lsr #27
   1197c:			; <UNDEFINED> instruction: 0xf7fa4630
   11980:	ldc	14, cr15, [fp, #164]	; 0xa4
   11984:	strbmi	r3, [fp], -r2, lsl #22
   11988:			; <UNDEFINED> instruction: 0x46414652
   1198c:	ldc	6, cr4, [pc, #224]	; 11a74 <floor@plt+0xea54>
   11990:	vmov.f64	d2, d10
   11994:	vmov.f64	d4, d10
   11998:	vmov.f64	d6, d0
   1199c:	vldr	d7, [pc, #260]	; 11aa8 <floor@plt+0xea88>
   119a0:	vmov.f64	d1, d2
   119a4:	vstr	d0, [sp, #292]	; 0x124
   119a8:	vstr	d6, [sp, #64]	; 0x40
   119ac:			; <UNDEFINED> instruction: 0xf7ff7b12
   119b0:	ldc	12, cr15, [r4, #236]	; 0xec
   119b4:	vldr	d7, [r4]
   119b8:	vmov.f64	d1, #2	; 0x40100000  2.250
   119bc:	vnmla.f64	d0, d12, d9
   119c0:	vmov	s14, r0
   119c4:	vnmul.f64	d0, d1, d8
   119c8:			; <UNDEFINED> instruction: 0xf7fa1b48
   119cc:	cdp	13, 1, cr15, cr12, cr1, {4}
   119d0:			; <UNDEFINED> instruction: 0x46301a10
   119d4:	ldc2l	7, cr15, [lr, #1000]!	; 0x3e8
   119d8:	blvc	4d030 <_ZdlPv@@Base+0x36dc4>
   119dc:	cdp	6, 11, cr4, cr0, cr8, {1}
   119e0:	vstr	d6, [sp, #260]	; 0x104
   119e4:	vldr	d0, [r4, #32]
   119e8:	vmov.f64	d1, #2	; 0x40100000  2.250
   119ec:	vstr	d0, [sp, #292]	; 0x124
   119f0:	vnmls.f64	d6, d7, d10
   119f4:	vmul.f64	d0, d1, d8
   119f8:			; <UNDEFINED> instruction: 0xf7fa1b48
   119fc:	strtmi	pc, [r9], -r9, ror #26
   11a00:			; <UNDEFINED> instruction: 0xf7fa4630
   11a04:	strbmi	pc, [r2], -r7, ror #27	; <UNPREDICTABLE>
   11a08:	mrc	6, 0, r4, cr12, cr3, {2}
   11a0c:			; <UNDEFINED> instruction: 0x46381a90
   11a10:	andls	pc, r0, sp, asr #17
   11a14:	blvs	104d4dc <_ZdlPv@@Base+0x1037270>
   11a18:	bleq	cd08c <_ZdlPv@@Base+0xb6e20>
   11a1c:	blvc	108d4e4 <_ZdlPv@@Base+0x1077278>
   11a20:	blvs	44d05c <_ZdlPv@@Base+0x436df0>
   11a24:	blne	12cd4ec <_ZdlPv@@Base+0x12b7280>
   11a28:	blvc	4cd064 <_ZdlPv@@Base+0x4b6df8>
   11a2c:	ldc2l	7, cr15, [r0], #-1020	; 0xfffffc04
   11a30:	ldc	6, cr4, [r4, #160]	; 0xa0
   11a34:	vldr	d6, [r4, #8]
   11a38:	vmov.f64	d7, #0	; 0x40000000  2.0
   11a3c:	vmov.f64	d1, d9
   11a40:	vmls.f64	d0, d6, d9
   11a44:	vnmla.f64	d1, d7, d8
   11a48:			; <UNDEFINED> instruction: 0xf7fa0b08
   11a4c:	strtmi	pc, [r9], -r1, asr #26
   11a50:			; <UNDEFINED> instruction: 0xf7fa4630
   11a54:			; <UNDEFINED> instruction: 0x464bfdbf
   11a58:	ldc	6, cr4, [fp, #328]	; 0x148
   11a5c:	strbmi	r3, [r1], -r2, lsl #22
   11a60:	ldc	6, cr4, [pc, #224]	; 11b48 <floor@plt+0xeb28>
   11a64:	vmov.32	r2, d0[1]
   11a68:	vmov.f64	d4, d10
   11a6c:	vmov.f64	d6, d0
   11a70:	vldr	d7, [pc, #260]	; 11b7c <floor@plt+0xeb5c>
   11a74:	vmov.32	r1, d0[1]
   11a78:	vstr	d0, [sp, #292]	; 0x124
   11a7c:	vstr	d6, [sp, #64]	; 0x40
   11a80:			; <UNDEFINED> instruction: 0xf7ff7b12
   11a84:	bmi	4509d0 <_ZdlPv@@Base+0x43a764>
   11a88:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   11a8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11a90:	subsmi	r9, sl, fp, lsl fp
   11a94:	andslt	sp, sp, r4, lsl #2
   11a98:	blhi	2ccd94 <_ZdlPv@@Base+0x2b6b28>
   11a9c:	svchi	0x00f0e8bd
   11aa0:	ldmib	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11aa4:	andhi	pc, r0, pc, lsr #7
   11aa8:	ldmdbcs	r5, {r1, r2, r3, r4, r6, fp, ip, sp}^
   11aac:	andmi	r6, pc, sl, ror sl	; <UNPREDICTABLE>
   11ab0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   11ab4:	strdmi	r2, [r9], -fp
   11ab8:	svcvc	0x003321d2
   11abc:	andsmi	sp, r2, ip, ror r9
   11ac0:	ldmib	fp!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, pc}
   11ac4:			; <UNDEFINED> instruction: 0x4015fdbb
   11ac8:	andeq	sp, r1, r6, lsr #7
   11acc:	andeq	r0, r0, ip, lsl r1
   11ad0:	blcs	108d3a0 <_ZdlPv@@Base+0x1077134>
   11ad4:	ldrbmi	lr, [r0, sp, lsr #18]!
   11ad8:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   11adc:	ldrmi	r8, [ip], -lr, lsl #22
   11ae0:			; <UNDEFINED> instruction: 0x46064a3b
   11ae4:			; <UNDEFINED> instruction: 0x46884b3b
   11ae8:	blhi	e0d16c <_ZdlPv@@Base+0xdf6f00>
   11aec:	addslt	r4, r2, sl, ror r4
   11af0:			; <UNDEFINED> instruction: 0xf10d58d3
   11af4:	vldr	s0, [r4, #32]
   11af8:	ldmdavs	fp, {r8, r9, fp, sp, lr}
   11afc:			; <UNDEFINED> instruction: 0xf04f9311
   11b00:	cdp	3, 2, cr0, cr2, cr0, {0}
   11b04:	vmov.f64	d11, #0	; 0x40000000  2.0
   11b08:	vmov.f64	d14, d8
   11b0c:	vmov.f64	d13, d8
   11b10:	vmov.f64	d10, d1
   11b14:	vmov.f64	d9, d0
   11b18:	and	ip, lr, r3, asr #22
   11b1c:	blvc	11cd414 <_ZdlPv@@Base+0x11b71a8>
   11b20:	blvc	24d404 <_ZdlPv@@Base+0x237198>
   11b24:	blvc	ff30d5fc <_ZdlPv@@Base+0xff2f7390>
   11b28:	blx	44d6f4 <_ZdlPv@@Base+0x437488>
   11b2c:	stc	12, cr13, [r4, #212]	; 0xd4
   11b30:	vmov.f64	d14, #0	; 0x40000000  2.0
   11b34:	vmov.f64	d8, d7
   11b38:	vcmp.f64	d6, #0.0
   11b3c:	vneg.f64	d22, d0
   11b40:	mvnle	pc, r0, lsl sl	; <UNPREDICTABLE>
   11b44:	bleq	28d56c <_ZdlPv@@Base+0x277300>
   11b48:	ldrbmi	r4, [r0], -r9, ror #12
   11b4c:	cdp	13, 3, cr10, cr0, cr4, {0}
   11b50:			; <UNDEFINED> instruction: 0xf7f10b0a
   11b54:	ldmdavs	r3!, {r1, r5, r7, r8, fp, sp, lr, pc}
   11b58:	blne	cd1d4 <_ZdlPv@@Base+0xb6f68>
   11b5c:			; <UNDEFINED> instruction: 0xf8d34628
   11b60:	ldc	0, cr9, [sp, #336]	; 0x150
   11b64:			; <UNDEFINED> instruction: 0xf7fa0b00
   11b68:			; <UNDEFINED> instruction: 0x4628fcb3
   11b6c:	bleq	128d634 <_ZdlPv@@Base+0x12773c8>
   11b70:	ldc2l	7, cr15, [ip, #-1000]	; 0xfffffc18
   11b74:	strbmi	sl, [r0], -r8, lsl #18
   11b78:	bleq	24d1b4 <_ZdlPv@@Base+0x236f48>
   11b7c:	blne	2cd1b8 <_ZdlPv@@Base+0x2b6f4c>
   11b80:	stc2	7, cr15, [r8, #-1000]!	; 0xfffffc18
   11b84:	ldrtmi	sl, [sl], -ip, lsl #18
   11b88:	stc	6, cr4, [sp, #192]	; 0xc0
   11b8c:	vstr	d0, [sp, #48]	; 0x30
   11b90:	strbmi	r1, [r8, lr, lsl #22]
   11b94:	blvs	4d1ec <_ZdlPv@@Base+0x36f80>
   11b98:	cdp	7, 3, cr14, cr11, cr0, {6}
   11b9c:	bmi	3b48c4 <_ZdlPv@@Base+0x39e658>
   11ba0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   11ba4:	blvs	1cd48c <_ZdlPv@@Base+0x1b7220>
   11ba8:	blvs	4d1c0 <_ZdlPv@@Base+0x36f54>
   11bac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11bb0:	subsmi	r9, sl, r1, lsl fp
   11bb4:	andslt	sp, r2, r4, lsl #2
   11bb8:	blhi	3cceb4 <_ZdlPv@@Base+0x3b6c48>
   11bbc:			; <UNDEFINED> instruction: 0x87f0e8bd
   11bc0:	stmdb	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11bc4:	andhi	pc, r0, pc, lsr #7
	...
   11bd0:	andeq	sp, r1, r4, asr #6
   11bd4:	andeq	r0, r0, ip, lsl r1
   11bd8:	andeq	sp, r1, lr, lsl #5
   11bdc:	ldrbmi	lr, [r0, sp, lsr #18]!
   11be0:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   11be4:	ldrmi	r8, [r0], -sl, lsl #22
   11be8:			; <UNDEFINED> instruction: 0x461f4a39
   11bec:			; <UNDEFINED> instruction: 0x460e4b39
   11bf0:	mrc	4, 5, r4, cr0, cr10, {3}
   11bf4:	addlt	sl, lr, r0, asr #22
   11bf8:	stcls	8, cr5, [r0], #-844	; 0xfffffcb4
   11bfc:	ldmdavs	fp, {r3, r5, r6, r7, r9, sl, lr}
   11c00:			; <UNDEFINED> instruction: 0xf04f930d
   11c04:			; <UNDEFINED> instruction: 0xf7fa0300
   11c08:			; <UNDEFINED> instruction: 0x4640fcf5
   11c0c:	bleq	4d248 <_ZdlPv@@Base+0x36fdc>
   11c10:	blne	cd24c <_ZdlPv@@Base+0xb6fe0>
   11c14:	stc2	7, cr15, [r4, #-1000]!	; 0xfffffc18
   11c18:	bleq	104d6f4 <_ZdlPv@@Base+0x1037488>
   11c1c:	blx	44d7e8 <_ZdlPv@@Base+0x43757c>
   11c20:	ldc	0, cr13, [pc, #260]	; 11d2c <floor@plt+0xed0c>
   11c24:			; <UNDEFINED> instruction: 0xf10d8b29
   11c28:			; <UNDEFINED> instruction: 0xeeb00a10
   11c2c:	vldr	d9, [r4, #256]	; 0x100
   11c30:	vmov.f64	d6, #0	; 0x40000000  2.0
   11c34:	vmov.f64	d12, d8
   11c38:	and	fp, lr, r8, asr #22
   11c3c:	blvc	11cd52c <_ZdlPv@@Base+0x11b72c0>
   11c40:	blvc	24d524 <_ZdlPv@@Base+0x2372b8>
   11c44:	blvc	ff28d71c <_ZdlPv@@Base+0xff2774b0>
   11c48:	blx	44d814 <_ZdlPv@@Base+0x4375a8>
   11c4c:	stc	12, cr13, [r4, #148]	; 0x94
   11c50:	vmov.f64	d12, #0	; 0x40000000  2.0
   11c54:	vmov.f64	d8, d7
   11c58:	vcmp.f64	d6, #0.0
   11c5c:	vneg.f64	d22, d0
   11c60:	mvnle	pc, r0, lsl sl	; <UNPREDICTABLE>
   11c64:	bleq	28d68c <_ZdlPv@@Base+0x277420>
   11c68:	strbmi	r6, [r0], -fp, lsr #16
   11c6c:	ldrsbls	pc, [r4], #-131	; 0xffffff7d	; <UNPREDICTABLE>
   11c70:	ldc2l	7, cr15, [ip], {250}	; 0xfa
   11c74:			; <UNDEFINED> instruction: 0x46304651
   11c78:	blne	1cd2b4 <_ZdlPv@@Base+0x1b7048>
   11c7c:	bleq	14d2b8 <_ZdlPv@@Base+0x13704c>
   11c80:	stc2	7, cr15, [r8], #1000	; 0x3e8
   11c84:	ldrtmi	sl, [sl], -r8, lsl #18
   11c88:	stc	6, cr4, [sp, #160]	; 0xa0
   11c8c:	vstr	d0, [sp, #32]
   11c90:	strbmi	r1, [r8, sl, lsl #22]
   11c94:	blvs	4d2ec <_ZdlPv@@Base+0x37080>
   11c98:	mrc	7, 1, lr, cr9, cr0, {6}
   11c9c:	vsub.f64	d8, d8, d8
   11ca0:	vstr	d6, [r4, #24]
   11ca4:	bmi	32c8ac <_ZdlPv@@Base+0x316640>
   11ca8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   11cac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11cb0:	subsmi	r9, sl, sp, lsl #22
   11cb4:	andlt	sp, lr, r4, lsl #2
   11cb8:	blhi	2ccfb4 <_ZdlPv@@Base+0x2b6d48>
   11cbc:			; <UNDEFINED> instruction: 0x87f0e8bd
   11cc0:	stmia	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11cc4:	andhi	pc, r0, pc, lsr #7
	...
   11cd0:	andeq	sp, r1, r0, asr #4
   11cd4:	andeq	r0, r0, ip, lsl r1
   11cd8:	andeq	sp, r1, r6, lsl #3
   11cdc:	blpl	ffdcd360 <_ZdlPv@@Base+0xffdb70f4>
   11ce0:	svcmi	0x00f0e92d
   11ce4:	ldc	6, cr4, [r2, #116]	; 0x74
   11ce8:	ldrmi	r4, [r4], -r0, lsl #22
   11cec:	ldrcs	pc, [r0], #-2271	; 0xfffff721
   11cf0:			; <UNDEFINED> instruction: 0xf8df4607
   11cf4:			; <UNDEFINED> instruction: 0x460e3410
   11cf8:	blpl	18d580 <_ZdlPv@@Base+0x177314>
   11cfc:	cfldrs	mvf4, [r5, #488]	; 0x1e8
   11d00:			; <UNDEFINED> instruction: 0xf04f6b02
   11d04:	stc	14, cr0, [sp, #-4]!
   11d08:	ldmpl	r3, {r4, r8, r9, fp, pc}^
   11d0c:			; <UNDEFINED> instruction: 0xf10db09f
   11d10:	ldmdavs	fp, {r3, r4, r6, r9, fp}
   11d14:			; <UNDEFINED> instruction: 0xf04f931d
   11d18:	stcgt	3, cr0, [pc, #-0]	; 11d20 <floor@plt+0xed00>
   11d1c:	mrc	6, 5, r4, cr6, cr4, {6}
   11d20:	stmia	ip!, {r8, r9, fp, sp}
   11d24:	ldm	r5, {r0, r1, r2, r3}
   11d28:			; <UNDEFINED> instruction: 0xf8cd0003
   11d2c:	stm	ip, {r3, r4, r6, sp, lr, pc}
   11d30:	cdp	0, 3, cr0, cr4, cr3, {0}
   11d34:	vdiv.f64	d3, d3, d5
   11d38:	vmov.f64	d7, #6	; 0x40300000  2.750
   11d3c:	vmov.f64	d8, d0
   11d40:	vsub.f64	d15, d7, d6
   11d44:	vmov.f64	d7, #210	; 0xbe900000 -0.2812500
   11d48:	vnmla.f64	d7, d23, d7
   11d4c:	tstlt	fp, r0, lsl sl
   11d50:	blvc	ff20d838 <_ZdlPv@@Base+0xff1f75cc>
   11d54:	blx	20d76a <_ZdlPv@@Base+0x1f74fe>
   11d58:	blcc	cd3b0 <_ZdlPv@@Base+0xb7144>
   11d5c:	blpl	10d638 <_ZdlPv@@Base+0xf73cc>
   11d60:	blvc	1cd77c <_ZdlPv@@Base+0x1b7510>
   11d64:	blcs	4d844 <_ZdlPv@@Base+0x375d8>
   11d68:	bl	11cd830 <_ZdlPv@@Base+0x11b75c4>
   11d6c:	blvc	cd650 <_ZdlPv@@Base+0xb73e4>
   11d70:	blvc	ff20d86c <_ZdlPv@@Base+0xff1f7600>
   11d74:	bcc	44d5d8 <_ZdlPv@@Base+0x43736c>
   11d78:	mrc	1, 5, fp, cr8, cr11, {0}
   11d7c:			; <UNDEFINED> instruction: 0xee857bc7
   11d80:	vldr	d14, [pc, #28]	; 11da4 <floor@plt+0xed84>
   11d84:	vstrge	d5, [lr, #-828]	; 0xfffffcc4
   11d88:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   11d8c:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   11d90:			; <UNDEFINED> instruction: 0xf10d4628
   11d94:	vldr	d0, [pc, #96]	; 11dfc <floor@plt+0xeddc>
   11d98:	vldr	d9, [pc, #816]	; 120d0 <floor@plt+0xf0b0>
   11d9c:	vstr	d12, [sp, #820]	; 0x334
   11da0:	vldr	d9, [pc, #16]	; 11db8 <floor@plt+0xed98>
   11da4:	vnmul.f64	d13, d24, d13
   11da8:	vmov.f64	d5, #101	; 0x3f280000  0.6562500
   11dac:	vmov.f64	d11, #0	; 0x40000000  2.0
   11db0:	vmov.f64	d1, d8
   11db4:	vmls.f64	d0, d3, d8
   11db8:	vnmla.f64	d1, d4, d11
   11dbc:	vdiv.f64	d0, d6, d11
   11dc0:			; <UNDEFINED> instruction: 0xf7faab05
   11dc4:	strtmi	pc, [r9], -r5, lsl #23
   11dc8:			; <UNDEFINED> instruction: 0xf7fa4630
   11dcc:	strbmi	pc, [fp], -r3, lsl #24	; <UNPREDICTABLE>
   11dd0:			; <UNDEFINED> instruction: 0x46414652
   11dd4:	mrc	6, 5, r4, cr0, cr8, {1}
   11dd8:	vmov.f64	d2, d9
   11ddc:	vmov.f64	d3, d14
   11de0:	vmov.f64	d5, d0
   11de4:	vldr	d6, [pc, #260]	; 11ef0 <floor@plt+0xeed0>
   11de8:	vmov.u16	r1, d16[2]
   11dec:	vstr	d0, [sp, #288]	; 0x120
   11df0:	vstr	d5, [sp, #72]	; 0x48
   11df4:			; <UNDEFINED> instruction: 0xf7ff6b14
   11df8:	ldrbmi	pc, [r8], -fp, ror #28	; <UNPREDICTABLE>
   11dfc:	blvs	cd454 <_ZdlPv@@Base+0xb71e8>
   11e00:	bleq	4d458 <_ZdlPv@@Base+0x371ec>
   11e04:	blne	124d8cc <_ZdlPv@@Base+0x1237660>
   11e08:	bleq	30d690 <_ZdlPv@@Base+0x2f7424>
   11e0c:	blne	130d62c <_ZdlPv@@Base+0x12f73c0>
   11e10:	blx	17cfe02 <_ZdlPv@@Base+0x17b9b96>
   11e14:			; <UNDEFINED> instruction: 0x46304659
   11e18:	blx	ff74fe0a <_ZdlPv@@Base+0xff739b9e>
   11e1c:	blpl	cd474 <_ZdlPv@@Base+0xb7208>
   11e20:	ldc	6, cr4, [r4, #160]	; 0xa0
   11e24:	vmov.f64	d6, #0	; 0x40000000  2.0
   11e28:	vstr	d4, [sp, #260]	; 0x104
   11e2c:	vmov.f64	d0, #10	; 0x40500000  3.250
   11e30:	vstr	d1, [sp, #288]	; 0x120
   11e34:	vnmls.f64	d4, d5, d12
   11e38:	vmul.f64	d1, d6, d11
   11e3c:			; <UNDEFINED> instruction: 0xf7fa0b0b
   11e40:	strtmi	pc, [r9], -r7, asr #22
   11e44:			; <UNDEFINED> instruction: 0xf7fa4630
   11e48:	blge	2d0d64 <_ZdlPv@@Base+0x2baaf8>
   11e4c:	ldrtmi	r4, [r8], -r2, asr #12
   11e50:	movwls	r4, #13849	; 0x3619
   11e54:	andls	pc, r0, sp, asr #17
   11e58:	mrc	6, 5, r4, cr0, cr3, {2}
   11e5c:	vstr	d6, [sp, #256]	; 0x100
   11e60:	vmov.32	r1, d0[1]
   11e64:	vstr	d0, [sp, #312]	; 0x138
   11e68:			; <UNDEFINED> instruction: 0xf7ff6b12
   11e6c:			; <UNDEFINED> instruction: 0x4628feb7
   11e70:	blpl	cd4c8 <_ZdlPv@@Base+0xb725c>
   11e74:	blvs	4d4cc <_ZdlPv@@Base+0x37260>
   11e78:	blne	124d940 <_ZdlPv@@Base+0x12376d4>
   11e7c:	bleq	124d944 <_ZdlPv@@Base+0x12376d8>
   11e80:	blne	30d6dc <_ZdlPv@@Base+0x2f7470>
   11e84:	bleq	30d6e4 <_ZdlPv@@Base+0x2f7478>
   11e88:	blx	8cfe7a <_ZdlPv@@Base+0x8b9c0e>
   11e8c:	ldrtmi	r4, [r0], -r9, lsr #12
   11e90:	blx	fe84fe82 <_ZdlPv@@Base+0xfe839c16>
   11e94:	ldrbmi	r4, [r2], -fp, asr #12
   11e98:	ldrtmi	r4, [r8], -r1, asr #12
   11e9c:	blcs	12cd794 <_ZdlPv@@Base+0x12b7528>
   11ea0:	blcc	13cd968 <_ZdlPv@@Base+0x13b76fc>
   11ea4:	blpl	104d96c <_ZdlPv@@Base+0x1037700>
   11ea8:	blvs	108d970 <_ZdlPv@@Base+0x1077704>
   11eac:	blpl	4cd4e8 <_ZdlPv@@Base+0x4b727c>
   11eb0:	blne	128d978 <_ZdlPv@@Base+0x127770c>
   11eb4:	blvs	54d4f0 <_ZdlPv@@Base+0x537284>
   11eb8:	bleq	124d980 <_ZdlPv@@Base+0x1237714>
   11ebc:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   11ec0:	blpl	cd518 <_ZdlPv@@Base+0xb72ac>
   11ec4:	ldc	6, cr4, [r4, #160]	; 0xa0
   11ec8:	vmov.f64	d6, #0	; 0x40000000  2.0
   11ecc:	vstr	d1, [sp, #288]	; 0x120
   11ed0:	vmov.f64	d9, #4	; 0x40200000  2.5
   11ed4:	vnmla.f64	d0, d5, d8
   11ed8:	vnmls.f64	d1, d6, d11
   11edc:			; <UNDEFINED> instruction: 0xf7fa0b0b
   11ee0:			; <UNDEFINED> instruction: 0x4629faf7
   11ee4:			; <UNDEFINED> instruction: 0xf7fa4630
   11ee8:	vldr	d15, [pc, #468]	; 120c4 <floor@plt+0xf0a4>
   11eec:			; <UNDEFINED> instruction: 0x464b2b7f
   11ef0:			; <UNDEFINED> instruction: 0x46414652
   11ef4:	mrc	6, 5, r4, cr0, cr8, {1}
   11ef8:	vmov.f64	d3, d15
   11efc:	vmov.f64	d5, d0
   11f00:	vstr	d6, [sp, #260]	; 0x104
   11f04:	vmov.32	r5, d0[1]
   11f08:	vstr	d1, [sp, #304]	; 0x130
   11f0c:	vmov.32	r6, d0[1]
   11f10:			; <UNDEFINED> instruction: 0xf7ff0b48
   11f14:	ldc	13, cr15, [r4, #884]	; 0x374
   11f18:	ldrbmi	r6, [r8], -r0, lsl #22
   11f1c:	blne	cd574 <_ZdlPv@@Base+0xb7308>
   11f20:	bleq	124d9e8 <_ZdlPv@@Base+0x123777c>
   11f24:	blne	30d7b0 <_ZdlPv@@Base+0x2f7544>
   11f28:	bleq	30d788 <_ZdlPv@@Base+0x2f751c>
   11f2c:	blx	ff44ff1c <_ZdlPv@@Base+0xff439cb0>
   11f30:			; <UNDEFINED> instruction: 0x46304659
   11f34:	blx	13cff26 <_ZdlPv@@Base+0x13b9cba>
   11f38:	blvs	4d590 <_ZdlPv@@Base+0x37324>
   11f3c:	cdp	6, 11, cr4, cr0, cr8, {1}
   11f40:	vstr	d5, [sp, #260]	; 0x104
   11f44:	vldr	d0, [r4, #40]	; 0x28
   11f48:	vmov.f64	d1, #2	; 0x40100000  2.250
   11f4c:	vstr	d0, [sp, #288]	; 0x120
   11f50:	vmul.f64	d5, d1, d12
   11f54:	vmla.f64	d1, d6, d11
   11f58:			; <UNDEFINED> instruction: 0xf7fa0b4b
   11f5c:			; <UNDEFINED> instruction: 0x4629fab9
   11f60:			; <UNDEFINED> instruction: 0xf7fa4630
   11f64:	vldr	d15, [sp, #220]	; 0xdc
   11f68:	strbmi	ip, [r2], -r3, lsl #20
   11f6c:			; <UNDEFINED> instruction: 0x46384653
   11f70:	andls	pc, r0, sp, asr #17
   11f74:	bne	44d7ec <_ZdlPv@@Base+0x437580>
   11f78:	blvs	104da40 <_ZdlPv@@Base+0x10377d4>
   11f7c:	blne	54d5b8 <_ZdlPv@@Base+0x53734c>
   11f80:	bleq	140da48 <_ZdlPv@@Base+0x13f77dc>
   11f84:	blvs	4cd5c0 <_ZdlPv@@Base+0x4b7354>
   11f88:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   11f8c:	ldc	6, cr4, [r4, #160]	; 0xa0
   11f90:	vldr	d5, [r4, #8]
   11f94:	vmov.f64	d6, #0	; 0x40000000  2.0
   11f98:	vmov.f64	d1, d8
   11f9c:	vnmla.f64	d0, d5, d8
   11fa0:	vmla.f64	d1, d6, d11
   11fa4:			; <UNDEFINED> instruction: 0xf7fa0b4b
   11fa8:			; <UNDEFINED> instruction: 0x4629fa93
   11fac:			; <UNDEFINED> instruction: 0xf7fa4630
   11fb0:	vldr	d15, [pc, #68]	; 11ffc <floor@plt+0xefdc>
   11fb4:	strbmi	r7, [fp], -pc, asr #22
   11fb8:			; <UNDEFINED> instruction: 0x46414652
   11fbc:	mrc	6, 1, r4, cr7, cr8, {1}
   11fc0:	vmov.f64	d2, d10
   11fc4:	vmov.f64	d3, d15
   11fc8:	vmov.f64	d5, d0
   11fcc:	vldr	d6, [pc, #260]	; 120d8 <floor@plt+0xf0b8>
   11fd0:	vmov.f64	d1, d6
   11fd4:	vstr	d0, [sp, #288]	; 0x120
   11fd8:	vstr	d5, [sp, #72]	; 0x48
   11fdc:			; <UNDEFINED> instruction: 0xf7ff6b14
   11fe0:			; <UNDEFINED> instruction: 0x4628fd77
   11fe4:	blpl	cd63c <_ZdlPv@@Base+0xb73d0>
   11fe8:	blvs	4d640 <_ZdlPv@@Base+0x373d4>
   11fec:	blne	124dab4 <_ZdlPv@@Base+0x1237848>
   11ff0:	blls	14d62c <_ZdlPv@@Base+0x1373c0>
   11ff4:	bleq	124dabc <_ZdlPv@@Base+0x1237850>
   11ff8:	blne	30d854 <_ZdlPv@@Base+0x2f75e8>
   11ffc:	bleq	130d81c <_ZdlPv@@Base+0x12f75b0>
   12000:	blx	19cfff0 <_ZdlPv@@Base+0x19b9d84>
   12004:	ldrtmi	r4, [r0], -r9, lsr #12
   12008:	blx	ff94fff8 <_ZdlPv@@Base+0xff939d8c>
   1200c:	blcs	ecd690 <_ZdlPv@@Base+0xeb7424>
   12010:	ldrbmi	r4, [r2], -fp, asr #12
   12014:	ldrtmi	r4, [r8], -r1, asr #12
   12018:	blcc	13cdae0 <_ZdlPv@@Base+0x13b7874>
   1201c:	blpl	104dae4 <_ZdlPv@@Base+0x1037878>
   12020:	blvs	108dae8 <_ZdlPv@@Base+0x107787c>
   12024:	blne	ccd6a8 <_ZdlPv@@Base+0xcb743c>
   12028:	bleq	124daf0 <_ZdlPv@@Base+0x1237884>
   1202c:	blpl	4cd668 <_ZdlPv@@Base+0x4b73fc>
   12030:	blvs	54d66c <_ZdlPv@@Base+0x537400>
   12034:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
   12038:	ldc	6, cr4, [r4, #352]	; 0x160
   1203c:	vldr	d6, [r4, #8]
   12040:	vmov.f64	d0, #0	; 0x40000000  2.0
   12044:	vnmul.f64	d1, d0, d8
   12048:	vnmla.f64	d0, d6, d11
   1204c:			; <UNDEFINED> instruction: 0xf7fa1b0b
   12050:			; <UNDEFINED> instruction: 0x4659fa3f
   12054:			; <UNDEFINED> instruction: 0xf7fa4630
   12058:	vldr	s30, [r4, #756]	; 0x2f4
   1205c:	strtmi	r5, [r8], -r2, lsl #22
   12060:	blvs	4d6b8 <_ZdlPv@@Base+0x3744c>
   12064:	blmi	108db2c <_ZdlPv@@Base+0x10778c0>
   12068:	bleq	2cd6a4 <_ZdlPv@@Base+0x2b7438>
   1206c:	blne	124db34 <_ZdlPv@@Base+0x12378c8>
   12070:	blmi	34d6ac <_ZdlPv@@Base+0x337440>
   12074:	blne	130d890 <_ZdlPv@@Base+0x12f7624>
   12078:	bleq	130d918 <_ZdlPv@@Base+0x12f76ac>
   1207c:	blx	a5006c <_ZdlPv@@Base+0xa39e00>
   12080:	ldrtmi	r4, [r0], -r9, lsr #12
   12084:	blx	fe9d0074 <_ZdlPv@@Base+0xfe9b9e08>
   12088:	ldrbmi	r4, [r3], -r2, asr #12
   1208c:	bne	44d904 <_ZdlPv@@Base+0x437698>
   12090:			; <UNDEFINED> instruction: 0xf8cd4638
   12094:	cdp	0, 11, cr9, cr0, cr0, {0}
   12098:	vstr	d6, [sp, #256]	; 0x100
   1209c:	vmov.32	r1, d0[1]
   120a0:	vstr	d0, [sp, #312]	; 0x138
   120a4:			; <UNDEFINED> instruction: 0xf7ff6b12
   120a8:			; <UNDEFINED> instruction: 0x4628fd99
   120ac:	blpl	cd704 <_ZdlPv@@Base+0xb7498>
   120b0:	blvs	4d708 <_ZdlPv@@Base+0x3749c>
   120b4:	svclt	0x0000e028
   120b8:	vfmage.f64	d20, d31, d16
   120bc:	svclt	0x00db7812
   120c0:	andeq	r0, r0, r0
   120c4:	subsmi	r0, r9, r0
	...
   120d0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   120d4:	svccc	0x00e921fb
   120d8:	ldmdbcs	r5, {r1, r2, r3, r4, r6, fp, ip, sp}^
   120dc:	andmi	r6, pc, sl, ror sl	; <UNPREDICTABLE>
   120e0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   120e4:	svclt	0x00e921fb
   120e8:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   120ec:	svccc	0x00f921fb
   120f0:	svcvc	0x003321d2
   120f4:	andmi	sp, r2, ip, ror r9
   120f8:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   120fc:	strdmi	r2, [r9], -fp
   12100:	andeq	sp, r1, r4, lsr r1
   12104:	andeq	r0, r0, ip, lsl r1
   12108:	blne	124dbd0 <_ZdlPv@@Base+0x1237964>
   1210c:	bleq	124dbd4 <_ZdlPv@@Base+0x1237968>
   12110:	blne	130d92c <_ZdlPv@@Base+0x12f76c0>
   12114:	bleq	130d934 <_ZdlPv@@Base+0x12f76c8>
   12118:			; <UNDEFINED> instruction: 0xf9daf7fa
   1211c:	ldrtmi	r4, [r0], -r9, lsr #12
   12120:	blx	1650110 <_ZdlPv@@Base+0x1639ea4>
   12124:	ldrbmi	r4, [r2], -fp, asr #12
   12128:	ldrtmi	r4, [r8], -r1, asr #12
   1212c:	blcs	12cda28 <_ZdlPv@@Base+0x12b77bc>
   12130:	blcc	13cdbf8 <_ZdlPv@@Base+0x13b798c>
   12134:	blpl	104dbfc <_ZdlPv@@Base+0x1037990>
   12138:	blvs	108dc00 <_ZdlPv@@Base+0x1077994>
   1213c:	blne	154d7c0 <_ZdlPv@@Base+0x1537554>
   12140:	bleq	124dc08 <_ZdlPv@@Base+0x123799c>
   12144:	blpl	4cd780 <_ZdlPv@@Base+0x4b7514>
   12148:	blvs	54d784 <_ZdlPv@@Base+0x537518>
   1214c:	stc2l	7, cr15, [r0], {255}	; 0xff
   12150:	ldc	6, cr4, [r4, #160]	; 0xa0
   12154:	vldr	d5, [r4, #8]
   12158:	vmov.f64	d6, #0	; 0x40000000  2.0
   1215c:	vstr	d1, [sp, #288]	; 0x120
   12160:	vmov.f64	d9, #4	; 0x40200000  2.5
   12164:	vmls.f64	d0, d5, d8
   12168:	vmls.f64	d1, d6, d11
   1216c:			; <UNDEFINED> instruction: 0xf7fa0b4b
   12170:	strtmi	pc, [r9], -pc, lsr #19
   12174:			; <UNDEFINED> instruction: 0xf7fa4630
   12178:	vldr	s30, [pc, #180]	; 12234 <floor@plt+0xf214>
   1217c:	strbmi	r2, [fp], -r7, asr #22
   12180:			; <UNDEFINED> instruction: 0x46414652
   12184:	mrc	6, 5, r4, cr0, cr8, {1}
   12188:	vmov.f64	d3, d15
   1218c:	vmov.f64	d5, d0
   12190:	vstr	d6, [sp, #260]	; 0x104
   12194:	vmov.32	r5, d0[1]
   12198:	vstr	d1, [sp, #308]	; 0x134
   1219c:	vmov.32	r6, d0[1]
   121a0:			; <UNDEFINED> instruction: 0xf7ff0b48
   121a4:	ldc	12, cr15, [r4, #596]	; 0x254
   121a8:	ldrbmi	r6, [r8], -r0, lsl #22
   121ac:	blne	cd804 <_ZdlPv@@Base+0xb7598>
   121b0:	bleq	124dc78 <_ZdlPv@@Base+0x1237a0c>
   121b4:	blne	130da40 <_ZdlPv@@Base+0x12f77d4>
   121b8:	bleq	130d9d8 <_ZdlPv@@Base+0x12f776c>
   121bc:			; <UNDEFINED> instruction: 0xf988f7fa
   121c0:			; <UNDEFINED> instruction: 0x46304659
   121c4:	blx	1d01b4 <_ZdlPv@@Base+0x1b9f48>
   121c8:	blvs	4d820 <_ZdlPv@@Base+0x375b4>
   121cc:	cdp	6, 11, cr4, cr0, cr8, {1}
   121d0:	vstr	d5, [sp, #260]	; 0x104
   121d4:	vldr	d0, [r4, #40]	; 0x28
   121d8:	vmov.f64	d1, #2	; 0x40100000  2.250
   121dc:	vstr	d0, [sp, #288]	; 0x120
   121e0:	vmul.f64	d5, d1, d12
   121e4:	vnmla.f64	d1, d6, d11
   121e8:			; <UNDEFINED> instruction: 0xf7fa0b0b
   121ec:			; <UNDEFINED> instruction: 0x4629f971
   121f0:			; <UNDEFINED> instruction: 0xf7fa4630
   121f4:	strbmi	pc, [r2], -pc, ror #19	; <UNPREDICTABLE>
   121f8:	mrc	6, 0, r4, cr12, cr3, {2}
   121fc:			; <UNDEFINED> instruction: 0x46381a10
   12200:	andls	pc, r0, sp, asr #17
   12204:	blvs	104dccc <_ZdlPv@@Base+0x1037a60>
   12208:	blne	54d844 <_ZdlPv@@Base+0x5375d8>
   1220c:	bleq	140dcd4 <_ZdlPv@@Base+0x13f7a68>
   12210:	blvs	4cd84c <_ZdlPv@@Base+0x4b75e0>
   12214:	stc2l	7, cr15, [r2], #1020	; 0x3fc
   12218:	ldc	6, cr4, [r4, #160]	; 0xa0
   1221c:	vldr	d5, [r4, #8]
   12220:	vmov.f64	d6, #0	; 0x40000000  2.0
   12224:	vmov.f64	d1, d8
   12228:	vmls.f64	d0, d5, d8
   1222c:	vnmla.f64	d1, d6, d11
   12230:			; <UNDEFINED> instruction: 0xf7fa0b0b
   12234:	strtmi	pc, [r9], -sp, asr #18
   12238:			; <UNDEFINED> instruction: 0xf7fa4630
   1223c:	vldr.16	s30, [pc, #406]	; 123da <floor@plt+0xf3ba>
   12240:			; <UNDEFINED> instruction: 0x464b2b18
   12244:			; <UNDEFINED> instruction: 0x46414652
   12248:	mrc	6, 1, r4, cr2, cr8, {1}
   1224c:	vmov.f64	d2, d10
   12250:	vmov.f64	d3, d15
   12254:	vmov.f64	d6, d0
   12258:	vldr	d7, [pc, #260]	; 12364 <floor@plt+0xf344>
   1225c:	vmov.f64	d1, #15	; 0x40780000  3.875
   12260:	vstr	d0, [sp, #288]	; 0x120
   12264:	vstr	d6, [sp, #72]	; 0x48
   12268:			; <UNDEFINED> instruction: 0xf7ff7b14
   1226c:	bmi	3d1338 <_ZdlPv@@Base+0x3bb0cc>
   12270:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   12274:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12278:	subsmi	r9, sl, sp, lsl fp
   1227c:	andslt	sp, pc, r4, lsl #2
   12280:	blhi	44d57c <_ZdlPv@@Base+0x437310>
   12284:	svchi	0x00f0e8bd
   12288:	stcl	7, cr15, [r0, #960]	; 0x3c0
   1228c:	andhi	pc, r0, pc, lsr #7
   12290:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   12294:	strdmi	r2, [r9], -fp
   12298:	svcvc	0x003321d2
   1229c:	andsmi	sp, r2, ip, ror r9
   122a0:	ldmib	fp!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, pc}
   122a4:			; <UNDEFINED> instruction: 0x4015fdbb
   122a8:			; <UNDEFINED> instruction: 0x0001cbbe
   122ac:	andeq	r0, r0, ip, lsl r1
   122b0:	svcmi	0x00f0e92d
   122b4:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
   122b8:	strmi	r8, [r6], -r8, lsl #22
   122bc:			; <UNDEFINED> instruction: 0xf8df4610
   122c0:	ldrmi	r2, [fp], r0, lsr #8
   122c4:	ldrcc	pc, [ip], #-2271	; 0xfffff721
   122c8:	mrc	4, 5, r4, cr0, cr10, {3}
   122cc:	adclt	r8, r5, r0, asr #22
   122d0:	ldmpl	r3, {r3, r7, r9, sl, lr}^
   122d4:			; <UNDEFINED> instruction: 0xf10dac1e
   122d8:			; <UNDEFINED> instruction: 0xf10d0918
   122dc:	vmov.f32	s0, s16
   122e0:	ldmdavs	fp, {r8, r9, fp}
   122e4:			; <UNDEFINED> instruction: 0xf04f9323
   122e8:			; <UNDEFINED> instruction: 0xf7fa0300
   122ec:			; <UNDEFINED> instruction: 0x4640f993
   122f0:	svcge	0x001a4621
   122f4:	blls	4ddd4 <_ZdlPv@@Base+0x37b68>
   122f8:	blge	124ddc4 <_ZdlPv@@Base+0x1237b58>
   122fc:	bleq	7cd938 <_ZdlPv@@Base+0x7b76cc>
   12300:	blne	84d93c <_ZdlPv@@Base+0x8376d0>
   12304:			; <UNDEFINED> instruction: 0xf976f7fa
   12308:	bge	2ac3dc <_ZdlPv@@Base+0x296170>
   1230c:	cfmadd32	mvax0, mvfx9, mvfx11, mvfx3
   12310:			; <UNDEFINED> instruction: 0x46102a10
   12314:			; <UNDEFINED> instruction: 0x460e6a59
   12318:	blvs	104dde0 <_ZdlPv@@Base+0x1037b74>
   1231c:	bleq	ffbcd9a0 <_ZdlPv@@Base+0xffbb7734>
   12320:	blvc	108dde8 <_ZdlPv@@Base+0x1077b7c>
   12324:	blvs	1cd960 <_ZdlPv@@Base+0x1b76f4>
   12328:	blne	124ddf0 <_ZdlPv@@Base+0x1237b84>
   1232c:	blvc	24d968 <_ZdlPv@@Base+0x2376fc>
   12330:			; <UNDEFINED> instruction: 0xf8cef7fa
   12334:	cfmsub32	mvax2, mvfx4, mvfx11, mvfx8
   12338:			; <UNDEFINED> instruction: 0xf7fa1a10
   1233c:	ldrbmi	pc, [r0], -fp, asr #18	; <UNPREDICTABLE>
   12340:	blvs	104de08 <_ZdlPv@@Base+0x1037b9c>
   12344:	blvc	108de0c <_ZdlPv@@Base+0x1077ba0>
   12348:	blvs	3cd984 <_ZdlPv@@Base+0x3b7718>
   1234c:	blne	124de14 <_ZdlPv@@Base+0x1237ba8>
   12350:	blvc	44d98c <_ZdlPv@@Base+0x437720>
   12354:	bleq	124de1c <_ZdlPv@@Base+0x1237bb0>
   12358:			; <UNDEFINED> instruction: 0xf8baf7fa
   1235c:			; <UNDEFINED> instruction: 0x46484651
   12360:			; <UNDEFINED> instruction: 0xf938f7fa
   12364:	mrc	6, 5, r4, cr0, cr8, {1}
   12368:	vmov.f64	d6, d0
   1236c:	vldr	d7, [pc, #260]	; 12478 <floor@plt+0xf458>
   12370:			; <UNDEFINED> instruction: 0xeeb01bda
   12374:	vstr	d0, [sp, #288]	; 0x120
   12378:	vstr	d6, [sp, #88]	; 0x58
   1237c:			; <UNDEFINED> instruction: 0xf7fa7b18
   12380:	strbmi	pc, [r8], -r7, lsr #17	; <UNPREDICTABLE>
   12384:			; <UNDEFINED> instruction: 0xf7fa4639
   12388:			; <UNDEFINED> instruction: 0xf8cdf925
   1238c:			; <UNDEFINED> instruction: 0xf8cdb010
   12390:			; <UNDEFINED> instruction: 0xf10db000
   12394:	bge	59507c <_ZdlPv@@Base+0x57ee10>
   12398:	andls	r4, r5, #36700160	; 0x2300000
   1239c:	stmdals	r3, {r0, r3, r4, r6, r9, sl, lr}
   123a0:	bleq	7cd9dc <_ZdlPv@@Base+0x7b7770>
   123a4:	blne	84d9e0 <_ZdlPv@@Base+0x837774>
   123a8:			; <UNDEFINED> instruction: 0x462047b0
   123ac:	blne	cda08 <_ZdlPv@@Base+0xb779c>
   123b0:	bleq	4da0c <_ZdlPv@@Base+0x377a0>
   123b4:	blne	28dc40 <_ZdlPv@@Base+0x2779d4>
   123b8:	bleq	128dc40 <_ZdlPv@@Base+0x12779d4>
   123bc:			; <UNDEFINED> instruction: 0xf888f7fa
   123c0:	strbmi	r4, [r0], -r1, lsr #12
   123c4:			; <UNDEFINED> instruction: 0xf906f7fa
   123c8:	vnmls.f16	s18, s22, s6
   123cc:	stmdavs	fp, {r4, r9, fp}
   123d0:			; <UNDEFINED> instruction: 0xeeb06a5e
   123d4:	vmov.f64	d6, d0
   123d8:	vldr	d7, [pc, #260]	; 124e4 <floor@plt+0xf4c4>
   123dc:	vmov.u16	r1, d16[2]
   123e0:	vstr	d0, [sp, #288]	; 0x120
   123e4:	vstr	d6, [sp, #24]
   123e8:			; <UNDEFINED> instruction: 0xf7fa7b08
   123ec:			; <UNDEFINED> instruction: 0x4648f871
   123f0:	bne	44dc64 <_ZdlPv@@Base+0x4379f8>
   123f4:			; <UNDEFINED> instruction: 0xf8eef7fa
   123f8:	mrc	6, 5, r4, cr0, cr0, {2}
   123fc:	vmov.f64	d6, d0
   12400:	vstr	d7, [sp, #260]	; 0x104
   12404:	vmov.f64	d6, #14	; 0x40700000  3.750
   12408:	vstr	d1, [sp, #296]	; 0x128
   1240c:	vmov.32	r7, d0[1]
   12410:			; <UNDEFINED> instruction: 0xf7fa0b48
   12414:			; <UNDEFINED> instruction: 0x4651f85d
   12418:			; <UNDEFINED> instruction: 0xf7fa4648
   1241c:			; <UNDEFINED> instruction: 0x4638f8db
   12420:	blvs	104dee8 <_ZdlPv@@Base+0x1037c7c>
   12424:	bleq	feb4daa8 <_ZdlPv@@Base+0xfeb3783c>
   12428:	blvc	108def0 <_ZdlPv@@Base+0x1077c84>
   1242c:	blvs	5cda68 <_ZdlPv@@Base+0x5b77fc>
   12430:	blne	12cdef8 <_ZdlPv@@Base+0x12b7c8c>
   12434:	blvc	64da70 <_ZdlPv@@Base+0x637804>
   12438:			; <UNDEFINED> instruction: 0xf84af7fa
   1243c:	ldrtmi	r4, [r9], -r8, asr #12
   12440:			; <UNDEFINED> instruction: 0xf8c8f7fa
   12444:	movweq	lr, #14813	; 0x39dd
   12448:	ldrbmi	r9, [r9], -r5, lsl #20
   1244c:	strtmi	r9, [r3], -r0, lsl #6
   12450:	blne	84da8c <_ZdlPv@@Base+0x837820>
   12454:	bleq	7cda90 <_ZdlPv@@Base+0x7b7824>
   12458:			; <UNDEFINED> instruction: 0x462847b0
   1245c:	bleq	4df24 <_ZdlPv@@Base+0x37cb8>
   12460:			; <UNDEFINED> instruction: 0xf8d8f7fa
   12464:	strbmi	r4, [r0], -r1, lsr #12
   12468:	bleq	7cdaa4 <_ZdlPv@@Base+0x7b7838>
   1246c:	blne	84daa8 <_ZdlPv@@Base+0x83783c>
   12470:			; <UNDEFINED> instruction: 0xf8b0f7fa
   12474:	vnmls.f32	s18, s22, s6
   12478:	ldmdavs	r3, {r4, r9, fp}
   1247c:			; <UNDEFINED> instruction: 0xeeb06a5e
   12480:	vldr	d6, [pc, #256]	; 12588 <floor@plt+0xf568>
   12484:	vmov.32	r0, d16[1]
   12488:	vstr	d7, [sp, #260]	; 0x104
   1248c:	vmov.f64	d6, #6	; 0x40300000  2.750
   12490:	vstr	d1, [sp, #296]	; 0x128
   12494:			; <UNDEFINED> instruction: 0xf7fa7b08
   12498:			; <UNDEFINED> instruction: 0x4648f81b
   1249c:	bne	44dd10 <_ZdlPv@@Base+0x437aa4>
   124a0:			; <UNDEFINED> instruction: 0xf898f7fa
   124a4:	mrc	6, 5, r4, cr0, cr0, {2}
   124a8:	vmov.f64	d6, d0
   124ac:	vstr	d7, [sp, #260]	; 0x104
   124b0:	vmov.f64	d6, #14	; 0x40700000  3.750
   124b4:	vstr	d1, [sp, #296]	; 0x128
   124b8:	vmov.32	r7, d0[1]
   124bc:			; <UNDEFINED> instruction: 0xf7fa0b4a
   124c0:	ldrbmi	pc, [r1], -r7, lsl #16	; <UNPREDICTABLE>
   124c4:			; <UNDEFINED> instruction: 0xf7fa4648
   124c8:	ldrtmi	pc, [r8], -r5, lsl #17	; <UNPREDICTABLE>
   124cc:	blvs	104df94 <_ZdlPv@@Base+0x1037d28>
   124d0:	blvc	108df98 <_ZdlPv@@Base+0x1077d2c>
   124d4:	blne	fe04db58 <_ZdlPv@@Base+0xfe0378ec>
   124d8:	bleq	12cdfa0 <_ZdlPv@@Base+0x12b7d34>
   124dc:	blvs	5cdb18 <_ZdlPv@@Base+0x5b78ac>
   124e0:	blvc	64db1c <_ZdlPv@@Base+0x6378b0>
   124e4:			; <UNDEFINED> instruction: 0xfff4f7f9
   124e8:	ldrtmi	r4, [r9], -r8, asr #12
   124ec:			; <UNDEFINED> instruction: 0xf872f7fa
   124f0:	movweq	lr, #14813	; 0x39dd
   124f4:	ldrbmi	r9, [r9], -r5, lsl #20
   124f8:	strtmi	r9, [r3], -r0, lsl #6
   124fc:	bleq	7cdb38 <_ZdlPv@@Base+0x7b78cc>
   12500:	blne	84db3c <_ZdlPv@@Base+0x8378d0>
   12504:			; <UNDEFINED> instruction: 0x462047b0
   12508:	blne	cdb64 <_ZdlPv@@Base+0xb78f8>
   1250c:	bleq	4db68 <_ZdlPv@@Base+0x378fc>
   12510:	blne	128dd9c <_ZdlPv@@Base+0x1277b30>
   12514:	bleq	28dd9c <_ZdlPv@@Base+0x277b30>
   12518:			; <UNDEFINED> instruction: 0xffdaf7f9
   1251c:	strbmi	r4, [r0], -r1, lsr #12
   12520:			; <UNDEFINED> instruction: 0xf858f7fa
   12524:	vnmls.f64	d9, d11, d3
   12528:	ldmdavs	fp, {r4, r9, fp}
   1252c:			; <UNDEFINED> instruction: 0xeeb06a5e
   12530:	vmov.f64	d6, d0
   12534:	vldr	d7, [pc, #260]	; 12640 <floor@plt+0xf620>
   12538:	vmov.f64	d1, d24
   1253c:	vstr	d0, [sp, #296]	; 0x128
   12540:	vstr	d6, [sp, #24]
   12544:			; <UNDEFINED> instruction: 0xf7f97b08
   12548:	strbmi	pc, [r8], -r3, asr #31	; <UNPREDICTABLE>
   1254c:	bne	44ddc0 <_ZdlPv@@Base+0x437b54>
   12550:			; <UNDEFINED> instruction: 0xf840f7fa
   12554:	mrc	6, 5, r4, cr0, cr0, {2}
   12558:	vmov.f64	d6, d0
   1255c:	vstr	d7, [sp, #260]	; 0x104
   12560:	vmov.f64	d6, #14	; 0x40700000  3.750
   12564:	vstr	d0, [sp, #296]	; 0x128
   12568:	vmov.32	r7, d0[1]
   1256c:			; <UNDEFINED> instruction: 0xf7f91b48
   12570:	ldrbmi	pc, [r1], -pc, lsr #31	; <UNPREDICTABLE>
   12574:			; <UNDEFINED> instruction: 0xf7fa4648
   12578:	ldrtmi	pc, [r8], -sp, lsr #16	; <UNPREDICTABLE>
   1257c:	blvs	104e044 <_ZdlPv@@Base+0x1037dd8>
   12580:	bleq	158dc04 <_ZdlPv@@Base+0x1577998>
   12584:	blvc	108e04c <_ZdlPv@@Base+0x1077de0>
   12588:	blvs	5cdbc4 <_ZdlPv@@Base+0x5b7958>
   1258c:	blne	124e054 <_ZdlPv@@Base+0x1237de8>
   12590:	blvc	64dbcc <_ZdlPv@@Base+0x637960>
   12594:			; <UNDEFINED> instruction: 0xff9cf7f9
   12598:	ldrtmi	r4, [r9], -r8, asr #12
   1259c:			; <UNDEFINED> instruction: 0xf81af7fa
   125a0:			; <UNDEFINED> instruction: 0xf8dd9a05
   125a4:	ldrbmi	r9, [r9], -ip
   125a8:	andls	r9, r3, #4, 22	; 0x1000
   125ac:	movwls	r4, #1608	; 0x648
   125b0:	stc	6, cr4, [sp, #140]	; 0x8c
   125b4:	vstr	d0, [sp, #120]	; 0x78
   125b8:	ldrmi	r1, [r0, r0, lsr #22]!
   125bc:			; <UNDEFINED> instruction: 0xf7f94658
   125c0:	qsub16mi	pc, r0, sp	; <UNPREDICTABLE>
   125c4:	blvc	cdc20 <_ZdlPv@@Base+0xb79b4>
   125c8:	ldc	6, cr4, [r5, #312]	; 0x138
   125cc:	vmov.f64	d0, #0	; 0x40000000  2.0
   125d0:	vnmul.f64	d1, d0, d8
   125d4:	vnmla.f64	d0, d7, d9
   125d8:			; <UNDEFINED> instruction: 0xf7f91b09
   125dc:	qsub16mi	pc, r1, r9	; <UNPREDICTABLE>
   125e0:			; <UNDEFINED> instruction: 0xf7f94640
   125e4:			; <UNDEFINED> instruction: 0xf8d9fff7
   125e8:	strtmi	r3, [r8], -r0
   125ec:			; <UNDEFINED> instruction: 0x9018f8d3
   125f0:	blvc	104e0b8 <_ZdlPv@@Base+0x1037e4c>
   125f4:	blne	44dc30 <_ZdlPv@@Base+0x4379c4>
   125f8:	bleq	4e0c0 <_ZdlPv@@Base+0x37e54>
   125fc:	blvc	3cdc38 <_ZdlPv@@Base+0x3b79cc>
   12600:			; <UNDEFINED> instruction: 0xf808f7fa
   12604:			; <UNDEFINED> instruction: 0x46404651
   12608:	stc	6, cr4, [sp, #712]	; 0x2c8
   1260c:	vstr	d0, [sp, #72]	; 0x48
   12610:			; <UNDEFINED> instruction: 0xf7f91b14
   12614:	ldrtmi	pc, [r8], -pc, ror #31	; <UNPREDICTABLE>
   12618:	blvs	104e0e0 <_ZdlPv@@Base+0x1037e74>
   1261c:	bleq	bcdca0 <_ZdlPv@@Base+0xbb7a34>
   12620:	blvc	108e0e8 <_ZdlPv@@Base+0x1077e7c>
   12624:	blvs	5cdc60 <_ZdlPv@@Base+0x5b79f4>
   12628:	blne	124e0f0 <_ZdlPv@@Base+0x1237e84>
   1262c:	blvc	64dc68 <_ZdlPv@@Base+0x6379fc>
   12630:			; <UNDEFINED> instruction: 0xff4ef7f9
   12634:	ldrtmi	r9, [r9], -r3, lsl #20
   12638:			; <UNDEFINED> instruction: 0xf7f94610
   1263c:	ldrtmi	pc, [r0], -fp, asr #31	; <UNPREDICTABLE>
   12640:	ldrbmi	r9, [sl], -r4, lsl #28
   12644:	strtmi	r2, [r1], -r1, lsl #6
   12648:	stc	6, cr9, [sp]
   1264c:	vstr	d0, [sp, #120]	; 0x78
   12650:	strbmi	r1, [r8, r0, lsr #22]
   12654:	ldc	6, cr4, [r5, #128]	; 0x80
   12658:	vldr	d7, [r5]
   1265c:	vmov.f64	d1, #2	; 0x40100000  2.250
   12660:	vnmul.f64	d0, d1, d8
   12664:	vnmls.f64	d1, d7, d9
   12668:			; <UNDEFINED> instruction: 0xf7f90b09
   1266c:	qasxmi	pc, r1, r1	; <UNPREDICTABLE>
   12670:			; <UNDEFINED> instruction: 0xf7f94640
   12674:			; <UNDEFINED> instruction: 0xf8daffaf
   12678:	ldc	0, cr3, [r5]
   1267c:	ldrtmi	r7, [r8], -r0, lsl #22
   12680:	andge	pc, ip, sp, asr #17
   12684:			; <UNDEFINED> instruction: 0x9018f8d3
   12688:	blvs	108e150 <_ZdlPv@@Base+0x1077ee4>
   1268c:	bleq	3cdcc8 <_ZdlPv@@Base+0x3b7a5c>
   12690:	blne	cdcec <_ZdlPv@@Base+0xb7a80>
   12694:	bleq	124e15c <_ZdlPv@@Base+0x1237ef0>
   12698:	blvs	44dcd4 <_ZdlPv@@Base+0x437a68>
   1269c:	bleq	128dec0 <_ZdlPv@@Base+0x1277c54>
   126a0:	blne	28df2c <_ZdlPv@@Base+0x277cc0>
   126a4:			; <UNDEFINED> instruction: 0xff14f7f9
   126a8:			; <UNDEFINED> instruction: 0x46404639
   126ac:			; <UNDEFINED> instruction: 0xff92f7f9
   126b0:	ldrdge	pc, [ip], -sp
   126b4:	movwcs	r4, #5722	; 0x165a
   126b8:	strls	r4, [r0], -r1, lsr #12
   126bc:	stc	6, cr4, [sp, #320]	; 0x140
   126c0:	vstr	d0, [sp, #120]	; 0x78
   126c4:	strbmi	r1, [r8, r0, lsr #22]
   126c8:	ldc	6, cr4, [r5, #128]	; 0x80
   126cc:	vldr	d7, [r5, #8]
   126d0:	and	r0, r9, r0, lsl #22
   126d4:	andhi	pc, r0, pc, lsr #7
	...
   126e0:	andeq	ip, r1, r8, ror #22
   126e4:	andeq	r0, r0, ip, lsl r1
   126e8:	blne	124e1b0 <_ZdlPv@@Base+0x1237f44>
   126ec:	bleq	28df74 <_ZdlPv@@Base+0x277d08>
   126f0:	blne	128df14 <_ZdlPv@@Base+0x1277ca8>
   126f4:	mcr2	7, 7, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
   126f8:	strbmi	r4, [r0], -r1, lsr #12
   126fc:			; <UNDEFINED> instruction: 0xff6af7f9
   12700:	blpl	cdd5c <_ZdlPv@@Base+0xb7af0>
   12704:	ldrdcc	pc, [r0], -sl
   12708:			; <UNDEFINED> instruction: 0xf8cd4638
   1270c:	ldc	0, cr10, [r5, #48]	; 0x30
   12710:			; <UNDEFINED> instruction: 0xf8d37b00
   12714:	mrc	0, 5, r9, cr0, cr8, {0}
   12718:	vstr	d6, [sp, #260]	; 0x104
   1271c:	vmov.f64	d0, #14	; 0x40700000  3.750
   12720:	vstr	d1, [sp, #288]	; 0x120
   12724:	vmov.32	r6, d5[0]
   12728:	vmul.f64	d1, d7, d9
   1272c:			; <UNDEFINED> instruction: 0xf7f90b09
   12730:	ldrtmi	pc, [r9], -pc, asr #29	; <UNPREDICTABLE>
   12734:			; <UNDEFINED> instruction: 0xf7f94640
   12738:			; <UNDEFINED> instruction: 0xf8ddff4d
   1273c:	ldrbmi	sl, [sl], -ip
   12740:	strtmi	r2, [r1], -r1, lsl #6
   12744:	ldrbmi	r9, [r0], -r0, lsl #12
   12748:	bleq	7cdd84 <_ZdlPv@@Base+0x7b7b18>
   1274c:	blne	84dd88 <_ZdlPv@@Base+0x837b1c>
   12750:	strtmi	r4, [r0], -r8, asr #15
   12754:	blvc	4ddb0 <_ZdlPv@@Base+0x37b44>
   12758:	blne	cddb4 <_ZdlPv@@Base+0xb7b48>
   1275c:	bleq	124e224 <_ZdlPv@@Base+0x1237fb8>
   12760:	blne	128dfec <_ZdlPv@@Base+0x1277d80>
   12764:	bleq	128df88 <_ZdlPv@@Base+0x1277d1c>
   12768:	mrc2	7, 5, pc, cr2, cr9, {7}
   1276c:	strbmi	r4, [r0], -r1, lsr #12
   12770:			; <UNDEFINED> instruction: 0xff30f7f9
   12774:	blpl	4ddd0 <_ZdlPv@@Base+0x37b64>
   12778:	ldrdcc	pc, [r0], -sl
   1277c:			; <UNDEFINED> instruction: 0xf8cd4638
   12780:	ldc	0, cr10, [r5, #48]	; 0x30
   12784:			; <UNDEFINED> instruction: 0xf8d37b02
   12788:	mrc	0, 5, r9, cr0, cr8, {0}
   1278c:	vstr	d6, [sp, #256]	; 0x100
   12790:	vmov.32	r1, d0[1]
   12794:	vstr	d0, [sp, #288]	; 0x120
   12798:	vnmls.f64	d6, d5, d14
   1279c:	vmul.f64	d0, d7, d9
   127a0:			; <UNDEFINED> instruction: 0xf7f91b49
   127a4:			; <UNDEFINED> instruction: 0x4639fe95
   127a8:			; <UNDEFINED> instruction: 0xf7f94640
   127ac:	uadd16mi	pc, sl, r3	; <UNPREDICTABLE>
   127b0:	stmdals	r3, {r0, r8, r9, sp}
   127b4:	strls	r4, [r0], -r1, lsr #12
   127b8:	bleq	7cddf4 <_ZdlPv@@Base+0x7b7b88>
   127bc:	blne	84ddf8 <_ZdlPv@@Base+0x837b8c>
   127c0:	bmi	1e46e8 <_ZdlPv@@Base+0x1ce47c>
   127c4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   127c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   127cc:	subsmi	r9, sl, r3, lsr #22
   127d0:	eorlt	sp, r5, r4, lsl #2
   127d4:	blhi	24dad0 <_ZdlPv@@Base+0x237864>
   127d8:	svchi	0x00f0e8bd
   127dc:	bl	5d07a4 <_ZdlPv@@Base+0x5ba538>
   127e0:	andeq	ip, r1, sl, ror #12
   127e4:	andeq	r0, r0, ip, lsl r1
   127e8:	svcmi	0x00f0e92d
   127ec:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   127f0:	strmi	r8, [r7], -r6, lsl #22
   127f4:	strmi	r4, [r8], lr, asr #21
   127f8:	vrintz.f64	d4, d14
   127fc:	ldrbtmi	r9, [sl], #-2816	; 0xfffff500
   12800:			; <UNDEFINED> instruction: 0xf10db0a3
   12804:	ldmpl	r3, {r3, r5, r9, fp}^
   12808:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   1280c:	ldrbmi	sl, [r0], -r6, lsl #26
   12810:			; <UNDEFINED> instruction: 0x9321681b
   12814:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12818:	movwls	sl, #2848	; 0xb20
   1281c:	bleq	104ec58 <_ZdlPv@@Base+0x10389ec>
   12820:	mrc	6, 5, r4, cr0, cr14, {2}
   12824:	vmov.f64	d8, d0
   12828:			; <UNDEFINED> instruction: 0xf7f9ab41
   1282c:	ldmdavs	fp!, {r0, r8, sl, fp, ip, sp, lr, pc}
   12830:	ldc	6, cr4, [r4, #288]	; 0x120
   12834:	andcs	r6, r0, #2048	; 0x800
   12838:	ldmdbvs	fp, {r1, r3, r9, ip, pc}
   1283c:	blvc	4de94 <_ZdlPv@@Base+0x37c28>
   12840:	cdp	3, 11, cr9, cr0, cr1, {0}
   12844:	vmov.f64	d1, d8
   12848:	vnmla.f64	d0, d6, d8
   1284c:	vnmls.f64	d1, d7, d9
   12850:			; <UNDEFINED> instruction: 0xf7f90b09
   12854:			; <UNDEFINED> instruction: 0x4649fe3d
   12858:			; <UNDEFINED> instruction: 0xf7f94640
   1285c:			; <UNDEFINED> instruction: 0x4652febb
   12860:	blls	6410c <_ZdlPv@@Base+0x4dea0>
   12864:	mrc	6, 5, r4, cr0, cr8, {1}
   12868:	vmov.f64	d6, d0
   1286c:	vstr	d7, [sp, #260]	; 0x104
   12870:	vmov.f64	d6, #6	; 0x40300000  2.750
   12874:	vstr	d0, [sp, #288]	; 0x120
   12878:	vmov.f64	d7, #8	; 0x40400000  3.0
   1287c:	ldrmi	r1, [r8, sl, asr #22]
   12880:	ldc	8, cr6, [r4, #236]	; 0xec
   12884:	strbmi	r6, [r8], -r2, lsl #22
   12888:	vldr.16	s12, [r4, #54]	; 0x36
   1288c:	movwls	r7, #6912	; 0x1b00
   12890:	blne	124e358 <_ZdlPv@@Base+0x12380ec>
   12894:	bleq	124e35c <_ZdlPv@@Base+0x12380f0>
   12898:	blne	28e0f8 <_ZdlPv@@Base+0x277e8c>
   1289c:	bleq	128e0c0 <_ZdlPv@@Base+0x1277e54>
   128a0:	mrc2	7, 0, pc, cr6, cr9, {7}
   128a4:	strbmi	r4, [r0], -r9, asr #12
   128a8:	mrc2	7, 4, pc, cr4, cr9, {7}
   128ac:			; <UNDEFINED> instruction: 0x46294652
   128b0:	ldrtmi	r9, [r8], -r1, lsl #22
   128b4:	blvs	104e37c <_ZdlPv@@Base+0x1038110>
   128b8:	blvc	108e380 <_ZdlPv@@Base+0x1078114>
   128bc:	blvs	1cdef8 <_ZdlPv@@Base+0x1b7c8c>
   128c0:	bleq	124e388 <_ZdlPv@@Base+0x123811c>
   128c4:	blvc	24df00 <_ZdlPv@@Base+0x237c94>
   128c8:	blne	12ce390 <_ZdlPv@@Base+0x12b8124>
   128cc:	ldmdavs	fp!, {r3, r4, r7, r8, r9, sl, lr}
   128d0:	blvs	cdf28 <_ZdlPv@@Base+0xb7cbc>
   128d4:	ldmdbvs	fp, {r3, r6, r9, sl, lr}
   128d8:	blvc	4df30 <_ZdlPv@@Base+0x37cc4>
   128dc:	cdp	3, 11, cr9, cr0, cr1, {0}
   128e0:	vmov.f64	d1, d8
   128e4:	vmls.f64	d0, d6, d8
   128e8:	vmls.f64	d1, d7, d9
   128ec:			; <UNDEFINED> instruction: 0xf7f90b49
   128f0:	strbmi	pc, [r9], -pc, ror #27	; <UNPREDICTABLE>
   128f4:			; <UNDEFINED> instruction: 0xf7f94640
   128f8:	ldrbmi	pc, [r2], -sp, ror #28	; <UNPREDICTABLE>
   128fc:	blls	641a8 <_ZdlPv@@Base+0x4df3c>
   12900:	mrc	6, 5, r4, cr0, cr8, {1}
   12904:	vmov.f64	d6, d0
   12908:	vstr	d7, [sp, #260]	; 0x104
   1290c:	vmov.f64	d6, #6	; 0x40300000  2.750
   12910:	vstr	d0, [sp, #288]	; 0x120
   12914:	vmov.f64	d7, #8	; 0x40400000  3.0
   12918:	ldrmi	r1, [r8, sl, asr #22]
   1291c:	ldc	8, cr6, [r4, #236]	; 0xec
   12920:	strbmi	r6, [r8], -r2, lsl #22
   12924:	vldr.16	s12, [r4, #54]	; 0x36
   12928:	movwls	r7, #6912	; 0x1b00
   1292c:	blne	124e3f4 <_ZdlPv@@Base+0x1238188>
   12930:	bleq	124e3f8 <_ZdlPv@@Base+0x123818c>
   12934:	blne	128e154 <_ZdlPv@@Base+0x1277ee8>
   12938:	bleq	28e19c <_ZdlPv@@Base+0x277f30>
   1293c:	stc2l	7, cr15, [r8, #996]	; 0x3e4
   12940:	strbmi	r4, [r0], -r9, asr #12
   12944:	mcr2	7, 2, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
   12948:	ldrtmi	r9, [r8], -r1, lsl #22
   1294c:			; <UNDEFINED> instruction: 0x46294652
   12950:	blvs	104e418 <_ZdlPv@@Base+0x10381ac>
   12954:	blvc	108e41c <_ZdlPv@@Base+0x10781b0>
   12958:	blvs	1cdf94 <_ZdlPv@@Base+0x1b7d28>
   1295c:	bleq	124e424 <_ZdlPv@@Base+0x12381b8>
   12960:	blvc	24df9c <_ZdlPv@@Base+0x237d30>
   12964:	blne	12ce42c <_ZdlPv@@Base+0x12b81c0>
   12968:			; <UNDEFINED> instruction: 0xf8dd4798
   1296c:	ldrtmi	r9, [r0], -r0
   12970:			; <UNDEFINED> instruction: 0xf7f93610
   12974:	ldrmi	pc, [r1, #3491]!	; 0xda3
   12978:	mrc	1, 5, sp, cr6, cr9, {7}
   1297c:	strtmi	r9, [r8], -r0, lsl #22
   12980:	blvc	cdfd8 <_ZdlPv@@Base+0xb7d6c>
   12984:	bleq	4dfdc <_ZdlPv@@Base+0x37d70>
   12988:	blne	124e450 <_ZdlPv@@Base+0x12381e4>
   1298c:	bleq	28e214 <_ZdlPv@@Base+0x277fa8>
   12990:	blne	28e1f4 <_ZdlPv@@Base+0x277f88>
   12994:	ldc2	7, cr15, [ip, #996]	; 0x3e4
   12998:	strbmi	r4, [r0], -r9, lsr #12
   1299c:	mrc2	7, 0, pc, cr10, cr9, {7}
   129a0:	blvs	cdff8 <_ZdlPv@@Base+0xb7d8c>
   129a4:	ldc	6, cr4, [r4, #160]	; 0xa0
   129a8:	vmov.f64	d7, #0	; 0x40000000  2.0
   129ac:	vstr	d5, [sp, #260]	; 0x104
   129b0:	vmov.32	r0, d0[1]
   129b4:	vstr	d1, [sp, #288]	; 0x120
   129b8:	vmov.32	r5, d6[0]
   129bc:	vmul.f64	d1, d7, d9
   129c0:			; <UNDEFINED> instruction: 0xf7f90b49
   129c4:	strtmi	pc, [r9], -r5, lsl #27
   129c8:			; <UNDEFINED> instruction: 0xf7f94640
   129cc:	ldc	14, cr15, [r4, #12]
   129d0:	strtmi	r6, [r8], -r2, lsl #22
   129d4:	blvc	4e02c <_ZdlPv@@Base+0x37dc0>
   129d8:	blpl	108e4a0 <_ZdlPv@@Base+0x1078234>
   129dc:	bleq	54e018 <_ZdlPv@@Base+0x537dac>
   129e0:	blne	124e4a8 <_ZdlPv@@Base+0x123823c>
   129e4:	blpl	5ce020 <_ZdlPv@@Base+0x5b7db4>
   129e8:	blne	128e208 <_ZdlPv@@Base+0x1277f9c>
   129ec:	bleq	128e290 <_ZdlPv@@Base+0x1278024>
   129f0:	stc2l	7, cr15, [lr, #-996]!	; 0xfffffc1c
   129f4:	strbmi	r4, [r0], -r9, lsr #12
   129f8:	stc2l	7, cr15, [ip, #996]!	; 0x3e4
   129fc:	blvs	ce054 <_ZdlPv@@Base+0xb7de8>
   12a00:	ldc	6, cr4, [r4, #160]	; 0xa0
   12a04:	vmov.f64	d7, #0	; 0x40000000  2.0
   12a08:	vstr	d5, [sp, #260]	; 0x104
   12a0c:	vmov.32	r0, d0[1]
   12a10:	vstr	d1, [sp, #288]	; 0x120
   12a14:	vmov.32	d6[0], r5
   12a18:	vnmul.f64	d1, d7, d9
   12a1c:			; <UNDEFINED> instruction: 0xf7f90b09
   12a20:			; <UNDEFINED> instruction: 0x4629fd57
   12a24:			; <UNDEFINED> instruction: 0xf7f94640
   12a28:	ldmdavs	r8!, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   12a2c:	andcs	r4, r4, #87031808	; 0x5300000
   12a30:	stmibvs	r6, {r0, r3, r4, r6, r9, sl, lr}^
   12a34:	mrc	6, 5, r4, cr0, cr8, {1}
   12a38:	vstr	d7, [sp, #256]	; 0x100
   12a3c:	vmov.32	r1, d0[1]
   12a40:	vstr	d0, [sp, #296]	; 0x128
   12a44:			; <UNDEFINED> instruction: 0x47b07b1c
   12a48:	ldc	6, cr4, [r4, #160]	; 0xa0
   12a4c:	vldr	d7, [r4]
   12a50:	vmov.f64	d1, #2	; 0x40100000  2.250
   12a54:	vnmul.f64	d0, d1, d8
   12a58:	vnmls.f64	d1, d7, d9
   12a5c:			; <UNDEFINED> instruction: 0xf7f90b09
   12a60:			; <UNDEFINED> instruction: 0x4629fd37
   12a64:			; <UNDEFINED> instruction: 0xf7f94640
   12a68:	ldc	13, cr15, [r4, #724]	; 0x2d4
   12a6c:	strtmi	r7, [r8], -r0, lsl #22
   12a70:	blvs	108e538 <_ZdlPv@@Base+0x10782cc>
   12a74:	bleq	44e0b0 <_ZdlPv@@Base+0x437e44>
   12a78:	blne	ce0d0 <_ZdlPv@@Base+0xb7e64>
   12a7c:	bleq	124e544 <_ZdlPv@@Base+0x12382d8>
   12a80:	blvs	4ce0bc <_ZdlPv@@Base+0x4b7e50>
   12a84:	bleq	128e2a8 <_ZdlPv@@Base+0x127803c>
   12a88:	blne	28e314 <_ZdlPv@@Base+0x2780a8>
   12a8c:	stc2	7, cr15, [r0, #-996]!	; 0xfffffc1c
   12a90:	strbmi	r4, [r0], -r9, lsr #12
   12a94:	ldc2	7, cr15, [lr, #996]	; 0x3e4
   12a98:	blvc	4e0f0 <_ZdlPv@@Base+0x37e84>
   12a9c:	cdp	6, 11, cr4, cr0, cr8, {1}
   12aa0:	vstr	d6, [sp, #260]	; 0x104
   12aa4:	vldr	d0, [r4, #80]	; 0x50
   12aa8:	vmov.f64	d1, #2	; 0x40100000  2.250
   12aac:	vstr	d0, [sp, #288]	; 0x120
   12ab0:	vmov.32	d7[0], r6
   12ab4:	vnmul.f64	d0, d1, d9
   12ab8:			; <UNDEFINED> instruction: 0xf7f91b49
   12abc:	strtmi	pc, [r9], -r9, lsl #26
   12ac0:			; <UNDEFINED> instruction: 0xf7f94640
   12ac4:	ldc	13, cr15, [r4, #540]	; 0x21c
   12ac8:	strtmi	r5, [r8], -r0, lsl #22
   12acc:	blvc	ce124 <_ZdlPv@@Base+0xb7eb8>
   12ad0:	blvs	104e598 <_ZdlPv@@Base+0x103832c>
   12ad4:	blne	6ce110 <_ZdlPv@@Base+0x6b7ea4>
   12ad8:	bleq	124e5a0 <_ZdlPv@@Base+0x1238334>
   12adc:	blvs	64e118 <_ZdlPv@@Base+0x637eac>
   12ae0:	bleq	28e33c <_ZdlPv@@Base+0x2780d0>
   12ae4:	blne	128e388 <_ZdlPv@@Base+0x127811c>
   12ae8:	ldc2l	7, cr15, [r2], #996	; 0x3e4
   12aec:	strbmi	r4, [r0], -r9, lsr #12
   12af0:	ldc2l	7, cr15, [r0, #-996]!	; 0xfffffc1c
   12af4:			; <UNDEFINED> instruction: 0x4653683c
   12af8:	ldrbmi	r2, [r9], -r4, lsl #4
   12afc:	stmibvs	r4!, {r3, r4, r5, r9, sl, lr}^
   12b00:	blvc	104e5c8 <_ZdlPv@@Base+0x103835c>
   12b04:	blne	7ce140 <_ZdlPv@@Base+0x7b7ed4>
   12b08:	bleq	12ce5d0 <_ZdlPv@@Base+0x12b8364>
   12b0c:	blvc	74e148 <_ZdlPv@@Base+0x737edc>
   12b10:	bmi	264998 <_ZdlPv@@Base+0x24e72c>
   12b14:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   12b18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12b1c:	subsmi	r9, sl, r1, lsr #22
   12b20:	eorlt	sp, r3, r4, lsl #2
   12b24:	blhi	1cde20 <_ZdlPv@@Base+0x1b7bb4>
   12b28:	svchi	0x00f0e8bd
   12b2c:	stmdb	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12b30:	andeq	ip, r1, r2, lsr r6
   12b34:	andeq	r0, r0, ip, lsl r1
   12b38:	andeq	ip, r1, sl, lsl r3
   12b3c:	mrc	5, 5, fp, cr5, cr0, {0}
   12b40:	vpush	{d1-<overflow reg d32>}
   12b44:	ldrmi	r8, [ip], -r2, lsl #22
   12b48:	blhi	104e610 <_ZdlPv@@Base+0x10383a4>
   12b4c:	blx	44e718 <_ZdlPv@@Base+0x4384ac>
   12b50:	blls	23ed68 <_ZdlPv@@Base+0x228afc>
   12b54:	cmplt	fp, r0, lsl #20
   12b58:	bleq	124e620 <_ZdlPv@@Base+0x12383b4>
   12b5c:	andne	lr, r2, #3358720	; 0x334000
   12b60:			; <UNDEFINED> instruction: 0xf7ff9001
   12b64:	ldmib	sp, {r0, r6, r9, sl, fp, ip, sp, lr, pc}^
   12b68:	stmdals	r1, {r1, r9, ip}
   12b6c:	blcs	ecc00 <_ZdlPv@@Base+0xd6994>
   12b70:	ldm	pc, {r0, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   12b74:	andne	pc, r2, r3
   12b78:	andlt	r0, r4, sl, lsl r6
   12b7c:	blhi	cde78 <_ZdlPv@@Base+0xb7c0c>
   12b80:	mrc	13, 5, fp, cr0, cr0, {0}
   12b84:	strtmi	r0, [r3], -r8, asr #22
   12b88:	ldc	0, cr11, [sp], #16
   12b8c:	pop	{r1, r8, r9, fp, pc}
   12b90:			; <UNDEFINED> instruction: 0xf7fe4010
   12b94:	cdp	12, 11, cr11, cr0, cr11, {4}
   12b98:	strtmi	r0, [r3], -r8, asr #22
   12b9c:	ldc	0, cr11, [sp], #16
   12ba0:	pop	{r1, r8, r9, fp, pc}
   12ba4:			; <UNDEFINED> instruction: 0xf7ff4010
   12ba8:			; <UNDEFINED> instruction: 0xeeb0bb83
   12bac:	strtmi	r0, [r3], -r8, asr #22
   12bb0:	ldc	0, cr11, [sp], #16
   12bb4:	pop	{r1, r8, r9, fp, pc}
   12bb8:			; <UNDEFINED> instruction: 0xf7ff4010
   12bbc:	stmdbmi	r5, {r0, r1, r2, r3, r7, fp, ip, sp, pc}
   12bc0:	subsne	pc, r3, r0, asr #4
   12bc4:	andlt	r4, r4, r9, ror r4
   12bc8:	blhi	cdec4 <_ZdlPv@@Base+0xb7c58>
   12bcc:			; <UNDEFINED> instruction: 0x4010e8bd
   12bd0:	stmiblt	r2!, {r1, ip, sp, lr, pc}
   12bd4:	strdeq	r9, [r0], -r8
   12bd8:	bmi	1657f0 <_ZdlPv@@Base+0x14f584>
   12bdc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   12be0:	stmdacc	r0, {r3, r4, fp, sp, lr}
   12be4:	andcs	fp, r1, r8, lsl pc
   12be8:	svclt	0x00004770
   12bec:	andeq	ip, r1, r4, asr r2
   12bf0:	andeq	r0, r0, ip, lsr r1
   12bf4:	addlt	fp, r4, r0, ror r5
   12bf8:	strmi	r6, [r4], -r5, lsl #16
   12bfc:	stmib	sp, {r3, r9, sl, fp, ip, pc}^
   12c00:	movwls	r2, #4354	; 0x1102
   12c04:	bleq	14e264 <_ZdlPv@@Base+0x137ff8>
   12c08:	strmi	r6, [r8, sp, ror #30]!
   12c0c:	strtmi	r6, [r0], -r5, lsr #16
   12c10:	andcc	lr, r1, #3620864	; 0x374000
   12c14:	vmulvs.f16	s18, s24, s6	; <UNPREDICTABLE>
   12c18:	andlt	r4, r4, r4, lsr #13
   12c1c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   12c20:	svclt	0x00004760
   12c24:	ldrbmi	r6, [r0, -r0, lsl #26]!
   12c28:	ldrbmi	r6, [r0, -r0, asr #26]!
   12c2c:	svcmi	0x00f0e92d
   12c30:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   12c34:	ldrmi	r8, [pc], -r6, lsl #22
   12c38:	andsgt	pc, ip, #14614528	; 0xdf0000
   12c3c:	mcrmi	6, 4, r4, cr7, cr4, {0}
   12c40:	strdlt	r4, [r1], ip	; <UNPREDICTABLE>
   12c44:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
   12c48:	bleq	64f084 <_ZdlPv@@Base+0x638e18>
   12c4c:	ldmdavs	r6!, {r0, r1, r2, r3, r8, fp, lr, pc}
   12c50:			; <UNDEFINED> instruction: 0xf04f961f
   12c54:			; <UNDEFINED> instruction: 0xf8dd0600
   12c58:	stmdavs	lr!, {r6, r7, sp, pc}
   12c5c:	andeq	lr, pc, fp, lsl #17
   12c60:	ldc	6, cr4, [sl, #160]	; 0xa0
   12c64:	svcvs	0x00760b04
   12c68:	svccs	0x000047b0
   12c6c:	mrc	13, 5, sp, cr6, cr8, {1}
   12c70:	blmi	1ef9878 <_ZdlPv@@Base+0x1ee360c>
   12c74:	movwls	r4, #13435	; 0x347b
   12c78:	movwne	lr, #31492	; 0x7b04
   12c7c:			; <UNDEFINED> instruction: 0xf8da9301
   12c80:	blcs	dec88 <_ZdlPv@@Base+0xc8a1c>
   12c84:	rschi	pc, r2, r0, lsl #4
   12c88:			; <UNDEFINED> instruction: 0xf003e8df
   12c8c:	stmdacc	r2, {r1, r5, r8, r9, sl, fp, lr}
   12c90:			; <UNDEFINED> instruction: 0x46204659
   12c94:	stc2	7, cr15, [lr], #996	; 0x3e4
   12c98:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   12c9c:	stc	6, cr4, [sp, #288]	; 0x120
   12ca0:	vstr	d0, [sp, #72]	; 0x48
   12ca4:			; <UNDEFINED> instruction: 0xf7f91b14
   12ca8:	ldc	12, cr15, [sl, #876]	; 0x36c
   12cac:	vdiv.f64	d6, d0, d2
   12cb0:	vadd.f64	d7, d7, d6
   12cb4:	vmov.f64	d23, #217	; 0xbec80000 -0.3906250
   12cb8:	vnmla.f64	d7, d23, d7
   12cbc:	vmovcs	s1, r6
   12cc0:	addshi	pc, r4, r0, asr #32
   12cc4:	ldrbmi	r6, [r2], -fp, lsr #16
   12cc8:			; <UNDEFINED> instruction: 0x46284659
   12ccc:			; <UNDEFINED> instruction: 0x47986d5b
   12cd0:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   12cd4:	stm	fp, {r4, sl, ip, sp}
   12cd8:	blls	52d1c <_ZdlPv@@Base+0x3cab0>
   12cdc:	bicle	r4, lr, r3, lsr #5
   12ce0:	blmi	17a5668 <_ZdlPv@@Base+0x178f3fc>
   12ce4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12ce8:	blls	7ecd58 <_ZdlPv@@Base+0x7d6aec>
   12cec:			; <UNDEFINED> instruction: 0xf040405a
   12cf0:	eorlt	r8, r1, fp, lsr #1
   12cf4:	blhi	1cdff0 <_ZdlPv@@Base+0x1b7d84>
   12cf8:	svchi	0x00f0e8bd
   12cfc:			; <UNDEFINED> instruction: 0x46204659
   12d00:	ldc2l	7, cr15, [r8], #-996	; 0xfffffc1c
   12d04:	ldrtmi	sl, [r0], -sl, lsl #28
   12d08:	bleq	2ce344 <_ZdlPv@@Base+0x2b80d8>
   12d0c:	blne	34e348 <_ZdlPv@@Base+0x3380dc>
   12d10:	stc2	7, cr15, [r6], #996	; 0x3e4
   12d14:	blvc	ce384 <_ZdlPv@@Base+0xb8118>
   12d18:	blvs	20e5fc <_ZdlPv@@Base+0x1f8390>
   12d1c:	blvs	ff04e7f4 <_ZdlPv@@Base+0xff038588>
   12d20:	blhi	104e7e8 <_ZdlPv@@Base+0x103857c>
   12d24:	blx	44e8f0 <_ZdlPv@@Base+0x438684>
   12d28:	stmdavs	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
   12d2c:	ldrbmi	r4, [r9], -r2, lsr #12
   12d30:	ldclvs	6, cr4, [fp, #160]	; 0xa0
   12d34:	bfi	r4, r8, (invalid: 15:11)
   12d38:	blmi	120e600 <_ZdlPv@@Base+0x11f8394>
   12d3c:	mcr	6, 4, r4, cr4, cr0, {1}
   12d40:	vdiv.f64	d5, d7, d6
   12d44:	vadd.f64	d0, d5, d8
   12d48:	vmov.f64	d5, #217	; 0xbec80000 -0.3906250
   12d4c:			; <UNDEFINED> instruction: 0xf7f9abc5
   12d50:	ldc	12, cr15, [sl, #436]	; 0x1b4
   12d54:	ldrtmi	r7, [r0], -r2, lsl #22
   12d58:	blvc	120e640 <_ZdlPv@@Base+0x11f83d4>
   12d5c:	blvs	ff2ce844 <_ZdlPv@@Base+0xff2b85d8>
   12d60:	bleq	3ce39c <_ZdlPv@@Base+0x3b8130>
   12d64:	bleq	1ce788 <_ZdlPv@@Base+0x1b851c>
   12d68:	blne	44e3a4 <_ZdlPv@@Base+0x438138>
   12d6c:	bleq	24e774 <_ZdlPv@@Base+0x238508>
   12d70:	mrrc2	7, 15, pc, ip, cr9	; <UNPREDICTABLE>
   12d74:	bcc	44e5e4 <_ZdlPv@@Base+0x438378>
   12d78:	vstr	d2, [sp]
   12d7c:	vstr	d1, [sp, #80]	; 0x50
   12d80:	blle	fe9559d0 <_ZdlPv@@Base+0xfe93f764>
   12d84:	movwls	r3, #8961	; 0x2301
   12d88:			; <UNDEFINED> instruction: 0xf10dab0e
   12d8c:			; <UNDEFINED> instruction: 0xf10d0948
   12d90:	svcge	0x001a0858
   12d94:	bmi	14d4d0 <_ZdlPv@@Base+0x137264>
   12d98:	ldrmi	r2, [sl], r0, lsl #12
   12d9c:	bvs	fe44e5c0 <_ZdlPv@@Base+0xfe438354>
   12da0:	strcc	r4, [r1], -r8, asr #12
   12da4:	bleq	ffa0e88c <_ZdlPv@@Base+0xff9f8620>
   12da8:	mcrr2	7, 15, pc, r0, cr9	; <UNPREDICTABLE>
   12dac:			; <UNDEFINED> instruction: 0x46584639
   12db0:	bleq	6ce3ec <_ZdlPv@@Base+0x6b8180>
   12db4:	blne	74e3f0 <_ZdlPv@@Base+0x738184>
   12db8:	stc2	7, cr15, [ip], {249}	; 0xf9
   12dbc:	ldrbmi	r6, [r1], -fp, lsr #16
   12dc0:	ldclvs	6, cr4, [ip, #256]	; 0x100
   12dc4:	bleq	5ce400 <_ZdlPv@@Base+0x5b8194>
   12dc8:	blne	64e404 <_ZdlPv@@Base+0x638198>
   12dcc:	stc2	7, cr15, [r2], {249}	; 0xf9
   12dd0:			; <UNDEFINED> instruction: 0x4641463a
   12dd4:	stc	6, cr4, [sp, #160]	; 0xa0
   12dd8:	vstr	d0, [sp, #104]	; 0x68
   12ddc:			; <UNDEFINED> instruction: 0x47a01b1c
   12de0:	adcsmi	r9, r3, #2048	; 0x800
   12de4:	ldmib	sp, {r1, r3, r4, r6, r7, r8, ip, lr, pc}^
   12de8:	ldrb	r4, [r1, -r4, lsl #20]!
   12dec:	bleq	ffa0e8d4 <_ZdlPv@@Base+0xff9f8668>
   12df0:			; <UNDEFINED> instruction: 0xf7f94648
   12df4:			; <UNDEFINED> instruction: 0x2e00fbd5
   12df8:	svcge	0x006af6ff
   12dfc:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   12e00:	ldclne	15, cr10, [r3], #-104	; 0xffffff98
   12e04:	movwls	r2, #9728	; 0x2600
   12e08:	stmdavs	fp!, {r2, sl, ip, pc}
   12e0c:	bvs	fe44e630 <_ZdlPv@@Base+0xfe4383c4>
   12e10:	strcc	r4, [r1], -r8, asr #12
   12e14:	bleq	ffa0e8fc <_ZdlPv@@Base+0xff9f8690>
   12e18:			; <UNDEFINED> instruction: 0xf7f96d5c
   12e1c:	strbmi	pc, [r1], -r7, lsl #24	; <UNPREDICTABLE>
   12e20:	stc	6, cr4, [sp, #352]	; 0x160
   12e24:	vstr	d0, [sp, #88]	; 0x58
   12e28:			; <UNDEFINED> instruction: 0xf7f91b18
   12e2c:			; <UNDEFINED> instruction: 0x4652fbd3
   12e30:			; <UNDEFINED> instruction: 0x46284639
   12e34:	bleq	6ce470 <_ZdlPv@@Base+0x6b8204>
   12e38:	blne	74e474 <_ZdlPv@@Base+0x738208>
   12e3c:	blls	a4cc4 <_ZdlPv@@Base+0x8ea58>
   12e40:	strhle	r4, [r2, #35]!	; 0x23
   12e44:	strb	r9, [r3, -r4, lsl #24]
   12e48:	svc	0x00e0f7ef
   12e4c:	rsbscs	r9, pc, r3, lsl #18
   12e50:			; <UNDEFINED> instruction: 0xf862f002
   12e54:	svclt	0x0000e73c
   12e58:	strdeq	ip, [r1], -r0
   12e5c:	andeq	r0, r0, ip, lsl r1
   12e60:	andeq	r9, r0, ip, ror r0
   12e64:	andeq	ip, r1, ip, asr #2
   12e68:	bmi	1a5a84 <_ZdlPv@@Base+0x18f818>
   12e6c:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   12e70:	ldmpl	fp, {r2, r9, sl, lr}
   12e74:	andvs	r3, r3, r8, lsl #6
   12e78:			; <UNDEFINED> instruction: 0xf9f8f7f9
   12e7c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   12e80:	andeq	fp, r1, r4, asr #31
   12e84:	muleq	r0, r4, r1
   12e88:	bmi	2a5ab4 <_ZdlPv@@Base+0x28f848>
   12e8c:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   12e90:	ldmpl	fp, {r2, r9, sl, lr}
   12e94:	andvs	r3, r3, r8, lsl #6
   12e98:			; <UNDEFINED> instruction: 0xf9e8f7f9
   12e9c:			; <UNDEFINED> instruction: 0xf0034620
   12ea0:	strtmi	pc, [r0], -r5, ror #19
   12ea4:			; <UNDEFINED> instruction: 0x4620bd10
   12ea8:			; <UNDEFINED> instruction: 0xf9e0f003
   12eac:	svc	0x00b4f7ef
   12eb0:	andeq	fp, r1, r4, lsr #31
   12eb4:	muleq	r0, r4, r1
   12eb8:	mrc	5, 5, fp, cr5, cr0, {0}
   12ebc:	vpush	{d0-d31}
   12ec0:	strmi	r8, [r4], -r2, lsl #22
   12ec4:	vmov.u8	r4, d1[4]
   12ec8:	ldrbtmi	pc, [fp], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
   12ecc:	ldrle	fp, [r0], #-130	; 0xffffff7e
   12ed0:	blhi	104e998 <_ZdlPv@@Base+0x103872c>
   12ed4:	ldmpl	fp, {r1, r4, r9, fp, lr}
   12ed8:	teqlt	r3, fp, lsl r8
   12edc:	blvc	44e534 <_ZdlPv@@Base+0x4382c8>
   12ee0:	blvc	124e9b8 <_ZdlPv@@Base+0x123874c>
   12ee4:	blx	44eab0 <_ZdlPv@@Base+0x438844>
   12ee8:	andlt	sp, r2, r6, lsl #2
   12eec:	blhi	ce1e8 <_ZdlPv@@Base+0xb7f7c>
   12ef0:	mrc	13, 5, fp, cr15, cr0, {0}
   12ef4:	strb	r8, [sp, r0, lsl #22]!
   12ef8:	blvc	124e9c4 <_ZdlPv@@Base+0x1238758>
   12efc:	mrrc	9, 0, r4, r3, cr9
   12f00:	andcs	r2, r1, r8, lsl fp
   12f04:	cfstrs	mvf4, [sp, #484]	; 0x1e4
   12f08:			; <UNDEFINED> instruction: 0xf7f07b00
   12f0c:	stc	8, cr14, [r4, #528]	; 0x210
   12f10:	andlt	r8, r2, r0, lsl fp
   12f14:	blhi	ce210 <_ZdlPv@@Base+0xb7fa4>
   12f18:	svclt	0x0000bd10
   12f1c:	andeq	fp, r1, r6, ror #30
   12f20:	andeq	r0, r0, ip, lsr r1
   12f24:	andeq	r8, r0, ip, lsl #28
   12f28:	svcmi	0x00f0e92d
   12f2c:	stc	6, cr4, [sp, #-16]!
   12f30:	strmi	r8, [sp], -r2, lsl #22
   12f34:	blge	4d680 <_ZdlPv@@Base+0x37414>
   12f38:	ldmib	r2, {r1, r2, r4, r9, sl, lr}^
   12f3c:	svcmi	0x00358902
   12f40:	stmib	r0, {r0, r1, r2, r7, ip, sp, pc}^
   12f44:	stmib	r0, {r3, r8, r9, fp, sp, pc}^
   12f48:	ldrbtmi	r8, [pc], #-2314	; 12f50 <floor@plt+0xff30>
   12f4c:			; <UNDEFINED> instruction: 0xf9c6f7f9
   12f50:	blpl	4e5ac <_ZdlPv@@Base+0x38340>
   12f54:	andcs	r4, r1, r0, lsr r9
   12f58:	blvs	ce5b8 <_ZdlPv@@Base+0xb834c>
   12f5c:	cfldrs	mvf4, [r5, #484]	; 0x1e4
   12f60:	vldr	d4, [r6, #8]
   12f64:	vadd.f64	d7, d6, d0
   12f68:	vsub.f64	d6, d7, d4
   12f6c:			; <UNDEFINED> instruction: 0xee867b45
   12f70:	vstr	d5, [r4]
   12f74:	vdiv.f64	d0, d7, d14
   12f78:	mrrc	11, 0, r8, r3, cr0
   12f7c:	vstr	d2, [r4, #84]	; 0x54
   12f80:	vstr	d5, [sp, #48]	; 0x30
   12f84:			; <UNDEFINED> instruction: 0xf7f08b00
   12f88:	stmdavs	r2!, {r1, r2, r6, fp, sp, lr, pc}^
   12f8c:	eorsle	r2, sl, r0, lsl #20
   12f90:	andcs	r4, r1, r2, lsr #18
   12f94:			; <UNDEFINED> instruction: 0xf7f04479
   12f98:	ldmib	r6, {r1, r2, r3, r4, r5, fp, sp, lr, pc}^
   12f9c:	andcs	r2, r1, r2, lsl #6
   12fa0:			; <UNDEFINED> instruction: 0x6700e9d6
   12fa4:	stmib	sp, {r1, r2, r3, r4, r8, fp, lr}^
   12fa8:	ldmib	r5, {r2, r8, r9, sp}^
   12fac:	ldrbtmi	r2, [r9], #-770	; 0xfffffcfe
   12fb0:	strvs	lr, [r2, -sp, asr #19]
   12fb4:	movwcs	lr, #2509	; 0x9cd
   12fb8:	movwcs	lr, #2517	; 0x9d5
   12fbc:	stmda	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12fc0:	strmi	lr, [ip, #-2516]	; 0xfffff62c
   12fc4:	andcs	r4, r0, #376832	; 0x5c000
   12fc8:	stc	3, cr2, [sp]
   12fcc:	stmib	sp, {r1, r8, r9, fp, pc}^
   12fd0:	ldrbtmi	r2, [r9], #-772	; 0xfffffcfc
   12fd4:	strmi	lr, [r0, #-2509]	; 0xfffff633
   12fd8:			; <UNDEFINED> instruction: 0xf7f02001
   12fdc:	ldmdami	r2, {r2, r3, r4, fp, sp, lr, pc}
   12fe0:			; <UNDEFINED> instruction: 0xf7ef4478
   12fe4:	ldmdami	r1, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   12fe8:			; <UNDEFINED> instruction: 0xf7ef4478
   12fec:	mrrc	14, 11, lr, r3, cr10
   12ff0:	stmdbmi	pc, {r3, r4, r8, r9, fp, sp}	; <UNPREDICTABLE>
   12ff4:	ldrbtmi	r2, [r9], #-1
   12ff8:	ldc	0, cr11, [sp], #28
   12ffc:	pop	{r1, r8, r9, fp, pc}
   13000:			; <UNDEFINED> instruction: 0xf7f04ff0
   13004:	blmi	301020 <_ZdlPv@@Base+0x2eadb4>
   13008:	ldmpl	fp!, {r1, r3, sp}^
   1300c:			; <UNDEFINED> instruction: 0xf7ef6819
   13010:	strb	lr, [r2, ip, lsl #30]
   13014:	andeq	fp, r1, r6, ror #29
   13018:	ldrdeq	r8, [r0], -r4
   1301c:	andeq	r8, r0, ip, lsr #27
   13020:	muleq	r0, sl, sp
   13024:	andeq	r8, r0, sl, lsl #27
   13028:	muleq	r0, ip, sp
   1302c:	andeq	r8, r0, r8, lsr #27
   13030:	andeq	r8, r0, r6, lsr #27
   13034:	andeq	r0, r0, r0, lsr #3
   13038:			; <UNDEFINED> instruction: 0x460db5f8
   1303c:	ldrmi	r4, [r1], -r9, lsl #28
   13040:	tstlt	sl, lr, ror r4
   13044:	ldrmi	r6, [sl], -r7, lsl #16
   13048:			; <UNDEFINED> instruction: 0x47986b7b
   1304c:	strtmi	r4, [r8], -r6, lsl #22
   13050:	stmdavs	r1!, {r2, r4, r5, r6, r7, fp, ip, lr}
   13054:	svc	0x00a4f7ef
   13058:	andcs	r6, sl, r1, lsr #16
   1305c:	ldrhtmi	lr, [r8], #141	; 0x8d
   13060:	cdplt	7, 14, cr15, cr0, cr15, {7}
   13064:	strdeq	fp, [r1], -r0
   13068:	andeq	r0, r0, r0, lsr #3
   1306c:	cdp	8, 11, cr6, cr8, cr3, {0}
   13070:	push	{r8, r9, fp}
   13074:			; <UNDEFINED> instruction: 0x460441f0
   13078:			; <UNDEFINED> instruction: 0x26006f5b
   1307c:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   13080:			; <UNDEFINED> instruction: 0x46204d1d
   13084:			; <UNDEFINED> instruction: 0xf6cb2700
   13088:	blvs	ff6f1050 <_ZdlPv@@Base+0xff6dade4>
   1308c:	stmib	r4, {r0, r2, r3, r4, r5, r6, sl, lr}^
   13090:			; <UNDEFINED> instruction: 0x47986712
   13094:	stmiapl	lr!, {r0, r3, r4, r8, r9, fp, lr}^
   13098:			; <UNDEFINED> instruction: 0xb32b6833
   1309c:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   130a0:	cdp	7, 5, cr15, cr14, cr15, {7}
   130a4:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   130a8:	cdp	7, 5, cr15, cr10, cr15, {7}
   130ac:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   130b0:	cdp	7, 5, cr15, cr6, cr15, {7}
   130b4:	bmi	5a5d10 <_ZdlPv@@Base+0x58faa4>
   130b8:	stmdavs	r4!, {r5, r9, sl, lr}
   130bc:	stmiapl	sl!, {r0, r3, r5, r6, r7, fp, ip, lr}
   130c0:	stmdavs	r9, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
   130c4:			; <UNDEFINED> instruction: 0x47986812
   130c8:	ldmdblt	r3, {r0, r1, r4, r5, fp, sp, lr}^
   130cc:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   130d0:	andcs	r4, r4, #17408	; 0x4400
   130d4:	stmiapl	fp!, {r0, r8, sp}^
   130d8:	ldrhmi	lr, [r0, #141]!	; 0x8d
   130dc:			; <UNDEFINED> instruction: 0xf7ef681b
   130e0:	stmdami	lr, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, pc}
   130e4:			; <UNDEFINED> instruction: 0xe7f34478
   130e8:	andcs	r4, r1, sp, lsl #18
   130ec:	movwcs	lr, #51668	; 0xc9d4
   130f0:			; <UNDEFINED> instruction: 0xf7ef4479
   130f4:	bfi	lr, r0, (invalid: 31:17)
   130f8:	andeq	fp, r1, r4, lsr #27
   130fc:	andeq	r0, r0, ip, lsr #2
   13100:	andeq	r8, r0, r2, lsr sp
   13104:	andeq	r8, r0, sl, lsr sp
   13108:	andeq	r8, r0, r6, lsr sp
   1310c:	andeq	r0, r0, ip, lsl #3
   13110:	andeq	r0, r0, r8, lsr r1
   13114:	andeq	r8, r0, sl, ror #25
   13118:	andeq	r0, r0, r0, lsr #3
   1311c:	andeq	r8, r0, ip, asr #25
   13120:	ldrdeq	r8, [r0], -r0
   13124:			; <UNDEFINED> instruction: 0x4604b510
   13128:	blhi	ce5e4 <_ZdlPv@@Base+0xb8378>
   1312c:	bmi	5e5d8c <_ZdlPv@@Base+0x5cfb20>
   13130:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   13134:	cmplt	r3, fp, lsl r8
   13138:	blvc	4ce780 <_ZdlPv@@Base+0x4b8514>
   1313c:	blhi	104ec04 <_ZdlPv@@Base+0x1038998>
   13140:	blvc	104ec18 <_ZdlPv@@Base+0x10389ac>
   13144:	blx	44ed10 <_ZdlPv@@Base+0x438aa4>
   13148:	stfvsd	f5, [r0, #-64]!	; 0xffffffc0
   1314c:			; <UNDEFINED> instruction: 0xf7efb158
   13150:	ldc	13, cr14, [sp], #904	; 0x388
   13154:	movwcs	r8, #2818	; 0xb02
   13158:	strvs	r4, [r3, #-2061]!	; 0xfffff7f3
   1315c:	pop	{r3, r4, r5, r6, sl, lr}
   13160:			; <UNDEFINED> instruction: 0xf7ef4010
   13164:	ldc	13, cr11, [sp], #1004	; 0x3ec
   13168:	vldrlt	d8, [r0, #-8]
   1316c:	blvc	4ec50 <_ZdlPv@@Base+0x389e4>
   13170:	andcs	r4, r1, r8, lsl #18
   13174:	mrc	4, 1, r4, cr7, cr9, {3}
   13178:	mrrc	11, 4, r7, r3, cr0
   1317c:			; <UNDEFINED> instruction: 0xf7ef2b17
   13180:	stc	15, cr14, [r4, #296]	; 0x128
   13184:			; <UNDEFINED> instruction: 0xe7e08b12
   13188:	andeq	fp, r1, r0, lsl #26
   1318c:	andeq	r0, r0, ip, lsr r1
   13190:	andeq	r8, r0, ip, lsr #25
   13194:	andeq	r8, r0, ip, ror ip
   13198:	mvnsmi	lr, #737280	; 0xb4000
   1319c:	stcls	0, cr11, [sl, #-524]	; 0xfffffdf4
   131a0:	stmdavs	ip!, {r0, r8, r9, ip, pc}
   131a4:	andle	r2, r6, r2, lsl #24
   131a8:	andsle	r2, lr, r3, lsl #24
   131ac:	andle	r2, r7, r1, lsl #24
   131b0:	pop	{r0, r1, ip, sp, pc}
   131b4:	strdlt	r8, [r3], -r0
   131b8:	mvnsmi	lr, #12386304	; 0xbd0000
   131bc:	svclt	0x004cf7fd
   131c0:	stmdavs	r3, {r3, r4, r7, r9, sl, lr}
   131c4:	bleq	14e820 <_ZdlPv@@Base+0x1385b4>
   131c8:	strmi	r4, [pc], -r1, lsl #13
   131cc:	svcvs	0x005b4616
   131d0:			; <UNDEFINED> instruction: 0xf8d94798
   131d4:	strbmi	r4, [r3], -r0
   131d8:			; <UNDEFINED> instruction: 0x46394632
   131dc:	cdpvs	6, 6, cr4, cr4, cr8, {2}
   131e0:	andlt	r4, r3, r4, lsr #13
   131e4:	mvnsmi	lr, #12386304	; 0xbd0000
   131e8:	andlt	r4, r3, r0, ror #14
   131ec:	mvnsmi	lr, #12386304	; 0xbd0000
   131f0:	mcrlt	7, 3, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   131f4:	bmi	425e38 <_ZdlPv@@Base+0x40fbcc>
   131f8:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   131fc:	biclt	r6, r3, fp, lsl r8
   13200:	ldrlt	r6, [r0, #-3331]	; 0xfffff2fd
   13204:	cmplt	r3, r4, lsl #12
   13208:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   1320c:	stc	7, cr15, [r8, #956]!	; 0x3bc
   13210:			; <UNDEFINED> instruction: 0xf7ef6d20
   13214:	movwcs	lr, #3456	; 0xd80
   13218:	cfstr64vs	mvdx6, [r3, #-140]!	; 0xffffff74
   1321c:	stmdami	r8, {r0, r1, r6, r8, ip, sp, pc}
   13220:			; <UNDEFINED> instruction: 0xf7ef4478
   13224:	stclvs	13, cr14, [r0, #-632]!	; 0xfffffd88
   13228:	ldcl	7, cr15, [r4, #-956]!	; 0xfffffc44
   1322c:	strbvs	r2, [r3, #-768]!	; 0xfffffd00
   13230:			; <UNDEFINED> instruction: 0x4770bd10
   13234:	andeq	fp, r1, r8, lsr ip
   13238:	andeq	r0, r0, ip, lsr r1
   1323c:	strdeq	r8, [r0], -lr
   13240:	strdeq	r8, [r0], -r0
   13244:	addlt	fp, r2, r0, ror r5
   13248:	andls	r4, r0, r8, lsl fp
   1324c:	ldrbtmi	r4, [fp], #-2072	; 0xfffff7e8
   13250:	stflsd	f1, [r0], {1}
   13254:	ldmdavs	fp, {r0, r1, r3, r4, fp, ip, lr}
   13258:	stfvsd	f3, [r3, #-940]!	; 0xfffffc54
   1325c:			; <UNDEFINED> instruction: 0x460e4615
   13260:	stmdavs	r3!, {r0, r1, r3, r4, r6, r7, r8, ip, sp, pc}
   13264:	blvs	ff6e4aec <_ZdlPv@@Base+0xff6ce880>
   13268:			; <UNDEFINED> instruction: 0xb14e4798
   1326c:			; <UNDEFINED> instruction: 0x46324911
   13270:	ldrbtmi	r2, [r9], #-1
   13274:	cdp	7, 12, cr15, cr14, cr15, {7}
   13278:			; <UNDEFINED> instruction: 0xf0034630
   1327c:	strvs	pc, [r0, #-2877]!	; 0xfffff4c3
   13280:	stmdbmi	sp, {r0, r2, r3, r6, r8, ip, sp, pc}
   13284:	andcs	r4, r1, sl, lsr #12
   13288:			; <UNDEFINED> instruction: 0xf7ef4479
   1328c:	strtmi	lr, [r8], -r4, asr #29
   13290:	blx	ccf2a6 <_ZdlPv@@Base+0xcb903a>
   13294:	andlt	r6, r2, r0, ror #10
   13298:	stclvs	13, cr11, [r3, #-448]!	; 0xfffffe40
   1329c:	rscle	r2, r4, r0, lsl #22
   132a0:	strtmi	r6, [r0], -r3, lsr #16
   132a4:			; <UNDEFINED> instruction: 0x47986bdb
   132a8:	svclt	0x0000e7df
   132ac:	andeq	fp, r1, r2, ror #23
   132b0:	andeq	r0, r0, ip, lsr r1
   132b4:	andeq	r8, r0, r6, lsr #23
   132b8:	muleq	r0, ip, fp
   132bc:	ldrblt	r6, [r0, #-2435]!	; 0xfffff67d
   132c0:	strmi	r4, [ip], -r5, lsl #12
   132c4:			; <UNDEFINED> instruction: 0xb1234616
   132c8:			; <UNDEFINED> instruction: 0x46204619
   132cc:	cdp	7, 1, cr15, cr12, cr15, {7}
   132d0:	stmdbmi	r8, {r6, r8, ip, sp, pc}
   132d4:			; <UNDEFINED> instruction: 0x46234632
   132d8:	ldrbtmi	r2, [r9], #-1
   132dc:	cdp	7, 9, cr15, cr10, cr15, {7}
   132e0:	ldflte	f6, [r0, #-688]!	; 0xfffffd50
   132e4:	ldrtmi	r4, [r2], -r4, lsl #18
   132e8:	pop	{r0, sp}
   132ec:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
   132f0:	cdplt	7, 8, cr15, cr14, cr15, {7}
   132f4:	andeq	r8, r0, lr, asr fp
   132f8:	andeq	r8, r0, r2, asr #22
   132fc:	mvnsmi	lr, #737280	; 0xb4000
   13300:	stc	6, cr4, [sp, #-116]!	; 0xffffff8c
   13304:	strmi	r8, [pc], -r2, lsl #22
   13308:			; <UNDEFINED> instruction: 0x46904e38
   1330c:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   13310:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   13314:			; <UNDEFINED> instruction: 0xf856b083
   13318:	ldmdavs	r3!, {r2, r3, sp, lr}
   1331c:	mrc	1, 5, fp, cr5, cr11, {7}
   13320:	stmdavs	r3, {r6, r7, r8, r9, fp}
   13324:	mrc	12, 5, r6, cr0, cr10, {0}
   13328:	vneg.f64	d24, d0
   1332c:	blle	c51b74 <_ZdlPv@@Base+0xc3b908>
   13330:	ldrbtmi	r4, [r9], #-2352	; 0xfffff6d0
   13334:	cmple	r3, sl, lsl #5
   13338:	stmdacs	r0, {r5, r8, sl, fp, sp, lr}
   1333c:			; <UNDEFINED> instruction: 0xf8d3d049
   13340:			; <UNDEFINED> instruction: 0x463a9070
   13344:	tstcs	r1, r3, asr #12
   13348:	strbmi	r4, [r8, r0, lsr #12]
   1334c:	blcs	6d400 <_ZdlPv@@Base+0x57194>
   13350:	ldmdblt	fp!, {r0, r3, r5, ip, lr, pc}
   13354:	ldc	0, cr11, [sp], #12
   13358:	pop	{r1, r8, r9, fp, pc}
   1335c:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, pc}
   13360:	mvnsle	r2, r1, lsl #22
   13364:	bleq	14e9c0 <_ZdlPv@@Base+0x138754>
   13368:	strtmi	r6, [r0], -r3, lsr #16
   1336c:			; <UNDEFINED> instruction: 0x47986f5b
   13370:			; <UNDEFINED> instruction: 0xf1086820
   13374:	strls	r5, [r0, #-384]	; 0xfffffe80
   13378:	strbmi	r3, [r3], -r1, lsl #18
   1337c:	ldrtmi	r6, [sl], -r5, lsl #19
   13380:	tstne	r1, r7, lsl #22
   13384:	strmi	r4, [r8, r0, lsr #12]!
   13388:	ldc	0, cr11, [sp], #12
   1338c:	pop	{r1, r8, r9, fp, pc}
   13390:	blmi	674358 <_ZdlPv@@Base+0x65e0ec>
   13394:	addsmi	r4, sl, #2063597568	; 0x7b000000
   13398:	stfvsd	f5, [r0, #-152]	; 0xffffff68
   1339c:	sbcsle	r2, r5, r0, lsl #16
   133a0:	ldcvs	8, cr6, [sl], {35}	; 0x23
   133a4:	stmdavs	r3!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
   133a8:	ldc	8, cr6, [r5, #196]	; 0xc4
   133ac:	svcvs	0x005a0b04
   133b0:	sbcsle	r2, sl, r0, lsl #18
   133b4:	ldrmi	r4, [r0, r0, lsr #12]
   133b8:	strtmi	r6, [r0], -r5, lsr #16
   133bc:	ldrtmi	r4, [sl], -r3, asr #12
   133c0:	svcvs	0x002c2100
   133c4:	andlt	r4, r3, r4, lsr #13
   133c8:	blhi	ce6c4 <_ZdlPv@@Base+0xb8458>
   133cc:	mvnsmi	lr, #12386304	; 0xbd0000
   133d0:	svcvs	0x009b4760
   133d4:	bleq	124ee9c <_ZdlPv@@Base+0x1238c30>
   133d8:	ldrmi	r4, [r8, r0, lsr #12]
   133dc:	str	r6, [lr, r3, lsr #16]!
   133e0:	ldrmi	r4, [r0, r0, lsr #12]
   133e4:	str	r6, [r8, r3, lsr #16]!
   133e8:	bfi	r4, r0, #15, #9
   133ec:	andeq	fp, r1, lr, lsl fp
   133f0:	andeq	r0, r0, ip, lsr r1
   133f4:			; <UNDEFINED> instruction: 0xfffff8ef
   133f8:			; <UNDEFINED> instruction: 0xfffff88d
   133fc:	push	{r2, r3, r4, r5, r8, r9, fp, lr}
   13400:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   13404:	sasxmi	r4, r5, fp
   13408:	blhi	14e8c4 <_ZdlPv@@Base+0x138658>
   1340c:	stmdavs	r2, {r2, r9, sl, lr}
   13410:	ldmibpl	fp, {r1, r2, r3, r9, sl, lr}^
   13414:	blhi	104eedc <_ZdlPv@@Base+0x1038c70>
   13418:			; <UNDEFINED> instruction: 0xb1b3681b
   1341c:	blne	ff04eef8 <_ZdlPv@@Base+0xff038c8c>
   13420:	mrc	12, 5, r6, cr0, cr3, {0}
   13424:	vneg.f64	d25, d1
   13428:	blle	7d1c70 <_ZdlPv@@Base+0x7bba04>
   1342c:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
   13430:	smlalbble	r4, ip, fp, r2
   13434:	stmdacs	r0, {r5, r8, sl, fp, sp, lr}
   13438:	cdpvs	0, 9, cr13, cr3, cr2, {2}
   1343c:	bleq	124ef04 <_ZdlPv@@Base+0x1238c98>
   13440:	tstcs	r1, r2, lsr r6
   13444:	ldrmi	r4, [r8, r0, lsr #12]
   13448:	svcvs	0x00536822
   1344c:	ldc	6, cr4, [r5, #128]	; 0x80
   13450:	ldrmi	r0, [r8, r4, lsl #22]
   13454:	blcs	ed508 <_ZdlPv@@Base+0xd729c>
   13458:	ldm	pc, {r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1345c:	bne	cf470 <_ZdlPv@@Base+0xb9204>
   13460:	ldc	15, cr0, [sp], #152	; 0x98
   13464:	pop	{r2, r8, r9, fp, pc}
   13468:	stmdbmi	r4!, {r4, r5, r6, r7, r8, pc}
   1346c:	addmi	r4, fp, #2030043136	; 0x79000000
   13470:	stfvsd	f5, [r0, #-196]	; 0xffffff3c
   13474:	rscle	r2, r8, r0, lsl #16
   13478:	bfi	r6, r3, (invalid: 24:23)
   1347c:	bleq	124ef44 <_ZdlPv@@Base+0x1238cd8>
   13480:	ldc	6, cr4, [sp], #168	; 0xa8
   13484:	ldrtmi	r8, [r1], -r4, lsl #22
   13488:	pop	{r5, r9, sl, lr}
   1348c:			; <UNDEFINED> instruction: 0xf7fc41f0
   13490:	cdp	14, 11, cr11, cr0, cr9, {6}
   13494:	stmdavs	r3!, {r3, r6, r8, r9, fp}
   13498:	blhi	14e794 <_ZdlPv@@Base+0x138528>
   1349c:			; <UNDEFINED> instruction: 0x46204632
   134a0:			; <UNDEFINED> instruction: 0x21006e9b
   134a4:	ldrhmi	lr, [r0, #141]!	; 0x8d
   134a8:	mrc	7, 5, r4, cr0, cr8, {0}
   134ac:	strtmi	r0, [sl], -r8, asr #22
   134b0:	blhi	14e7ac <_ZdlPv@@Base+0x138540>
   134b4:			; <UNDEFINED> instruction: 0x46204631
   134b8:	ldrhmi	lr, [r0, #141]!	; 0x8d
   134bc:	svclt	0x0068f7fc
   134c0:	mrc	15, 5, r6, cr0, cr3, {4}
   134c4:	strtmi	r0, [r0], -r9, asr #22
   134c8:	stmdavs	r2!, {r3, r4, r7, r8, r9, sl, lr}
   134cc:			; <UNDEFINED> instruction: 0x4620e7b5
   134d0:	stmdavs	r2!, {r3, r4, r7, r8, r9, sl, lr}
   134d4:	ldrmi	lr, [r8, pc, lsr #15]
   134d8:	strb	r6, [fp, r2, lsr #16]
   134dc:	blhi	14e7d8 <_ZdlPv@@Base+0x13856c>
   134e0:	stmdbmi	r7, {r2, r4, r5, r7, sp}
   134e4:	pop	{r0, r3, r4, r5, r6, sl, lr}
   134e8:			; <UNDEFINED> instruction: 0xf00141f0
   134ec:	svclt	0x0000bd15
   134f0:	andeq	fp, r1, lr, lsr #20
   134f4:	andeq	r0, r0, ip, lsr r1
   134f8:			; <UNDEFINED> instruction: 0xfffff7f3
   134fc:			; <UNDEFINED> instruction: 0xfffff7b5
   13500:	andeq	r8, r0, ip, lsl #16
   13504:	mvnsmi	lr, sp, lsr #18
   13508:	stc	6, cr4, [sp, #-116]!	; 0xffffff8c
   1350c:	strmi	r8, [lr], -r2, lsl #22
   13510:	ldrmi	r4, [r7], -r3, asr #24
   13514:	ldrdgt	pc, [ip, -pc]
   13518:	addlt	r4, r2, ip, ror r4
   1351c:	stc	6, cr4, [sp, #140]	; 0x8c
   13520:			; <UNDEFINED> instruction: 0xf8540b00
   13524:	strmi	r3, [r4], -ip
   13528:			; <UNDEFINED> instruction: 0xb1b3681b
   1352c:	bleq	ff04f008 <_ZdlPv@@Base+0xff038d9c>
   13530:	ldcvs	8, cr6, [sl], {3}
   13534:	blhi	104effc <_ZdlPv@@Base+0x1038d90>
   13538:	blx	44f104 <_ZdlPv@@Base+0x438e98>
   1353c:	ldmdbmi	sl!, {r1, r3, r5, r8, r9, fp, ip, lr, pc}
   13540:	addmi	r4, sl, #2030043136	; 0x79000000
   13544:	stfvsd	f5, [r0, #-360]!	; 0xfffffe98
   13548:	subsle	r2, r0, r0, lsl #16
   1354c:	ldrdhi	pc, [ip], #-131	; 0xffffff7d	; <UNPREDICTABLE>
   13550:			; <UNDEFINED> instruction: 0x463b4632
   13554:	strtmi	r2, [r0], -r1, lsl #2
   13558:	stmdavs	fp!, {r6, r7, r8, r9, sl, lr}
   1355c:	andlt	fp, r2, r3, lsr #18
   13560:	blhi	ce85c <_ZdlPv@@Base+0xb85f0>
   13564:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13568:	strtmi	r6, [r0], -r3, lsr #16
   1356c:	bleq	14ebc8 <_ZdlPv@@Base+0x13895c>
   13570:			; <UNDEFINED> instruction: 0x47986f5b
   13574:	blcs	ed628 <_ZdlPv@@Base+0xd73bc>
   13578:	andge	sp, r2, #72, 16	; 0x480000
   1357c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   13580:			; <UNDEFINED> instruction: 0x4710441a
   13584:			; <UNDEFINED> instruction: 0xffffffdb
   13588:	andeq	r0, r0, fp, lsr r0
   1358c:	andeq	r0, r0, r5, asr r0
   13590:	andeq	r0, r0, r5, lsr #32
   13594:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
   13598:	teqle	r3, sl	; <illegal shifter operand>
   1359c:	blcs	2e9b0 <_ZdlPv@@Base+0x18744>
   135a0:	stmdavs	r3!, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
   135a4:	bfi	r6, sl, (invalid: 24:10)
   135a8:	ldrtmi	r4, [sl], -fp, lsr #12
   135ac:			; <UNDEFINED> instruction: 0x46204631
   135b0:	ldc	0, cr11, [sp], #8
   135b4:	pop	{r1, r8, r9, fp, pc}
   135b8:			; <UNDEFINED> instruction: 0xf7fd41f0
   135bc:	stmdavs	r5!, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
   135c0:	ldrtmi	r4, [fp], -r0, lsr #12
   135c4:	tstcs	r0, r2, lsr r6
   135c8:	strtmi	r6, [r4], ip, ror #29
   135cc:	ldc	0, cr11, [sp], #8
   135d0:	pop	{r1, r8, r9, fp, pc}
   135d4:			; <UNDEFINED> instruction: 0x476041f0
   135d8:	ldrtmi	r4, [sl], -fp, lsr #12
   135dc:			; <UNDEFINED> instruction: 0x46204631
   135e0:	ldc	0, cr11, [sp], #8
   135e4:	pop	{r1, r8, r9, fp, pc}
   135e8:			; <UNDEFINED> instruction: 0xf7fd41f0
   135ec:	svcvs	0x009bbaad
   135f0:	bleq	124f0b8 <_ZdlPv@@Base+0x1238e4c>
   135f4:	ldrmi	r4, [r8, r0, lsr #12]
   135f8:	str	r6, [r7, r3, lsr #16]!
   135fc:	ldrmi	r4, [r0, r0, lsr #12]
   13600:	str	r6, [r1, r3, lsr #16]!
   13604:			; <UNDEFINED> instruction: 0x46034790
   13608:	strb	r9, [r8, r0]
   1360c:	sbccs	r4, pc, r8, lsl #18
   13610:	andlt	r4, r2, r9, ror r4
   13614:	blhi	ce910 <_ZdlPv@@Base+0xb86a4>
   13618:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1361c:	ldcllt	0, cr15, [ip], #-4
   13620:	andeq	fp, r1, r8, lsl r9
   13624:	andeq	r0, r0, ip, lsr r1
   13628:			; <UNDEFINED> instruction: 0xfffff6e1
   1362c:			; <UNDEFINED> instruction: 0xfffff68b
   13630:	andeq	r8, r0, r0, ror #13
   13634:			; <UNDEFINED> instruction: 0x4605b570
   13638:	blpl	cec88 <_ZdlPv@@Base+0xb8a1c>
   1363c:	blmi	a64e7c <_ZdlPv@@Base+0xa4ec10>
   13640:	blne	2cec88 <_ZdlPv@@Base+0x2b8a1c>
   13644:	ldc	8, cr4, [r2, #160]	; 0xa0
   13648:	ldrbtmi	r7, [r8], #-2816	; 0xfffff500
   1364c:	blvs	24eca8 <_ZdlPv@@Base+0x238a3c>
   13650:	blne	118ef1c <_ZdlPv@@Base+0x1178cb0>
   13654:	blhi	ceb10 <_ZdlPv@@Base+0xb88a4>
   13658:	blpl	3cecb4 <_ZdlPv@@Base+0x3b8a48>
   1365c:	stmiapl	r3, {r4, r7, ip, sp, pc}^
   13660:	ldmdavs	fp, {r1, r2, sl, fp, sp, pc}
   13664:			; <UNDEFINED> instruction: 0xf04f930f
   13668:	strtmi	r0, [r0], -r0, lsl #6
   1366c:	blvc	11cef50 <_ZdlPv@@Base+0x11b8ce4>
   13670:	blne	18f07c <_ZdlPv@@Base+0x178e10>
   13674:	blhi	104f13c <_ZdlPv@@Base+0x1038ed0>
   13678:	bleq	18f09c <_ZdlPv@@Base+0x178e30>
   1367c:			; <UNDEFINED> instruction: 0xff28f7f8
   13680:	blvc	3cecdc <_ZdlPv@@Base+0x3b8a70>
   13684:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   13688:	svclt	0x00142e00
   1368c:	strbtcs	r2, [r3], #-1091	; 0xfffffbbd
   13690:	cfstrsge	mvf9, [sl], {2}
   13694:	andeq	lr, pc, r4, lsl #17
   13698:	ldc	0, cr2, [sp, #4]
   1369c:	ldmib	sp, {r1, r3, r8, r9, fp, lr}^
   136a0:	ldmdbmi	r2, {r2, r3, r8, r9, sp}
   136a4:	movwcs	lr, #2509	; 0x9cd
   136a8:	mcr	4, 4, r4, cr8, cr9, {3}
   136ac:	vadd.f64	d5, d8, d7
   136b0:	vdiv.f64	d3, d3, d8
   136b4:	vadd.f64	d6, d4, d7
   136b8:	mrrc	11, 4, r7, r3, cr5
   136bc:	vstr	d2, [sp, #92]	; 0x5c
   136c0:			; <UNDEFINED> instruction: 0xf7ef6b04
   136c4:	bmi	2ce96c <_ZdlPv@@Base+0x2b8700>
   136c8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   136cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   136d0:	subsmi	r9, sl, pc, lsl #22
   136d4:	andslt	sp, r0, r3, lsl #2
   136d8:	blhi	ce9d4 <_ZdlPv@@Base+0xb8768>
   136dc:			; <UNDEFINED> instruction: 0xf7efbd70
   136e0:	svclt	0x0000eb96
   136e4:	andeq	r0, r0, ip, lsl r1
   136e8:	andeq	fp, r1, r6, ror #15
   136ec:	muleq	r0, ip, r7
   136f0:	andeq	fp, r1, r6, ror #14
   136f4:			; <UNDEFINED> instruction: 0x4605b5f0
   136f8:	blvs	24ed54 <_ZdlPv@@Base+0x238ae8>
   136fc:	stmdbmi	sl!, {r0, r1, r2, r3, r9, sl, lr}
   13700:	blmi	aa4f80 <_ZdlPv@@Base+0xa8ed14>
   13704:	ldc	0, cr11, [r2, #588]	; 0x24c
   13708:	ldrbtmi	r5, [r9], #-2818	; 0xfffff4fe
   1370c:	stmiapl	fp, {r3, sl, fp, sp, pc}^
   13710:	blne	2ced58 <_ZdlPv@@Base+0x2b8aec>
   13714:	ldmdavs	fp, {r5, r9, sl, lr}
   13718:			; <UNDEFINED> instruction: 0xf04f9311
   1371c:	ldc	3, cr0, [r2]
   13720:	vadd.f64	d7, d1, d0
   13724:	vldr	d1, [r5, #276]	; 0x114
   13728:	vadd.f64	d0, d7, d14
   1372c:			; <UNDEFINED> instruction: 0xee817b46
   13730:	vdiv.f64	d1, d7, d0
   13734:			; <UNDEFINED> instruction: 0xf7f80b00
   13738:	ldc	14, cr15, [r5, #812]	; 0x32c
   1373c:	ldm	r4, {r1, r2, r3, r8, r9, fp, ip, sp, lr}
   13740:	stcge	0, cr0, [ip], {15}
   13744:	blvs	4eda4 <_ZdlPv@@Base+0x38b38>
   13748:	svclt	0x00142f00
   1374c:	strbcs	r2, [r5, #-1349]!	; 0xfffffabb
   13750:	blcs	cedb0 <_ZdlPv@@Base+0xb8b44>
   13754:	andeq	lr, pc, r4, lsl #17
   13758:	ldc	0, cr2, [sp, #4]
   1375c:	ldmib	sp, {r2, r3, r8, r9, fp, lr}^
   13760:	ldmdbmi	r3, {r1, r2, r3, r8, r9, sp}
   13764:	stmib	sp, {r1, r8, sl, ip, pc}^
   13768:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   1376c:	blne	20f050 <_ZdlPv@@Base+0x1f8de4>
   13770:	blpl	8f190 <_ZdlPv@@Base+0x78f24>
   13774:	blcc	20f194 <_ZdlPv@@Base+0x1f8f28>
   13778:	blvs	20f188 <_ZdlPv@@Base+0x1f8f1c>
   1377c:	blvc	118f054 <_ZdlPv@@Base+0x1178de8>
   13780:	blcs	60e8d4 <_ZdlPv@@Base+0x5f8668>
   13784:	blcc	14edc0 <_ZdlPv@@Base+0x138b54>
   13788:	blvs	1cedc4 <_ZdlPv@@Base+0x1b8b58>
   1378c:	mcrr	7, 14, pc, r2, cr15	; <UNPREDICTABLE>
   13790:	blmi	1a5fb8 <_ZdlPv@@Base+0x18fd4c>
   13794:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13798:	blls	46d808 <_ZdlPv@@Base+0x45759c>
   1379c:	qaddle	r4, sl, r1
   137a0:	ldcllt	0, cr11, [r0, #76]!	; 0x4c
   137a4:	bl	cd1768 <_ZdlPv@@Base+0xcbb4fc>
   137a8:	andeq	fp, r1, r6, lsr #14
   137ac:	andeq	r0, r0, ip, lsl r1
   137b0:	andeq	r8, r0, r2, lsl #14
   137b4:	muleq	r1, ip, r6
   137b8:	svcmi	0x00f0e92d
   137bc:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
   137c0:	ldrmi	r8, [r8], r4, lsl #22
   137c4:	pkhbtmi	r4, r1, r4, lsl #29
   137c8:	ldrbtmi	r4, [lr], #-3476	; 0xfffff26c
   137cc:	addslt	r6, r7, r4, lsl #16
   137d0:	blhi	104f298 <_ZdlPv@@Base+0x103902c>
   137d4:	svcvs	0x00615975
   137d8:			; <UNDEFINED> instruction: 0xf8df4614
   137dc:	stmdavs	sp!, {r2, r6, r9, ip, sp, pc}
   137e0:			; <UNDEFINED> instruction: 0xf04f9515
   137e4:	cdp	5, 11, cr0, cr8, cr0, {0}
   137e8:	strmi	r0, [r8, r0, lsl #22]
   137ec:	ldrbtmi	r4, [fp], #2957	; 0xb8d
   137f0:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   137f4:	mrc	8, 5, r6, cr5, cr2, {0}
   137f8:	vneg.f64	d24, d0
   137fc:	svclt	0x0014fa10
   13800:	movwcs	r2, #769	; 0x301
   13804:	svclt	0x00082a00
   13808:	blcs	1c410 <_ZdlPv@@Base+0x61a4>
   1380c:	adchi	pc, pc, r0, asr #32
   13810:	svceq	0x0000f1b8
   13814:	movwls	fp, #32712	; 0x7fc8
   13818:	addhi	pc, pc, r0, asr #6
   1381c:	strcs	r4, [r0, #-2946]	; 0xfffff47e
   13820:	blhi	1e0eea4 <_ZdlPv@@Base+0x1df8c38>
   13824:	mcr	4, 0, r4, cr9, cr11, {3}
   13828:	blmi	fe022070 <_ZdlPv@@Base+0xfe00be04>
   1382c:	mcr	4, 0, r4, cr9, cr11, {3}
   13830:	mul	r3, r0, sl
   13834:	ldrcc	r3, [r4], #-1281	; 0xfffffaff
   13838:	cfldr64le	mvdx4, [fp, #-672]!	; 0xfffffd60
   1383c:	blcs	2d8d0 <_ZdlPv@@Base+0x17664>
   13840:	ldmdavc	fp, {r3, r4, r5, r6, r7, ip, lr, pc}
   13844:	rscsle	r2, r5, r0, lsl #22
   13848:	blne	2ceeb4 <_ZdlPv@@Base+0x2b8c48>
   1384c:	ldrtmi	sl, [r0], -ip, lsl #28
   13850:	blpl	ceec0 <_ZdlPv@@Base+0xb8c54>
   13854:	blvc	4eec4 <_ZdlPv@@Base+0x38c58>
   13858:	blvs	24eec4 <_ZdlPv@@Base+0x238c58>
   1385c:	blne	118f128 <_ZdlPv@@Base+0x1178ebc>
   13860:	bleq	3ceecc <_ZdlPv@@Base+0x3b8c60>
   13864:	blvc	11cf148 <_ZdlPv@@Base+0x11b8edc>
   13868:	blne	4f274 <_ZdlPv@@Base+0x39008>
   1386c:	bleq	4f290 <_ZdlPv@@Base+0x39024>
   13870:	mcr2	7, 1, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
   13874:	muleq	pc, r6, r8	; <UNPREDICTABLE>
   13878:			; <UNDEFINED> instruction: 0xf8d4ae10
   1387c:	stm	r6, {r2, r3, lr, pc}
   13880:	ldc	0, cr0, [sp, #60]	; 0x3c
   13884:	ldmib	sp, {r1, r4, r8, r9, fp, ip, sp, lr}^
   13888:	stc	7, cr6, [sp, #64]	; 0x40
   1388c:			; <UNDEFINED> instruction: 0xf1bc7b04
   13890:	andle	r0, r6, r0, lsl #30
   13894:	ldrdcc	pc, [r0], -r9
   13898:	stmdbvs	r2!, {r0, r5, r6, r9, sl, lr}
   1389c:	blvs	16e51c4 <_ZdlPv@@Base+0x16cef58>
   138a0:	mrc	7, 0, r4, cr9, cr8, {4}
   138a4:			; <UNDEFINED> instruction: 0x46321a10
   138a8:	andcs	r4, r1, fp, lsr r6
   138ac:	bl	fecd1870 <_ZdlPv@@Base+0xfecbb604>
   138b0:			; <UNDEFINED> instruction: 0x21276826
   138b4:			; <UNDEFINED> instruction: 0xf7ef4630
   138b8:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
   138bc:	stmdavs	r1!, {r1, r3, r6, ip, lr, pc}^
   138c0:	stmdbcs	r2, {r0, r1, r3, r4, r6, r9, fp, lr}
   138c4:	suble	r4, sl, sl, ror r4
   138c8:	andle	r2, r6, r1, lsl #18
   138cc:			; <UNDEFINED> instruction: 0x46334959
   138d0:	andls	r2, r0, #1
   138d4:			; <UNDEFINED> instruction: 0xf7ef4479
   138d8:	blmi	160e758 <_ZdlPv@@Base+0x15f84ec>
   138dc:			; <UNDEFINED> instruction: 0xf85b2027
   138e0:	ldmdavs	r1!, {r0, r1, sp, lr}
   138e4:	b	fe8518a8 <_ZdlPv@@Base+0xfe83b63c>
   138e8:	mvnscc	pc, #8, 2
   138ec:	bne	fe44f158 <_ZdlPv@@Base+0xfe438eec>
   138f0:	movwls	r2, #1
   138f4:	blhi	cef30 <_ZdlPv@@Base+0xb8cc4>
   138f8:	movwcs	lr, #18909	; 0x49dd
   138fc:			; <UNDEFINED> instruction: 0xf7ef9501
   13900:	stmiavs	r0!, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
   13904:	rsble	r2, lr, r1, lsl #16
   13908:	rsbsle	r2, r1, r2, lsl #16
   1390c:	eorcs	r6, r7, r1, lsr r8
   13910:	b	fe2d18d4 <_ZdlPv@@Base+0xfe2bb668>
   13914:	stmdavs	r0!, {r0, r4, r5, fp, sp, lr}
   13918:			; <UNDEFINED> instruction: 0xf7ef3501
   1391c:	stmdami	r7, {r1, r6, r8, r9, fp, sp, lr, pc}^
   13920:	andcs	r6, r8, #3342336	; 0x330000
   13924:	tstcs	r1, r8, ror r4
   13928:	b	fec518ec <_ZdlPv@@Base+0xfec3b680>
   1392c:			; <UNDEFINED> instruction: 0xf10445a8
   13930:	cfstrsle	mvf0, [r3], {20}
   13934:	blcs	3a558 <_ZdlPv@@Base+0x242ec>
   13938:	bmi	1087e80 <_ZdlPv@@Base+0x1071c14>
   1393c:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
   13940:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13944:	subsmi	r9, sl, r5, lsl fp
   13948:	andslt	sp, r7, r8, asr r1
   1394c:	blhi	14ec48 <_ZdlPv@@Base+0x1389dc>
   13950:	svchi	0x00f0e8bd
   13954:	bmi	eedae0 <_ZdlPv@@Base+0xed7874>
   13958:	ldrbtmi	r2, [sl], #-2306	; 0xfffff6fe
   1395c:	ldmdbmi	sl!, {r2, r4, r5, r7, r8, ip, lr, pc}
   13960:	andls	r4, r0, #53477376	; 0x3300000
   13964:	ldrbtmi	r2, [r9], #-1
   13968:	bl	155192c <_ZdlPv@@Base+0x153b6c0>
   1396c:	ldc	7, cr14, [sl, #724]	; 0x2d4
   13970:	vldrge	d5, [r0, #-8]
   13974:	ldc	6, cr4, [r9, #160]	; 0xa0
   13978:	vldr	d6, [r9, #32]
   1397c:	vldr	d1, [sl, #40]	; 0x28
   13980:	vadd.f64	d7, d1, d0
   13984:	vldr	d1, [r9, #276]	; 0x114
   13988:	vadd.f64	d0, d7, d14
   1398c:			; <UNDEFINED> instruction: 0xee817b46
   13990:	vdiv.f64	d1, d7, d0
   13994:			; <UNDEFINED> instruction: 0xf7f80b00
   13998:	ldc	13, cr15, [pc, #620]	; 13c0c <floor@plt+0x10bec>
   1399c:	ldm	r5, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr}
   139a0:	stcge	0, cr0, [r8, #-60]	; 0xffffffc4
   139a4:	blvs	6cf028 <_ZdlPv@@Base+0x6b8dbc>
   139a8:	andeq	lr, pc, r5, lsl #17
   139ac:	ldmib	sp, {r0, sp}^
   139b0:	stmdbmi	r6!, {r1, r3, r8, r9, sl, sp, lr}
   139b4:	movwcs	lr, #35293	; 0x89dd
   139b8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   139bc:	cdp	7, 2, cr6, cr8, cr0, {0}
   139c0:			; <UNDEFINED> instruction: 0xee888b47
   139c4:	vstr	d7, [sp, #24]
   139c8:			; <UNDEFINED> instruction: 0xf7ef7b02
   139cc:			; <UNDEFINED> instruction: 0xf1b8eb24
   139d0:	svclt	0x00c40f00
   139d4:	movwls	r2, #29441	; 0x7301
   139d8:	svcge	0x0020f73f
   139dc:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   139e0:	ldmib	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   139e4:	ldmdbmi	fp, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   139e8:			; <UNDEFINED> instruction: 0xf7ef4479
   139ec:	usada8	sp, r4, fp, lr
   139f0:	andcs	r4, r1, r9, lsl r9
   139f4:			; <UNDEFINED> instruction: 0xf7ef4479
   139f8:	str	lr, [r7, lr, lsl #22]
   139fc:	b	1d19c0 <_ZdlPv@@Base+0x1bb754>
   13a00:	addgt	r5, pc, #10496	; 0x2900
   13a04:	svccc	0x00cc28f5
   13a08:	andeq	r0, r0, r0
   13a0c:	rsbmi	r8, r6, r0
   13a10:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   13a14:	strdmi	r2, [r9], -fp
   13a18:	andeq	fp, r1, r6, ror #12
   13a1c:	andeq	r0, r0, ip, lsl r1
   13a20:	andeq	fp, r1, r2, asr #12
   13a24:	andeq	r0, r0, ip, lsr r1
   13a28:	andeq	r8, r0, r8, lsr r7
   13a2c:	andeq	r8, r0, r8, asr r7
   13a30:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   13a34:	andeq	r8, r0, r0, lsr #13
   13a38:	andeq	r0, r0, r0, lsr #3
   13a3c:	andeq	r8, r0, ip, ror #10
   13a40:	strdeq	fp, [r1], -r2
   13a44:	andeq	r4, r0, r6, ror r6
   13a48:	andeq	r8, r0, r2, lsl #12
   13a4c:	andeq	r8, r0, ip, ror #9
   13a50:	andeq	r8, r0, lr, asr #10
   13a54:			; <UNDEFINED> instruction: 0x000085b8
   13a58:			; <UNDEFINED> instruction: 0x000085b4
   13a5c:			; <UNDEFINED> instruction: 0x4606b5f0
   13a60:	blpl	cf0ac <_ZdlPv@@Base+0xb8e40>
   13a64:	blmi	cbfce0 <_ZdlPv@@Base+0xca9a74>
   13a68:			; <UNDEFINED> instruction: 0x4617ac12
   13a6c:	ldc	13, cr10, [r6, #88]	; 0x58
   13a70:	vldr	d6, [r0, #32]
   13a74:	stmdami	pc!, {r1, r3, r8, r9, fp, ip}	; <UNPREDICTABLE>
   13a78:	blvc	4f0c4 <_ZdlPv@@Base+0x38e58>
   13a7c:	stmiapl	r3, {r3, r4, r5, r6, sl, lr}^
   13a80:	cfmsuba32	mvax1, mvax4, mvfx1, mvfx0
   13a84:	vldr	d1, [r6, #276]	; 0x114
   13a88:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp}
   13a8c:			; <UNDEFINED> instruction: 0xf04f931b
   13a90:	cdp	3, 3, cr0, cr7, cr0, {0}
   13a94:			; <UNDEFINED> instruction: 0xee817b46
   13a98:	vdiv.f64	d1, d7, d0
   13a9c:			; <UNDEFINED> instruction: 0xf7f80b00
   13aa0:	ldc	13, cr15, [r6, #92]	; 0x5c
   13aa4:	ldm	r4, {r3, r8, r9, fp, sp, lr}
   13aa8:	ldc	0, cr0, [r7, #60]	; 0x3c
   13aac:	vldr	d5, [r6, #8]
   13ab0:	stm	r5, {r1, r3, r8, r9, fp, ip}
   13ab4:	stcge	0, cr0, [lr, #-60]	; 0xffffffc4
   13ab8:	blvc	4f11c <_ZdlPv@@Base+0x38eb0>
   13abc:	bleq	3cf11c <_ZdlPv@@Base+0x3b8eb0>
   13ac0:	stm	r6, {r1, r2, r9, sl, fp, sp, pc}
   13ac4:	cdp	0, 3, cr0, cr1, cr15, {0}
   13ac8:	strtmi	r1, [r8], -r5, asr #22
   13acc:	blvc	11cf3b0 <_ZdlPv@@Base+0x11b9144>
   13ad0:	blne	4f4dc <_ZdlPv@@Base+0x39270>
   13ad4:	bleq	4f4f8 <_ZdlPv@@Base+0x3928c>
   13ad8:	ldc2l	7, cr15, [sl], #992	; 0x3e0
   13adc:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   13ae0:	andeq	lr, pc, r4, lsl #17
   13ae4:	stm	r4, {r1, r3, sl, fp, sp, pc}
   13ae8:	strtmi	r0, [r0], -pc
   13aec:			; <UNDEFINED> instruction: 0xf7f84631
   13af0:	ldmib	sp, {r0, r7, r8, sl, fp, ip, sp, lr, pc}^
   13af4:	ldmdbmi	r0, {r3, r8, sl, lr}
   13af8:	ldmib	sp, {r0, sp}^
   13afc:	ldrbtmi	r2, [r9], #-774	; 0xfffffcfa
   13b00:	strmi	lr, [r0, #-2509]	; 0xfffff633
   13b04:	blne	14f140 <_ZdlPv@@Base+0x138ed4>
   13b08:	blne	44f144 <_ZdlPv@@Base+0x438ed8>
   13b0c:	bleq	cf148 <_ZdlPv@@Base+0xb8edc>
   13b10:	bleq	3cf14c <_ZdlPv@@Base+0x3b8ee0>
   13b14:	b	1fd1ad8 <_ZdlPv@@Base+0x1fbb86c>
   13b18:	blmi	166340 <_ZdlPv@@Base+0x1500d4>
   13b1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13b20:	blls	6edb90 <_ZdlPv@@Base+0x6d7924>
   13b24:	qaddle	r4, sl, r1
   13b28:	ldcllt	0, cr11, [r0, #116]!	; 0x74
   13b2c:	stmdb	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13b30:	andeq	r0, r0, ip, lsl r1
   13b34:			; <UNDEFINED> instruction: 0x0001b3b4
   13b38:			; <UNDEFINED> instruction: 0x000084b2
   13b3c:	andeq	fp, r1, r4, lsl r3
   13b40:	mvnsmi	lr, #737280	; 0xb4000
   13b44:	ldc	6, cr4, [r1, #24]
   13b48:	ldrmi	r5, [r7], -r2, lsl #22
   13b4c:	ldrmi	r4, [r9], fp, asr #20
   13b50:	adclt	r4, sp, fp, asr #22
   13b54:	blvs	24f1b4 <_ZdlPv@@Base+0x238f48>
   13b58:	cfstrsge	mvf4, [r2, #-488]!	; 0xfffffe18
   13b5c:	ldmpl	r3, {r1, r2, r5, sl, fp, sp, pc}^
   13b60:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   13b64:	blne	2cf1ac <_ZdlPv@@Base+0x2b8f40>
   13b68:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   13b6c:			; <UNDEFINED> instruction: 0xf04f932b
   13b70:	ldc	3, cr0, [r1]
   13b74:	vadd.f64	d7, d1, d0
   13b78:	vldr	d1, [r6, #276]	; 0x114
   13b7c:	vadd.f64	d0, d7, d14
   13b80:			; <UNDEFINED> instruction: 0xee817b46
   13b84:	vdiv.f64	d1, d7, d0
   13b88:			; <UNDEFINED> instruction: 0xf7f80b00
   13b8c:	ldc	12, cr15, [r7, #644]	; 0x284
   13b90:	ldm	r5, {r1, r8, r9, fp, ip, lr}
   13b94:	ldc	0, cr0, [r6, #60]	; 0x3c
   13b98:	vldr	d1, [r6, #40]	; 0x28
   13b9c:	stm	r4, {r1, r2, r3, r8, r9, fp}
   13ba0:	ldcge	0, cr0, [lr], {15}
   13ba4:	blvs	24f204 <_ZdlPv@@Base+0x238f98>
   13ba8:	andeq	lr, pc, r8, lsl #17
   13bac:	ldc	6, cr4, [r7, #128]	; 0x80
   13bb0:	svcge	0x000e7b00
   13bb4:	blne	118f480 <_ZdlPv@@Base+0x1179214>
   13bb8:	blne	4f5c4 <_ZdlPv@@Base+0x39358>
   13bbc:	blvc	11cf4a0 <_ZdlPv@@Base+0x11b9234>
   13bc0:	bleq	4f5e4 <_ZdlPv@@Base+0x39378>
   13bc4:	stc2	7, cr15, [r4], {248}	; 0xf8
   13bc8:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   13bcc:	andeq	lr, pc, r5, lsl #17
   13bd0:	stm	r7, {r1, r3, r4, r8, sl, fp, sp, pc}
   13bd4:	strbmi	r0, [r1], -pc
   13bd8:			; <UNDEFINED> instruction: 0xf7f84638
   13bdc:	ldc	13, cr15, [r9, #44]	; 0x2c
   13be0:	strtmi	r7, [r8], -r2, lsl #22
   13be4:	blpl	24f244 <_ZdlPv@@Base+0x238fd8>
   13be8:	blvs	3cf248 <_ZdlPv@@Base+0x3b8fdc>
   13bec:	blmi	108f6b4 <_ZdlPv@@Base+0x1079448>
   13bf0:	blne	2cf250 <_ZdlPv@@Base+0x2b8fe4>
   13bf4:	blmi	54f230 <_ZdlPv@@Base+0x538fc4>
   13bf8:	blne	120f4c4 <_ZdlPv@@Base+0x11f9258>
   13bfc:	blvc	4f268 <_ZdlPv@@Base+0x38ffc>
   13c00:	blvc	118f4e4 <_ZdlPv@@Base+0x1179278>
   13c04:	bleq	4cf240 <_ZdlPv@@Base+0x4b8fd4>
   13c08:	blne	1cf614 <_ZdlPv@@Base+0x1b93a8>
   13c0c:	bleq	1cf630 <_ZdlPv@@Base+0x1b93c4>
   13c10:	mrrc2	7, 15, pc, lr, cr8	; <UNPREDICTABLE>
   13c14:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   13c18:	andeq	lr, pc, r4, lsl #17
   13c1c:	stm	r4, {r1, r2, r4, sl, fp, sp, pc}
   13c20:	ldrtmi	r0, [r9], -pc
   13c24:			; <UNDEFINED> instruction: 0xf7f84620
   13c28:	ldmib	sp, {r0, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   13c2c:	ldmib	sp, {r1, r4, r8, r9, sp}^
   13c30:	andcs	r6, r1, r4, lsl r7
   13c34:	strmi	lr, [ip, #-2525]	; 0xfffff623
   13c38:	stmib	sp, {r1, r4, r8, fp, lr}^
   13c3c:	ldrbtmi	r2, [r9], #-770	; 0xfffffcfe
   13c40:	movwcs	lr, #43485	; 0xa9dd
   13c44:	strvs	lr, [r4, -sp, asr #19]
   13c48:	strmi	lr, [r0, #-2509]	; 0xfffff633
   13c4c:	blne	24f288 <_ZdlPv@@Base+0x23901c>
   13c50:	blne	74f28c <_ZdlPv@@Base+0x739020>
   13c54:	bleq	1cf290 <_ZdlPv@@Base+0x1b9024>
   13c58:	bleq	6cf294 <_ZdlPv@@Base+0x6b9028>
   13c5c:	ldmib	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13c60:	blmi	1e648c <_ZdlPv@@Base+0x1d0220>
   13c64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13c68:	blls	aedcd8 <_ZdlPv@@Base+0xad7a6c>
   13c6c:	qaddle	r4, sl, r2
   13c70:	pop	{r0, r2, r3, r5, ip, sp, pc}
   13c74:			; <UNDEFINED> instruction: 0xf7ef83f0
   13c78:	svclt	0x0000e8ca
   13c7c:	ldrdeq	fp, [r1], -r8
   13c80:	andeq	r0, r0, ip, lsl r1
   13c84:	muleq	r0, lr, r3
   13c88:	andeq	fp, r1, ip, asr #3
   13c8c:	svcmi	0x00f0e92d
   13c90:	ldc	6, cr4, [r1, #520]	; 0x208
   13c94:	addslt	r5, fp, r2, lsl #22
   13c98:	bmi	13256e0 <_ZdlPv@@Base+0x130f474>
   13c9c:	ldrmi	r9, [r9], r2, lsl #6
   13ca0:	blvs	24f310 <_ZdlPv@@Base+0x2390a4>
   13ca4:	blmi	12a4e94 <_ZdlPv@@Base+0x128ec28>
   13ca8:	svcge	0x0004ad14
   13cac:	ldc	12, cr10, [r0, #48]	; 0x30
   13cb0:	strtmi	r1, [r8], -sl, lsl #22
   13cb4:	mcrmi	8, 2, r5, cr7, cr3, {6}
   13cb8:	blvc	4f304 <_ZdlPv@@Base+0x39098>
   13cbc:	tstls	r9, #1769472	; 0x1b0000
   13cc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13cc4:	mrc	4, 1, r4, cr1, cr14, {3}
   13cc8:	vldr	d1, [sl, #276]	; 0x114
   13ccc:	vadd.f64	d0, d7, d14
   13cd0:			; <UNDEFINED> instruction: 0xee817b46
   13cd4:	vdiv.f64	d1, d7, d0
   13cd8:			; <UNDEFINED> instruction: 0xf7f80b00
   13cdc:	ldm	r5, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   13ce0:	stm	r7, {r0, r1, r2, r3}
   13ce4:	ldc	0, cr0, [sp, #60]	; 0x3c
   13ce8:	stm	r4, {r1, r2, r8, r9, fp, ip, sp, lr}
   13cec:	andcs	r0, r1, pc
   13cf0:	ldmib	sp, {r0, r3, r4, r5, r8, fp, lr}^
   13cf4:	stc	3, cr2, [sp, #16]
   13cf8:	ldrbtmi	r7, [r9], #-2816	; 0xfffff500
   13cfc:	stmib	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13d00:	ldmdami	r7!, {r1, r2, r4, r5, r8, r9, fp, lr}
   13d04:	tstcs	r1, r5, lsl #4
   13d08:	ldrbtmi	r5, [r8], #-2292	; 0xfffff70c
   13d0c:	strls	r6, [r3], #-2083	; 0xfffff7dd
   13d10:	ldm	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13d14:	blcs	25648 <_ZdlPv@@Base+0xf3dc>
   13d18:			; <UNDEFINED> instruction: 0xf8dfdd46
   13d1c:	ldcge	0, cr11, [r0], {200}	; 0xc8
   13d20:			; <UNDEFINED> instruction: 0xf04fae08
   13d24:	ldrbtmi	r0, [fp], #2304	; 0x900
   13d28:	blpl	cf390 <_ZdlPv@@Base+0xb9124>
   13d2c:	ldc	6, cr4, [sl, #128]	; 0x80
   13d30:	vldr	d6, [sl, #32]
   13d34:	vldr	d1, [r8, #40]	; 0x28
   13d38:	vadd.f64	d7, d1, d0
   13d3c:	vldr	d1, [sl, #276]	; 0x114
   13d40:	vadd.f64	d0, d7, d14
   13d44:			; <UNDEFINED> instruction: 0xee817b46
   13d48:	vdiv.f64	d1, d7, d0
   13d4c:			; <UNDEFINED> instruction: 0xf7f80b00
   13d50:	ldm	r4, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   13d54:	stm	r5, {r0, r1, r2, r3}
   13d58:	stm	r6, {r0, r1, r2, r3}
   13d5c:	ldrtmi	r0, [r9], -pc
   13d60:			; <UNDEFINED> instruction: 0xf7f84630
   13d64:	ldm	r6, {r0, r1, r2, r6, sl, fp, ip, sp, lr, pc}
   13d68:	stm	r7, {r0, r1, r2, r3}
   13d6c:	stc	0, cr0, [sp, #60]	; 0x3c
   13d70:	vstr	d1, [sp, #72]	; 0x48
   13d74:			; <UNDEFINED> instruction: 0xf1b90b10
   13d78:	andle	r0, r4, r0, lsl #30
   13d7c:	eorcs	r9, r0, r3, lsl #22
   13d80:			; <UNDEFINED> instruction: 0xf7ef6819
   13d84:	ldc	8, cr14, [sp, #328]	; 0x148
   13d88:			; <UNDEFINED> instruction: 0x46597b12
   13d8c:	tstcs	r0, #3620864	; 0x374000
   13d90:			; <UNDEFINED> instruction: 0xf1092001
   13d94:			; <UNDEFINED> instruction: 0xf1080901
   13d98:	stc	8, cr0, [sp, #64]	; 0x40
   13d9c:			; <UNDEFINED> instruction: 0xf7ef7b00
   13da0:	blls	ce290 <_ZdlPv@@Base+0xb8024>
   13da4:			; <UNDEFINED> instruction: 0xd1bf454b
   13da8:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   13dac:	svc	0x00d8f7ee
   13db0:	blmi	1e65f0 <_ZdlPv@@Base+0x1d0384>
   13db4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13db8:	blls	66de28 <_ZdlPv@@Base+0x657bbc>
   13dbc:	qaddle	r4, sl, r2
   13dc0:	pop	{r0, r1, r3, r4, ip, sp, pc}
   13dc4:			; <UNDEFINED> instruction: 0xf7ef8ff0
   13dc8:	svclt	0x0000e822
   13dcc:	andeq	fp, r1, ip, lsl #3
   13dd0:	andeq	r0, r0, ip, lsl r1
   13dd4:	andeq	fp, r1, ip, ror #2
   13dd8:	andeq	r8, r0, sl, lsl r3
   13ddc:	andeq	r0, r0, r0, lsr #3
   13de0:	andeq	r8, r0, lr, lsl r3
   13de4:	andeq	r8, r0, lr
   13de8:	andeq	r8, r0, r6, lsl #5
   13dec:	andeq	fp, r1, ip, ror r0
   13df0:	svcmi	0x00f0e92d
   13df4:	ldrmi	r4, [r0], r2, lsl #13
   13df8:	blpl	cf448 <_ZdlPv@@Base+0xb91dc>
   13dfc:	bmi	13c0070 <_ZdlPv@@Base+0x13a9e04>
   13e00:	ldcge	6, cr4, [r4, #-612]	; 0xfffffd9c
   13e04:	blvs	24f474 <_ZdlPv@@Base+0x239208>
   13e08:	movwls	r4, #9338	; 0x247a
   13e0c:	blmi	12e564c <_ZdlPv@@Base+0x12cf3e0>
   13e10:	ldc	15, cr10, [r0, #16]
   13e14:	strtmi	r1, [r8], -sl, lsl #22
   13e18:	ldmpl	r3, {r0, r3, r6, sl, fp, lr}^
   13e1c:	blvc	4f484 <_ZdlPv@@Base+0x39218>
   13e20:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
   13e24:			; <UNDEFINED> instruction: 0xf04f9319
   13e28:	cdp	3, 3, cr0, cr1, cr0, {0}
   13e2c:	vldr	d1, [sl, #276]	; 0x114
   13e30:	vadd.f64	d0, d7, d14
   13e34:			; <UNDEFINED> instruction: 0xee817b46
   13e38:	vdiv.f64	d1, d7, d0
   13e3c:			; <UNDEFINED> instruction: 0xf7f80b00
   13e40:	ldm	r5, {r0, r1, r2, r6, r8, r9, fp, ip, sp, lr, pc}
   13e44:	strls	r0, [r3], #-15
   13e48:	stm	r7, {r2, r3, sl, fp, sp, pc}
   13e4c:	stm	r4, {r0, r1, r2, r3}
   13e50:	andcs	r0, r1, pc
   13e54:	movwcs	lr, #27101	; 0x69dd
   13e58:	stmib	sp, {r1, r3, r4, r5, r8, fp, lr}^
   13e5c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   13e60:	movwcs	lr, #18909	; 0x49dd
   13e64:	ldm	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13e68:	ldmdbmi	r7!, {r9, sl, fp, sp}
   13e6c:	andeq	pc, r1, pc, asr #32
   13e70:	subscs	fp, r0, #20, 30	; 0x50
   13e74:	ldrbtmi	r2, [r9], #-624	; 0xfffffd90
   13e78:	stmia	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13e7c:	blcs	657b0 <_ZdlPv@@Base+0x4f544>
   13e80:			; <UNDEFINED> instruction: 0xf8dfdd48
   13e84:	ldcge	0, cr11, [r0], {200}	; 0xc8
   13e88:			; <UNDEFINED> instruction: 0xf04fae08
   13e8c:	ldrbtmi	r0, [fp], #2305	; 0x901
   13e90:	blpl	1cf4f8 <_ZdlPv@@Base+0x1b928c>
   13e94:	ldc	6, cr4, [sl, #128]	; 0x80
   13e98:	vldr	d6, [sl, #32]
   13e9c:	vldr	d1, [r8, #40]	; 0x28
   13ea0:	vadd.f64	d7, d1, d4
   13ea4:	vldr	d1, [sl, #276]	; 0x114
   13ea8:	vadd.f64	d0, d7, d14
   13eac:			; <UNDEFINED> instruction: 0xee817b46
   13eb0:	vdiv.f64	d1, d7, d0
   13eb4:			; <UNDEFINED> instruction: 0xf7f80b00
   13eb8:	ldm	r4, {r0, r1, r3, r8, r9, fp, ip, sp, lr, pc}
   13ebc:	stm	r5, {r0, r1, r2, r3}
   13ec0:	stm	r6, {r0, r1, r2, r3}
   13ec4:	ldrtmi	r0, [r9], -pc
   13ec8:			; <UNDEFINED> instruction: 0xf7f84630
   13ecc:	ldm	r6, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   13ed0:			; <UNDEFINED> instruction: 0xf1b9000f
   13ed4:	stm	r7, {r0, r8, r9, sl, fp}
   13ed8:	stc	0, cr0, [sp, #60]	; 0x3c
   13edc:	vstr	d1, [sp, #72]	; 0x48
   13ee0:	andle	r0, r6, r0, lsl fp
   13ee4:	eorcs	r4, r0, sl, lsl fp
   13ee8:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
   13eec:			; <UNDEFINED> instruction: 0xf7ee6819
   13ef0:	vldr	<invalid reg 7>, [sp, #112]	; 0x70
   13ef4:			; <UNDEFINED> instruction: 0x46597b12
   13ef8:	tstcs	r0, #3620864	; 0x374000
   13efc:			; <UNDEFINED> instruction: 0xf1092001
   13f00:			; <UNDEFINED> instruction: 0xf1080901
   13f04:	stc	8, cr0, [sp, #64]	; 0x40
   13f08:			; <UNDEFINED> instruction: 0xf7ef7b00
   13f0c:	blls	ce124 <_ZdlPv@@Base+0xb7eb8>
   13f10:			; <UNDEFINED> instruction: 0xd1bd454b
   13f14:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   13f18:	svc	0x0022f7ee
   13f1c:	blmi	1e675c <_ZdlPv@@Base+0x1d04f0>
   13f20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13f24:	blls	66df94 <_ZdlPv@@Base+0x657d28>
   13f28:	qaddle	r4, sl, r2
   13f2c:	pop	{r0, r1, r3, r4, ip, sp, pc}
   13f30:			; <UNDEFINED> instruction: 0xf7ee8ff0
   13f34:	svclt	0x0000ef6c
   13f38:	andeq	fp, r1, r8, lsr #32
   13f3c:	andeq	r0, r0, ip, lsl r1
   13f40:	andeq	fp, r1, r0, lsl r0
   13f44:			; <UNDEFINED> instruction: 0x000081b6
   13f48:	andeq	r8, r0, r6, asr #3
   13f4c:	andeq	r7, r0, r6, lsr #29
   13f50:	andeq	r0, r0, r0, lsr #3
   13f54:	andeq	r8, r0, sl, lsl r1
   13f58:	andeq	sl, r1, r0, lsl pc
   13f5c:	strdlt	fp, [pc], r0
   13f60:	stcmi	13, cr4, [ip], #-172	; 0xffffff54
   13f64:	blmi	b25160 <_ZdlPv@@Base+0xb0eef4>
   13f68:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   13f6c:	stmdavs	r4!, {r0, r2, r3, r9, sl, lr}
   13f70:			; <UNDEFINED> instruction: 0xf04f940d
   13f74:	cfstrsmi	mvf0, [r9], #-0
   13f78:			; <UNDEFINED> instruction: 0x4604591b
   13f7c:			; <UNDEFINED> instruction: 0xb1a3681b
   13f80:	ldc	8, cr6, [r2, #12]
   13f84:	svcvs	0x005b0b04
   13f88:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   13f8c:	strtmi	r4, [sl], -r0, lsr #12
   13f90:	ldclvs	6, cr4, [fp, #164]	; 0xa4
   13f94:	bmi	8a5dfc <_ZdlPv@@Base+0x88fb90>
   13f98:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   13f9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13fa0:	subsmi	r9, sl, sp, lsl #22
   13fa4:	andlt	sp, pc, sp, lsr #2
   13fa8:	ldc	13, cr11, [r1, #960]	; 0x3c0
   13fac:	vmlage.f64	d5, d4, d2
   13fb0:	blvs	24f608 <_ZdlPv@@Base+0x23939c>
   13fb4:	blne	2cf5fc <_ZdlPv@@Base+0x2b9390>
   13fb8:	ldc	6, cr4, [r1, #192]	; 0xc0
   13fbc:	vadd.f64	d7, d1, d0
   13fc0:	vldr	d1, [r4, #276]	; 0x114
   13fc4:			; <UNDEFINED> instruction: 0xac080b0e
   13fc8:	blvc	11cf8ac <_ZdlPv@@Base+0x11b9640>
   13fcc:	blne	4f9d8 <_ZdlPv@@Base+0x3976c>
   13fd0:	bleq	4f9f4 <_ZdlPv@@Base+0x39788>
   13fd4:	blx	1f51fbc <_ZdlPv@@Base+0x1f3bd50>
   13fd8:	muleq	pc, r6, r8	; <UNPREDICTABLE>
   13fdc:	ldmib	r7, {r1, r3, r8, r9, sl, sp, pc}^
   13fe0:	stm	r4, {r8, r9, sl, sp, lr}
   13fe4:	andcs	r0, r1, pc
   13fe8:	strmi	lr, [sl, #-2525]	; 0xfffff623
   13fec:	ldmib	sp, {r0, r2, r3, r8, fp, lr}^
   13ff0:	ldrbtmi	r2, [r9], #-776	; 0xfffffcf8
   13ff4:	strvs	lr, [r2, -sp, asr #19]
   13ff8:	strmi	lr, [r0, #-2509]	; 0xfffff633
   13ffc:	stmda	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14000:			; <UNDEFINED> instruction: 0xf7eee7c9
   14004:	svclt	0x0000ef04
   14008:	andeq	r4, ip, #3047424	; 0x2e8000
   1400c:	svccc	0x00a6872b
   14010:	andeq	sl, r1, ip, asr #29
   14014:	andeq	r0, r0, ip, lsl r1
   14018:	andeq	sl, r1, r6, asr #29
   1401c:	andeq	r0, r0, ip, lsr r1
   14020:	muleq	r1, r6, lr
   14024:	andeq	r8, r0, r2, asr r0
   14028:			; <UNDEFINED> instruction: 0x4604b538
   1402c:			; <UNDEFINED> instruction: 0xf90cf7f8
   14030:	andcs	r4, r0, #18432	; 0x4800
   14034:			; <UNDEFINED> instruction: 0xf1044d12
   14038:	ldrbtmi	r0, [fp], #-32	; 0xffffffe0
   1403c:	movwcc	r6, #33186	; 0x81a2
   14040:	ldrbtmi	r6, [sp], #-35	; 0xffffffdd
   14044:	blx	ed202c <_ZdlPv@@Base+0xebbdc0>
   14048:			; <UNDEFINED> instruction: 0xf04f2000
   1404c:	movwcs	r4, #320	; 0x140
   14050:	stmib	r4, {r9, sp}^
   14054:	movwcs	r3, #788	; 0x314
   14058:	tsteq	r0, r4, asr #19
   1405c:	mvnsvc	pc, #212860928	; 0xcb00000
   14060:	stmib	r4, {r5, r9, sl, lr}^
   14064:	ldclt	3, cr2, [r8, #-72]!	; 0xffffffb8
   14068:	strtmi	r4, [r0], -r6, lsl #22
   1406c:	movwcc	r5, #35051	; 0x88eb
   14070:			; <UNDEFINED> instruction: 0xf7f86023
   14074:			; <UNDEFINED> instruction: 0xf7eef8fb
   14078:	svclt	0x0000eed0
   1407c:	ldrdeq	sl, [r1], -r6
   14080:	andeq	sl, r1, lr, ror #27
   14084:	muleq	r0, r4, r1
   14088:	subscs	fp, r8, r0, lsl r5
   1408c:			; <UNDEFINED> instruction: 0xf8caf002
   14090:			; <UNDEFINED> instruction: 0xf7ff4604
   14094:	strtmi	pc, [r0], -r9, asr #31
   14098:			; <UNDEFINED> instruction: 0x4620bd10
   1409c:			; <UNDEFINED> instruction: 0xf8e6f002
   140a0:	cdp	7, 11, cr15, cr10, cr14, {7}
   140a4:	andeq	r0, r0, r0
   140a8:	ldrbmi	r2, [r0, -r1]!
   140ac:	svclt	0x00004770
   140b0:	svclt	0x00004770
   140b4:	ldrbmi	r2, [r0, -r0]!
   140b8:	bmi	1a6cd4 <_ZdlPv@@Base+0x190a68>
   140bc:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   140c0:	ldmpl	fp, {r2, r9, sl, lr}
   140c4:	andvs	r3, r3, r8, lsl #6
   140c8:			; <UNDEFINED> instruction: 0xf8d0f7f8
   140cc:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   140d0:	andeq	sl, r1, r4, ror sp
   140d4:	muleq	r0, r4, r1
   140d8:	bmi	2a6d04 <_ZdlPv@@Base+0x290a98>
   140dc:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   140e0:	ldmpl	fp, {r2, r9, sl, lr}
   140e4:	andvs	r3, r3, r8, lsl #6
   140e8:			; <UNDEFINED> instruction: 0xf8c0f7f8
   140ec:			; <UNDEFINED> instruction: 0xf0024620
   140f0:			; <UNDEFINED> instruction: 0x4620f8bd
   140f4:			; <UNDEFINED> instruction: 0x4620bd10
   140f8:			; <UNDEFINED> instruction: 0xf8b8f002
   140fc:	cdp	7, 8, cr15, cr12, cr14, {7}
   14100:	andeq	sl, r1, r4, asr sp
   14104:	muleq	r0, r4, r1
   14108:	bleq	ff04fbe4 <_ZdlPv@@Base+0xff039978>
   1410c:	blvc	44f754 <_ZdlPv@@Base+0x4394e8>
   14110:	blx	44fcdc <_ZdlPv@@Base+0x439a70>
   14114:	mrc	4, 5, sp, cr4, cr6, {0}
   14118:	vneg.f64	d23, d0
   1411c:	andsle	pc, r0, r0, lsl sl	; <UNPREDICTABLE>
   14120:	blvc	4fc00 <_ZdlPv@@Base+0x39994>
   14124:	blvs	3cf7a8 <_ZdlPv@@Base+0x3b953c>
   14128:	bleq	44f730 <_ZdlPv@@Base+0x4394c4>
   1412c:	blvc	1cf934 <_ZdlPv@@Base+0x1b96c8>
   14130:	blvc	ff20fd2c <_ZdlPv@@Base+0xff1f9ac0>
   14134:	bcs	fe44f998 <_ZdlPv@@Base+0xfe43972c>
   14138:	andcs	r4, r1, fp, lsl #18
   1413c:			; <UNDEFINED> instruction: 0xf7ee4479
   14140:	ldrbmi	fp, [r0, -r7, ror #30]!
   14144:	blvs	4fc48 <_ZdlPv@@Base+0x399dc>
   14148:	blvc	11cfc20 <_ZdlPv@@Base+0x11b99b4>
   1414c:	blx	44fd18 <_ZdlPv@@Base+0x439aac>
   14150:	stc	0, cr13, [r0, #988]	; 0x3dc
   14154:	andcs	r6, r8, #16, 22	; 0x4000
   14158:	svclt	0x0000e7ee
   1415c:	andhi	pc, r0, pc, lsr #7
   14160:	bicvc	r1, r7, r2, ror ip
   14164:	eormi	ip, fp, ip, lsl r7
   14168:	andeq	r7, r0, r8, asr pc
   1416c:	stmdbmi	r7, {r0, r1, r9, sl, lr}
   14170:	addlt	fp, r3, r0, lsr r5
   14174:	strmi	lr, [ip, #-2515]	; 0xfffff62d
   14178:	ldmib	r3, {r0, r3, r4, r5, r6, sl, lr}^
   1417c:	andcs	r2, r1, sl, lsl #6
   14180:	strmi	lr, [r0, #-2509]	; 0xfffff633
   14184:	svc	0x0046f7ee
   14188:	ldclt	0, cr11, [r0, #-12]!
   1418c:	andeq	r7, r0, r4, lsr pc
   14190:	bleq	ff04fc6c <_ZdlPv@@Base+0xff039a00>
   14194:			; <UNDEFINED> instruction: 0x4605b5f0
   14198:	strmi	fp, [ip], -r3, lsl #1
   1419c:			; <UNDEFINED> instruction: 0x461f4616
   141a0:	blx	44fd6c <_ZdlPv@@Base+0x439b00>
   141a4:	vmov.f64	d13, #127	; 0x3ff80000  1.9375000
   141a8:	stmdbmi	pc, {r8, r9, fp, ip, sp, lr}	; <UNPREDICTABLE>
   141ac:	ldrbtmi	r2, [r9], #-1
   141b0:	bleq	120fc88 <_ZdlPv@@Base+0x11f9a1c>
   141b4:	blx	44fd80 <_ZdlPv@@Base+0x439b14>
   141b8:	mrrc	15, 12, fp, r3, cr12
   141bc:	vmov	r2, r3, d7
   141c0:			; <UNDEFINED> instruction: 0xf7ee2b10
   141c4:			; <UNDEFINED> instruction: 0xf8d5ef28
   141c8:			; <UNDEFINED> instruction: 0xf106c000
   141cc:	stmdbcc	r1, {r7, r8, ip, lr}
   141d0:	strls	r4, [r0, -r2, lsr #12]
   141d4:	bl	125aa8 <_ZdlPv@@Base+0x10f83c>
   141d8:	strtmi	r1, [r8], -r1, lsl #2
   141dc:			; <UNDEFINED> instruction: 0x4018f8dc
   141e0:	andlt	r4, r3, r0, lsr #15
   141e4:	svclt	0x0000bdf0
   141e8:	andeq	r7, r0, lr, asr #30
   141ec:	svcmi	0x00f0e92d
   141f0:	ldmib	r1, {r0, r1, r7, ip, sp, pc}^
   141f4:	strmi	sl, [r4], -r0, lsl #22
   141f8:	stmdbhi	r2, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
   141fc:	ldrmi	r4, [r6], -sp, lsl #12
   14200:	stmib	r0, {r0, r1, r2, r4, r8, r9, sl, fp, lr}^
   14204:	stmib	r0, {r1, r2, r8, r9, fp, sp, pc}^
   14208:	ldrbtmi	r8, [pc], #-2312	; 14210 <floor@plt+0x111f0>
   1420c:			; <UNDEFINED> instruction: 0xf866f7f8
   14210:	blpl	4f86c <_ZdlPv@@Base+0x39600>
   14214:	andcs	r4, r1, r3, lsl fp
   14218:	vldr.16	s8, [r6, #38]	; 0x26
   1421c:	ldrbtmi	r6, [r9], #-2818	; 0xfffff4fe
   14220:	blmi	cf87c <_ZdlPv@@Base+0xb9610>
   14224:	blvc	4f884 <_ZdlPv@@Base+0x39618>
   14228:	blvs	114fb08 <_ZdlPv@@Base+0x113989c>
   1422c:	blvc	118fb10 <_ZdlPv@@Base+0x11798a4>
   14230:	blpl	4fc50 <_ZdlPv@@Base+0x399e4>
   14234:	bleq	3cf84c <_ZdlPv@@Base+0x3b95e0>
   14238:	blvs	4fc5c <_ZdlPv@@Base+0x399f0>
   1423c:	blpl	2cf854 <_ZdlPv@@Base+0x2b95e8>
   14240:	blvs	34f858 <_ZdlPv@@Base+0x3395ec>
   14244:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   14248:	movwls	r4, #1562	; 0x61a
   1424c:	cdp	7, 14, cr15, cr2, cr14, {7}
   14250:			; <UNDEFINED> instruction: 0xf04f2200
   14254:	stmib	r4, {r6, r8, r9, lr}^
   14258:	andlt	r2, r3, r0, lsl r3
   1425c:	svchi	0x00f0e8bd
   14260:	andeq	sl, r1, r6, lsr #24
   14264:	andeq	r0, r0, r4, ror r1
   14268:	strdeq	r7, [r0], -sl
   1426c:			; <UNDEFINED> instruction: 0x4614b5f0
   14270:	blhi	14f72c <_ZdlPv@@Base+0x1394c0>
   14274:	bmi	ee5a90 <_ZdlPv@@Base+0xecf824>
   14278:	blmi	ee5ab8 <_ZdlPv@@Base+0xecf84c>
   1427c:	mrc	4, 5, r4, cr5, cr10, {3}
   14280:	addlt	r1, pc, r0, asr #23
   14284:	mrc	8, 5, r5, cr0, cr3, {6}
   14288:	ldmdavs	fp, {r0, r6, r8, r9, fp, pc}
   1428c:			; <UNDEFINED> instruction: 0xf04f930d
   14290:	cdp	3, 15, cr0, cr1, cr0, {0}
   14294:	stmdavs	r3!, {r4, r9, fp, ip, sp, lr, pc}
   14298:	blls	104fd60 <_ZdlPv@@Base+0x1039af4>
   1429c:	blcs	8af34 <_ZdlPv@@Base+0x74cc8>
   142a0:	mrc	0, 5, sp, cr7, cr10, {1}
   142a4:	blge	1b2eac <_ZdlPv@@Base+0x19cc40>
   142a8:	ldrmi	r9, [r8], -r1, lsl #6
   142ac:	blne	120fd84 <_ZdlPv@@Base+0x11f9b18>
   142b0:	blx	44fe7c <_ZdlPv@@Base+0x439c10>
   142b4:	cdp	15, 11, cr11, cr0, cr8, {6}
   142b8:			; <UNDEFINED> instruction: 0xf7f78b47
   142bc:	bge	d41a8 <_ZdlPv@@Base+0xbdf3c>
   142c0:	ldrmi	r6, [r0], -r9, lsr #16
   142c4:	cdp	2, 3, cr9, cr9, cr0, {0}
   142c8:	bvs	fe3daef4 <_ZdlPv@@Base+0xfe3c4c88>
   142cc:	mrsls	r2, (UNDEF: 22)
   142d0:	bleq	108fd98 <_ZdlPv@@Base+0x1079b2c>
   142d4:			; <UNDEFINED> instruction: 0xf8fcf7f8
   142d8:	movwcs	lr, #2525	; 0x9dd
   142dc:			; <UNDEFINED> instruction: 0x46284631
   142e0:	bleq	124fda8 <_ZdlPv@@Base+0x1239b3c>
   142e4:	stmdavs	r3!, {r3, r4, r5, r7, r8, r9, sl, lr}
   142e8:	stmdale	r3, {r0, r1, r8, r9, fp, sp}
   142ec:			; <UNDEFINED> instruction: 0xf003e8df
   142f0:	svccs	0x00271408
   142f4:	vmul.i8	d20, d0, d13
   142f8:	ldrbtmi	r1, [r9], #-51	; 0xffffffcd
   142fc:	cdp2	0, 0, cr15, cr12, cr0, {0}
   14300:	blmi	666b74 <_ZdlPv@@Base+0x650908>
   14304:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14308:	blls	36e378 <_ZdlPv@@Base+0x35810c>
   1430c:	qsuble	r4, sl, r6
   14310:	ldc	0, cr11, [sp], #60	; 0x3c
   14314:			; <UNDEFINED> instruction: 0xbdf08b04
   14318:	blne	28fc04 <_ZdlPv@@Base+0x279998>
   1431c:	stmdavs	fp!, {r1, r2, r9, fp, sp, pc}
   14320:	andls	r4, r0, #16, 12	; 0x1000000
   14324:			; <UNDEFINED> instruction: 0xeeb06a9f
   14328:			; <UNDEFINED> instruction: 0xf7f80b41
   1432c:	bls	52678 <_ZdlPv@@Base+0x3c40c>
   14330:	ldrtmi	r4, [r1], -r3, lsr #12
   14334:	cdp	6, 11, cr4, cr0, cr8, {1}
   14338:	ldrmi	r0, [r8, r8, asr #22]!
   1433c:	cdp	7, 11, cr14, cr0, cr0, {7}
   14340:	strtmi	r0, [r2], -r9, asr #22
   14344:			; <UNDEFINED> instruction: 0x46284631
   14348:			; <UNDEFINED> instruction: 0xf822f7fc
   1434c:	mrc	7, 5, lr, cr0, cr8, {6}
   14350:	strtmi	r0, [r2], -r9, asr #22
   14354:			; <UNDEFINED> instruction: 0x46284631
   14358:			; <UNDEFINED> instruction: 0xff64f7fb
   1435c:			; <UNDEFINED> instruction: 0xf7eee7d0
   14360:	svclt	0x0000ed56
   14364:			; <UNDEFINED> instruction: 0x0001abb4
   14368:	andeq	r0, r0, ip, lsl r1
   1436c:	andeq	r7, r0, r2, lsl pc
   14370:	andeq	sl, r1, ip, lsr #22
   14374:	ldrbmi	lr, [r0, sp, lsr #18]!
   14378:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   1437c:	ldrmi	r8, [r2], r2, lsl #22
   14380:	ldrmi	r4, [r8], r7, ror #18
   14384:	strmi	r4, [r4], -r7, ror #20
   14388:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   1438c:	cdp	0, 11, cr11, cr0, cr14, {4}
   14390:	stmpl	sl, {r6, r8, r9, fp, pc}
   14394:	andls	r6, sp, #1179648	; 0x120000
   14398:	andeq	pc, r0, #79	; 0x4f
   1439c:			; <UNDEFINED> instruction: 0xf0402b00
   143a0:	mrc	0, 5, r8, cr5, cr6, {4}
   143a4:	vsqrt.f64	d16, d0
   143a8:	strble	pc, [r5], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
   143ac:	blhi	ff04fe88 <_ZdlPv@@Base+0xff039c1c>
   143b0:	blx	44ff7c <_ZdlPv@@Base+0x439d10>
   143b4:	vmov.f64	d13, #127	; 0x3ff80000  1.9375000
   143b8:	ldmdbmi	fp, {r8, r9, fp, ip, sp, lr}^
   143bc:	ldrbtmi	r2, [r9], #-1
   143c0:	blhi	120fe98 <_ZdlPv@@Base+0x11f9c2c>
   143c4:	blx	44ff90 <_ZdlPv@@Base+0x439d24>
   143c8:	mrrc	15, 12, fp, r3, cr12
   143cc:	vmov	r2, r3, d7
   143d0:			; <UNDEFINED> instruction: 0xf7ee2b18
   143d4:	ldc	14, cr14, [r4, #128]	; 0x80
   143d8:	vmlage.f64	d1, d4, d8
   143dc:	ldrtmi	sl, [r0], -r8, lsl #26
   143e0:	blpl	cfa4c <_ZdlPv@@Base+0xb97e0>
   143e4:	blvc	4fa50 <_ZdlPv@@Base+0x397e4>
   143e8:	blvs	1cfa40 <_ZdlPv@@Base+0x1b97d4>
   143ec:	blne	118fcb8 <_ZdlPv@@Base+0x1179a4c>
   143f0:	bleq	3cfa48 <_ZdlPv@@Base+0x3b97dc>
   143f4:	blvc	11cfcd8 <_ZdlPv@@Base+0x11b9a6c>
   143f8:	blne	4fe04 <_ZdlPv@@Base+0x39b98>
   143fc:	bleq	4fe20 <_ZdlPv@@Base+0x39bb4>
   14400:			; <UNDEFINED> instruction: 0xf866f7f8
   14404:	muleq	pc, r6, r8	; <UNPREDICTABLE>
   14408:	ldrdvc	pc, [r0], -r8
   1440c:	stm	r5, {r1, r8, r9, sl, fp, sp}
   14410:	rsble	r0, r2, pc
   14414:	svccs	0x0003d91d
   14418:	ldfd	f5, [r4, #444]	; 0x1bc
   1441c:	ldrbmi	r0, [r0], -lr, lsl #22
   14420:			; <UNDEFINED> instruction: 0xf8f8f7f8
   14424:	ldrtmi	r4, [r2], -r3, asr #12
   14428:	strtmi	r4, [r0], -r9, asr #12
   1442c:	bleq	14fa68 <_ZdlPv@@Base+0x1397fc>
   14430:	blne	1cfa6c <_ZdlPv@@Base+0x1b9800>
   14434:			; <UNDEFINED> instruction: 0xf9f6f7fc
   14438:	blmi	ea6d30 <_ZdlPv@@Base+0xe90ac4>
   1443c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14440:	blls	36e4b0 <_ZdlPv@@Base+0x358244>
   14444:	qdsuble	r4, sl, r2
   14448:	ldc	0, cr11, [sp], #56	; 0x38
   1444c:	pop	{r1, r8, r9, fp, pc}
   14450:	svccs	0x000087f0
   14454:	bmi	dc85bc <_ZdlPv@@Base+0xdb2350>
   14458:	cfldrs	mvf4, [r4, #488]	; 0x1e8
   1445c:	andcs	r7, r1, lr, lsl #22
   14460:	vldr.16	s8, [sl, #104]	; 0x68
   14464:	ldrbtmi	r2, [r9], #-2818	; 0xfffff4fe
   14468:	blvc	20fd4c <_ZdlPv@@Base+0x1f9ae0>
   1446c:	blcc	4fadc <_ZdlPv@@Base+0x39870>
   14470:	blmi	a8faf4 <_ZdlPv@@Base+0xa79888>
   14474:	blpl	2cfaf0 <_ZdlPv@@Base+0x2b9884>
   14478:	blne	20fe88 <_ZdlPv@@Base+0x1f9c1c>
   1447c:	blvs	24faf8 <_ZdlPv@@Base+0x23988c>
   14480:	blcs	20fe94 <_ZdlPv@@Base+0x1f9c28>
   14484:	blvc	4ff64 <_ZdlPv@@Base+0x39cf8>
   14488:	blcc	120ff50 <_ZdlPv@@Base+0x11f9ce4>
   1448c:	blcc	14fca8 <_ZdlPv@@Base+0x139a3c>
   14490:	blpl	110ff58 <_ZdlPv@@Base+0x10f9cec>
   14494:	blcc	120ff5c <_ZdlPv@@Base+0x11f9cf0>
   14498:	blcc	14fcb8 <_ZdlPv@@Base+0x139a4c>
   1449c:	blvs	120ff64 <_ZdlPv@@Base+0x11f9cf8>
   144a0:	blvc	14fcb0 <_ZdlPv@@Base+0x139a44>
   144a4:	blvs	14fcb0 <_ZdlPv@@Base+0x139a44>
   144a8:	blvc	ff20ffa4 <_ZdlPv@@Base+0xff1f9d38>
   144ac:	blpl	ff18ffa8 <_ZdlPv@@Base+0xff179d3c>
   144b0:	bvc	8faec <_ZdlPv@@Base+0x79880>
   144b4:	blvs	ff1cffb0 <_ZdlPv@@Base+0xff1b9d44>
   144b8:	bpl	4faf4 <_ZdlPv@@Base+0x39888>
   144bc:	blvc	ff1100b8 <_ZdlPv@@Base+0xff0f9e4c>
   144c0:	bvs	cfafc <_ZdlPv@@Base+0xb9890>
   144c4:	bcc	fe44fd28 <_ZdlPv@@Base+0xfe439abc>
   144c8:	stc	7, cr15, [r4, #952]!	; 0x3b8
   144cc:	stmdavs	r3, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   144d0:	bleq	14fb38 <_ZdlPv@@Base+0x1398cc>
   144d4:			; <UNDEFINED> instruction: 0x47986ddb
   144d8:	ldc	7, cr14, [r4, #416]	; 0x1a0
   144dc:	ldrbmi	r0, [r0], -lr, lsl #22
   144e0:			; <UNDEFINED> instruction: 0xf898f7f8
   144e4:	ldrtmi	r4, [r2], -r3, asr #12
   144e8:	strtmi	r4, [r0], -r9, asr #12
   144ec:	bleq	14fb28 <_ZdlPv@@Base+0x1398bc>
   144f0:	blne	1cfb2c <_ZdlPv@@Base+0x1b98c0>
   144f4:	blx	a524ee <_ZdlPv@@Base+0xa3c282>
   144f8:	stmdbmi	pc, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   144fc:	subsne	pc, r7, r0, asr #4
   14500:			; <UNDEFINED> instruction: 0xf0004479
   14504:	ldr	pc, [r7, r9, lsl #26]
   14508:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
   1450c:			; <UNDEFINED> instruction: 0xf7eee7a5
   14510:	svclt	0x0000ec7e
   14514:	andhi	pc, r0, pc, lsr #7
   14518:	andeq	r0, r0, r0
   1451c:	addmi	r4, pc, r0
   14520:	andeq	sl, r1, r8, lsr #21
   14524:	andeq	r0, r0, ip, lsl r1
   14528:	andeq	r7, r0, lr, lsr sp
   1452c:	strdeq	sl, [r1], -r4
   14530:	ldrdeq	r7, [r0], -r8
   14534:	andeq	r7, r0, lr, asr #27
   14538:	andeq	r7, r0, ip, lsl #26
   1453c:	andeq	r7, r0, r2, lsr #26
   14540:	strmi	r4, [r8], -r9, lsl #22
   14544:	ldrbtmi	r4, [fp], #-2569	; 0xfffff5f7
   14548:	ldmpl	ip, {r4, r8, sl, ip, sp, pc}
   1454c:			; <UNDEFINED> instruction: 0xf7ee6821
   14550:	stmdavs	r1!, {r3, r5, r8, sl, fp, sp, lr, pc}
   14554:			; <UNDEFINED> instruction: 0xf7ee2025
   14558:	stmdavs	r1!, {r3, r5, r6, sl, fp, sp, lr, pc}
   1455c:	pop	{r1, r3, sp}
   14560:			; <UNDEFINED> instruction: 0xf7ee4010
   14564:	svclt	0x0000bc5f
   14568:	andeq	sl, r1, sl, ror #17
   1456c:	andeq	r0, r0, r0, lsr #3
   14570:	bleq	ff05004c <_ZdlPv@@Base+0xff039de0>
   14574:	blx	450140 <_ZdlPv@@Base+0x439ed4>
   14578:			; <UNDEFINED> instruction: 0xf7ffd401
   1457c:	stmdbmi	r3, {r0, r2, r6, r7, r8, sl, fp, ip, sp, pc}
   14580:	andcs	r6, r1, r2, lsl #25
   14584:			; <UNDEFINED> instruction: 0xf7ee4479
   14588:	svclt	0x0000bd43
   1458c:	andeq	r7, r0, r0, lsl fp
   14590:	ldrbmi	lr, [r0, sp, lsr #18]!
   14594:	blhi	14fa50 <_ZdlPv@@Base+0x1397e4>
   14598:	ldcmi	13, cr4, [pc], #-248	; 144a8 <floor@plt+0x11488>
   1459c:	addlt	r4, ip, sp, ror r4
   145a0:			; <UNDEFINED> instruction: 0xf8dd592c
   145a4:	stmdavs	r4!, {r5, r6, pc}
   145a8:			; <UNDEFINED> instruction: 0xf04f940b
   145ac:			; <UNDEFINED> instruction: 0xf8d80400
   145b0:	stccs	0, cr4, [r2], {-0}
   145b4:	stccs	0, cr13, [r3], {16}
   145b8:	stccs	0, cr13, [r1], {45}	; 0x2d
   145bc:	bmi	e08608 <_ZdlPv@@Base+0xdf239c>
   145c0:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
   145c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   145c8:	subsmi	r9, sl, fp, lsl #22
   145cc:	andlt	sp, ip, r0, ror #2
   145d0:	blhi	14f8cc <_ZdlPv@@Base+0x139660>
   145d4:			; <UNDEFINED> instruction: 0x87f0e8bd
   145d8:	andhi	pc, r0, sp, asr #17
   145dc:	ldc2	7, cr15, [ip, #-1008]!	; 0xfffffc10
   145e0:			; <UNDEFINED> instruction: 0xf10de7ed
   145e4:	strmi	r0, [r9], r8, lsl #20
   145e8:			; <UNDEFINED> instruction: 0x461d4616
   145ec:	ldrbmi	r4, [r0], -r7, lsl #12
   145f0:			; <UNDEFINED> instruction: 0xff64f7f7
   145f4:			; <UNDEFINED> instruction: 0x462a4653
   145f8:			; <UNDEFINED> instruction: 0x46484631
   145fc:	stc2	7, cr15, [r0], {252}	; 0xfc
   14600:	ldmdavs	lr!, {r4, r5, r6, r8, fp, ip, sp, pc}
   14604:			; <UNDEFINED> instruction: 0xf8cd4623
   14608:	strtmi	r8, [sl], -r0
   1460c:	ldrtmi	r4, [r8], -r9, asr #12
   14610:			; <UNDEFINED> instruction: 0x47a069b4
   14614:			; <UNDEFINED> instruction: 0xf8cde7d3
   14618:			; <UNDEFINED> instruction: 0xf7fc8000
   1461c:	strb	pc, [lr, fp, asr #24]	; <UNPREDICTABLE>
   14620:			; <UNDEFINED> instruction: 0x4649683b
   14624:	ldcvs	6, cr4, [ip, #192]	; 0xc0
   14628:			; <UNDEFINED> instruction: 0xffe4f7f7
   1462c:	stc	8, cr10, [sp, #24]
   14630:	vstr	d1, [sp, #32]
   14634:			; <UNDEFINED> instruction: 0xf7f80b06
   14638:	ldc	8, cr15, [sp, #76]	; 0x4c
   1463c:	vldr	d6, [sp, #8]
   14640:	vldr	d7, [r9, #16]
   14644:	vadd.f64	d1, d1, d0
   14648:	vmov.f64	d1, d6
   1464c:	vldr	d8, [r9, #256]	; 0x100
   14650:	vadd.f64	d0, d0, d2
   14654:			; <UNDEFINED> instruction: 0xf7ee0b47
   14658:	vldr	d14, [sp, #976]	; 0x3d0
   1465c:	vldr	d6, [r5, #8]
   14660:	vldr	d1, [sp]
   14664:	vadd.f64	d7, d1, d4
   14668:	vmov.f64	d1, d6
   1466c:	vldr	d9, [r5, #256]	; 0x100
   14670:	vadd.f64	d0, d0, d2
   14674:			; <UNDEFINED> instruction: 0xf7ee0b47
   14678:	strbmi	lr, [r2], -r4, ror #23
   1467c:			; <UNDEFINED> instruction: 0x46384651
   14680:	blne	1290148 <_ZdlPv@@Base+0x1279edc>
   14684:	blcs	105014c <_ZdlPv@@Base+0x1039ee0>
   14688:	bleq	1250150 <_ZdlPv@@Base+0x1239ee4>
   1468c:	ldr	r4, [r6, r0, lsr #15]
   14690:	bl	fef52650 <_ZdlPv@@Base+0xfef3c3e4>
   14694:	muleq	r1, r4, r8
   14698:	andeq	r0, r0, ip, lsl r1
   1469c:	andeq	sl, r1, lr, ror #16
   146a0:	mvnsmi	lr, sp, lsr #18
   146a4:	bmi	f25f04 <_ZdlPv@@Base+0xf0fc98>
   146a8:	blmi	f25f2c <_ZdlPv@@Base+0xf0fcc0>
   146ac:	ldrbtmi	r4, [sl], #-1548	; 0xfffff9f4
   146b0:			; <UNDEFINED> instruction: 0xf8df7809
   146b4:	addlt	r8, r4, ip, ror #1
   146b8:	stmdbcs	lr!, {r0, r1, r4, r6, r7, fp, ip, lr}
   146bc:			; <UNDEFINED> instruction: 0x460544f8
   146c0:	movwls	r6, #14363	; 0x381b
   146c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   146c8:	stmdavc	r3!, {r1, r2, r4, r8, ip, lr, pc}^
   146cc:	tstle	r2, r0, ror fp
   146d0:	blcs	1cf2964 <_ZdlPv@@Base+0x1cdc6f8>
   146d4:	ldmdbmi	r3!, {r0, r1, r2, r4, ip, lr, pc}
   146d8:	andcs	r1, r1, r2, ror #24
   146dc:			; <UNDEFINED> instruction: 0xf7ee4479
   146e0:	bmi	c8f950 <_ZdlPv@@Base+0xc796e4>
   146e4:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
   146e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   146ec:	subsmi	r9, sl, r3, lsl #22
   146f0:	andlt	sp, r4, r0, asr r1
   146f4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   146f8:	vst2.8	{d20,d22}, [pc :128], ip
   146fc:	ldrbtmi	r7, [r9], #-208	; 0xffffff30
   14700:	stc2	0, cr15, [sl], {-0}
   14704:	stmiavc	r3!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   14708:	bmi	a80e3c <_ZdlPv@@Base+0xa6abd0>
   1470c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   14710:	bcs	2ba60 <_ZdlPv@@Base+0x157f4>
   14714:	bmi	a08e98 <_ZdlPv@@Base+0x9f2c2c>
   14718:			; <UNDEFINED> instruction: 0xf8583403
   1471c:	stclpl	0, cr1, [fp], {2}
   14720:	stmdbge	r2, {r0, r1, r3, r4, r7, r8, fp, ip, sp, pc}
   14724:	strtmi	r2, [r0], -sl, lsl #4
   14728:	b	ffb526e8 <_ZdlPv@@Base+0xffb3c47c>
   1472c:	tstle	r8, r0, lsl #16
   14730:	adcmi	r9, r3, #2048	; 0x800
   14734:	stcvs	0, cr13, [fp], #136	; 0x88
   14738:	tsteq	r2, #3227648	; 0x314000
   1473c:	blmi	78e688 <_ZdlPv@@Base+0x77841c>
   14740:			; <UNDEFINED> instruction: 0xf8583403
   14744:	stmdavc	fp, {r0, r1, ip}
   14748:			; <UNDEFINED> instruction: 0xf814b133
   1474c:	stclpl	15, cr3, [sl], {1}
   14750:	mvnsle	r2, r0, lsl #20
   14754:	mvnle	r2, r0, lsl #22
   14758:	tstcs	r2, #3489792	; 0x354000
   1475c:	andscc	lr, r2, #3227648	; 0x314000
   14760:	ble	ffa4e664 <_ZdlPv@@Base+0xffa383f8>
   14764:			; <UNDEFINED> instruction: 0x46394b14
   14768:			; <UNDEFINED> instruction: 0x46304a14
   1476c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   14770:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   14774:			; <UNDEFINED> instruction: 0xf0003300
   14778:	ldr	pc, [r2, fp, ror #30]!
   1477c:	ldrtmi	r4, [r9], -lr, lsl #22
   14780:	ldrtmi	r4, [r0], -pc, lsl #20
   14784:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   14788:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1478c:			; <UNDEFINED> instruction: 0xf0003300
   14790:	sbfx	pc, pc, #30, #7
   14794:	bl	ed2754 <_ZdlPv@@Base+0xebc4e8>
   14798:	andeq	sl, r1, r2, lsl #15
   1479c:	andeq	r0, r0, ip, lsl r1
   147a0:	andeq	sl, r1, r4, ror r7
   147a4:			; <UNDEFINED> instruction: 0x00007bbc
   147a8:	andeq	sl, r1, sl, asr #14
   147ac:	andeq	r7, r0, lr, lsl #22
   147b0:	andeq	r0, r0, ip, ror r1
   147b4:	andeq	r0, r0, ip, ror #2
   147b8:	andeq	r0, r0, r8, ror r1
   147bc:	andeq	r7, r0, r4, lsl fp
   147c0:	ldrdeq	r7, [r0], -r8
   147c4:			; <UNDEFINED> instruction: 0x460eb570
   147c8:	blhi	1cfc84 <_ZdlPv@@Base+0x1b9a18>
   147cc:	mcrrmi	6, 0, r4, r2, cr5
   147d0:	ldrbtmi	r4, [ip], #-2370	; 0xfffff6be
   147d4:	addslt	r6, r0, r3, lsl #16
   147d8:	blge	10502a0 <_ZdlPv@@Base+0x103a034>
   147dc:	stcge	8, cr5, [r6], {97}	; 0x61
   147e0:	bleq	14fe30 <_ZdlPv@@Base+0x139bc4>
   147e4:	stmdavs	r9, {r0, r1, r3, r4, r6, r7, r8, sl, fp, sp, lr}
   147e8:			; <UNDEFINED> instruction: 0xf04f910f
   147ec:	frds	f0, f0, f0
   147f0:	vmov.f64	d9, d2
   147f4:	ldrmi	r8, [r8, r1, asr #22]
   147f8:	blpl	cfe58 <_ZdlPv@@Base+0xb9bec>
   147fc:	ldc	6, cr4, [r6, #128]	; 0x80
   14800:	vldr	d6, [r5]
   14804:	vldr	d1, [r5, #32]
   14808:	vadd.f64	d7, d1, d6
   1480c:	vldr	d1, [r5, #276]	; 0x114
   14810:	vadd.f64	d0, d6, d14
   14814:			; <UNDEFINED> instruction: 0xee817b47
   14818:	vdiv.f64	d1, d7, d0
   1481c:			; <UNDEFINED> instruction: 0xf7f70b00
   14820:	ldc	14, cr15, [r5, #348]	; 0x15c
   14824:	ldm	r4, {r1, r2, r3, r8, r9, fp, ip, sp, lr}
   14828:	stcge	0, cr0, [sl], {15}
   1482c:	blmi	9cfeb0 <_ZdlPv@@Base+0x9b9c44>
   14830:	andeq	lr, pc, r4, lsl #17
   14834:	blvs	2cfeb0 <_ZdlPv@@Base+0x2b9c44>
   14838:	blpl	34feb4 <_ZdlPv@@Base+0x339c48>
   1483c:	blcc	21026c <_ZdlPv@@Base+0x1fa000>
   14840:	blvc	50320 <_ZdlPv@@Base+0x3a0b4>
   14844:	blcs	121030c <_ZdlPv@@Base+0x11fa0a0>
   14848:	blcs	150068 <_ZdlPv@@Base+0x139dfc>
   1484c:	blls	ff250324 <_ZdlPv@@Base+0xff23a0b8>
   14850:	blx	45041c <_ZdlPv@@Base+0x43a1b0>
   14854:	blvs	10d031c <_ZdlPv@@Base+0x10ba0b0>
   14858:	blcs	1210320 <_ZdlPv@@Base+0x11fa0b4>
   1485c:	blcs	150078 <_ZdlPv@@Base+0x139e0c>
   14860:	blvc	150074 <_ZdlPv@@Base+0x139e08>
   14864:	blvs	ff1d0460 <_ZdlPv@@Base+0xff1ba1f4>
   14868:	bcs	fe4500c8 <_ZdlPv@@Base+0xfe439e5c>
   1486c:	blvs	ff0d0468 <_ZdlPv@@Base+0xff0ba1fc>
   14870:	blvc	ff21046c <_ZdlPv@@Base+0xff1fa200>
   14874:	bcc	fe4500d4 <_ZdlPv@@Base+0xfe439e68>
   14878:	bne	fe4500dc <_ZdlPv@@Base+0xfe439e70>
   1487c:	blvs	1290348 <_ZdlPv@@Base+0x127a0dc>
   14880:	cfldr32	mvfx13, [pc, #104]	; 148f0 <floor@plt+0x118d0>
   14884:	vmov.32	r1, d1[1]
   14888:	stmib	sp, {r3, r6, r8, r9, fp, pc}^
   1488c:	andcs	r1, r1, r0, lsl #2
   14890:	vstr.16	s8, [sp, #38]	; 0x26
   14894:	ldrbtmi	r8, [r9], #-2820	; 0xfffff4fc
   14898:	blvs	cfed4 <_ZdlPv@@Base+0xb9c68>
   1489c:	bl	feed285c <_ZdlPv@@Base+0xfeebc5f0>
   148a0:	blmi	3a70e8 <_ZdlPv@@Base+0x390e7c>
   148a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   148a8:	blls	3ee918 <_ZdlPv@@Base+0x3d86ac>
   148ac:	qaddle	r4, sl, r6
   148b0:	ldc	0, cr11, [sp], #64	; 0x40
   148b4:	vldmdblt	r0!, {d24-d26}
   148b8:	blhi	1250384 <_ZdlPv@@Base+0x123a118>
   148bc:			; <UNDEFINED> instruction: 0xf7eee7e5
   148c0:	svclt	0x0000eaa6
   148c4:	andhi	pc, r0, pc, lsr #7
   148c8:	andeq	r0, r0, r0
   148cc:	addmi	r4, pc, r0
   148d0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   148d4:			; <UNDEFINED> instruction: 0x401921fb
   148d8:	andeq	sl, r1, lr, asr r6
   148dc:	andeq	r0, r0, ip, lsl r1
   148e0:	andeq	r7, r0, sl, lsl #20
   148e4:	andeq	sl, r1, ip, lsl #11
   148e8:	mvnsmi	lr, sp, lsr #18
   148ec:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   148f0:	vstrmi	d24, [r3, #-8]
   148f4:	ldrbtmi	r4, [sp], #-3139	; 0xfffff3bd
   148f8:	addlt	r4, lr, r3, asr #22
   148fc:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   14900:	stmdavs	r4!, {r0, r2, r9, sl, lr}
   14904:			; <UNDEFINED> instruction: 0xf04f940d
   14908:	cfstrdmi	mvd0, [r0], {-0}
   1490c:	stmdavs	fp, {r0, r3, r4, r8, fp, ip, lr}
   14910:			; <UNDEFINED> instruction: 0x4614b313
   14914:	stcgt	15, cr10, [pc], {6}
   14918:	stceq	0, cr15, [r1], {79}	; 0x4f
   1491c:	ldrd	pc, [r0], -r5
   14920:	strgt	r9, [pc, -r0, lsl #14]
   14924:	ldm	r4, {r0, r1, r5, r6, r9, sl, lr}
   14928:	ldrtmi	r0, [r2], -r3
   1492c:			; <UNDEFINED> instruction: 0x4018f8de
   14930:	andsgt	pc, r8, sp, asr #17
   14934:	andeq	lr, r3, r7, lsl #17
   14938:	ldrtmi	r4, [r1], -r8, lsr #12
   1493c:	bmi	d267c4 <_ZdlPv@@Base+0xd10558>
   14940:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   14944:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14948:	subsmi	r9, sl, sp, lsl #22
   1494c:	andlt	sp, lr, lr, asr #2
   14950:	blhi	cfc4c <_ZdlPv@@Base+0xb99e0>
   14954:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14958:	blhi	50438 <_ZdlPv@@Base+0x3a1cc>
   1495c:	ldc	15, cr10, [r2, #8]
   14960:	ldrtmi	r6, [r8], -r4, lsl #22
   14964:	blvc	8cffe8 <_ZdlPv@@Base+0x8b9d7c>
   14968:	blmi	cffc8 <_ZdlPv@@Base+0xb9d5c>
   1496c:	blpl	1250434 <_ZdlPv@@Base+0x123a1c8>
   14970:	blne	24ffcc <_ZdlPv@@Base+0x239d60>
   14974:	blpl	210194 <_ZdlPv@@Base+0x1f9f28>
   14978:	blvs	4ffd8 <_ZdlPv@@Base+0x39d6c>
   1497c:	bleq	3cffd8 <_ZdlPv@@Base+0x3b9d6c>
   14980:	blne	115024c <_ZdlPv@@Base+0x1139fe0>
   14984:	blvc	119044c <_ZdlPv@@Base+0x117a1e0>
   14988:	blpl	1cffe4 <_ZdlPv@@Base+0x1b9d78>
   1498c:	blvc	ff210588 <_ZdlPv@@Base+0xff1fa31c>
   14990:	bmi	fe4501f4 <_ZdlPv@@Base+0xfe439f88>
   14994:	blvs	1190274 <_ZdlPv@@Base+0x117a008>
   14998:	blne	503a4 <_ZdlPv@@Base+0x3a138>
   1499c:	svclt	0x00082c00
   149a0:	cdp	4, 8, cr2, cr6, cr1, {0}
   149a4:			; <UNDEFINED> instruction: 0xf7f70b00
   149a8:	ldm	r7, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   149ac:	stmib	sp, {r0, r1, r2, r3}^
   149b0:	cfstrsge	mvf4, [r6], {-0}
   149b4:	blvc	450038 <_ZdlPv@@Base+0x439dcc>
   149b8:	andeq	lr, pc, r4, lsl #17
   149bc:	ldc	0, cr2, [sp, #4]
   149c0:	ldmdbmi	r4, {r3, r8, r9, fp, sp, lr}
   149c4:	blpl	1d0040 <_ZdlPv@@Base+0x1b9dd4>
   149c8:	mrc	4, 5, r4, cr0, cr9, {3}
   149cc:	vmls.f64	d4, d6, d8
   149d0:	vmla.f64	d4, d5, d7
   149d4:	vmov.f64	d24, #215	; 0xbeb80000 -0.3593750
   149d8:	vnmla.f64	d7, d23, d4
   149dc:			; <UNDEFINED> instruction: 0xeefd3a90
   149e0:	vnmla.f64	d7, d23, d8
   149e4:			; <UNDEFINED> instruction: 0xf7ee2a90
   149e8:			; <UNDEFINED> instruction: 0xe7a8eb16
   149ec:	b	3d29ac <_ZdlPv@@Base+0x3bc740>
   149f0:	bicvc	r1, r7, r2, ror ip
   149f4:	andsmi	ip, fp, ip, lsl r7
   149f8:	andeq	r0, r0, r0
   149fc:	addmi	r4, pc, r0
   14a00:	andeq	sl, r1, sl, lsr r5
   14a04:	andeq	r0, r0, ip, lsl r1
   14a08:	andeq	sl, r1, r2, lsr r5
   14a0c:	muleq	r0, r0, r1
   14a10:	andeq	sl, r1, lr, ror #9
   14a14:	andeq	r7, r0, r0, lsl #18
   14a18:	svcmi	0x00f0e92d
   14a1c:	ldc	6, cr4, [r0, #24]
   14a20:	ldrmi	r1, [r5], -r8, lsl #22
   14a24:			; <UNDEFINED> instruction: 0x461f4a51
   14a28:	vldr	d4, [r1, #324]	; 0x144
   14a2c:	ldrbtmi	r5, [sl], #-2818	; 0xfffff4fe
   14a30:	ldrdhi	pc, [r0, #-143]	; 0xffffff71
   14a34:	blvc	50080 <_ZdlPv@@Base+0x39e14>
   14a38:	cfldrs	mvf4, [r6, #992]	; 0x3e0
   14a3c:	vadd.f64	d6, d1, d6
   14a40:	fstmdbx	sp!, {d1-d34}	;@ Deprecated
   14a44:	vldr	d8, [r6, #8]
   14a48:	addlt	r0, pc, lr, lsl #22
   14a4c:	stcge	8, cr5, [r4], {211}	; 0xd3
   14a50:	movwls	r6, #55323	; 0xd81b
   14a54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14a58:	cfmsuba32	mvax1, mvax4, mvfx7, mvfx0
   14a5c:			; <UNDEFINED> instruction: 0xee817b46
   14a60:	vdiv.f64	d1, d7, d0
   14a64:			; <UNDEFINED> instruction: 0xf7f70b00
   14a68:	ldm	r4, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   14a6c:	stcge	0, cr0, [r8], {15}
   14a70:	stm	r4, {r8, r9, sl, fp, sp}
   14a74:	ldc	0, cr0, [sp, #60]	; 0x3c
   14a78:	vmov.f64	d7, #8	; 0x40400000  3.0
   14a7c:	vldr	d8, [sp, #284]	; 0x11c
   14a80:	vstr	d7, [sp, #40]	; 0x28
   14a84:	vldrle	d23, [r5, #-8]
   14a88:	ldrdlt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   14a8c:			; <UNDEFINED> instruction: 0xf8df427c
   14a90:			; <UNDEFINED> instruction: 0xf8dfa0ec
   14a94:	ldrbtmi	r9, [fp], #236	; 0xec
   14a98:	ldrbtmi	r4, [r9], #1274	; 0x4fa
   14a9c:	blcs	2eb50 <_ZdlPv@@Base+0x188e4>
   14aa0:	ldmdavc	fp, {r0, r2, r4, r6, ip, lr, pc}
   14aa4:	subsle	r2, r2, r0, lsl #22
   14aa8:	strtmi	r6, [r2], -fp, lsr #17
   14aac:	svclt	0x00082b01
   14ab0:	andle	r3, r5, r2, lsl #8
   14ab4:	svclt	0x000d2b02
   14ab8:	andcc	r1, r1, #148, 24	; 0x9400
   14abc:	strtmi	r3, [r2], -r2, lsl #8
   14ac0:	cmple	r6, r0, lsl #20
   14ac4:	andcs	r4, r1, pc, lsr #18
   14ac8:	movwcs	lr, #10717	; 0x29dd
   14acc:			; <UNDEFINED> instruction: 0xf7ee4479
   14ad0:	mrrc	10, 10, lr, r3, cr2
   14ad4:			; <UNDEFINED> instruction: 0x46592b18
   14ad8:			; <UNDEFINED> instruction: 0xf7ee2001
   14adc:	blmi	acf554 <_ZdlPv@@Base+0xab92e8>
   14ae0:	tstcs	r1, sp, lsl #4
   14ae4:			; <UNDEFINED> instruction: 0xf8584650
   14ae8:	ldmdavs	r3!, {r0, r1, sp, lr}
   14aec:	stmib	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14af0:	blcs	6eca4 <_ZdlPv@@Base+0x58a38>
   14af4:	stmdami	r5!, {r1, r2, ip, lr, pc}
   14af8:	ldmdavs	r3!, {r0, r2, r9, sp}
   14afc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   14b00:	stmib	r4, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14b04:	stmdavs	r8!, {r0, r4, r5, fp, sp, lr}
   14b08:	b	12d2ac8 <_ZdlPv@@Base+0x12bc85c>
   14b0c:	blcs	aecc0 <_ZdlPv@@Base+0x98a54>
   14b10:	ldmdami	pc, {r1, r2, ip, lr, pc}	; <UNPREDICTABLE>
   14b14:	ldmdavs	r3!, {r2, r9, sp}
   14b18:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   14b1c:	ldmib	r6!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14b20:	andcs	r6, r4, #3342336	; 0x330000
   14b24:	strbmi	r2, [r8], -r1, lsl #2
   14b28:	ldmib	r0!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14b2c:			; <UNDEFINED> instruction: 0xf10542a7
   14b30:			; <UNDEFINED> instruction: 0xd1b30514
   14b34:	blmi	3a7398 <_ZdlPv@@Base+0x39112c>
   14b38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14b3c:	blls	36ebac <_ZdlPv@@Base+0x358940>
   14b40:	tstle	r0, sl, asr r0
   14b44:	ldc	0, cr11, [sp], #60	; 0x3c
   14b48:	pop	{r1, r8, r9, fp, pc}
   14b4c:	strcc	r8, [r2], #-4080	; 0xfffff010
   14b50:	ldc	7, cr14, [sp, #944]	; 0x3b0
   14b54:	andcs	r7, r1, r2, lsl #22
   14b58:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
   14b5c:	blvc	50198 <_ZdlPv@@Base+0x39f2c>
   14b60:	b	1652b20 <_ZdlPv@@Base+0x163c8b4>
   14b64:			; <UNDEFINED> instruction: 0xf7eee7b5
   14b68:	svclt	0x0000e952
   14b6c:	andeq	sl, r1, r2, lsl #8
   14b70:	andeq	r0, r0, ip, lsl r1
   14b74:	strdeq	sl, [r1], -r8
   14b78:	andeq	r7, r0, r2, asr #18
   14b7c:	andeq	r7, r0, r8, ror #18
   14b80:	andeq	r7, r0, r6, lsl #19
   14b84:	andeq	r7, r0, ip, lsr r8
   14b88:	andeq	r0, r0, r0, lsr #3
   14b8c:	andeq	r7, r0, r2, lsl r9
   14b90:	strdeq	r7, [r0], -lr
   14b94:	strdeq	sl, [r1], -r8
   14b98:	andeq	r7, r0, r6, ror #15
   14b9c:			; <UNDEFINED> instruction: 0x4604b538
   14ba0:	blx	14d2b86 <_ZdlPv@@Base+0x14bc91a>
   14ba4:	strtmi	r4, [r0], -sl, lsl #22
   14ba8:	ldrbtmi	r4, [fp], #-3338	; 0xfffff2f6
   14bac:			; <UNDEFINED> instruction: 0xf8403308
   14bb0:	ldrbtmi	r3, [sp], #-2840	; 0xfffff4e8
   14bb4:	stc2	7, cr15, [r2], {247}	; 0xf7
   14bb8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   14bbc:	strtmi	r4, [r0], -r6, lsl #22
   14bc0:	movwcc	r5, #35051	; 0x88eb
   14bc4:			; <UNDEFINED> instruction: 0xf7f76023
   14bc8:			; <UNDEFINED> instruction: 0xf7eefb51
   14bcc:	svclt	0x0000e926
   14bd0:	andeq	sl, r1, r6, lsl #1
   14bd4:	andeq	sl, r1, lr, ror r2
   14bd8:	muleq	r0, r4, r1
   14bdc:	subcs	fp, r8, r0, lsl r5
   14be0:	blx	850bee <_ZdlPv@@Base+0x83a982>
   14be4:			; <UNDEFINED> instruction: 0xf7ff4604
   14be8:			; <UNDEFINED> instruction: 0x4620ffd9
   14bec:			; <UNDEFINED> instruction: 0x4620bd10
   14bf0:	blx	f50bfe <_ZdlPv@@Base+0xf3a992>
   14bf4:	ldmdb	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14bf8:	ldc	6, cr4, [r1, #12]
   14bfc:	bmi	a2b80c <_ZdlPv@@Base+0xa155a0>
   14c00:	addlt	fp, sl, r0, lsl r5
   14c04:	blvs	1d0258 <_ZdlPv@@Base+0x1b9fec>
   14c08:	ldc	6, cr4, [r0, #432]	; 0x1b0
   14c0c:	stmdami	r5!, {r3, r8, r9, fp, ip}
   14c10:	blvc	5025c <_ZdlPv@@Base+0x39ff0>
   14c14:	stmpl	r2, {r3, r4, r5, r6, sl, lr}
   14c18:	cfmsuba32	mvax1, mvax4, mvfx1, mvfx0
   14c1c:	vldr	d1, [r3, #276]	; 0x114
   14c20:	ldmdavs	r2, {r1, r2, r3, r8, r9, fp}
   14c24:			; <UNDEFINED> instruction: 0xf04f9209
   14c28:	cdp	2, 3, cr0, cr7, cr0, {0}
   14c2c:			; <UNDEFINED> instruction: 0xee817b46
   14c30:	vdiv.f64	d1, d7, d0
   14c34:			; <UNDEFINED> instruction: 0xf7f70b00
   14c38:	ldm	r4, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}
   14c3c:	stcge	0, cr0, [r4], {15}
   14c40:	blvs	5902c4 <_ZdlPv@@Base+0x57a058>
   14c44:	andeq	lr, pc, r4, lsl #17
   14c48:	ldc	0, cr2, [sp, #4]
   14c4c:	ldmdbmi	r6, {r1, r2, r8, r9, fp, ip, lr}
   14c50:	blmi	1502cc <_ZdlPv@@Base+0x13a060>
   14c54:	mrc	4, 5, r4, cr6, cr9, {3}
   14c58:	vmov.f64	d7, #0	; 0x40000000  2.0
   14c5c:	vmls.f64	d3, d4, d7
   14c60:	vmla.f64	d7, d5, d6
   14c64:	vmov.f64	d19, #214	; 0xbeb00000 -0.3437500
   14c68:	vnmla.f64	d7, d23, d7
   14c6c:			; <UNDEFINED> instruction: 0xeefd2a90
   14c70:	vnmla.f64	d6, d22, d3
   14c74:			; <UNDEFINED> instruction: 0xf7ee3a90
   14c78:	bmi	34f3b8 <_ZdlPv@@Base+0x33914c>
   14c7c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   14c80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14c84:	subsmi	r9, sl, r9, lsl #22
   14c88:	andlt	sp, sl, r1, lsl #2
   14c8c:			; <UNDEFINED> instruction: 0xf7eebd10
   14c90:	svclt	0x0000e8be
   14c94:	andhi	pc, r0, pc, lsr #7
   14c98:	andeq	r0, r0, r0
   14c9c:	addmi	r4, pc, r0
   14ca0:	andeq	r0, r0, ip, lsl r1
   14ca4:	andeq	sl, r1, ip, lsl r2
   14ca8:	ldrdeq	r7, [r0], -r4
   14cac:			; <UNDEFINED> instruction: 0x0001a1b2
   14cb0:	mvnsmi	lr, sp, lsr #18
   14cb4:	stmdavs	r5, {r1, r7, ip, sp, pc}
   14cb8:	svcls	0x00084606
   14cbc:	tstls	r1, r4, lsl r6
   14cc0:	ldrmi	r6, [sp], -sl, ror #27
   14cc4:	bleq	150328 <_ZdlPv@@Base+0x13a0bc>
   14cc8:	stmdbls	r1, {r4, r7, r8, r9, sl, lr}
   14ccc:			; <UNDEFINED> instruction: 0xf8df4630
   14cd0:			; <UNDEFINED> instruction: 0xf7ff80ac
   14cd4:	stccs	15, cr15, [r0, #-580]	; 0xfffffdbc
   14cd8:	cfstrsle	mvf4, [r8, #-992]	; 0xfffffc20
   14cdc:	strne	lr, [r5, #-2820]	; 0xfffff4fc
   14ce0:	ldrtmi	r4, [r0], -r1, lsr #12
   14ce4:			; <UNDEFINED> instruction: 0xf7ff3410
   14ce8:	adcmi	pc, ip, #540	; 0x21c
   14cec:	blmi	9494d4 <_ZdlPv@@Base+0x933268>
   14cf0:	stmdami	r4!, {r0, r2, r3, r9, sp}
   14cf4:			; <UNDEFINED> instruction: 0xf8582101
   14cf8:	ldrbtmi	r4, [r8], #-3
   14cfc:			; <UNDEFINED> instruction: 0xf7ee6823
   14d00:	ldmdavs	fp!, {r1, r2, r6, r7, fp, sp, lr, pc}
   14d04:	ldmdale	r0, {r0, r1, r8, r9, fp, sp}
   14d08:			; <UNDEFINED> instruction: 0xf003e8df
   14d0c:	andseq	r2, r9, #12320768	; 0xbc0000
   14d10:	blvs	d0374 <_ZdlPv@@Base+0xba108>
   14d14:	ldmdbmi	ip, {r0, sp}
   14d18:	blvc	3d0378 <_ZdlPv@@Base+0x3ba10c>
   14d1c:	mcr	4, 4, r4, cr6, cr9, {3}
   14d20:	mrrc	11, 0, r7, r3, cr7
   14d24:			; <UNDEFINED> instruction: 0xf7ee2b17
   14d28:	ldmdami	r8, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
   14d2c:	stmdavs	r3!, {r0, r1, r9, sp}
   14d30:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   14d34:	pop	{r1, ip, sp, pc}
   14d38:			; <UNDEFINED> instruction: 0xf7ee41f0
   14d3c:	ldc	8, cr11, [r7, #660]	; 0x294
   14d40:	andcs	r6, r1, r2, lsl #22
   14d44:	vldr.16	s8, [r6, #36]	; 0x24
   14d48:	ldrbtmi	r7, [r9], #-2830	; 0xfffff4f2
   14d4c:	blvc	21076c <_ZdlPv@@Base+0x1fa500>
   14d50:	blcs	60fea4 <_ZdlPv@@Base+0x5f9c38>
   14d54:	ldmdb	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14d58:	stmdami	lr, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   14d5c:	stmdavs	r3!, {r1, r9, sp}
   14d60:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   14d64:	ldm	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14d68:	stmdami	fp, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   14d6c:	stmdavs	r3!, {r1, r9, sp}
   14d70:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   14d74:	stm	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14d78:	svclt	0x0000e7d7
   14d7c:	andeq	sl, r1, r8, asr r1
   14d80:	andeq	r0, r0, r0, lsr #3
   14d84:	andeq	r7, r0, sl, asr #14
   14d88:	andeq	r7, r0, r8, asr #14
   14d8c:	andeq	r7, r0, sl, lsr r7
   14d90:	andeq	r7, r0, r2, lsl r7
   14d94:	strdeq	r7, [r0], -r6
   14d98:	andeq	r7, r0, r2, ror #13
   14d9c:	ldrbmi	lr, [r0, sp, lsr #18]!
   14da0:	mcrls	6, 0, r4, cr8, cr13, {0}
   14da4:	ldrsbthi	pc, [r4], pc	; <UNPREDICTABLE>
   14da8:	ldrbtmi	r6, [r8], #2099	; 0x833
   14dac:	stmdavs	r3, {r0, r1, r3, r4, r5, r6, r8, r9, ip, sp, pc}
   14db0:	ldc	6, cr4, [r6, #548]	; 0x224
   14db4:	strmi	r0, [r7], -r4, lsl #22
   14db8:	ldclvs	6, cr4, [fp, #80]	; 0x50
   14dbc:			; <UNDEFINED> instruction: 0x46494798
   14dc0:			; <UNDEFINED> instruction: 0xf7ff4638
   14dc4:	stccs	15, cr15, [r0, #-100]	; 0xffffff9c
   14dc8:	bl	14c1f0 <_ZdlPv@@Base+0x135f84>
   14dcc:	strtmi	r1, [r1], -r5, lsl #10
   14dd0:	ldrcc	r4, [r0], #-1592	; 0xfffff9c8
   14dd4:			; <UNDEFINED> instruction: 0xff10f7ff
   14dd8:	mvnsle	r4, ip, lsr #5
   14ddc:	andcs	r4, pc, #32, 22	; 0x8000
   14de0:	tstcs	r1, r0, lsr #16
   14de4:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   14de8:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   14dec:	stmda	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14df0:	blcs	aeec4 <_ZdlPv@@Base+0x98c58>
   14df4:	blcs	108e80 <_ZdlPv@@Base+0xf2c14>
   14df8:	cmplt	r3, r1, lsl r0
   14dfc:	andcs	r4, r3, #1703936	; 0x1a0000
   14e00:	tstcs	r1, r3, lsr #16
   14e04:			; <UNDEFINED> instruction: 0x47f0e8bd
   14e08:			; <UNDEFINED> instruction: 0xf7ee4478
   14e0c:	pop	{r0, r2, r3, r4, r5, fp, ip, sp, pc}
   14e10:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, sl, pc}
   14e14:	ldrbtmi	r2, [r9], #-234	; 0xffffff16
   14e18:			; <UNDEFINED> instruction: 0xf87ef000
   14e1c:	ldc	7, cr14, [r6, #952]	; 0x3b8
   14e20:	andcs	r6, r1, r2, lsl #22
   14e24:	vldr.16	s8, [r7, #36]	; 0x24
   14e28:	ldrbtmi	r7, [r9], #-2830	; 0xfffff4f2
   14e2c:	blvc	21084c <_ZdlPv@@Base+0x1fa5e0>
   14e30:	blcs	60ff84 <_ZdlPv@@Base+0x5f9d18>
   14e34:	stmia	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14e38:	ldc	7, cr14, [r6, #896]	; 0x380
   14e3c:	andcs	r7, r1, r2, lsl #22
   14e40:	vldr.16	s8, [r7, #24]
   14e44:	ldrbtmi	r6, [r9], #-2830	; 0xfffff4f2
   14e48:	blvc	1210914 <_ZdlPv@@Base+0x11fa6a8>
   14e4c:	blvc	1d0870 <_ZdlPv@@Base+0x1ba604>
   14e50:	blcs	60ffa4 <_ZdlPv@@Base+0x5f9d38>
   14e54:	ldm	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14e58:	svclt	0x0000e7d0
   14e5c:	andeq	sl, r1, r6, lsl #1
   14e60:	andeq	r0, r0, r0, lsr #3
   14e64:	andeq	r7, r0, r8, lsl #13
   14e68:	andeq	r7, r0, r4, ror #12
   14e6c:	strdeq	r7, [r0], -r6
   14e70:	andeq	r7, r0, r6, asr r6
   14e74:	andeq	r7, r0, sl, lsr r6
   14e78:			; <UNDEFINED> instruction: 0x4604b510
   14e7c:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   14e80:	andcs	r4, r8, #4, 22	; 0x1000
   14e84:	strtvs	r4, [r2], #1568	; 0x620
   14e88:	strbtvs	r4, [r2], #1147	; 0x47b
   14e8c:	eorvs	r3, r3, r0, ror r3
   14e90:	svclt	0x0000bd10
   14e94:	andeq	r9, r1, r8, lsr #27
   14e98:	subscs	fp, r0, r0, lsl r5
   14e9c:			; <UNDEFINED> instruction: 0xf9c2f001
   14ea0:			; <UNDEFINED> instruction: 0xf7ff4604
   14ea4:	blmi	214898 <_ZdlPv@@Base+0x1fe62c>
   14ea8:	strtmi	r2, [r0], -r8, lsl #4
   14eac:	ldrbtmi	r6, [fp], #-1186	; 0xfffffb5e
   14eb0:	cmncc	r0, #-503316480	; 0xe2000000
   14eb4:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
   14eb8:			; <UNDEFINED> instruction: 0xf0014620
   14ebc:			; <UNDEFINED> instruction: 0xf7edf9d7
   14ec0:	svclt	0x0000efac
   14ec4:	andeq	r9, r1, r2, lsl #27
   14ec8:	bmi	1a7ae4 <_ZdlPv@@Base+0x191878>
   14ecc:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   14ed0:	ldmpl	fp, {r2, r9, sl, lr}
   14ed4:	andvs	r3, r3, r8, lsl #6
   14ed8:			; <UNDEFINED> instruction: 0xf9c8f7f7
   14edc:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   14ee0:	andeq	r9, r1, r4, ror #30
   14ee4:	muleq	r0, r4, r1
   14ee8:	bmi	2a7b14 <_ZdlPv@@Base+0x2918a8>
   14eec:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   14ef0:	ldmpl	fp, {r2, r9, sl, lr}
   14ef4:	andvs	r3, r3, r8, lsl #6
   14ef8:			; <UNDEFINED> instruction: 0xf9b8f7f7
   14efc:			; <UNDEFINED> instruction: 0xf0014620
   14f00:			; <UNDEFINED> instruction: 0x4620f9b5
   14f04:			; <UNDEFINED> instruction: 0x4620bd10
   14f08:			; <UNDEFINED> instruction: 0xf9b0f001
   14f0c:	svc	0x0084f7ed
   14f10:	andeq	r9, r1, r4, asr #30
   14f14:	muleq	r0, r4, r1
   14f18:			; <UNDEFINED> instruction: 0x460bb530
   14f1c:	addlt	r4, r3, pc, lsl #26
   14f20:	strmi	r4, [r4], -pc, lsl #20
   14f24:	stmiapl	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
   14f28:	orrslt	r6, sl, r2, lsl r8
   14f2c:	tstls	r1, sp, lsl #16
   14f30:	stmdapl	sp!, {r0, r2, r3, r8, fp, lr}
   14f34:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   14f38:	ldc2	0, cr15, [r2, #-4]
   14f3c:	stmdbmi	fp, {r0, r8, r9, fp, ip, pc}
   14f40:	stmdavs	r8!, {r1, r5, r9, sl, lr}
   14f44:			; <UNDEFINED> instruction: 0xf0014479
   14f48:	stmdavs	r8!, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}
   14f4c:	stmda	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14f50:	svc	0x0026f7ed
   14f54:	stmiapl	sp!, {r0, r1, r9, fp, lr}
   14f58:	svclt	0x0000e7f1
   14f5c:	andeq	r9, r1, ip, lsl #30
   14f60:	andeq	r0, r0, r4, asr #2
   14f64:	andeq	r0, r0, r8, ror #2
   14f68:	andeq	r7, r0, r4, ror r5
   14f6c:	andeq	r7, r0, ip, ror #10
   14f70:	svcmi	0x00f0e92d
   14f74:	stmibmi	r3, {r0, r3, r7, ip, sp, pc}
   14f78:	stmmi	r3, {sl, sp}
   14f7c:	stceq	0, cr15, [r1], {79}	; 0x4f
   14f80:	ldrbtmi	r4, [r9], #-2946	; 0xfffff47e
   14f84:	ldrbtmi	r4, [r8], #-3458	; 0xfffff27e
   14f88:	andlt	pc, r8, #14614528	; 0xdf0000
   14f8c:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
   14f90:	ldrbtmi	r9, [fp], #1287	; 0x507
   14f94:	andvc	pc, r4, #268435456	; 0x10000000
   14f98:			; <UNDEFINED> instruction: 0xf50b4f7f
   14f9c:	andls	r7, r2, #532480	; 0x82000
   14fa0:	andvc	pc, r4, #0, 4
   14fa4:			; <UNDEFINED> instruction: 0xf6039203
   14fa8:	blls	1d57c0 <_ZdlPv@@Base+0x1bf554>
   14fac:			; <UNDEFINED> instruction: 0xf50b447f
   14fb0:			; <UNDEFINED> instruction: 0xf50b7601
   14fb4:	vmla.i8	<illegal reg q3.5>, <illegal reg q5.5>, <illegal reg q0.5>
   14fb8:	vrshl.s8	d4, d4, d11
   14fbc:			; <UNDEFINED> instruction: 0xf6035804
   14fc0:	strls	r1, [r6, -r4, lsl #6]
   14fc4:	vhsub.s8	d9, d11, d4
   14fc8:	movwls	r6, #22276	; 0x5704
   14fcc:	blgt	113100 <_ZdlPv@@Base+0xfce94>
   14fd0:			; <UNDEFINED> instruction: 0xf0349700
   14fd4:	cmnle	ip, pc, ror r3
   14fd8:			; <UNDEFINED> instruction: 0xf7ed9101
   14fdc:	stmdbls	r1, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   14fe0:	stmdavs	r2, {r0, r1, r5, r6}
   14fe4:	andscs	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
   14fe8:	addvs	pc, r0, #301989888	; 0x12000000
   14fec:	andcs	fp, r1, #28, 30	; 0x70
   14ff0:	andcs	pc, r0, sl, lsl #17
   14ff4:			; <UNDEFINED> instruction: 0xf88ad101
   14ff8:	stmdavs	r2, {sp}
   14ffc:			; <UNDEFINED> instruction: 0xf4125ad2
   15000:	svclt	0x000e7280
   15004:	andcs	r7, r1, #50	; 0x32
   15008:	stmdavs	r2, {r1, r4, r5, ip, sp, lr}
   1500c:			; <UNDEFINED> instruction: 0xf4125ad2
   15010:	svclt	0x000e7200
   15014:	andcs	pc, r0, r9, lsl #17
   15018:			; <UNDEFINED> instruction: 0xf8892201
   1501c:			; <UNDEFINED> instruction: 0xf1a42000
   15020:	bcs	2558e8 <_ZdlPv@@Base+0x23f67c>
   15024:	adchi	pc, sl, r0, asr #4
   15028:	eorvc	r2, sl, r0, lsl #4
   1502c:	bpl	ff4af03c <_ZdlPv@@Base+0xff498dd0>
   15030:	addpl	pc, r0, #301989888	; 0x12000000
   15034:	addhi	pc, sp, r0, asr #32
   15038:	ldrdgt	pc, [r0, #-143]!	; 0xffffff71
   1503c:	vqshl.s8	q2, q14, q14
   15040:			; <UNDEFINED> instruction: 0xf80c7c04
   15044:	stmdavs	r2, {r2, sp}
   15048:			; <UNDEFINED> instruction: 0xf4125ad2
   1504c:			; <UNDEFINED> instruction: 0xf0405200
   15050:			; <UNDEFINED> instruction: 0xf8888089
   15054:	stmdavs	r2, {sp}
   15058:			; <UNDEFINED> instruction: 0xf0125ad2
   1505c:	cmnle	ip, r4, lsl #4
   15060:	teqgt	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   15064:			; <UNDEFINED> instruction: 0xf60c44fc
   15068:			; <UNDEFINED> instruction: 0xf80c0c04
   1506c:	stmdavs	r2, {r2, sp}
   15070:			; <UNDEFINED> instruction: 0xf0125ad2
   15074:	cmnle	r8, r8, lsl #4
   15078:	eorsvc	r9, sl, r0, lsl #30
   1507c:	bpl	ff4af08c <_ZdlPv@@Base+0xff498e20>
   15080:	cfstrsmi	mvf15, [r0], {18}
   15084:			; <UNDEFINED> instruction: 0xf8dfd14a
   15088:	ldrbtmi	lr, [lr], #284	; 0x11c
   1508c:	andne	pc, r4, #14680064	; 0xe00000
   15090:	andgt	pc, r4, r2, lsl #16
   15094:	cdppl	8, 13, cr6, cr2, cr2, {0}
   15098:	svclt	0x00a42a00
   1509c:	cfmadd32cs	mvax0, mvfx15, mvfx4, mvfx14
   150a0:	andgt	pc, r4, lr, lsl #16
   150a4:	stmdavs	r2, {r1, r5, r6, r8, r9, fp, ip, lr, pc}
   150a8:			; <UNDEFINED> instruction: 0xf10a3401
   150ac:	strcc	r0, [r1], -r1, lsl #20
   150b0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   150b4:	bpl	ff4e24c0 <_ZdlPv@@Base+0xff4cc254>
   150b8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   150bc:	vmlsl.u8	<illegal reg q12.5>, d3, d0
   150c0:			; <UNDEFINED> instruction: 0xf80b0340
   150c4:			; <UNDEFINED> instruction: 0xf0343f01
   150c8:			; <UNDEFINED> instruction: 0xf102037f
   150cc:	andls	r0, r0, #268435456	; 0x10000000
   150d0:	svcls	0x0002d082
   150d4:	andcs	pc, r4, #1048576	; 0x100000
   150d8:	stceq	6, cr15, [r4], {1}
   150dc:	andne	pc, r4, r1, lsl #12
   150e0:	strtpl	r2, [r3], #768	; 0x300
   150e4:	andcc	pc, ip, r4, lsl #16
   150e8:	strbpl	r9, [r3, #2560]!	; 0xa00
   150ec:	strcc	r5, [r1], #-1059	; 0xfffffbdd
   150f0:	svcvc	0x0080f5b4
   150f4:	blcc	93104 <_ZdlPv@@Base+0x7ce98>
   150f8:	blcc	93128 <_ZdlPv@@Base+0x7cebc>
   150fc:	blcc	9311c <_ZdlPv@@Base+0x7ceb0>
   15100:	blcc	9312c <_ZdlPv@@Base+0x7cec0>
   15104:	blcc	93120 <_ZdlPv@@Base+0x7ceb4>
   15108:	blcc	93130 <_ZdlPv@@Base+0x7cec4>
   1510c:			; <UNDEFINED> instruction: 0xf80b9200
   15110:			; <UNDEFINED> instruction: 0xf47f3f01
   15114:	andlt	sl, r9, lr, asr pc
   15118:	svchi	0x00f0e8bd
   1511c:	andcs	r9, r1, #5, 30
   15120:	stmdavs	r2, {r1, r3, r4, r5, r8, sl, ip, lr}
   15124:	bcs	2cc74 <_ZdlPv@@Base+0x16a08>
   15128:	bls	20bdb0 <_ZdlPv@@Base+0x1f5b44>
   1512c:	stceq	0, cr15, [r0], {79}	; 0x4f
   15130:	andcs	pc, r4, #2097152	; 0x200000
   15134:	andgt	pc, r4, r2, lsl #16
   15138:	svcls	0x0004e7b5
   1513c:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
   15140:	bpl	ff4af150 <_ZdlPv@@Base+0xff498ee4>
   15144:	andeq	pc, r8, #18
   15148:	svcls	0x0000d096
   1514c:	eorsvc	r2, sl, r1, lsl #4
   15150:	svcls	0x0003e794
   15154:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
   15158:	bpl	ff4af168 <_ZdlPv@@Base+0xff498efc>
   1515c:	andpl	pc, r0, #301989888	; 0x12000000
   15160:	svcge	0x0077f43f
   15164:			; <UNDEFINED> instruction: 0xf8882201
   15168:	ldrb	r2, [r4, -r0]!
   1516c:			; <UNDEFINED> instruction: 0xf04f9a06
   15170:			; <UNDEFINED> instruction: 0xf6020c01
   15174:			; <UNDEFINED> instruction: 0xf8022204
   15178:	ldr	ip, [r4, r4]
   1517c:	eorvc	r2, sl, r1, lsl #4
   15180:	svclt	0x0000e754
   15184:	andeq	ip, r1, lr, lsl sl
   15188:	andeq	ip, r1, sl, lsl sl
   1518c:	andeq	ip, r1, r4, lsl sl
   15190:	andeq	ip, r1, r2, lsl sl
   15194:	andeq	ip, r1, lr, lsl #20
   15198:	strdeq	ip, [r1], -r4
   1519c:	andeq	ip, r1, r4, ror #18
   151a0:	andeq	ip, r1, ip, lsr r9
   151a4:	andeq	ip, r1, r6, lsl r9
   151a8:			; <UNDEFINED> instruction: 0xf1001e43
   151ac:	strdcs	r0, [r0, -pc]
   151b0:	svcne	0x0001f803
   151b4:			; <UNDEFINED> instruction: 0xd1fb4293
   151b8:	svclt	0x00004770
   151bc:			; <UNDEFINED> instruction: 0xf1001e43
   151c0:	strdcs	r0, [r0, -pc]
   151c4:	svcne	0x0001f803
   151c8:			; <UNDEFINED> instruction: 0xd1fb4293
   151cc:	svclt	0x00004770
   151d0:	mcrne	4, 2, fp, cr3, cr0, {0}
   151d4:	ldrbteq	pc, [pc], #256	; 151dc <floor@plt+0x121bc>	; <UNPREDICTABLE>
   151d8:			; <UNDEFINED> instruction: 0xf8032200
   151dc:	adcmi	r2, r3, #1, 30
   151e0:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   151e4:	andcs	fp, r1, #-1073741814	; 0xc000000a
   151e8:			; <UNDEFINED> instruction: 0xf81154c2
   151ec:	blcs	24df8 <_ZdlPv@@Base+0xeb8c>
   151f0:			; <UNDEFINED> instruction: 0xf85dd1fa
   151f4:	ldrbmi	r4, [r0, -r4, lsl #22]!
   151f8:	mcrne	4, 2, fp, cr3, cr0, {0}
   151fc:	ldrbteq	pc, [pc], #256	; 15204 <floor@plt+0x121e4>	; <UNPREDICTABLE>
   15200:			; <UNDEFINED> instruction: 0xf8032200
   15204:	adcmi	r2, r3, #1, 30
   15208:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1520c:	andcs	fp, r1, #-1073741814	; 0xc000000a
   15210:			; <UNDEFINED> instruction: 0xf81154c2
   15214:	blcs	24e20 <_ZdlPv@@Base+0xebb4>
   15218:			; <UNDEFINED> instruction: 0xf85dd1fa
   1521c:	ldrbmi	r4, [r0, -r4, lsl #22]!
   15220:	svclt	0x00004770
   15224:	stmdbcc	r1, {r4, r5, sl, ip, sp, pc}
   15228:	strvc	pc, [r0], #1280	; 0x500
   1522c:	strcs	r4, [r1, #-1539]	; 0xfffff9fd
   15230:	svccs	0x0001f811
   15234:	andsvc	fp, sp, r2, lsl #2
   15238:	adcmi	r3, r3, #67108864	; 0x4000000
   1523c:	ldfltd	f5, [r0], #-992	; 0xfffffc20
   15240:	svclt	0x00004770
   15244:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   15248:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
   1524c:	addlt	fp, r3, r0, lsl #10
   15250:			; <UNDEFINED> instruction: 0xf7ff9001
   15254:	stmdals	r1, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   15258:			; <UNDEFINED> instruction: 0xf85db003
   1525c:	ldrbmi	pc, [r0, -r4, lsl #22]!	; <UNPREDICTABLE>
   15260:	andeq	ip, r1, sl, asr r7
   15264:	andvs	r2, r3, r1, lsl #6
   15268:	addvs	fp, r1, r9, lsl #2
   1526c:	stmdbmi	r2, {r4, r5, r6, r8, r9, sl, lr}
   15270:	addvs	r4, r1, r9, ror r4
   15274:	svclt	0x00004770
   15278:	andeq	r7, r0, ip, ror #4
   1527c:	andvs	r2, r2, r0, lsl #4
   15280:	svclt	0x00004770
   15284:	addvs	r2, r1, r3, lsl #4
   15288:	ldrbmi	r6, [r0, -r2]!
   1528c:	addvs	r2, r1, r4, lsl #4
   15290:	ldrbmi	r6, [r0, -r2]!
   15294:	andvc	r2, r1, #536870912	; 0x20000000
   15298:	ldrbmi	r6, [r0, -r2]!
   1529c:	sfm	f2, 4, [r0, #20]
   152a0:	andvs	r0, r2, r2, lsl #22
   152a4:	svclt	0x00004770
   152a8:	blx	fec2f2b0 <_ZdlPv@@Base+0xfec19044>
   152ac:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   152b0:	svclt	0x00004770
   152b4:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   152b8:			; <UNDEFINED> instruction: 0x4c193b01
   152bc:	blcs	1264b4 <_ZdlPv@@Base+0x110248>
   152c0:	ldm	pc, {r0, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   152c4:	strne	pc, [lr], -r3
   152c8:	andeq	r2, r3, lr, lsl r8
   152cc:	ldmib	r0, {r0, r2, r4, r8, sl, fp, lr}^
   152d0:	ldmdbmi	r5, {r1, r8, r9, sp}
   152d4:	ldrbtmi	r5, [r9], #-2400	; 0xfffff6a0
   152d8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   152dc:			; <UNDEFINED> instruction: 0xf0016800
   152e0:	blmi	443fe4 <_ZdlPv@@Base+0x42dd78>
   152e4:	stmiapl	r3!, {r7, fp, sp, lr}^
   152e8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   152ec:			; <UNDEFINED> instruction: 0xf7ed6819
   152f0:	blmi	344c4c <_ZdlPv@@Base+0x32e9e0>
   152f4:	stmiapl	r3!, {r9, fp, ip, sp, lr}^
   152f8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   152fc:			; <UNDEFINED> instruction: 0xf7ed6819
   15300:	stmvs	r0, {r0, r4, r7, r8, sl, fp, ip, sp, pc}
   15304:	cdp2	0, 8, cr15, cr6, cr0, {0}
   15308:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
   1530c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   15310:			; <UNDEFINED> instruction: 0xf7ed6819
   15314:	stmvs	r0, {r0, r1, r6, r9, sl, fp, ip, sp, pc}
   15318:	cdp2	0, 11, cr15, cr6, cr0, {0}
   1531c:	ldcllt	7, cr14, [r0, #-976]!	; 0xfffffc30
   15320:	andeq	r9, r1, r4, ror fp
   15324:	andeq	r0, r0, r8, ror #2
   15328:	andeq	r2, r0, sl, asr #23
   1532c:	svcmi	0x00f0e92d
   15330:	ldcmi	0, cr11, [r5, #-524]!	; 0xfffffdf4
   15334:	movwls	r4, #5636	; 0x1604
   15338:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
   1533c:			; <UNDEFINED> instruction: 0x4698d05d
   15340:			; <UNDEFINED> instruction: 0xf8134603
   15344:			; <UNDEFINED> instruction: 0xb3200b01
   15348:	ldrdls	pc, [r0], #143	; 0x8f
   1534c:			; <UNDEFINED> instruction: 0xf8df460e
   15350:	ldrmi	fp, [r7], -r0, asr #1
   15354:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
   15358:	ldrbtmi	r4, [fp], #1273	; 0x4f9
   1535c:	stmdacs	r5!, {r1, r3, r4, r5, r6, r7, sl, lr}
   15360:	stmdavc	r3!, {r2, r4, r5, r8, ip, lr, pc}^
   15364:	blcc	962374 <_ZdlPv@@Base+0x94c108>
   15368:	stmdale	r9, {r1, r2, r3, r8, r9, fp, sp}
   1536c:			; <UNDEFINED> instruction: 0xf003e8df
   15370:	stmdaeq	r8, {r0, r1, r2, r5, fp}
   15374:	stmdaeq	r8, {r3, fp}
   15378:	stmdaeq	r8, {r3, fp}
   1537c:	andseq	r1, r4, r1, lsr #22
   15380:	rsbscs	r4, r8, r9, asr #12
   15384:	stc2l	7, cr15, [r8, #1020]	; 0x3fc
   15388:			; <UNDEFINED> instruction: 0xf8134623
   1538c:	stmdacs	r0, {r0, r8, r9, fp}
   15390:	andlt	sp, r3, r5, ror #3
   15394:	svchi	0x00f0e8bd
   15398:	ldrdcc	pc, [r0], -r8
   1539c:	strbmi	fp, [r0], -fp, ror #3
   153a0:			; <UNDEFINED> instruction: 0xff88f7ff
   153a4:	ldmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   153a8:			; <UNDEFINED> instruction: 0x4638b313
   153ac:			; <UNDEFINED> instruction: 0xff82f7ff
   153b0:	ldmdavs	r3!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   153b4:			; <UNDEFINED> instruction: 0x4630b1b3
   153b8:			; <UNDEFINED> instruction: 0xff7cf7ff
   153bc:	blmi	5cf354 <_ZdlPv@@Base+0x5b90e8>
   153c0:	stmiapl	fp!, {r0, r2, r5, sp}^
   153c4:			; <UNDEFINED> instruction: 0xf7ed6819
   153c8:			; <UNDEFINED> instruction: 0xe7dded5a
   153cc:			; <UNDEFINED> instruction: 0x461c4a12
   153d0:	ldmdavs	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
   153d4:	stc	7, cr15, [r8, #-948]!	; 0xfffffc4c
   153d8:			; <UNDEFINED> instruction: 0x4659e7d6
   153dc:			; <UNDEFINED> instruction: 0xf7ff2074
   153e0:	bfi	pc, fp, #27, #2	; <UNPREDICTABLE>
   153e4:	rsbcs	r4, ip, sp, lsl #18
   153e8:			; <UNDEFINED> instruction: 0xf7ff4479
   153ec:			; <UNDEFINED> instruction: 0xe7e2fd95
   153f0:	rsbscs	r4, r0, r1, asr r6
   153f4:	ldc2	7, cr15, [r0, #1020]	; 0x3fc
   153f8:	stmdbmi	r9, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   153fc:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
   15400:	stc2	7, cr15, [sl, #1020]	; 0x3fc
   15404:	cdple	8, 15, cr7, cr15, cr3, {1}
   15408:	strdeq	r9, [r1], -r8
   1540c:	andeq	r7, r0, ip, lsl #3
   15410:	andeq	r7, r0, sl, lsl #3
   15414:	andeq	r7, r0, r8, lsl #3
   15418:	andeq	r0, r0, r8, ror #2
   1541c:	strdeq	r7, [r0], -ip
   15420:	andeq	r7, r0, r6, ror #1
   15424:	svcmi	0x00f0e92d
   15428:	mcrrmi	0, 8, fp, r4, cr5
   1542c:			; <UNDEFINED> instruction: 0xf8df4617
   15430:	bicsmi	ip, r2, #16, 2
   15434:	svceq	0x00d2447c
   15438:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, lr}
   1543c:	sadd16mi	fp, r3, r4
   15440:			; <UNDEFINED> instruction: 0xf8542300
   15444:	ldmib	sp, {r2, r3, ip, lr}^
   15448:	ldmib	sp, {r1, r2, r3, r8, fp, pc}^
   1544c:	strls	sl, [r2, #-2832]	; 0xfffff4f0
   15450:	bls	a6c6c <_ZdlPv@@Base+0x90a00>
   15454:	ldmdavs	r2, {r0, r1, r8, ip, pc}
   15458:	subsle	r2, r9, r0, lsl #20
   1545c:	movwls	r4, #10297	; 0x2839
   15460:	stmdapl	r4!, {r0, r3, r4, r5, r8, fp, lr}
   15464:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   15468:	blx	1ed1474 <_ZdlPv@@Base+0x1ebb208>
   1546c:	orrlt	r9, r3, r2, lsl #22
   15470:	blcs	b73524 <_ZdlPv@@Base+0xb5d2b8>
   15474:	stmdavc	fp!, {r0, r1, r8, ip, lr, pc}^
   15478:			; <UNDEFINED> instruction: 0x4d34b90b
   1547c:	blls	e6678 <_ZdlPv@@Base+0xd040c>
   15480:	blcs	2f508 <_ZdlPv@@Base+0x1929c>
   15484:	ldmdbmi	r2!, {r1, r2, r3, r6, ip, lr, pc}
   15488:	strls	r4, [r0, -sl, lsr #12]
   1548c:			; <UNDEFINED> instruction: 0xf0014479
   15490:	stmdavs	r1!, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
   15494:			; <UNDEFINED> instruction: 0xf7ed2020
   15498:	ldrshlt	lr, [r6, #194]!	; 0xc2
   1549c:			; <UNDEFINED> instruction: 0xd1272e02
   154a0:	andcs	r4, ip, #44, 16	; 0x2c0000
   154a4:	tstcs	r1, r3, lsr #16
   154a8:			; <UNDEFINED> instruction: 0xf7ed4478
   154ac:	stmdavs	r1!, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
   154b0:			; <UNDEFINED> instruction: 0xf7ed2020
   154b4:	ldrbmi	lr, [fp], -r4, ror #25
   154b8:			; <UNDEFINED> instruction: 0x46494652
   154bc:			; <UNDEFINED> instruction: 0xf7ff4640
   154c0:	stmdavs	r1!, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   154c4:			; <UNDEFINED> instruction: 0xf7ed200a
   154c8:	stmdavs	r0!, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   154cc:	stcl	7, cr15, [r2, #-948]	; 0xfffffc4c
   154d0:	pop	{r0, r2, ip, sp, pc}
   154d4:			; <UNDEFINED> instruction: 0xf0004ff0
   154d8:	ldmdami	pc, {r0, r1, r3, r5, r6, r7, fp, ip, sp, pc}	; <UNPREDICTABLE>
   154dc:	stmdavs	r3!, {r0, r8, sp}
   154e0:	ldrbtmi	r2, [r8], #-520	; 0xfffffdf8
   154e4:	ldcl	7, cr15, [r2], {237}	; 0xed
   154e8:	eorcs	r6, r0, r1, lsr #16
   154ec:	stcl	7, cr15, [r6], {237}	; 0xed
   154f0:			; <UNDEFINED> instruction: 0x4652465b
   154f4:	strbmi	r4, [r0], -r9, asr #12
   154f8:			; <UNDEFINED> instruction: 0xff18f7ff
   154fc:	andcs	r6, sl, r1, lsr #16
   15500:	ldc	7, cr15, [ip], #948	; 0x3b4
   15504:	andlt	r6, r5, r0, lsr #16
   15508:	svcmi	0x00f0e8bd
   1550c:	stclt	7, cr15, [r0, #-948]!	; 0xfffffc4c
   15510:	blmi	343964 <_ZdlPv@@Base+0x32d6f8>
   15514:	strb	r5, [r0, r4, ror #17]
   15518:	stmiapl	r4!, {r1, r3, r8, r9, fp, lr}^
   1551c:	blcs	b735d0 <_ZdlPv@@Base+0xb5d364>
   15520:	str	sp, [r8, sp, lsr #3]!
   15524:	ldrtmi	r4, [fp], -sp, lsl #18
   15528:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   1552c:	blx	651538 <_ZdlPv@@Base+0x63b2cc>
   15530:	eorcs	r6, r0, r1, lsr #16
   15534:	stc	7, cr15, [r2], #948	; 0x3b4
   15538:	svclt	0x0000e7af
   1553c:	strdeq	r9, [r1], -ip
   15540:	andeq	r0, r0, r4, asr #2
   15544:	andeq	r0, r0, r8, ror #2
   15548:	strheq	r7, [r0], -r8
   1554c:	andeq	r7, r0, ip, lsl #1
   15550:	muleq	r0, r4, r0
   15554:	andeq	r7, r0, ip, lsl #1
   15558:	andeq	r7, r0, r2, rrx
   1555c:	andeq	r7, r0, r2
   15560:			; <UNDEFINED> instruction: 0x4605b5f0
   15564:	strmi	r4, [lr], -lr, lsl #24
   15568:	ldrmi	r4, [r7], -lr, lsl #16
   1556c:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
   15570:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
   15574:	strtmi	fp, [r2], -r7, lsl #1
   15578:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
   1557c:	ldmdapl	r2, {r0, r8, r9, sp}^
   15580:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
   15584:	andls	r6, r5, #65536	; 0x10000
   15588:	stmdavs	r2!, {r0, r2, fp, ip, pc}
   1558c:	stmib	sp, {fp, sp, lr}^
   15590:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
   15594:			; <UNDEFINED> instruction: 0xf7ff5600
   15598:	andlt	pc, r7, r5, asr #30
   1559c:	svclt	0x0000bdf0
   155a0:	andeq	r9, r1, r2, asr #17
   155a4:	muleq	r0, ip, r1
   155a8:	andeq	r0, r0, ip, lsl #3
   155ac:	andeq	r0, r0, r8, lsr r1
   155b0:			; <UNDEFINED> instruction: 0x4605b5f0
   155b4:	strmi	r4, [lr], -lr, lsl #24
   155b8:	ldrmi	r4, [r7], -lr, lsl #16
   155bc:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
   155c0:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
   155c4:	strtmi	fp, [r2], -r7, lsl #1
   155c8:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
   155cc:	ldmdapl	r2, {r8, r9, sp}^
   155d0:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
   155d4:	andls	r6, r5, #65536	; 0x10000
   155d8:	stmdavs	r2!, {r0, r2, fp, ip, pc}
   155dc:	stmib	sp, {fp, sp, lr}^
   155e0:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
   155e4:			; <UNDEFINED> instruction: 0xf7ff5600
   155e8:	andlt	pc, r7, sp, lsl pc	; <UNPREDICTABLE>
   155ec:	svclt	0x0000bdf0
   155f0:	andeq	r9, r1, r2, ror r8
   155f4:	muleq	r0, ip, r1
   155f8:	andeq	r0, r0, ip, lsl #3
   155fc:	andeq	r0, r0, r8, lsr r1
   15600:			; <UNDEFINED> instruction: 0x4605b5f0
   15604:	strmi	r4, [lr], -lr, lsl #24
   15608:	ldrmi	r4, [r7], -lr, lsl #16
   1560c:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
   15610:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
   15614:	strtmi	fp, [r2], -r7, lsl #1
   15618:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
   1561c:	ldmdapl	r2, {r1, r8, r9, sp}^
   15620:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
   15624:	andls	r6, r5, #65536	; 0x10000
   15628:	stmdavs	r2!, {r0, r2, fp, ip, pc}
   1562c:	stmib	sp, {fp, sp, lr}^
   15630:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
   15634:			; <UNDEFINED> instruction: 0xf7ff5600
   15638:	strdlt	pc, [r7], -r5
   1563c:	svclt	0x0000bdf0
   15640:	andeq	r9, r1, r2, lsr #16
   15644:	muleq	r0, ip, r1
   15648:	andeq	r0, r0, ip, lsl #3
   1564c:	andeq	r0, r0, r8, lsr r1
   15650:	addlt	fp, r5, r0, lsr r5
   15654:	strpl	lr, [r8], #-2525	; 0xfffff623
   15658:	strmi	r9, [sl], -r0, lsl #4
   1565c:	stmib	sp, {r8, sp}^
   15660:	movwcs	r3, #5377	; 0x1501
   15664:			; <UNDEFINED> instruction: 0xf7ff9403
   15668:	ldrdlt	pc, [r5], -sp
   1566c:	svclt	0x0000bd30
   15670:	addlt	fp, r5, r0, lsr r5
   15674:	strpl	lr, [r8], #-2525	; 0xfffff623
   15678:	movwcs	r9, #769	; 0x301
   1567c:	strmi	r9, [sl], -r0, lsl #4
   15680:	ldrmi	r9, [r9], -r2, lsl #10
   15684:			; <UNDEFINED> instruction: 0xf7ff9403
   15688:	andlt	pc, r5, sp, asr #29
   1568c:	svclt	0x0000bd30
   15690:	addlt	fp, r5, r0, lsr r5
   15694:	strpl	lr, [r8], #-2525	; 0xfffff623
   15698:	strmi	r9, [sl], -r0, lsl #4
   1569c:	stmib	sp, {r8, sp}^
   156a0:	movwcs	r3, #9473	; 0x2501
   156a4:			; <UNDEFINED> instruction: 0xf7ff9403
   156a8:			; <UNDEFINED> instruction: 0xb005febd
   156ac:	svclt	0x0000bd30
   156b0:	strlt	r2, [r8, #-3]
   156b4:	bl	1053670 <_ZdlPv@@Base+0x103d404>
   156b8:	svcmi	0x00f0e92d
   156bc:	ldmib	r1, {r0, r1, r3, r7, r9, sl, lr}^
   156c0:			; <UNDEFINED> instruction: 0xf8d18608
   156c4:	ldrmi	lr, [r0, #0]!
   156c8:	ldrbmi	fp, [r6, #-4024]!	; 0xfffff048
   156cc:	bl	455cc <_ZdlPv@@Base+0x2f360>
   156d0:	ldrbtmi	r0, [r7], -r6, lsl #25
   156d4:	ble	7a6fe8 <_ZdlPv@@Base+0x790d7c>
   156d8:	bl	fe99c5c8 <_ZdlPv@@Base+0xfe98635c>
   156dc:	strbmi	r0, [sl, #-2307]	; 0xfffff6fd
   156e0:	bl	fea0cb70 <_ZdlPv@@Base+0xfe9f6904>
   156e4:	ldrmi	r0, [r9], #1801	; 0x709
   156e8:	addeq	lr, r3, #0, 22
   156ec:	stmibeq	r9, {r8, r9, fp, sp, lr, pc}
   156f0:	streq	lr, [r7], #2816	; 0xb00
   156f4:	ldmdavs	r5, {r0, r5, fp, sp, lr}
   156f8:	blne	153808 <_ZdlPv@@Base+0x13d59c>
   156fc:			; <UNDEFINED> instruction: 0xf8444591
   15700:	mvnsle	r5, r4, lsl #22
   15704:	svclt	0x00d442b7
   15708:	andcs	r2, r1, #0, 4
   1570c:	svclt	0x00a842b3
   15710:	bcs	1df18 <_ZdlPv@@Base+0x7cac>
   15714:	bl	febc9e9c <_ZdlPv@@Base+0xfebb3c30>
   15718:			; <UNDEFINED> instruction: 0xf8cb0606
   1571c:	strbmi	lr, [r6], #-36	; 0xffffffdc
   15720:	eorvs	pc, r0, fp, asr #17
   15724:	svchi	0x00f0e8bd
   15728:	beq	110338 <_ZdlPv@@Base+0xfa0cc>
   1572c:	orreq	lr, r3, #0, 22
   15730:	bl	270c0 <_ZdlPv@@Base+0x10e54>
   15734:	ldmdavs	r4, {r1, r3, r7, r8, fp}
   15738:			; <UNDEFINED> instruction: 0xf843681d
   1573c:	ldrmi	r4, [r9, #2820]	; 0xb04
   15740:	blpl	153850 <_ZdlPv@@Base+0x13d5e4>
   15744:			; <UNDEFINED> instruction: 0x4653d1f7
   15748:	svclt	0x0000e7dc
   1574c:	svcmi	0x00f0e92d
   15750:			; <UNDEFINED> instruction: 0x4692b091
   15754:	ldcls	8, cr7, [sp], {18}
   15758:	movwls	r2, #14906	; 0x3a3a
   1575c:	stmdavs	r5!, {r1, r8, ip, pc}^
   15760:	movwcs	fp, #3852	; 0xf0c
   15764:	cfmadd32ne	mvax1, mvfx4, mvfx6, mvfx11
   15768:			; <UNDEFINED> instruction: 0xf8df9304
   1576c:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
   15770:	vcgt.u8	d25, d0, d5
   15774:	stmdavs	r3!, {r2, r6, r7, pc}
   15778:	rscvs	r2, r2, r0, lsl #4
   1577c:	cmple	r5, r0, lsl #22
   15780:	eorvs	r2, r3, r1, lsl #6
   15784:	andcs	r6, r0, #805306374	; 0x30000006
   15788:	blls	72e01c <_ZdlPv@@Base+0x717db0>
   1578c:	blcs	2dd1c <_ZdlPv@@Base+0x17ab0>
   15790:	addshi	pc, r7, r0
   15794:	mvnvs	r2, r1, lsl #6
   15798:	mulne	r0, sl, r8
   1579c:			; <UNDEFINED> instruction: 0xf000292d
   157a0:	stmdbcs	fp!, {r0, r1, r2, r5, r7, r8, pc}
   157a4:			; <UNDEFINED> instruction: 0x61a2bf1c
   157a8:	tstle	r3, r3, lsr #2
   157ac:	beq	91bdc <_ZdlPv@@Base+0x7b970>
   157b0:			; <UNDEFINED> instruction: 0x612361a2
   157b4:	bvs	18ef844 <_ZdlPv@@Base+0x18d95d8>
   157b8:	bvs	8e620c <_ZdlPv@@Base+0x8cffa0>
   157bc:	rsbvs	fp, r2, #200, 30	; 0x320
   157c0:	stmibvs	r3!, {r1, r3, r4, r7, r9, lr}
   157c4:	eorvs	fp, r2, #184, 30	; 0x2e0
   157c8:			; <UNDEFINED> instruction: 0xf0002b01
   157cc:	addsmi	r8, r6, #155	; 0x9b
   157d0:	addshi	pc, r0, r0
   157d4:			; <UNDEFINED> instruction: 0xf8509802
   157d8:	stmdavc	fp!, {r1, r5, ip, lr}
   157dc:	cmnle	r2, sp, lsr #22
   157e0:	blcs	b73994 <_ZdlPv@@Base+0xb5d728>
   157e4:	stmiavc	fp!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
   157e8:	cmple	ip, r0, lsl #22
   157ec:	andcc	r6, r1, #143360	; 0x23000
   157f0:	eorvs	r6, r2, r1, ror #20
   157f4:			; <UNDEFINED> instruction: 0xf000428b
   157f8:	addmi	r8, sl, #0, 4
   157fc:	strtmi	sp, [r1], -r3
   15800:			; <UNDEFINED> instruction: 0xff5af7ff
   15804:	rsbvs	r6, r6, #143360	; 0x23000
   15808:	rsbs	r6, r5, r6, lsr #32
   1580c:	bcs	2fc9c <_ZdlPv@@Base+0x19a30>
   15810:	stmdbvs	r5!, {r3, r4, r5, r7, ip, lr, pc}^
   15814:	sbcle	r2, sp, r0, lsl #26
   15818:	blcs	338cc <_ZdlPv@@Base+0x1d660>
   1581c:	blls	109b4c <_ZdlPv@@Base+0xf38e0>
   15820:	stmdavs	r3!, {r0, r1, r4, r6, r7, r8, ip, sp, pc}
   15824:	movwls	r9, #31234	; 0x7a02
   15828:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1582c:	stmib	sp, {r0, r4, r6, fp, ip, sp, lr}^
   15830:	addseq	r3, fp, r9, lsl #4
   15834:	movwls	r2, #59693	; 0xe92d
   15838:	ldrmi	r9, [r3], -r8, lsl #2
   1583c:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
   15840:	cmplt	sl, fp, lsl sl
   15844:	blcs	33ab8 <_ZdlPv@@Base+0x1d84c>
   15848:	rscshi	pc, fp, r0, asr #32
   1584c:			; <UNDEFINED> instruction: 0xf7ed4650
   15850:	stmdacs	r0, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
   15854:	rscshi	pc, r5, r0
   15858:	cmnvs	r7, pc, ror #24
   1585c:	mulhi	r0, r5, r8
   15860:			; <UNDEFINED> instruction: 0x46414650
   15864:			; <UNDEFINED> instruction: 0xf7ed46c1
   15868:	stmdavc	fp!, {r6, r7, r8, r9, fp, sp, lr, pc}^
   1586c:	rsbsle	r2, fp, r0, lsl #22
   15870:	svceq	0x003af1b8
   15874:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   15878:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
   1587c:	stmdavc	r3, {r1, fp, ip, sp, lr}^
   15880:	rsbsle	r2, r5, r7, asr sl
   15884:	tstle	r8, sl, lsr fp
   15888:	stmdavc	sl!, {r0, r1, r7, fp, ip, sp, lr}^
   1588c:			; <UNDEFINED> instruction: 0xf0002b3a
   15890:	stmdavs	r3!, {r1, r2, r3, r5, r7, r8, pc}
   15894:			; <UNDEFINED> instruction: 0xf0002a00
   15898:	movwcc	r8, #4547	; 0x11c3
   1589c:	eorvs	r6, r3, r7, ror #1
   158a0:	cmnvs	r3, r0, lsl #6
   158a4:	stmdavc	fp!, {r0, r3, sp, lr, pc}
   158a8:	suble	r2, sp, sp, lsr #22
   158ac:	teqlt	r3, #2670592	; 0x28c000
   158b0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   158b4:	rscvs	r3, r5, r1, lsl #4
   158b8:	strbmi	r6, [r8], -r2, lsr #32
   158bc:	pop	{r0, r4, ip, sp, pc}
   158c0:			; <UNDEFINED> instruction: 0xf8df8ff0
   158c4:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
   158c8:	bl	1c53884 <_ZdlPv@@Base+0x1c3d618>
   158cc:			; <UNDEFINED> instruction: 0xf0002800
   158d0:	movwcs	r8, #4257	; 0x10a1
   158d4:			; <UNDEFINED> instruction: 0xf89a61e3
   158d8:	stmdbvs	r5!, {ip, sp}^
   158dc:			; <UNDEFINED> instruction: 0xf0002b2d
   158e0:	blcs	af5b94 <_ZdlPv@@Base+0xadf928>
   158e4:	blls	74555c <_ZdlPv@@Base+0x72f2f0>
   158e8:			; <UNDEFINED> instruction: 0xf00061a3
   158ec:	movwcs	r8, #4256	; 0x10a0
   158f0:	str	r6, [pc, r3, lsr #2]
   158f4:			; <UNDEFINED> instruction: 0x3608e9d4
   158f8:	svclt	0x001842b3
   158fc:			; <UNDEFINED> instruction: 0xf04f6023
   15900:			; <UNDEFINED> instruction: 0xe7da39ff
   15904:	movwne	lr, #35284	; 0x89d4
   15908:			; <UNDEFINED> instruction: 0xd07e4299
   1590c:	mulle	r4, sl, r2
   15910:	strtmi	r9, [r1], -r2, lsl #16
   15914:	mrc2	7, 6, pc, cr0, cr15, {7}
   15918:	addsmi	r6, lr, #2293760	; 0x230000
   1591c:	rschi	pc, lr, r0, asr #6
   15920:	bl	bc130 <_ZdlPv@@Base+0xa5ec4>
   15924:	and	r0, r4, r3, lsl #3
   15928:	eorvs	r3, r3, r1, lsl #6
   1592c:			; <UNDEFINED> instruction: 0xf00042b3
   15930:			; <UNDEFINED> instruction: 0xf85180e5
   15934:	ldmdavc	r0, {r2, r8, r9, fp, sp}
   15938:	mvnsle	r2, sp, lsr #16
   1593c:	bcs	33a8c <_ZdlPv@@Base+0x1d820>
   15940:	stmdavs	r2!, {r1, r4, r5, r6, r7, ip, lr, pc}
   15944:	strb	r6, [r2, -r3, ror #4]
   15948:	blcs	33afc <_ZdlPv@@Base+0x1d890>
   1594c:			; <UNDEFINED> instruction: 0xf1a3d0ae
   15950:	bls	d660c <_ZdlPv@@Base+0xc03a0>
   15954:			; <UNDEFINED> instruction: 0xf383fab3
   15958:	bcs	17ecc <_ZdlPv@@Base+0x1c60>
   1595c:	movwcs	fp, #3848	; 0xf08
   15960:	ldrmi	r3, [sp], #-769	; 0xfffffcff
   15964:	ldrb	r6, [sl, -r5, ror #2]
   15968:	movwcc	r6, #6179	; 0x1823
   1596c:	ldrb	r6, [pc, -r3, lsr #32]!
   15970:	orrle	r2, r7, fp, lsr fp
   15974:	stmdavs	r3!, {r1, r3, r5, r6, fp, ip, sp, lr}
   15978:			; <UNDEFINED> instruction: 0xf0002a00
   1597c:	movwcc	r8, #4502	; 0x1196
   15980:	eorvs	r6, r3, r7, ror #1
   15984:	ldmdavc	sp!, {r0, r1, r2, r5, r6, r8, sp, lr}
   15988:	svclt	0x00182d00
   1598c:			; <UNDEFINED> instruction: 0xf0002d3d
   15990:			; <UNDEFINED> instruction: 0x463b823e
   15994:	svcpl	0x0001f813
   15998:	svclt	0x00182d00
   1599c:	mvnsle	r2, sp, lsr sp
   159a0:	stmdbls	r3, {r1, r2, r8, r9, ip, pc}
   159a4:	blcs	2f9d8 <_ZdlPv@@Base+0x1976c>
   159a8:	eorshi	pc, r3, #0
   159ac:			; <UNDEFINED> instruction: 0xf04f9a06
   159b0:	ldrls	r0, [sp], #-2048	; 0xfffff800
   159b4:	blne	ff4a73e0 <_ZdlPv@@Base+0xff491174>
   159b8:	strls	r9, [r8], -r7, lsl #10
   159bc:			; <UNDEFINED> instruction: 0xf8cd461d
   159c0:	strbmi	sl, [r6], -r4, lsr #32
   159c4:	ldrsbtlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   159c8:			; <UNDEFINED> instruction: 0x46444692
   159cc:	andhi	pc, ip, sp, asr #17
   159d0:	strcs	lr, [r1], -r7
   159d4:	svcpl	0x0010f859
   159d8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   159dc:			; <UNDEFINED> instruction: 0xf0002d00
   159e0:			; <UNDEFINED> instruction: 0x4639813a
   159e4:			; <UNDEFINED> instruction: 0x46284652
   159e8:	ldmib	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   159ec:	strtmi	r4, [r8], -r1, lsl #12
   159f0:	mvnle	r2, r0, lsl #18
   159f4:	b	18d39b0 <_ZdlPv@@Base+0x18bd744>
   159f8:			; <UNDEFINED> instruction: 0xf0004550
   159fc:	stfcsd	f0, [r0], {193}	; 0xc1
   15a00:	strbmi	sp, [ip], -r7, ror #3
   15a04:	andhi	pc, ip, sp, asr #17
   15a08:	addsmi	lr, sl, #228, 14	; 0x3900000
   15a0c:	ldrmi	sp, [r3], -r5, lsl #1
   15a10:	str	r6, [r2, r2, lsr #4]
   15a14:	stmdbvs	r5!, {r2, r3, r4, r8, r9, fp, ip, pc}^
   15a18:			; <UNDEFINED> instruction: 0xf89a61e3
   15a1c:	blcs	b61a24 <_ZdlPv@@Base+0xb4b7b8>
   15a20:	blcs	b09a50 <_ZdlPv@@Base+0xaf37e4>
   15a24:	movwcs	fp, #7964	; 0x1f1c
   15a28:			; <UNDEFINED> instruction: 0xf47f61a3
   15a2c:	movwcs	sl, #3936	; 0xf60
   15a30:	beq	91e60 <_ZdlPv@@Base+0x7bbf4>
   15a34:	ldrb	r6, [sl, -r3, lsr #3]
   15a38:			; <UNDEFINED> instruction: 0xf10a2302
   15a3c:			; <UNDEFINED> instruction: 0x61a30a01
   15a40:	stmdavc	fp!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
   15a44:	blcs	274f0 <_ZdlPv@@Base+0x11284>
   15a48:	blcs	f856b0 <_ZdlPv@@Base+0xf6f444>
   15a4c:	andle	r9, r5, pc, lsl #6
   15a50:	svccc	0x0001f819
   15a54:	svclt	0x00182b00
   15a58:	mvnsle	r2, sp, lsr fp
   15a5c:	ldmdavs	pc, {r0, r1, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   15a60:			; <UNDEFINED> instruction: 0xf0002f00
   15a64:	bl	fea75cd0 <_ZdlPv@@Base+0xfea5fa64>
   15a68:			; <UNDEFINED> instruction: 0xf04f0205
   15a6c:	ldrmi	r0, [fp], r0, lsl #16
   15a70:	strls	lr, [fp], -sp, asr #19
   15a74:	mvnscc	pc, #79	; 0x4f
   15a78:	eorsge	pc, r4, sp, asr #17
   15a7c:			; <UNDEFINED> instruction: 0x4646941d
   15a80:			; <UNDEFINED> instruction: 0x46444692
   15a84:	and	r9, ip, r6, lsl #6
   15a88:	stmdblt	r3!, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
   15a8c:			; <UNDEFINED> instruction: 0xf8db6860
   15a90:	addmi	r1, r8, #4
   15a94:			; <UNDEFINED> instruction: 0x2601d034
   15a98:	svcvc	0x0010f85b
   15a9c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   15aa0:			; <UNDEFINED> instruction: 0x4652b1b7
   15aa4:	ldrtmi	r4, [r8], -r9, lsr #12
   15aa8:	ldmdb	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15aac:	mvnsle	r2, r0, lsl #16
   15ab0:			; <UNDEFINED> instruction: 0xf7ed4638
   15ab4:	ldrbmi	lr, [r0, #-2564]	; 0xfffff5fc
   15ab8:	stccs	0, cr13, [r0], {68}	; 0x44
   15abc:	ldrbmi	sp, [ip], -r4, ror #3
   15ac0:	svcvc	0x0010f85b
   15ac4:	andshi	pc, r8, sp, asr #17
   15ac8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   15acc:	mvnle	r2, r0, lsl #30
   15ad0:			; <UNDEFINED> instruction: 0x46224633
   15ad4:			; <UNDEFINED> instruction: 0x960be9dd
   15ad8:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
   15adc:	blcs	3cb58 <_ZdlPv@@Base+0x268ec>
   15ae0:	addhi	pc, lr, r0, asr #32
   15ae4:	subsle	r2, r7, r0, lsl #20
   15ae8:			; <UNDEFINED> instruction: 0x8018f8dd
   15aec:	eor	r4, pc, r7, lsl r6	; <UNPREDICTABLE>
   15af0:			; <UNDEFINED> instruction: 0xf10a6123
   15af4:	movwcs	r0, #10753	; 0x2a01
   15af8:	ldrb	r6, [fp], -r3, lsr #3
   15afc:			; <UNDEFINED> instruction: 0xe721461a
   15b00:			; <UNDEFINED> instruction: 0xf8db68a0
   15b04:	addmi	r1, r8, #8
   15b08:	stmiavs	r0!, {r0, r2, r6, r7, r8, ip, lr, pc}^
   15b0c:	ldrdne	pc, [ip], -fp
   15b10:	svclt	0x00184288
   15b14:	ldr	r2, [pc, r1, lsl #12]!
   15b18:	cmnlt	r3, r4, lsl #22
   15b1c:	blmi	ffd7bb38 <_ZdlPv@@Base+0xffd658cc>
   15b20:	stmibvs	r1!, {r1, r9, fp, ip, pc}^
   15b24:	ldmdavs	r2, {r0, r1, r6, r7, fp, ip, lr}
   15b28:			; <UNDEFINED> instruction: 0x46436818
   15b2c:			; <UNDEFINED> instruction: 0xf0002900
   15b30:	ldmibmi	r1!, {r0, r7, pc}^
   15b34:			; <UNDEFINED> instruction: 0xf0004479
   15b38:			; <UNDEFINED> instruction: 0xf8c4ff13
   15b3c:			; <UNDEFINED> instruction: 0xf04f8008
   15b40:			; <UNDEFINED> instruction: 0xe6ba093f
   15b44:			; <UNDEFINED> instruction: 0x960be9dd
   15b48:			; <UNDEFINED> instruction: 0xf8dd465f
   15b4c:	ldcls	0, cr10, [sp], {52}	; 0x34
   15b50:	ldmdavs	sl!, {r0, r1, r2, r8, r9, fp, ip, pc}^
   15b54:	eorvs	r3, r3, r1, lsl #6
   15b58:	mulne	r0, r9, r8
   15b5c:	bcs	84208 <_ZdlPv@@Base+0x6df9c>
   15b60:	strtmi	sp, [r8], -sp, rrx
   15b64:	stmib	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15b68:	strtmi	r9, [r8], #-2842	; 0xfffff4e6
   15b6c:	tstlt	fp, r0, ror #2
   15b70:	andhi	pc, r0, r3, asr #17
   15b74:			; <UNDEFINED> instruction: 0xf8d768bb
   15b78:	blcs	39bb0 <_ZdlPv@@Base+0x23944>
   15b7c:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
   15b80:	andls	pc, r0, r3, asr #17
   15b84:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15b88:	bcs	4f5ec <_ZdlPv@@Base+0x39380>
   15b8c:	adchi	pc, r6, r0
   15b90:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
   15b94:	strb	r6, [r4, r3, ror #1]!
   15b98:	blcs	3c80c <_ZdlPv@@Base+0x265a0>
   15b9c:	adcshi	pc, pc, r0
   15ba0:	blcs	b7c7c8 <_ZdlPv@@Base+0xb6655c>
   15ba4:	tsthi	r5, r0	; <UNPREDICTABLE>
   15ba8:	ldrbmi	r9, [r0], -pc, lsl #18
   15bac:	b	753b68 <_ZdlPv@@Base+0x73d8fc>
   15bb0:			; <UNDEFINED> instruction: 0xf47f2800
   15bb4:	blls	141500 <_ZdlPv@@Base+0x12b294>
   15bb8:	stmibmi	lr, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
   15bbc:	blls	2bbbd8 <_ZdlPv@@Base+0x2a596c>
   15bc0:	stmdapl	r0, {r1, r9, fp, ip, pc}^
   15bc4:	ldmdavc	fp, {r0, r2, r3, r6, r7, r8, fp, lr}
   15bc8:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
   15bcc:	stmdavs	r0, {r8, sl, ip, pc}
   15bd0:	cdp2	0, 12, cr15, cr6, cr0, {0}
   15bd4:	movwls	r6, #38947	; 0x9823
   15bd8:	andcs	r4, r0, #205824	; 0x32400
   15bdc:			; <UNDEFINED> instruction: 0xf04f9909
   15be0:	ldrbtmi	r0, [fp], #-2367	; 0xfffff6c1
   15be4:	smlatbcc	r1, r2, r0, r6
   15be8:	eorvs	r6, r1, r3, ror #2
   15bec:	mvnslt	lr, r5, ror #12
   15bf0:	rscvs	r6, r7, r3, lsr #16
   15bf4:	eorvs	r3, r3, r1, lsl #6
   15bf8:			; <UNDEFINED> instruction: 0x4613e652
   15bfc:	str	r6, [r2], -r2, lsr #4
   15c00:	blcs	3c818 <_ZdlPv@@Base+0x265ac>
   15c04:			; <UNDEFINED> instruction: 0x4628d15b
   15c08:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   15c0c:	ldmdb	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15c10:	movwcc	r9, #6919	; 0x1b07
   15c14:	movwcs	r6, #35	; 0x23
   15c18:	strtmi	r6, [r8], #-163	; 0xffffff5d
   15c1c:	strb	r6, [ip], -r0, ror #2
   15c20:			; <UNDEFINED> instruction: 0xf000429e
   15c24:	bls	b5ea8 <_ZdlPv@@Base+0x9fc3c>
   15c28:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   15c2c:	eorvs	r3, r3, r1, lsl #6
   15c30:	ldrt	r6, [r5], -r2, ror #1
   15c34:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
   15c38:	cdp2	0, 9, cr15, cr2, cr0, {0}
   15c3c:	adcsmi	lr, r3, #32768000	; 0x1f40000
   15c40:	adchi	pc, r7, r0, lsl #5
   15c44:	blls	bc484 <_ZdlPv@@Base+0xa6218>
   15c48:	bls	1e6c9c <_ZdlPv@@Base+0x1d0a30>
   15c4c:	andcc	r6, r2, #5963776	; 0x5b0000
   15c50:	rscvs	r6, r3, r2, lsr #32
   15c54:			; <UNDEFINED> instruction: 0xf8cde785
   15c58:			; <UNDEFINED> instruction: 0x4633b074
   15c5c:	ldmib	sp, {r0, r1, r5, r7, r9, sl, lr}^
   15c60:			; <UNDEFINED> instruction: 0xf8dd5607
   15c64:	ldcls	0, cr10, [sp], {36}	; 0x24
   15c68:			; <UNDEFINED> instruction: 0xf0402b00
   15c6c:			; <UNDEFINED> instruction: 0xf1bb80a4
   15c70:			; <UNDEFINED> instruction: 0xf0000f00
   15c74:			; <UNDEFINED> instruction: 0xf8db80ce
   15c78:	stccs	0, cr3, [r0, #-16]
   15c7c:	blcs	49e18 <_ZdlPv@@Base+0x33bac>
   15c80:	sbcshi	pc, r3, r0
   15c84:	movwcc	r9, #6918	; 0x1b06
   15c88:	ldrtmi	r6, [r8], -r3, ror #1
   15c8c:	ldmdb	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15c90:	ldrtmi	r9, [r8], #-2842	; 0xfffff4e6
   15c94:	tstlt	r3, r0, ror #2
   15c98:	blls	e7508 <_ZdlPv@@Base+0xd129c>
   15c9c:	ldmib	fp, {r0, r1, r4, sp, lr}^
   15ca0:	blcs	240b0 <_ZdlPv@@Base+0xde44>
   15ca4:	svcge	0x006cf47f
   15ca8:	addsmi	lr, lr, #7340032	; 0x700000
   15cac:	addshi	pc, r5, r0
   15cb0:			; <UNDEFINED> instruction: 0xf8529a02
   15cb4:	movwcc	r7, #4131	; 0x1023
   15cb8:	rscvs	r6, r7, r3, lsr #32
   15cbc:	stcls	6, cr14, [r5, #-392]	; 0xfffffe78
   15cc0:	bls	a7ef8 <_ZdlPv@@Base+0x91c8c>
   15cc4:	stmdapl	r8!, {r4, r7, r8, fp, lr}
   15cc8:	ldrbtmi	r9, [r9], #-2826	; 0xfffff4f6
   15ccc:	stmdavs	r0, {r1, r4, fp, sp, lr}
   15cd0:	cdp2	0, 4, cr15, cr6, cr0, {0}
   15cd4:	stmdbvs	r5!, {r0, r1, r5, fp, sp, lr}^
   15cd8:	ldr	r9, [r4, r7, lsl #6]
   15cdc:			; <UNDEFINED> instruction: 0xb1a39b04
   15ce0:	stmdals	r7, {r1, r9, fp, ip, pc}
   15ce4:	stmdbls	r5, {r0, r1, r7, r8, r9, fp, lr}
   15ce8:	eorpl	pc, r0, r2, asr r8	; <UNPREDICTABLE>
   15cec:	stmiapl	r8, {r1, r4, fp, sp, lr}^
   15cf0:	ldmdavs	r9!, {r0, r1, r3, r5, r6, fp, ip, sp, lr}
   15cf4:	stmdavs	r0, {r0, r2, r3, r5, r8, r9, fp, sp}
   15cf8:	addshi	pc, r0, r0
   15cfc:	tstls	r0, fp, lsr #16
   15d00:	ldrbtmi	r4, [r9], #-2434	; 0xfffff67e
   15d04:	cdp2	0, 2, cr15, cr12, cr0, {0}
   15d08:	strtmi	r6, [r8], -r5, ror #18
   15d0c:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   15d10:	ldm	r4, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15d14:	strdvs	r6, [r3], fp	; <UNPREDICTABLE>
   15d18:	cmnvs	r0, r8, lsr #8
   15d1c:	blls	14f458 <_ZdlPv@@Base+0x1391ec>
   15d20:			; <UNDEFINED> instruction: 0xf43f2b00
   15d24:	blls	241a90 <_ZdlPv@@Base+0x22b824>
   15d28:			; <UNDEFINED> instruction: 0xf47f2b2d
   15d2c:	strtmi	sl, [fp], -r6, asr #30
   15d30:	stcls	8, cr4, [r5, #-448]	; 0xfffffe40
   15d34:	ldmdbmi	r6!, {r1, r9, fp, ip, pc}^
   15d38:	ldmdavs	r2, {r3, r5, fp, ip, lr}
   15d3c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   15d40:	cdp2	0, 0, cr15, cr14, cr0, {0}
   15d44:	movwls	r6, #38947	; 0x9823
   15d48:	blcs	8fa68 <_ZdlPv@@Base+0x797fc>
   15d4c:	stmdavs	r3!, {r0, r2, r3, r4, r7, r8, ip, lr, pc}
   15d50:	vrshr.s64	d4, d19, #64
   15d54:	bls	b5fa8 <_ZdlPv@@Base+0x9fd3c>
   15d58:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   15d5c:	eorvs	r3, r3, r1, lsl #6
   15d60:	ldr	r6, [r2, r2, ror #1]
   15d64:	blcs	3c97c <_ZdlPv@@Base+0x26710>
   15d68:			; <UNDEFINED> instruction: 0xf8c4d145
   15d6c:			; <UNDEFINED> instruction: 0xf89a8008
   15d70:	blcs	ea1d78 <_ZdlPv@@Base+0xe8bb0c>
   15d74:			; <UNDEFINED> instruction: 0xf04fbf0c
   15d78:			; <UNDEFINED> instruction: 0xf04f093a
   15d7c:	str	r0, [pc, #2367]	; 166c3 <_ZdlPv@@Base+0x457>
   15d80:	ldmib	sp, {r2, r3, r4, r6, r9, sl, lr}^
   15d84:			; <UNDEFINED> instruction: 0xf8dd5607
   15d88:	strbmi	sl, [fp], r4, lsr #32
   15d8c:	andhi	pc, ip, sp, asr #17
   15d90:	blls	14fb5c <_ZdlPv@@Base+0x1398f0>
   15d94:	cmple	r3, r0, lsl #22
   15d98:			; <UNDEFINED> instruction: 0xf7ed4628
   15d9c:	ldmvs	fp!, {r4, r7, fp, sp, lr, pc}^
   15da0:	strtmi	r6, [r8], #-163	; 0xffffff5d
   15da4:			; <UNDEFINED> instruction: 0xf89a6160
   15da8:	blcs	ea1db0 <_ZdlPv@@Base+0xe8bb44>
   15dac:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   15db0:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15db4:	blls	14f3c0 <_ZdlPv@@Base+0x139154>
   15db8:	cmple	r0, r0, lsl #22
   15dbc:			; <UNDEFINED> instruction: 0xf04f4638
   15dc0:			; <UNDEFINED> instruction: 0xf7ed093f
   15dc4:	stmdavs	r3!, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
   15dc8:	eorvs	r3, r3, r1, lsl #6
   15dcc:	cmnvs	r0, r8, lsr r4
   15dd0:	blls	14f3a4 <_ZdlPv@@Base+0x139138>
   15dd4:			; <UNDEFINED> instruction: 0xd1aa2b00
   15dd8:	blls	14f9d8 <_ZdlPv@@Base+0x13976c>
   15ddc:	cmple	fp, r0, lsl #22
   15de0:	andhi	pc, r8, r4, asr #17
   15de4:	mulcc	r0, sl, r8
   15de8:	svclt	0x000c2b3a
   15dec:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15df0:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   15df4:	cfstr32ls	mvfx14, [r5, #-388]	; 0xfffffe7c
   15df8:	ldmdami	lr!, {r0, r1, r6, r9, sl, lr}
   15dfc:	stmdbmi	r5, {r1, r9, fp, ip, pc}^
   15e00:	ldmdavs	r2, {r3, r5, fp, ip, lr}
   15e04:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   15e08:	stc2	0, cr15, [sl]
   15e0c:	strls	lr, [r6, -sp, lsr #15]
   15e10:	movwcs	lr, #1479	; 0x5c7
   15e14:	ldmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   15e18:	strb	r6, [lr, #-355]	; 0xfffffe9d
   15e1c:	ldmdbmi	lr!, {r0, r1, r3, r9, sl, lr}
   15e20:			; <UNDEFINED> instruction: 0xf0004479
   15e24:	stmdbvs	r5!, {r0, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   15e28:	blls	14fbec <_ZdlPv@@Base+0x139980>
   15e2c:	teqle	pc, r0, lsl #22
   15e30:			; <UNDEFINED> instruction: 0xf04f4638
   15e34:			; <UNDEFINED> instruction: 0xf7ed093f
   15e38:	ldrtmi	lr, [r8], #-2114	; 0xfffff7be
   15e3c:	ldr	r6, [ip, #-352]!	; 0xfffffea0
   15e40:	stmdals	r7, {r1, r9, fp, ip, pc}
   15e44:			; <UNDEFINED> instruction: 0xf852492b
   15e48:	stmdals	r5, {r5, ip, sp}
   15e4c:	stmdapl	r0, {r1, r4, fp, sp, lr}^
   15e50:	stmdavs	r0, {r1, r4, r5, r8, fp, lr}
   15e54:			; <UNDEFINED> instruction: 0xf0004479
   15e58:	stmdbvs	r5!, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}^
   15e5c:	blmi	98fcd4 <_ZdlPv@@Base+0x979a68>
   15e60:	stmdavs	r1!, {r0, r2, fp, ip, pc}
   15e64:	stmiapl	r0, {r1, r8, sl, fp, ip, pc}^
   15e68:	eorcc	pc, r1, r5, asr r8	; <UNPREDICTABLE>
   15e6c:	stmdavs	sl!, {r2, r3, r5, r8, fp, lr}
   15e70:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
   15e74:	ldc2l	0, cr15, [r4, #-0]
   15e78:	ldr	r6, [pc, r7, ror #18]
   15e7c:	bllt	abc694 <_ZdlPv@@Base+0xaa6428>
   15e80:	strtmi	r6, [r8], -r5, ror #18
   15e84:	ldmda	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15e88:	cmnvs	r0, r8, lsr #8
   15e8c:	mulcc	r0, sl, r8
   15e90:			; <UNDEFINED> instruction: 0xf47f2b3a
   15e94:			; <UNDEFINED> instruction: 0xe78bae54
   15e98:	strbmi	r9, [r3], -r5, lsl #26
   15e9c:	bls	a7ef8 <_ZdlPv@@Base+0x91c8c>
   15ea0:	stmdapl	r8!, {r5, r8, fp, lr}
   15ea4:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
   15ea8:			; <UNDEFINED> instruction: 0xf0006800
   15eac:			; <UNDEFINED> instruction: 0xe797fd59
   15eb0:	stmdals	r5, {r4, r8, fp, lr}
   15eb4:			; <UNDEFINED> instruction: 0xf8db9a02
   15eb8:	stmdapl	r0, {ip, sp}^
   15ebc:	ldmdavs	r2, {r1, r3, r4, r8, fp, lr}
   15ec0:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
   15ec4:	stc2l	0, cr15, [ip, #-0]
   15ec8:	ldr	r6, [r1, r7, ror #18]!
   15ecc:			; <UNDEFINED> instruction: 0xf1034909
   15ed0:	stmdals	r5, {r7, r8, r9, lr}
   15ed4:	vstrls	d3, [r2, #-4]
   15ed8:	ldmdbmi	r4, {r6, fp, ip, lr}
   15edc:			; <UNDEFINED> instruction: 0xf855682a
   15ee0:	ldrbtmi	r3, [r9], #-35	; 0xffffffdd
   15ee4:			; <UNDEFINED> instruction: 0xf0006800
   15ee8:			; <UNDEFINED> instruction: 0xe7c9fd3b
   15eec:	andeq	r9, r1, r2, asr #13
   15ef0:	andeq	r6, r0, sl, lsl #25
   15ef4:	andeq	r0, r0, r8, ror #2
   15ef8:	andeq	r6, r0, r4, lsl fp
   15efc:	andeq	r6, r0, lr, asr sl
   15f00:	andeq	r6, r0, r2, lsr r5
   15f04:	andeq	r6, r0, lr, lsr #20
   15f08:	muleq	r0, r6, r8
   15f0c:	andeq	r6, r0, lr, lsr #17
   15f10:	andeq	r6, r0, ip, asr #17
   15f14:	andeq	r6, r0, ip, ror r8
   15f18:	andeq	r6, r0, r0, ror #14
   15f1c:	andeq	r6, r0, ip, lsl #15
   15f20:	andeq	r6, r0, r6, lsr r8
   15f24:	ldrdeq	r6, [r0], -sl
   15f28:	andeq	r6, r0, sl, lsl #16
   15f2c:	strdeq	r6, [r0], -lr
   15f30:	mvnsmi	lr, sp, lsr #18
   15f34:			; <UNDEFINED> instruction: 0xf8dfb084
   15f38:	svcls	0x000a8044
   15f3c:	ldrbtmi	r9, [r8], #3339	; 0xd0b
   15f40:			; <UNDEFINED> instruction: 0xf8d84c0f
   15f44:	ldrbtmi	r6, [ip], #-0
   15f48:	strls	r9, [r3], #-1792	; 0xfffff900
   15f4c:	svcls	0x000c9501
   15f50:	ldrdpl	pc, [r4], -r8
   15f54:	stmib	r4, {r1, r8, r9, sl, ip, pc}^
   15f58:			; <UNDEFINED> instruction: 0xf7ff6500
   15f5c:	bmi	294f40 <_ZdlPv@@Base+0x27ecd4>
   15f60:	blmi	26ffec <_ZdlPv@@Base+0x259d80>
   15f64:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}
   15f68:	andne	pc, r0, r8, asr #17
   15f6c:	ldmpl	r3, {r0, r5, r6, r7, fp, sp, lr}^
   15f70:	andpl	pc, r8, r8, asr #17
   15f74:	andlt	r6, r4, r9, lsl r0
   15f78:	ldrhhi	lr, [r0, #141]!	; 0x8d
   15f7c:	andeq	r9, r1, lr, ror #7
   15f80:	andeq	ip, r1, r6, ror r5
   15f84:	andeq	r8, r1, ip, asr #29
   15f88:	andeq	r0, r0, r4, lsr r1
   15f8c:	addlt	fp, r4, r0, lsl r5
   15f90:	strcs	r2, [r1], #-768	; 0xfffffd00
   15f94:	movwcc	lr, #2509	; 0x9cd
   15f98:			; <UNDEFINED> instruction: 0xf7ff9402
   15f9c:	andlt	pc, r4, r9, asr #31
   15fa0:	svclt	0x0000bd10
   15fa4:	addlt	fp, r5, r0, lsr r5
   15fa8:	cfstrsls	mvf2, [r8, #-0]
   15fac:	strmi	lr, [r1], #-2509	; 0xfffff633
   15fb0:			; <UNDEFINED> instruction: 0xf7ff9500
   15fb4:			; <UNDEFINED> instruction: 0xb005ffbd
   15fb8:	svclt	0x0000bd30
   15fbc:	addlt	fp, r4, r0, ror r5
   15fc0:	cfcpysls	mvf2, mvf8
   15fc4:	strls	r9, [r2], #-3337	; 0xfffff2f7
   15fc8:	strls	r9, [r3, #-1536]	; 0xfffffa00
   15fcc:			; <UNDEFINED> instruction: 0xf7ff9401
   15fd0:			; <UNDEFINED> instruction: 0xb004fbbd
   15fd4:	svclt	0x0000bd70
   15fd8:	addlt	fp, r5, r0, lsr r5
   15fdc:	stceq	0, cr15, [r0], {79}	; 0x4f
   15fe0:	cfstr32ls	mvfx2, [r8], {1}
   15fe4:			; <UNDEFINED> instruction: 0x5c01e9cd
   15fe8:			; <UNDEFINED> instruction: 0xf7ff9400
   15fec:	andlt	pc, r5, r1, lsr #31
   15ff0:	svclt	0x0000bd30
   15ff4:	addlt	fp, r4, r0, ror r5
   15ff8:	stcls	6, cr2, [r8], {-0}
   15ffc:	strls	r9, [r2], -r9, lsl #26
   16000:	strcs	r9, [r1], #-1024	; 0xfffffc00
   16004:	strls	r9, [r1], #-1283	; 0xfffffafd
   16008:	blx	fe85400e <_ZdlPv@@Base+0xfe83dda2>
   1600c:	ldcllt	0, cr11, [r0, #-16]!
   16010:	svclt	0x00f6f7ec
   16014:	ldrbtlt	r1, [r0], #-3587	; 0xfffff1fd
   16018:			; <UNDEFINED> instruction: 0x4c19da1c
   1601c:	strbvs	pc, [r7, #-582]!	; 0xfffffdba	; <UNPREDICTABLE>
   16020:	strbvs	pc, [r6, #-710]!	; 0xfffffd3a	; <UNPREDICTABLE>
   16024:	ldrbtmi	r2, [ip], #-1546	; 0xfffff9f6
   16028:	blx	fe163082 <_ZdlPv@@Base+0xfe14ce16>
   1602c:	ldrbne	r2, [sl, r3, lsl #2]
   16030:	bl	ff0a78b8 <_ZdlPv@@Base+0xff09164c>
   16034:	blx	196ac2 <_ZdlPv@@Base+0x180856>
   16038:			; <UNDEFINED> instruction: 0x46133112
   1603c:	eorseq	pc, r0, #1073741872	; 0x40000030
   16040:	stccs	8, cr15, [r1, #-16]
   16044:	mvnsle	r2, r0, lsl #22
   16048:			; <UNDEFINED> instruction: 0x232d3802
   1604c:	stccc	8, cr15, [r1], {4}
   16050:			; <UNDEFINED> instruction: 0x4770bc70
   16054:			; <UNDEFINED> instruction: 0xf64c480b
   16058:			; <UNDEFINED> instruction: 0xf6cc44cd
   1605c:	strcs	r4, [sl, #-1228]	; 0xfffffb34
   16060:	andscc	r4, r4, r8, ror r4
   16064:	andne	pc, r3, #164, 22	; 0x29000
   16068:	blx	1583ba <_ZdlPv@@Base+0x14214e>
   1606c:			; <UNDEFINED> instruction: 0x46133112
   16070:	eorseq	pc, r0, #1073741824	; 0x40000000
   16074:	stccs	8, cr15, [r1, #-0]
   16078:	mvnsle	r2, r0, lsl #22
   1607c:			; <UNDEFINED> instruction: 0x4770bc70
   16080:			; <UNDEFINED> instruction: 0x0001c4be
   16084:	andeq	ip, r1, r4, lsl #9
   16088:	ldrbtlt	r4, [r0], #-2316	; 0xfffff6f4
   1608c:			; <UNDEFINED> instruction: 0xf64c4479
   16090:	smlawtcc	ip, sp, r5, r4
   16094:	strbmi	pc, [ip, #1740]	; 0x6cc	; <UNPREDICTABLE>
   16098:	blx	fe95f8ca <_ZdlPv@@Base+0xfe94965e>
   1609c:	strmi	r2, [r4], -r0, lsl #6
   160a0:	b	13e10cc <_ZdlPv@@Base+0x13cae60>
   160a4:	blx	196ffa <_ZdlPv@@Base+0x180d8e>
   160a8:			; <UNDEFINED> instruction: 0x46180213
   160ac:	teqeq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
   160b0:	stccc	8, cr15, [r1, #-4]
   160b4:			; <UNDEFINED> instruction: 0x4608d8f1
   160b8:			; <UNDEFINED> instruction: 0x4770bc70
   160bc:	andeq	ip, r1, r8, asr r4
   160c0:	blmi	13289f4 <_ZdlPv@@Base+0x1312788>
   160c4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   160c8:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   160cc:	ldmdavs	fp, {r1, r3, r6, r9, fp, lr}
   160d0:			; <UNDEFINED> instruction: 0xf04f9303
   160d4:	stmdavc	r3, {r8, r9}
   160d8:	blcs	8272c8 <_ZdlPv@@Base+0x81105c>
   160dc:			; <UNDEFINED> instruction: 0xf810d103
   160e0:	blcs	825cec <_ZdlPv@@Base+0x80fa80>
   160e4:	stmdbmi	r5, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}^
   160e8:	stclpl	8, cr5, [ip], {81}	; 0x51
   160ec:	subsle	r2, pc, r0, lsl #24
   160f0:	strcs	r7, [r0], #-2051	; 0xfffff7fd
   160f4:			; <UNDEFINED> instruction: 0xf1a3250a
   160f8:			; <UNDEFINED> instruction: 0xf8100230
   160fc:	blx	165d0a <_ZdlPv@@Base+0x14fa9e>
   16100:	cfstrdpl	mvd2, [sl], {4}
   16104:	mvnsle	r2, r0, lsl #20
   16108:	bicseq	pc, pc, r3
   1610c:	svclt	0x00182b0a
   16110:	andle	r2, r2, r0, lsl #18
   16114:			; <UNDEFINED> instruction: 0xf810e061
   16118:	blcs	825d24 <_ZdlPv@@Base+0x80fab8>
   1611c:			; <UNDEFINED> instruction: 0xf1a3d0fb
   16120:	blx	fec96950 <_ZdlPv@@Base+0xfec806e4>
   16124:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   16128:	svclt	0x00082b00
   1612c:	bcs	1e938 <_ZdlPv@@Base+0x86cc>
   16130:	stmdavc	r1, {r0, r3, r6, r8, ip, lr, pc}
   16134:	ldmdbcs	ip, {r0, r2, r9, sl, lr}^
   16138:	stmdbcs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1613c:	movwcs	fp, #7948	; 0x1f0c
   16140:			; <UNDEFINED> instruction: 0xf0112300
   16144:	svclt	0x00080fdf
   16148:	ldmdblt	r3!, {r0, r8, r9, sp}^
   1614c:	svccs	0x0001f815
   16150:	svclt	0x00182a5c
   16154:	svclt	0x000c2a0a
   16158:	movwcs	r2, #769	; 0x301
   1615c:	svceq	0x00dff012
   16160:	movwcs	fp, #7944	; 0x1f08
   16164:	rscsle	r2, r1, r0, lsl #22
   16168:	strbtmi	r1, [lr], -sl, lsr #20
   1616c:	ldrtmi	r4, [r0], -r1, lsl #12
   16170:			; <UNDEFINED> instruction: 0xf90ef000
   16174:	blcs	834228 <_ZdlPv@@Base+0x81dfbc>
   16178:			; <UNDEFINED> instruction: 0xf815d103
   1617c:	blcs	825d88 <_ZdlPv@@Base+0x80fb1c>
   16180:	blcs	4a574 <_ZdlPv@@Base+0x34308>
   16184:	blcs	2c5dec <_ZdlPv@@Base+0x2afb80>
   16188:	ldmib	sp, {r0, r3, r5, r8, ip, lr, pc}^
   1618c:	addsmi	r3, r3, #268435456	; 0x10000000
   16190:	bls	4ca10 <_ZdlPv@@Base+0x367a4>
   16194:	tstls	r1, r9, asr ip
   16198:	ldrbpl	r2, [r1], #256	; 0x100
   1619c:			; <UNDEFINED> instruction: 0xf0009800
   161a0:			; <UNDEFINED> instruction: 0x4620fbbf
   161a4:	blx	ff4d21ae <_ZdlPv@@Base+0xff4bbf42>
   161a8:	ldrtmi	r2, [r0], -r1, lsl #8
   161ac:			; <UNDEFINED> instruction: 0xf954f000
   161b0:	blmi	428a04 <_ZdlPv@@Base+0x412798>
   161b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   161b8:	blls	f0228 <_ZdlPv@@Base+0xd9fbc>
   161bc:	tstle	r0, sl, asr r0
   161c0:	andlt	r4, r4, r0, lsr #12
   161c4:			; <UNDEFINED> instruction: 0x4620bd70
   161c8:			; <UNDEFINED> instruction: 0xf0002401
   161cc:			; <UNDEFINED> instruction: 0xe7effbbf
   161d0:			; <UNDEFINED> instruction: 0xf0004630
   161d4:	blls	94878 <_ZdlPv@@Base+0x7e60c>
   161d8:			; <UNDEFINED> instruction: 0x4614e7db
   161dc:	strcs	lr, [r0], #-2024	; 0xfffff818
   161e0:			; <UNDEFINED> instruction: 0xf7ece7e3
   161e4:			; <UNDEFINED> instruction: 0x4630ee14
   161e8:			; <UNDEFINED> instruction: 0xf936f000
   161ec:	cdp	7, 1, cr15, cr4, cr12, {7}
   161f0:	andeq	r8, r1, ip, ror #26
   161f4:	andeq	r0, r0, ip, lsl r1
   161f8:	andeq	r8, r1, r8, asr sp
   161fc:	andeq	r0, r0, r0, lsl #3
   16200:	andeq	r8, r1, ip, ror ip
   16204:	svclt	0x00004770
   16208:	addlt	fp, r3, r0, lsl #10
   1620c:			; <UNDEFINED> instruction: 0xf7ec9001
   16210:	stmdbls	r1, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
   16214:	andcs	r4, r2, r2, lsl #12
   16218:			; <UNDEFINED> instruction: 0xf85db003
   1621c:			; <UNDEFINED> instruction: 0xf7eceb04
   16220:	svclt	0x0000be5f

00016224 <_Znwj@@Base>:
   16224:	cmp	r0, #1
   16226:	push	{r3, lr}
   16228:	it	cc
   1622a:	movcc	r0, #1
   1622c:	blx	2eb0 <malloc@plt>
   16230:	ldr	r3, [pc, #40]	; (1625c <_Znwj@@Base+0x38>)
   16232:	add	r3, pc
   16234:	cbz	r0, 16238 <_Znwj@@Base+0x14>
   16236:	pop	{r3, pc}
   16238:	ldr	r2, [pc, #36]	; (16260 <_Znwj@@Base+0x3c>)
   1623a:	ldr	r3, [r3, r2]
   1623c:	ldr	r0, [r3, #0]
   1623e:	cbz	r0, 1624c <_Znwj@@Base+0x28>
   16240:	bl	16208 <floor@plt+0x131e8>
   16244:	ldr	r0, [pc, #28]	; (16264 <_Znwj@@Base+0x40>)
   16246:	add	r0, pc
   16248:	bl	16208 <floor@plt+0x131e8>
   1624c:	ldr	r0, [pc, #24]	; (16268 <_Znwj@@Base+0x44>)
   1624e:	add	r0, pc
   16250:	bl	16208 <floor@plt+0x131e8>
   16254:	mov.w	r0, #4294967295	; 0xffffffff
   16258:	blx	2efc <_exit@plt>
   1625c:	ldrh	r6, [r7, #30]
   1625e:	movs	r1, r0
   16260:	lsls	r4, r0, #5
   16262:	movs	r0, r0
   16264:	str	r6, [r6, #72]	; 0x48
   16266:	movs	r0, r0
   16268:	str	r2, [r6, #72]	; 0x48
	...

0001626c <_ZdlPv@@Base>:
   1626c:	cbz	r0, 16272 <_ZdlPv@@Base+0x6>
   1626e:	b.w	2d10 <free@plt>
   16272:	bx	lr
   16274:	cbz	r0, 1627a <_ZdlPv@@Base+0xe>
   16276:	b.w	2d10 <free@plt>
   1627a:	bx	lr
   1627c:	push	{r4, lr}
   1627e:	mov	r4, r0
   16280:	cbz	r0, 162a6 <_ZdlPv@@Base+0x3a>
   16282:	ldrb	r0, [r4, #0]
   16284:	mov	r2, r4
   16286:	cbnz	r0, 1629c <_ZdlPv@@Base+0x30>
   16288:	b.n	162a4 <_ZdlPv@@Base+0x38>
   1628a:	add.w	r0, r3, r0, lsl #4
   1628e:	ands.w	r1, r0, #4026531840	; 0xf0000000
   16292:	bic.w	r3, r0, #4026531840	; 0xf0000000
   16296:	it	ne
   16298:	eorne.w	r0, r3, r1, lsr #24
   1629c:	ldrb.w	r3, [r2, #1]!
   162a0:	cmp	r3, #0
   162a2:	bne.n	1628a <_ZdlPv@@Base+0x1e>
   162a4:	pop	{r4, pc}
   162a6:	ldr	r1, [pc, #12]	; (162b4 <_ZdlPv@@Base+0x48>)
   162a8:	movs	r0, #27
   162aa:	add	r1, pc
   162ac:	bl	14f18 <floor@plt+0x11ef8>
   162b0:	b.n	16282 <_ZdlPv@@Base+0x16>
   162b2:	nop
   162b4:	str	r6, [r4, #68]	; 0x44
   162b6:	movs	r0, r0
   162b8:	push	{r3, r4, r5, r6, r7, lr}
   162ba:	cmp	r0, #100	; 0x64
   162bc:	ldr	r6, [pc, #52]	; (162f4 <_ZdlPv@@Base+0x88>)
   162be:	add	r6, pc
   162c0:	bls.n	162ee <_ZdlPv@@Base+0x82>
   162c2:	ldr	r4, [pc, #52]	; (162f8 <_ZdlPv@@Base+0x8c>)
   162c4:	mov	r5, r0
   162c6:	ldr	r7, [pc, #52]	; (162fc <_ZdlPv@@Base+0x90>)
   162c8:	movw	r0, #503	; 0x1f7
   162cc:	add	r4, pc
   162ce:	add	r7, pc
   162d0:	adds	r4, #8
   162d2:	b.n	162e8 <_ZdlPv@@Base+0x7c>
   162d4:	cbnz	r0, 162e4 <_ZdlPv@@Base+0x78>
   162d6:	ldr	r3, [pc, #40]	; (16300 <_ZdlPv@@Base+0x94>)
   162d8:	mov	r0, r7
   162da:	ldr	r3, [r6, r3]
   162dc:	mov	r2, r3
   162de:	mov	r1, r3
   162e0:	bl	15600 <floor@plt+0x125e0>
   162e4:	ldr.w	r0, [r4], #4
   162e8:	cmp	r5, r0
   162ea:	bcs.n	162d4 <_ZdlPv@@Base+0x68>
   162ec:	pop	{r3, r4, r5, r6, r7, pc}
   162ee:	movs	r0, #101	; 0x65
   162f0:	pop	{r3, r4, r5, r6, r7, pc}
   162f2:	nop
   162f4:	ldrh	r2, [r6, #26]
   162f6:	movs	r1, r0
   162f8:	str	r4, [r7, #68]	; 0x44
   162fa:	movs	r0, r0
   162fc:	str	r6, [r4, #68]	; 0x44
   162fe:	movs	r0, r0
   16300:	lsls	r0, r7, #5
   16302:	movs	r0, r0
   16304:	push	{r3, r4, r5, lr}
   16306:	mov	r4, r2
   16308:	cmp	r1, r4
   1630a:	mov	r5, r3
   1630c:	mov	r2, r0
   1630e:	it	ge
   16310:	strge	r1, [r3, #0]
   16312:	bge.n	1632c <_ZdlPv@@Base+0xc0>
   16314:	cbz	r2, 1631a <_ZdlPv@@Base+0xae>
   16316:	blx	2e4c <_ZdaPv@plt>
   1631a:	cbz	r4, 16328 <_ZdlPv@@Base+0xbc>
   1631c:	lsls	r0, r4, #1
   1631e:	str	r0, [r5, #0]
   16320:	ldmia.w	sp!, {r3, r4, r5, lr}
   16324:	b.w	2d90 <_Znaj@plt>
   16328:	mov	r0, r4
   1632a:	str	r4, [r5, #0]
   1632c:	pop	{r3, r4, r5, pc}
   1632e:	nop
   16330:	cmp	r1, r3
   16332:	push	{r3, r4, r5, r6, r7, lr}
   16334:	mov	r5, r0
   16336:	bge.n	16368 <_ZdlPv@@Base+0xfc>
   16338:	mov	r4, r3
   1633a:	cbz	r3, 16358 <_ZdlPv@@Base+0xec>
   1633c:	lsls	r0, r3, #1
   1633e:	ldr	r3, [sp, #24]
   16340:	mov	r6, r2
   16342:	str	r0, [r3, #0]
   16344:	blx	2d94 <_Znaj@plt+0x4>
   16348:	cmp	r6, #0
   1634a:	it	ne
   1634c:	cmpne	r4, r6
   1634e:	mov	r7, r0
   16350:	bgt.n	16372 <_ZdlPv@@Base+0x106>
   16352:	cbnz	r5, 1637a <_ZdlPv@@Base+0x10e>
   16354:	mov	r0, r7
   16356:	pop	{r3, r4, r5, r6, r7, pc}
   16358:	cbz	r0, 1635e <_ZdlPv@@Base+0xf2>
   1635a:	blx	2e4c <_ZdaPv@plt>
   1635e:	ldr	r3, [sp, #24]
   16360:	movs	r7, #0
   16362:	mov	r0, r7
   16364:	str	r7, [r3, #0]
   16366:	pop	{r3, r4, r5, r6, r7, pc}
   16368:	ldr	r3, [sp, #24]
   1636a:	mov	r7, r0
   1636c:	mov	r0, r7
   1636e:	str	r1, [r3, #0]
   16370:	pop	{r3, r4, r5, r6, r7, pc}
   16372:	mov	r2, r6
   16374:	mov	r1, r5
   16376:	blx	2ea4 <memcpy@plt>
   1637a:	mov	r0, r5
   1637c:	blx	2e4c <_ZdaPv@plt>
   16380:	mov	r0, r7
   16382:	pop	{r3, r4, r5, r6, r7, pc}
   16384:	movs	r2, #0
   16386:	strd	r2, r2, [r0]
   1638a:	str	r2, [r0, #8]
   1638c:	bx	lr
   1638e:	nop
   16390:	cmp	r2, #0
   16392:	push	{r4, r5, r6, lr}
   16394:	mov	r4, r0
   16396:	mov	r5, r2
   16398:	mov	r6, r1
   1639a:	str	r2, [r0, #4]
   1639c:	blt.n	163bc <_ZdlPv@@Base+0x150>
   1639e:	itt	eq
   163a0:	streq	r2, [r0, #8]
   163a2:	streq	r2, [r0, #0]
   163a4:	beq.n	163b8 <_ZdlPv@@Base+0x14c>
   163a6:	lsls	r0, r5, #1
   163a8:	str	r0, [r4, #8]
   163aa:	blx	2d94 <_Znaj@plt+0x4>
   163ae:	mov	r2, r5
   163b0:	mov	r1, r6
   163b2:	str	r0, [r4, #0]
   163b4:	blx	2ea4 <memcpy@plt>
   163b8:	mov	r0, r4
   163ba:	pop	{r4, r5, r6, pc}
   163bc:	ldr	r1, [pc, #8]	; (163c8 <_ZdlPv@@Base+0x15c>)
   163be:	movs	r0, #87	; 0x57
   163c0:	add	r1, pc
   163c2:	bl	14f18 <floor@plt+0x11ef8>
   163c6:	b.n	163a6 <_ZdlPv@@Base+0x13a>
   163c8:	str	r0, [r4, #60]	; 0x3c
   163ca:	movs	r0, r0
   163cc:	push	{r3, r4, r5, lr}
   163ce:	mov	r4, r0
   163d0:	mov	r5, r1
   163d2:	cbz	r1, 163fe <_ZdlPv@@Base+0x192>
   163d4:	mov	r0, r1
   163d6:	blx	2ebc <strlen@plt>
   163da:	str	r0, [r4, #4]
   163dc:	cbz	r0, 163f6 <_ZdlPv@@Base+0x18a>
   163de:	lsls	r0, r0, #1
   163e0:	str	r0, [r4, #8]
   163e2:	blx	2d94 <_Znaj@plt+0x4>
   163e6:	ldr	r2, [r4, #4]
   163e8:	str	r0, [r4, #0]
   163ea:	cbz	r2, 163f2 <_ZdlPv@@Base+0x186>
   163ec:	mov	r1, r5
   163ee:	blx	2ea4 <memcpy@plt>
   163f2:	mov	r0, r4
   163f4:	pop	{r3, r4, r5, pc}
   163f6:	str	r0, [r4, #8]
   163f8:	str	r0, [r4, #0]
   163fa:	mov	r0, r4
   163fc:	pop	{r3, r4, r5, pc}
   163fe:	strd	r1, r1, [r0]
   16402:	mov	r0, r4
   16404:	str	r1, [r4, #8]
   16406:	pop	{r3, r4, r5, pc}
   16408:	push	{r3, r4, r5, lr}
   1640a:	movs	r3, #2
   1640c:	mov	r4, r0
   1640e:	movs	r2, #1
   16410:	strd	r2, r3, [r0, #4]
   16414:	mov	r0, r3
   16416:	mov	r5, r1
   16418:	blx	2d94 <_Znaj@plt+0x4>
   1641c:	mov	r3, r0
   1641e:	mov	r0, r4
   16420:	str	r3, [r4, #0]
   16422:	strb	r5, [r3, #0]
   16424:	pop	{r3, r4, r5, pc}
   16426:	nop
   16428:	push	{r3, r4, r5, lr}
   1642a:	mov	r4, r0
   1642c:	ldr	r0, [r1, #4]
   1642e:	str	r0, [r4, #4]
   16430:	cbz	r0, 16450 <_ZdlPv@@Base+0x1e4>
   16432:	lsls	r0, r0, #1
   16434:	str	r0, [r4, #8]
   16436:	mov	r5, r1
   16438:	blx	2d94 <_Znaj@plt+0x4>
   1643c:	ldr	r2, [r4, #4]
   1643e:	str	r0, [r4, #0]
   16440:	cbnz	r2, 16446 <_ZdlPv@@Base+0x1da>
   16442:	mov	r0, r4
   16444:	pop	{r3, r4, r5, pc}
   16446:	ldr	r1, [r5, #0]
   16448:	blx	2ea4 <memcpy@plt>
   1644c:	mov	r0, r4
   1644e:	pop	{r3, r4, r5, pc}
   16450:	str	r0, [r4, #8]
   16452:	str	r0, [r4, #0]
   16454:	mov	r0, r4
   16456:	pop	{r3, r4, r5, pc}
   16458:	push	{r4, lr}
   1645a:	mov	r4, r0
   1645c:	ldr	r0, [r0, #0]
   1645e:	cbz	r0, 16464 <_ZdlPv@@Base+0x1f8>
   16460:	blx	2e4c <_ZdaPv@plt>
   16464:	mov	r0, r4
   16466:	pop	{r4, pc}
   16468:	push	{r3, r4, r5, lr}
   1646a:	add.w	r3, r0, #8
   1646e:	ldr	r2, [r1, #4]
   16470:	mov	r4, r0
   16472:	mov	r5, r1
   16474:	ldr	r1, [r0, #8]
   16476:	ldr	r0, [r0, #0]
   16478:	bl	16304 <_ZdlPv@@Base+0x98>
   1647c:	ldr	r2, [r5, #4]
   1647e:	strd	r0, r2, [r4]
   16482:	cbnz	r2, 16488 <_ZdlPv@@Base+0x21c>
   16484:	mov	r0, r4
   16486:	pop	{r3, r4, r5, pc}
   16488:	ldr	r1, [r5, #0]
   1648a:	blx	2ea4 <memcpy@plt>
   1648e:	mov	r0, r4
   16490:	pop	{r3, r4, r5, pc}
   16492:	nop
   16494:	push	{r4, r5, r6, lr}
   16496:	mov	r4, r0
   16498:	cbz	r1, 164bc <_ZdlPv@@Base+0x250>
   1649a:	mov	r0, r1
   1649c:	mov	r5, r1
   1649e:	blx	2ebc <strlen@plt>
   164a2:	ldr	r1, [r4, #8]
   164a4:	add.w	r3, r4, #8
   164a8:	mov	r6, r0
   164aa:	mov	r2, r0
   164ac:	ldr	r0, [r4, #0]
   164ae:	bl	16304 <_ZdlPv@@Base+0x98>
   164b2:	strd	r0, r6, [r4]
   164b6:	cbnz	r6, 164d0 <_ZdlPv@@Base+0x264>
   164b8:	mov	r0, r4
   164ba:	pop	{r4, r5, r6, pc}
   164bc:	ldr	r0, [r0, #0]
   164be:	cbz	r0, 164c4 <_ZdlPv@@Base+0x258>
   164c0:	blx	2e4c <_ZdaPv@plt>
   164c4:	movs	r3, #0
   164c6:	mov	r0, r4
   164c8:	strd	r3, r3, [r4]
   164cc:	str	r3, [r4, #8]
   164ce:	pop	{r4, r5, r6, pc}
   164d0:	mov	r2, r6
   164d2:	mov	r1, r5
   164d4:	blx	2ea4 <memcpy@plt>
   164d8:	mov	r0, r4
   164da:	pop	{r4, r5, r6, pc}
   164dc:	push	{r3, r4, r5, lr}
   164de:	movs	r2, #1
   164e0:	mov	r4, r0
   164e2:	add.w	r3, r0, #8
   164e6:	mov	r5, r1
   164e8:	ldr	r1, [r0, #8]
   164ea:	ldr	r0, [r0, #0]
   164ec:	bl	16304 <_ZdlPv@@Base+0x98>
   164f0:	movs	r2, #1
   164f2:	str	r2, [r4, #4]
   164f4:	mov	r3, r0
   164f6:	str	r0, [r4, #0]
   164f8:	mov	r0, r4
   164fa:	strb	r5, [r3, #0]
   164fc:	pop	{r3, r4, r5, pc}
   164fe:	nop
   16500:	push	{r3, r4, r5, lr}
   16502:	mov	r5, r0
   16504:	ldr	r0, [r0, #0]
   16506:	mov	r4, r1
   16508:	cbz	r0, 1650e <_ZdlPv@@Base+0x2a2>
   1650a:	blx	2e4c <_ZdaPv@plt>
   1650e:	ldrd	r1, r2, [r4, #4]
   16512:	movs	r3, #0
   16514:	ldr	r0, [r4, #0]
   16516:	str	r2, [r5, #8]
   16518:	strd	r0, r1, [r5]
   1651c:	strd	r3, r3, [r4]
   16520:	str	r3, [r4, #8]
   16522:	pop	{r3, r4, r5, pc}
   16524:	push	{r4, r5, lr}
   16526:	mov	r5, r0
   16528:	ldr	r2, [r0, #4]
   1652a:	mov	r4, r0
   1652c:	ldr.w	r0, [r5], #8
   16530:	sub	sp, #12
   16532:	ldr	r1, [r4, #8]
   16534:	adds	r3, r2, #1
   16536:	str	r5, [sp, #0]
   16538:	bl	16330 <_ZdlPv@@Base+0xc4>
   1653c:	str	r0, [r4, #0]
   1653e:	add	sp, #12
   16540:	pop	{r4, r5, pc}
   16542:	nop
   16544:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   16548:	mov	r4, r0
   1654a:	sub	sp, #8
   1654c:	cbz	r1, 16574 <_ZdlPv@@Base+0x308>
   1654e:	mov	r0, r1
   16550:	mov	r5, r1
   16552:	blx	2ebc <strlen@plt>
   16556:	ldr	r7, [r4, #4]
   16558:	ldr	r1, [r4, #8]
   1655a:	add.w	r8, r0, r7
   1655e:	mov	r6, r0
   16560:	cmp	r1, r8
   16562:	ldr	r0, [r4, #0]
   16564:	blt.n	1657c <_ZdlPv@@Base+0x310>
   16566:	add	r0, r7
   16568:	mov	r2, r6
   1656a:	mov	r1, r5
   1656c:	blx	2ea4 <memcpy@plt>
   16570:	str.w	r8, [r4, #4]
   16574:	mov	r0, r4
   16576:	add	sp, #8
   16578:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1657c:	add.w	r3, r4, #8
   16580:	mov	r2, r7
   16582:	str	r3, [sp, #0]
   16584:	mov	r3, r8
   16586:	bl	16330 <_ZdlPv@@Base+0xc4>
   1658a:	ldr	r7, [r4, #4]
   1658c:	str	r0, [r4, #0]
   1658e:	b.n	16566 <_ZdlPv@@Base+0x2fa>
   16590:	ldr	r2, [r1, #4]
   16592:	push	{r4, r5, r6, r7, lr}
   16594:	mov	r4, r0
   16596:	sub	sp, #12
   16598:	cbz	r2, 165b2 <_ZdlPv@@Base+0x346>
   1659a:	mov	r5, r1
   1659c:	ldrd	r6, r1, [r0, #4]
   165a0:	ldr	r0, [r0, #0]
   165a2:	adds	r7, r2, r6
   165a4:	cmp	r1, r7
   165a6:	blt.n	165b8 <_ZdlPv@@Base+0x34c>
   165a8:	ldr	r1, [r5, #0]
   165aa:	add	r0, r6
   165ac:	blx	2ea4 <memcpy@plt>
   165b0:	str	r7, [r4, #4]
   165b2:	mov	r0, r4
   165b4:	add	sp, #12
   165b6:	pop	{r4, r5, r6, r7, pc}
   165b8:	mov	r2, r6
   165ba:	add.w	r3, r4, #8
   165be:	str	r3, [sp, #0]
   165c0:	mov	r3, r7
   165c2:	bl	16330 <_ZdlPv@@Base+0xc4>
   165c6:	ldr	r2, [r5, #4]
   165c8:	ldr	r6, [r4, #4]
   165ca:	str	r0, [r4, #0]
   165cc:	b.n	165a8 <_ZdlPv@@Base+0x33c>
   165ce:	nop
   165d0:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   165d4:	subs	r5, r2, #0
   165d6:	sub	sp, #8
   165d8:	ble.n	165fa <_ZdlPv@@Base+0x38e>
   165da:	mov	r7, r1
   165dc:	ldrd	r6, r1, [r0, #4]
   165e0:	mov	r4, r0
   165e2:	ldr	r0, [r0, #0]
   165e4:	add.w	r8, r6, r5
   165e8:	cmp	r1, r8
   165ea:	blt.n	16600 <_ZdlPv@@Base+0x394>
   165ec:	add	r0, r6
   165ee:	mov	r2, r5
   165f0:	mov	r1, r7
   165f2:	blx	2ea4 <memcpy@plt>
   165f6:	str.w	r8, [r4, #4]
   165fa:	add	sp, #8
   165fc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   16600:	add.w	r3, r4, #8
   16604:	mov	r2, r6
   16606:	str	r3, [sp, #0]
   16608:	mov	r3, r8
   1660a:	bl	16330 <_ZdlPv@@Base+0xc4>
   1660e:	ldr	r6, [r4, #4]
   16610:	str	r0, [r4, #0]
   16612:	b.n	165ec <_ZdlPv@@Base+0x380>
   16614:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   16618:	mov	r4, r0
   1661a:	ldr	r6, [sp, #32]
   1661c:	mov	r8, r1
   1661e:	mov	r5, r2
   16620:	mov	r7, r3
   16622:	cmp	r6, #0
   16624:	it	ge
   16626:	cmpge	r2, #0
   16628:	blt.n	1663a <_ZdlPv@@Base+0x3ce>
   1662a:	adds	r0, r5, r6
   1662c:	str	r0, [r4, #4]
   1662e:	cbnz	r0, 1664c <_ZdlPv@@Base+0x3e0>
   16630:	str	r0, [r4, #8]
   16632:	str	r0, [r4, #0]
   16634:	mov	r0, r4
   16636:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1663a:	ldr	r1, [pc, #72]	; (16684 <_ZdlPv@@Base+0x418>)
   1663c:	movs	r0, #215	; 0xd7
   1663e:	add	r1, pc
   16640:	bl	14f18 <floor@plt+0x11ef8>
   16644:	adds	r0, r5, r6
   16646:	str	r0, [r4, #4]
   16648:	cmp	r0, #0
   1664a:	beq.n	16630 <_ZdlPv@@Base+0x3c4>
   1664c:	lsls	r0, r0, #1
   1664e:	str	r0, [r4, #8]
   16650:	blx	2d94 <_Znaj@plt+0x4>
   16654:	mov	r9, r0
   16656:	str	r0, [r4, #0]
   16658:	cbz	r5, 16674 <_ZdlPv@@Base+0x408>
   1665a:	mov	r1, r8
   1665c:	mov	r2, r5
   1665e:	blx	2ea4 <memcpy@plt>
   16662:	cmp	r6, #0
   16664:	beq.n	16634 <_ZdlPv@@Base+0x3c8>
   16666:	add.w	r0, r9, r5
   1666a:	mov	r2, r6
   1666c:	mov	r1, r7
   1666e:	blx	2ea4 <memcpy@plt>
   16672:	b.n	16634 <_ZdlPv@@Base+0x3c8>
   16674:	mov	r2, r6
   16676:	mov	r1, r7
   16678:	blx	2ea4 <memcpy@plt>
   1667c:	mov	r0, r4
   1667e:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   16682:	nop
   16684:	str	r2, [r4, #20]
   16686:	movs	r0, r0
   16688:	ldr	r2, [r0, #4]
   1668a:	push	{r3, lr}
   1668c:	mov	r3, r0
   1668e:	ldr	r0, [r1, #4]
   16690:	cmp	r2, r0
   16692:	bgt.n	1669a <_ZdlPv@@Base+0x42e>
   16694:	movs	r0, #1
   16696:	cbnz	r2, 166ac <_ZdlPv@@Base+0x440>
   16698:	pop	{r3, pc}
   1669a:	cmp	r0, #0
   1669c:	beq.n	16698 <_ZdlPv@@Base+0x42c>
   1669e:	mov	r2, r0
   166a0:	ldr	r1, [r1, #0]
   166a2:	ldr	r0, [r3, #0]
   166a4:	blx	2f6c <memcmp@plt>
   166a8:	lsrs	r0, r0, #31
   166aa:	pop	{r3, pc}
   166ac:	ldr	r1, [r1, #0]
   166ae:	ldr	r0, [r3, #0]
   166b0:	blx	2f6c <memcmp@plt>
   166b4:	cmp	r0, #0
   166b6:	ite	gt
   166b8:	movgt	r0, #0
   166ba:	movle	r0, #1
   166bc:	pop	{r3, pc}
   166be:	nop
   166c0:	ldr	r2, [r0, #4]
   166c2:	push	{r3, lr}
   166c4:	mov	r3, r0
   166c6:	ldr	r0, [r1, #4]
   166c8:	cmp	r2, r0
   166ca:	bge.n	166d2 <_ZdlPv@@Base+0x466>
   166cc:	movs	r0, #1
   166ce:	cbnz	r2, 166e4 <_ZdlPv@@Base+0x478>
   166d0:	pop	{r3, pc}
   166d2:	cmp	r0, #0
   166d4:	beq.n	166d0 <_ZdlPv@@Base+0x464>
   166d6:	mov	r2, r0
   166d8:	ldr	r1, [r1, #0]
   166da:	ldr	r0, [r3, #0]
   166dc:	blx	2f6c <memcmp@plt>
   166e0:	lsrs	r0, r0, #31
   166e2:	pop	{r3, pc}
   166e4:	ldr	r1, [r1, #0]
   166e6:	ldr	r0, [r3, #0]
   166e8:	blx	2f6c <memcmp@plt>
   166ec:	cmp	r0, #0
   166ee:	ite	gt
   166f0:	movgt	r0, #0
   166f2:	movle	r0, #1
   166f4:	pop	{r3, pc}
   166f6:	nop
   166f8:	ldr	r2, [r1, #4]
   166fa:	push	{r3, lr}
   166fc:	mov	r3, r0
   166fe:	ldr	r0, [r0, #4]
   16700:	cmp	r0, r2
   16702:	blt.n	1670a <_ZdlPv@@Base+0x49e>
   16704:	movs	r0, #1
   16706:	cbnz	r2, 16722 <_ZdlPv@@Base+0x4b6>
   16708:	pop	{r3, pc}
   1670a:	cmp	r0, #0
   1670c:	beq.n	16708 <_ZdlPv@@Base+0x49c>
   1670e:	mov	r2, r0
   16710:	ldr	r1, [r1, #0]
   16712:	ldr	r0, [r3, #0]
   16714:	blx	2f6c <memcmp@plt>
   16718:	cmp	r0, #0
   1671a:	ite	le
   1671c:	movle	r0, #0
   1671e:	movgt	r0, #1
   16720:	pop	{r3, pc}
   16722:	ldr	r1, [r1, #0]
   16724:	ldr	r0, [r3, #0]
   16726:	blx	2f6c <memcmp@plt>
   1672a:	mvns	r0, r0
   1672c:	lsrs	r0, r0, #31
   1672e:	pop	{r3, pc}
   16730:	ldr	r2, [r1, #4]
   16732:	push	{r3, lr}
   16734:	mov	r3, r0
   16736:	ldr	r0, [r0, #4]
   16738:	cmp	r0, r2
   1673a:	ble.n	16742 <_ZdlPv@@Base+0x4d6>
   1673c:	movs	r0, #1
   1673e:	cbnz	r2, 1675a <_ZdlPv@@Base+0x4ee>
   16740:	pop	{r3, pc}
   16742:	cmp	r0, #0
   16744:	beq.n	16740 <_ZdlPv@@Base+0x4d4>
   16746:	mov	r2, r0
   16748:	ldr	r1, [r1, #0]
   1674a:	ldr	r0, [r3, #0]
   1674c:	blx	2f6c <memcmp@plt>
   16750:	cmp	r0, #0
   16752:	ite	le
   16754:	movle	r0, #0
   16756:	movgt	r0, #1
   16758:	pop	{r3, pc}
   1675a:	ldr	r1, [r1, #0]
   1675c:	ldr	r0, [r3, #0]
   1675e:	blx	2f6c <memcmp@plt>
   16762:	mvns	r0, r0
   16764:	lsrs	r0, r0, #31
   16766:	pop	{r3, pc}
   16768:	push	{r4, r5, r6, lr}
   1676a:	subs	r4, r1, #0
   1676c:	sub	sp, #8
   1676e:	mov	r5, r0
   16770:	blt.n	1677e <_ZdlPv@@Base+0x512>
   16772:	ldr	r1, [r5, #8]
   16774:	cmp	r1, r4
   16776:	blt.n	16790 <_ZdlPv@@Base+0x524>
   16778:	str	r4, [r5, #4]
   1677a:	add	sp, #8
   1677c:	pop	{r4, r5, r6, pc}
   1677e:	ldr	r1, [pc, #40]	; (167a8 <_ZdlPv@@Base+0x53c>)
   16780:	movw	r0, #263	; 0x107
   16784:	add	r1, pc
   16786:	bl	14f18 <floor@plt+0x11ef8>
   1678a:	ldr	r1, [r5, #8]
   1678c:	cmp	r1, r4
   1678e:	bge.n	16778 <_ZdlPv@@Base+0x50c>
   16790:	mov	r6, r5
   16792:	ldr	r2, [r5, #4]
   16794:	ldr.w	r0, [r6], #8
   16798:	mov	r3, r4
   1679a:	str	r6, [sp, #0]
   1679c:	bl	16330 <_ZdlPv@@Base+0xc4>
   167a0:	str	r4, [r5, #4]
   167a2:	str	r0, [r5, #0]
   167a4:	add	sp, #8
   167a6:	pop	{r4, r5, r6, pc}
   167a8:	str	r4, [r3, #0]
   167aa:	movs	r0, r0
   167ac:	movs	r3, #0
   167ae:	str	r3, [r0, #4]
   167b0:	bx	lr
   167b2:	nop
   167b4:	push	{r4, lr}
   167b6:	ldr	r4, [r0, #0]
   167b8:	cbz	r4, 167c8 <_ZdlPv@@Base+0x55c>
   167ba:	ldr	r2, [r0, #4]
   167bc:	mov	r0, r4
   167be:	blx	2f38 <memchr@plt>
   167c2:	cbz	r0, 167c8 <_ZdlPv@@Base+0x55c>
   167c4:	subs	r0, r0, r4
   167c6:	pop	{r4, pc}
   167c8:	mov.w	r0, #4294967295	; 0xffffffff
   167cc:	pop	{r4, pc}
   167ce:	nop
   167d0:	push	{r3, r4, r5, lr}
   167d2:	ldrd	r4, r5, [r0]
   167d6:	cmp	r5, #0
   167d8:	add.w	r0, r5, #1
   167dc:	ble.n	16814 <_ZdlPv@@Base+0x5a8>
   167de:	add	r5, r4
   167e0:	subs	r4, #1
   167e2:	subs	r5, #1
   167e4:	movs	r1, #0
   167e6:	mov	r3, r4
   167e8:	ldrb.w	r2, [r3, #1]!
   167ec:	cbnz	r2, 167f0 <_ZdlPv@@Base+0x584>
   167ee:	adds	r1, #1
   167f0:	cmp	r3, r5
   167f2:	bne.n	167e8 <_ZdlPv@@Base+0x57c>
   167f4:	subs	r0, r0, r1
   167f6:	blx	2eb0 <malloc@plt>
   167fa:	mov	r1, r0
   167fc:	ldrb.w	r2, [r4, #1]!
   16800:	mov	r3, r1
   16802:	cbz	r2, 1680a <_ZdlPv@@Base+0x59e>
   16804:	strb.w	r2, [r3], #1
   16808:	mov	r1, r3
   1680a:	cmp	r4, r5
   1680c:	bne.n	167fc <_ZdlPv@@Base+0x590>
   1680e:	movs	r3, #0
   16810:	strb	r3, [r1, #0]
   16812:	pop	{r3, r4, r5, pc}
   16814:	blx	2eb0 <malloc@plt>
   16818:	movs	r3, #0
   1681a:	mov	r1, r0
   1681c:	strb	r3, [r1, #0]
   1681e:	pop	{r3, r4, r5, pc}
   16820:	push	{r3, r4, r5, r6, r7, lr}
   16822:	mov	r5, r0
   16824:	ldrd	r0, r2, [r0]
   16828:	subs	r7, r2, #1
   1682a:	bmi.n	1685a <_ZdlPv@@Base+0x5ee>
   1682c:	add	r2, r0
   1682e:	mov	r3, r7
   16830:	b.n	16836 <_ZdlPv@@Base+0x5ca>
   16832:	subs	r3, #1
   16834:	bcc.n	16880 <_ZdlPv@@Base+0x614>
   16836:	ldrb.w	r1, [r2, #-1]!
   1683a:	cmp	r1, #32
   1683c:	beq.n	16832 <_ZdlPv@@Base+0x5c6>
   1683e:	cbz	r3, 1689c <_ZdlPv@@Base+0x630>
   16840:	ldrb	r2, [r0, #0]
   16842:	cmp	r2, #32
   16844:	bne.n	16892 <_ZdlPv@@Base+0x626>
   16846:	add	r3, r0
   16848:	adds	r2, r0, #1
   1684a:	subs	r6, r3, r2
   1684c:	mov	r4, r2
   1684e:	ldrb.w	r1, [r2], #1
   16852:	cmp	r1, #32
   16854:	beq.n	1684a <_ZdlPv@@Base+0x5de>
   16856:	cmp	r7, r6
   16858:	bne.n	1685c <_ZdlPv@@Base+0x5f0>
   1685a:	pop	{r3, r4, r5, r6, r7, pc}
   1685c:	cmp	r6, #0
   1685e:	blt.n	16880 <_ZdlPv@@Base+0x614>
   16860:	ldr	r0, [r5, #8]
   16862:	adds	r6, #1
   16864:	str	r6, [r5, #4]
   16866:	blx	2d94 <_Znaj@plt+0x4>
   1686a:	mov	r1, r4
   1686c:	ldr	r2, [r5, #4]
   1686e:	mov	r4, r0
   16870:	blx	2ea4 <memcpy@plt>
   16874:	ldr	r0, [r5, #0]
   16876:	cbz	r0, 1687c <_ZdlPv@@Base+0x610>
   16878:	blx	2e4c <_ZdaPv@plt>
   1687c:	str	r4, [r5, #0]
   1687e:	pop	{r3, r4, r5, r6, r7, pc}
   16880:	movs	r4, #0
   16882:	str	r4, [r5, #4]
   16884:	cmp	r0, #0
   16886:	beq.n	1685a <_ZdlPv@@Base+0x5ee>
   16888:	blx	2e4c <_ZdaPv@plt>
   1688c:	str	r4, [r5, #0]
   1688e:	str	r4, [r5, #8]
   16890:	pop	{r3, r4, r5, r6, r7, pc}
   16892:	cmp	r7, r3
   16894:	beq.n	1685a <_ZdlPv@@Base+0x5ee>
   16896:	mov	r4, r0
   16898:	mov	r6, r3
   1689a:	b.n	16860 <_ZdlPv@@Base+0x5f4>
   1689c:	cmp	r7, #0
   1689e:	bne.n	16896 <_ZdlPv@@Base+0x62a>
   168a0:	pop	{r3, r4, r5, r6, r7, pc}
   168a2:	nop
   168a4:	push	{r4, r5, r6, lr}
   168a6:	ldrd	r4, r5, [r0]
   168aa:	cmp	r5, #0
   168ac:	ble.n	168c4 <_ZdlPv@@Base+0x658>
   168ae:	add	r5, r4
   168b0:	subs	r4, #1
   168b2:	subs	r5, #1
   168b4:	mov	r6, r1
   168b6:	ldrb.w	r0, [r4, #1]!
   168ba:	mov	r1, r6
   168bc:	blx	2e28 <putc@plt+0x4>
   168c0:	cmp	r4, r5
   168c2:	bne.n	168b6 <_ZdlPv@@Base+0x64a>
   168c4:	pop	{r4, r5, r6, pc}
   168c6:	nop
   168c8:	push	{r4, r5, lr}
   168ca:	sub	sp, #12
   168cc:	ldr	r5, [pc, #32]	; (168f0 <_ZdlPv@@Base+0x684>)
   168ce:	mov	r4, r0
   168d0:	ldr	r3, [pc, #32]	; (168f4 <_ZdlPv@@Base+0x688>)
   168d2:	movs	r2, #12
   168d4:	add	r5, pc
   168d6:	str	r1, [sp, #0]
   168d8:	add	r3, pc
   168da:	movs	r1, #1
   168dc:	mov	r0, r5
   168de:	blx	2f84 <__sprintf_chk@plt>
   168e2:	mov	r1, r5
   168e4:	mov	r0, r4
   168e6:	bl	163cc <_ZdlPv@@Base+0x160>
   168ea:	mov	r0, r4
   168ec:	add	sp, #12
   168ee:	pop	{r4, r5, pc}
   168f0:	pop	{r2, r3, r6}
   168f2:	movs	r1, r0
   168f4:	ldrsh	r4, [r5, r3]
   168f6:	movs	r0, r0
   168f8:	push	{r4, lr}
   168fa:	mov	r4, r0
   168fc:	sub	sp, #8
   168fe:	cbz	r0, 16918 <_ZdlPv@@Base+0x6ac>
   16900:	blx	2ebc <strlen@plt>
   16904:	adds	r2, r0, #1
   16906:	str	r2, [sp, #4]
   16908:	mov	r0, r2
   1690a:	blx	2eb0 <malloc@plt>
   1690e:	mov	r1, r4
   16910:	ldr	r2, [sp, #4]
   16912:	mov	r4, r0
   16914:	blx	2ea4 <memcpy@plt>
   16918:	mov	r0, r4
   1691a:	add	sp, #8
   1691c:	pop	{r4, pc}
   1691e:	nop
   16920:	push	{r3, r4, r5, lr}
   16922:	mov	r4, r0
   16924:	ldr	r3, [pc, #28]	; (16944 <_ZdlPv@@Base+0x6d8>)
   16926:	ldr	r2, [pc, #32]	; (16948 <_ZdlPv@@Base+0x6dc>)
   16928:	add	r3, pc
   1692a:	ldr	r5, [r3, r2]
   1692c:	ldr	r0, [r5, #0]
   1692e:	cbz	r0, 16938 <_ZdlPv@@Base+0x6cc>
   16930:	mov	r1, r4
   16932:	blx	2f08 <strcmp@plt>
   16936:	cbz	r0, 16940 <_ZdlPv@@Base+0x6d4>
   16938:	mov	r0, r4
   1693a:	bl	168f8 <_ZdlPv@@Base+0x68c>
   1693e:	str	r0, [r5, #0]
   16940:	pop	{r3, r4, r5, pc}
   16942:	nop
   16944:	strh	r0, [r1, #40]	; 0x28
   16946:	movs	r1, r0
   16948:	lsls	r4, r1, #6
   1694a:	movs	r0, r0
   1694c:	ldr	r3, [pc, #8]	; (16958 <_ZdlPv@@Base+0x6ec>)
   1694e:	ldr	r2, [pc, #12]	; (1695c <_ZdlPv@@Base+0x6f0>)
   16950:	add	r3, pc
   16952:	ldr	r3, [r3, r2]
   16954:	str	r0, [r3, #0]
   16956:	bx	lr
   16958:	strh	r0, [r4, #38]	; 0x26
   1695a:	movs	r1, r0
   1695c:	lsls	r0, r7, #4
   1695e:	movs	r0, r0
   16960:	push	{r1, r2, r3}
   16962:	ldr.w	ip, [pc, #192]	; 16a24 <_ZdlPv@@Base+0x7b8>
   16966:	push	{r4, r5, r6, r7, lr}
   16968:	sub.w	sp, sp, #2016	; 0x7e0
   1696c:	addw	r3, sp, #2036	; 0x7f4
   16970:	ldr	r5, [pc, #180]	; (16a28 <_ZdlPv@@Base+0x7bc>)
   16972:	add	ip, pc
   16974:	add	r4, sp, #4
   16976:	ldr.w	r2, [r3], #4
   1697a:	add	r7, sp, #12
   1697c:	ldr.w	r5, [ip, r5]
   16980:	mov	r1, r4
   16982:	mov	r6, r0
   16984:	mov	r0, r7
   16986:	ldr	r5, [r5, #0]
   16988:	str.w	r5, [sp, #2012]	; 0x7dc
   1698c:	mov.w	r5, #0
   16990:	mov.w	r5, #2000	; 0x7d0
   16994:	str	r3, [sp, #8]
   16996:	str	r5, [sp, #4]
   16998:	bl	16a3c <_ZdlPv@@Base+0x7d0>
   1699c:	ldr	r4, [r4, #0]
   1699e:	cbz	r0, 169fc <_ZdlPv@@Base+0x790>
   169a0:	mov	r3, r6
   169a2:	mov	r2, r4
   169a4:	movs	r1, #1
   169a6:	mov	r5, r0
   169a8:	blx	2e8c <fwrite@plt+0x4>
   169ac:	cmp	r0, r4
   169ae:	bcc.n	169dc <_ZdlPv@@Base+0x770>
   169b0:	cmp	r5, r7
   169b2:	beq.n	169ba <_ZdlPv@@Base+0x74e>
   169b4:	mov	r0, r5
   169b6:	blx	2d14 <free@plt+0x4>
   169ba:	subs	r0, r4, #0
   169bc:	blt.n	16a08 <_ZdlPv@@Base+0x79c>
   169be:	ldr	r2, [pc, #108]	; (16a2c <_ZdlPv@@Base+0x7c0>)
   169c0:	ldr	r3, [pc, #100]	; (16a28 <_ZdlPv@@Base+0x7bc>)
   169c2:	add	r2, pc
   169c4:	ldr	r3, [r2, r3]
   169c6:	ldr	r2, [r3, #0]
   169c8:	ldr.w	r3, [sp, #2012]	; 0x7dc
   169cc:	eors	r2, r3
   169ce:	bne.n	16a1e <_ZdlPv@@Base+0x7b2>
   169d0:	add.w	sp, sp, #2016	; 0x7e0
   169d4:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   169d8:	add	sp, #12
   169da:	bx	lr
   169dc:	cmp	r5, r7
   169de:	it	eq
   169e0:	moveq.w	r0, #4294967295	; 0xffffffff
   169e4:	beq.n	169be <_ZdlPv@@Base+0x752>
   169e6:	blx	2f20 <__errno_location@plt>
   169ea:	mov	r4, r0
   169ec:	mov	r0, r5
   169ee:	ldr	r5, [r4, #0]
   169f0:	blx	2d14 <free@plt+0x4>
   169f4:	mov.w	r0, #4294967295	; 0xffffffff
   169f8:	str	r5, [r4, #0]
   169fa:	b.n	169be <_ZdlPv@@Base+0x752>
   169fc:	mov	r0, r6
   169fe:	bl	16a30 <_ZdlPv@@Base+0x7c4>
   16a02:	mov.w	r0, #4294967295	; 0xffffffff
   16a06:	b.n	169be <_ZdlPv@@Base+0x752>
   16a08:	blx	2f20 <__errno_location@plt>
   16a0c:	movs	r2, #75	; 0x4b
   16a0e:	mov	r3, r0
   16a10:	mov	r0, r6
   16a12:	str	r2, [r3, #0]
   16a14:	bl	16a30 <_ZdlPv@@Base+0x7c4>
   16a18:	mov.w	r0, #4294967295	; 0xffffffff
   16a1c:	b.n	169be <_ZdlPv@@Base+0x752>
   16a1e:	blx	2e0c <__stack_chk_fail@plt>
   16a22:	nop
   16a24:	strh	r6, [r7, #36]	; 0x24
   16a26:	movs	r1, r0
   16a28:	lsls	r4, r3, #4
   16a2a:	movs	r0, r0
   16a2c:	strh	r6, [r5, #34]	; 0x22
   16a2e:	movs	r1, r0
   16a30:	ldr	r3, [r0, #0]
   16a32:	orr.w	r3, r3, #32
   16a36:	str	r3, [r0, #0]
   16a38:	bx	lr
   16a3a:	nop
   16a3c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16a40:	sub.w	sp, sp, #572	; 0x23c
   16a44:	add	r7, sp, #32
   16a46:	mov	r6, r2
   16a48:	add.w	r5, r7, #208	; 0xd0
   16a4c:	add.w	r4, r7, #88	; 0x58
   16a50:	str	r5, [r7, #28]
   16a52:	mov	r5, r0
   16a54:	str	r5, [r7, #40]	; 0x28
   16a56:	mov	r0, r2
   16a58:	ldr.w	r5, [pc, #2556]	; 17458 <_ZdlPv@@Base+0x11ec>
   16a5c:	str	r4, [r7, #60]	; 0x3c
   16a5e:	mov	r4, r1
   16a60:	str	r4, [r7, #20]
   16a62:	mov	r4, r3
   16a64:	ldr.w	r3, [pc, #2548]	; 1745c <_ZdlPv@@Base+0x11f0>
   16a68:	add	r5, pc
   16a6a:	ldr.w	r8, [r7, #60]	; 0x3c
   16a6e:	ldr	r1, [r7, #28]
   16a70:	ldr	r3, [r5, r3]
   16a72:	mov	r2, r8
   16a74:	ldr	r3, [r3, #0]
   16a76:	str.w	r3, [r7, #532]	; 0x214
   16a7a:	mov.w	r3, #0
   16a7e:	bl	17514 <_ZdlPv@@Base+0x12a8>
   16a82:	cmp	r0, #0
   16a84:	blt.w	16ee8 <_ZdlPv@@Base+0xc7c>
   16a88:	mov	r0, r4
   16a8a:	mov	r1, r8
   16a8c:	bl	17464 <_ZdlPv@@Base+0x11f8>
   16a90:	ldr	r3, [r7, #28]
   16a92:	cmp	r0, #0
   16a94:	blt.w	1733a <_ZdlPv@@Base+0x10ce>
   16a98:	ldr	r2, [r3, #8]
   16a9a:	ldr	r3, [r3, #12]
   16a9c:	adds	r2, #7
   16a9e:	it	cs
   16aa0:	movcs.w	r2, #4294967295	; 0xffffffff
   16aa4:	adds	r3, r3, r2
   16aa6:	bcs.w	16ece <_ZdlPv@@Base+0xc62>
   16aaa:	movs	r0, #6
   16aac:	adds	r0, r3, r0
   16aae:	bcs.w	16ece <_ZdlPv@@Base+0xc62>
   16ab2:	cmp.w	r0, #4000	; 0xfa0
   16ab6:	bcc.w	16c58 <_ZdlPv@@Base+0x9ec>
   16aba:	adds	r5, r0, #1
   16abc:	beq.w	16ece <_ZdlPv@@Base+0xc62>
   16ac0:	blx	2eb0 <malloc@plt>
   16ac4:	str	r0, [r7, #52]	; 0x34
   16ac6:	cmp	r0, #0
   16ac8:	beq.w	16ece <_ZdlPv@@Base+0xc62>
   16acc:	ldr	r3, [r7, #40]	; 0x28
   16ace:	str	r0, [r7, #16]
   16ad0:	cmp	r3, #0
   16ad2:	beq.w	16c72 <_ZdlPv@@Base+0xa06>
   16ad6:	ldr	r3, [r7, #20]
   16ad8:	ldr.w	r9, [r3]
   16adc:	ldr	r3, [r7, #28]
   16ade:	movs	r4, #0
   16ae0:	ldr	r5, [r7, #40]	; 0x28
   16ae2:	str	r4, [r7, #24]
   16ae4:	ldr.w	fp, [r3, #4]
   16ae8:	ldr.w	r3, [fp]
   16aec:	cmp	r3, r6
   16aee:	beq.w	16e42 <_ZdlPv@@Base+0xbd6>
   16af2:	sub.w	r8, r3, r6
   16af6:	adds.w	sl, r4, r8
   16afa:	it	cs
   16afc:	movcs.w	sl, #4294967295	; 0xffffffff
   16b00:	cmp	r9, sl
   16b02:	bcs.n	16b5e <_ZdlPv@@Base+0x8f2>
   16b04:	cmp.w	r9, #0
   16b08:	beq.w	16eb6 <_ZdlPv@@Base+0xc4a>
   16b0c:	blt.w	16e4e <_ZdlPv@@Base+0xbe2>
   16b10:	mov.w	r9, r9, lsl #1
   16b14:	cmp	r9, sl
   16b16:	it	cc
   16b18:	movcc	r9, sl
   16b1a:	cmp.w	r9, #4294967295	; 0xffffffff
   16b1e:	beq.w	16e4e <_ZdlPv@@Base+0xbe2>
   16b22:	ldr	r2, [r7, #40]	; 0x28
   16b24:	subs	r3, r5, r2
   16b26:	cmp	r5, r2
   16b28:	it	ne
   16b2a:	cmpne	r5, #0
   16b2c:	clz	r3, r3
   16b30:	mov.w	r3, r3, lsr #5
   16b34:	str	r3, [r7, #68]	; 0x44
   16b36:	bne.w	16ebc <_ZdlPv@@Base+0xc50>
   16b3a:	mov	r0, r9
   16b3c:	blx	2eb0 <malloc@plt>
   16b40:	ldr	r3, [r7, #68]	; 0x44
   16b42:	cmp	r0, #0
   16b44:	beq.w	16e4e <_ZdlPv@@Base+0xbe2>
   16b48:	cmp	r4, #0
   16b4a:	it	eq
   16b4c:	moveq	r3, #0
   16b4e:	cmp	r3, #0
   16b50:	beq.w	17336 <_ZdlPv@@Base+0x10ca>
   16b54:	mov	r1, r5
   16b56:	mov	r2, r4
   16b58:	mov	r5, r0
   16b5a:	blx	2ea4 <memcpy@plt>
   16b5e:	adds	r0, r5, r4
   16b60:	mov	r2, r8
   16b62:	mov	r1, r6
   16b64:	blx	2ea4 <memcpy@plt>
   16b68:	ldr	r3, [r7, #28]
   16b6a:	ldr	r2, [r7, #24]
   16b6c:	ldr	r3, [r3, #0]
   16b6e:	cmp	r3, r2
   16b70:	beq.w	17378 <_ZdlPv@@Base+0x110c>
   16b74:	ldrb.w	r2, [fp, #36]	; 0x24
   16b78:	ldr.w	r3, [fp, #40]	; 0x28
   16b7c:	cmp	r2, #37	; 0x25
   16b7e:	beq.w	16dc0 <_ZdlPv@@Base+0xb54>
   16b82:	adds	r4, r3, #1
   16b84:	beq.w	17454 <_ZdlPv@@Base+0x11e8>
   16b88:	ldr	r1, [r7, #60]	; 0x3c
   16b8a:	lsls	r3, r3, #4
   16b8c:	cmp	r2, #110	; 0x6e
   16b8e:	ldr	r6, [r1, #4]
   16b90:	add.w	r1, r6, r3
   16b94:	ldr	r4, [r6, r3]
   16b96:	beq.w	16dae <_ZdlPv@@Base+0xb42>
   16b9a:	ldr.w	r3, [fp, #8]
   16b9e:	movs	r2, #37	; 0x25
   16ba0:	ldr	r1, [r7, #52]	; 0x34
   16ba2:	lsls	r0, r3, #31
   16ba4:	strb	r2, [r1, #0]
   16ba6:	itete	pl
   16ba8:	addpl	r2, r1, #1
   16baa:	ldrmi	r1, [r7, #52]	; 0x34
   16bac:	strpl	r2, [r7, #64]	; 0x40
   16bae:	addmi	r2, r1, #2
   16bb0:	ittt	mi
   16bb2:	strmi	r2, [r7, #64]	; 0x40
   16bb4:	movmi	r2, #39	; 0x27
   16bb6:	strbmi	r2, [r1, #1]
   16bb8:	lsls	r1, r3, #30
   16bba:	itttt	mi
   16bbc:	ldrmi	r2, [r7, #64]	; 0x40
   16bbe:	movmi	r1, #45	; 0x2d
   16bc0:	strbmi.w	r1, [r2], #1
   16bc4:	strmi	r2, [r7, #64]	; 0x40
   16bc6:	lsls	r2, r3, #29
   16bc8:	itttt	mi
   16bca:	ldrmi	r2, [r7, #64]	; 0x40
   16bcc:	movmi	r1, #43	; 0x2b
   16bce:	strbmi.w	r1, [r2], #1
   16bd2:	strmi	r2, [r7, #64]	; 0x40
   16bd4:	lsls	r0, r3, #28
   16bd6:	itttt	mi
   16bd8:	ldrmi	r2, [r7, #64]	; 0x40
   16bda:	movmi	r1, #32
   16bdc:	strbmi.w	r1, [r2], #1
   16be0:	strmi	r2, [r7, #64]	; 0x40
   16be2:	lsls	r1, r3, #27
   16be4:	itttt	mi
   16be6:	ldrmi	r2, [r7, #64]	; 0x40
   16be8:	movmi	r1, #35	; 0x23
   16bea:	strbmi.w	r1, [r2], #1
   16bee:	strmi	r2, [r7, #64]	; 0x40
   16bf0:	lsls	r2, r3, #25
   16bf2:	itttt	mi
   16bf4:	ldrmi	r2, [r7, #64]	; 0x40
   16bf6:	movmi	r1, #73	; 0x49
   16bf8:	strbmi.w	r1, [r2], #1
   16bfc:	strmi	r2, [r7, #64]	; 0x40
   16bfe:	lsls	r0, r3, #26
   16c00:	ittt	mi
   16c02:	ldrmi	r3, [r7, #64]	; 0x40
   16c04:	movmi	r2, #48	; 0x30
   16c06:	strbmi.w	r2, [r3], #1
   16c0a:	ldrd	r1, r2, [fp, #12]
   16c0e:	it	mi
   16c10:	strmi	r3, [r7, #64]	; 0x40
   16c12:	cmp	r1, r2
   16c14:	beq.n	16c24 <_ZdlPv@@Base+0x9b8>
   16c16:	ldr	r3, [r7, #64]	; 0x40
   16c18:	subs	r2, r2, r1
   16c1a:	mov	r0, r3
   16c1c:	add	r3, r2
   16c1e:	str	r3, [r7, #64]	; 0x40
   16c20:	blx	2ea4 <memcpy@plt>
   16c24:	ldrd	r1, r2, [fp, #24]
   16c28:	cmp	r1, r2
   16c2a:	beq.n	16c3a <_ZdlPv@@Base+0x9ce>
   16c2c:	ldr	r3, [r7, #64]	; 0x40
   16c2e:	subs	r2, r2, r1
   16c30:	mov	r0, r3
   16c32:	add	r3, r2
   16c34:	str	r3, [r7, #64]	; 0x40
   16c36:	blx	2ea4 <memcpy@plt>
   16c3a:	subs	r3, r4, #7
   16c3c:	cmp	r3, #9
   16c3e:	bhi.n	16c8c <_ZdlPv@@Base+0xa20>
   16c40:	tbh	[pc, r3, lsl #1]
   16c44:	movs	r7, r3
   16c46:	movs	r7, r3
   16c48:	movs	r2, r3
   16c4a:	movs	r2, r3
   16c4c:	movs	r4, r4
   16c4e:	lsls	r6, r0, #11
   16c50:	movs	r4, r4
   16c52:	movs	r7, r3
   16c54:	movs	r4, r4
   16c56:	movs	r7, r3
   16c58:	adds	r3, #13
   16c5a:	movs	r2, #0
   16c5c:	bic.w	r3, r3, #7
   16c60:	str	r2, [r7, #16]
   16c62:	sub.w	sp, sp, r3
   16c66:	add	r3, sp, #32
   16c68:	str	r3, [r7, #52]	; 0x34
   16c6a:	ldr	r3, [r7, #40]	; 0x28
   16c6c:	cmp	r3, #0
   16c6e:	bne.w	16ad6 <_ZdlPv@@Base+0x86a>
   16c72:	ldr.w	r9, [r7, #40]	; 0x28
   16c76:	b.n	16adc <_ZdlPv@@Base+0x870>
   16c78:	ldr	r3, [r7, #64]	; 0x40
   16c7a:	movs	r2, #108	; 0x6c
   16c7c:	strb.w	r2, [r3], #1
   16c80:	str	r3, [r7, #64]	; 0x40
   16c82:	ldr	r3, [r7, #64]	; 0x40
   16c84:	movs	r2, #108	; 0x6c
   16c86:	strb.w	r2, [r3], #1
   16c8a:	str	r3, [r7, #64]	; 0x40
   16c8c:	ldrb.w	r3, [fp, #36]	; 0x24
   16c90:	mov.w	r0, #0
   16c94:	ldr	r2, [r7, #64]	; 0x40
   16c96:	strb	r0, [r2, #1]
   16c98:	strb	r3, [r2, #0]
   16c9a:	ldr.w	r3, [fp, #20]
   16c9e:	adds	r1, r3, #1
   16ca0:	beq.w	16ee2 <_ZdlPv@@Base+0xc76>
   16ca4:	lsls	r3, r3, #4
   16ca6:	adds	r2, r6, r3
   16ca8:	ldr	r3, [r6, r3]
   16caa:	cmp	r3, #5
   16cac:	bne.w	17454 <_ZdlPv@@Base+0x11e8>
   16cb0:	ldr	r2, [r2, #8]
   16cb2:	mov.w	r8, #1
   16cb6:	str	r2, [r7, #80]	; 0x50
   16cb8:	ldr.w	r3, [fp, #32]
   16cbc:	adds	r2, r3, #1
   16cbe:	beq.n	16cda <_ZdlPv@@Base+0xa6e>
   16cc0:	lsls	r3, r3, #4
   16cc2:	adds	r2, r6, r3
   16cc4:	ldr	r3, [r6, r3]
   16cc6:	cmp	r3, #5
   16cc8:	bne.w	17454 <_ZdlPv@@Base+0x11e8>
   16ccc:	ldr	r2, [r2, #8]
   16cce:	add.w	r3, r7, #80	; 0x50
   16cd2:	str.w	r2, [r3, r8, lsl #2]
   16cd6:	add.w	r8, r8, #1
   16cda:	movs	r3, #2
   16cdc:	adds.w	r3, sl, r3
   16ce0:	str	r3, [r7, #36]	; 0x24
   16ce2:	bcs.w	16e46 <_ZdlPv@@Base+0xbda>
   16ce6:	cmp	r9, r3
   16ce8:	bcs.w	172ce <_ZdlPv@@Base+0x1062>
   16cec:	cmp.w	r9, #0
   16cf0:	bne.w	171a8 <_ZdlPv@@Base+0xf3c>
   16cf4:	ldr	r3, [r7, #36]	; 0x24
   16cf6:	cmp	r3, #12
   16cf8:	it	ls
   16cfa:	movls.w	r9, #12
   16cfe:	bhi.w	171b8 <_ZdlPv@@Base+0xf4c>
   16d02:	ldr	r2, [r7, #40]	; 0x28
   16d04:	subs	r3, r5, r2
   16d06:	cmp	r5, r2
   16d08:	it	ne
   16d0a:	cmpne	r5, #0
   16d0c:	clz	r3, r3
   16d10:	mov.w	r3, r3, lsr #5
   16d14:	str	r3, [r7, #68]	; 0x44
   16d16:	bne.w	172bc <_ZdlPv@@Base+0x1050>
   16d1a:	mov	r0, r9
   16d1c:	blx	2eb0 <malloc@plt>
   16d20:	ldr	r3, [r7, #68]	; 0x44
   16d22:	mov	r6, r0
   16d24:	cmp	r0, #0
   16d26:	beq.w	16e4e <_ZdlPv@@Base+0xbe2>
   16d2a:	cmp.w	sl, #0
   16d2e:	it	eq
   16d30:	moveq	r3, #0
   16d32:	cbz	r3, 16d3c <_ZdlPv@@Base+0xad0>
   16d34:	mov	r1, r5
   16d36:	mov	r2, sl
   16d38:	blx	2ea4 <memcpy@plt>
   16d3c:	mov.w	r3, #0
   16d40:	strb.w	r3, [r6, sl]
   16d44:	subs	r3, r4, #1
   16d46:	str	r3, [r7, #44]	; 0x2c
   16d48:	blx	2f20 <__errno_location@plt>
   16d4c:	add.w	r4, r7, #76	; 0x4c
   16d50:	sub.w	r5, r9, sl
   16d54:	str.w	fp, [r7, #48]	; 0x30
   16d58:	str	r5, [r7, #68]	; 0x44
   16d5a:	ldr	r3, [r0, #0]
   16d5c:	str	r0, [r7, #56]	; 0x38
   16d5e:	str	r3, [r7, #12]
   16d60:	add.w	r3, r7, #80	; 0x50
   16d64:	str	r3, [r7, #32]
   16d66:	mov.w	r3, #4294967295	; 0xffffffff
   16d6a:	str	r3, [r4, #0]
   16d6c:	ldr	r3, [r7, #56]	; 0x38
   16d6e:	ldr	r1, [r7, #68]	; 0x44
   16d70:	mov	r2, r3
   16d72:	cmp	r1, #0
   16d74:	mov.w	r3, #0
   16d78:	str	r3, [r2, #0]
   16d7a:	ldr	r3, [r7, #44]	; 0x2c
   16d7c:	it	lt
   16d7e:	mvnlt.w	r1, #2147483648	; 0x80000000
   16d82:	cmp	r3, #16
   16d84:	bhi.w	17454 <_ZdlPv@@Base+0x11e8>
   16d88:	tbh	[pc, r3, lsl #1]
   16d8c:	lsls	r7, r7, #7
   16d8e:	lsls	r1, r6, #7
   16d90:	lsls	r3, r1, #7
   16d92:	lsls	r5, r5, #6
   16d94:	lsls	r6, r0, #3
   16d96:	lsls	r6, r0, #3
   16d98:	lsls	r6, r0, #3
   16d9a:	lsls	r6, r0, #3
   16d9c:	lsls	r0, r7, #4
   16d9e:	lsls	r0, r7, #4
   16da0:	lsls	r6, r1, #6
   16da2:	lsls	r6, r1, #6
   16da4:	lsls	r6, r0, #3
   16da6:	lsls	r6, r0, #3
   16da8:	lsls	r6, r0, #3
   16daa:	lsls	r6, r0, #3
   16dac:	lsls	r6, r0, #3
   16dae:	subs	r4, #18
   16db0:	cmp	r4, #4
   16db2:	bhi.w	17454 <_ZdlPv@@Base+0x11e8>
   16db6:	tbb	[pc, r4]
   16dba:	add	r5, pc, #680	; (adr r5, 17064 <_ZdlPv@@Base+0xdf8>)
   16dbc:	ldr	r1, [sp, #612]	; 0x264
   16dbe:	lsls	r6, r3, #2
   16dc0:	adds	r3, #1
   16dc2:	bne.w	17454 <_ZdlPv@@Base+0x11e8>
   16dc6:	movs	r4, #1
   16dc8:	adds.w	r4, sl, r4
   16dcc:	it	cs
   16dce:	movcs.w	r4, #4294967295	; 0xffffffff
   16dd2:	cmp	r9, r4
   16dd4:	bcs.n	16e24 <_ZdlPv@@Base+0xbb8>
   16dd6:	cmp.w	r9, #0
   16dda:	bne.w	171c6 <_ZdlPv@@Base+0xf5a>
   16dde:	mov.w	r9, #12
   16de2:	cmp	r9, r4
   16de4:	it	cc
   16de6:	movcc	r9, r4
   16de8:	cmp.w	r9, #4294967295	; 0xffffffff
   16dec:	beq.n	16e4e <_ZdlPv@@Base+0xbe2>
   16dee:	ldr	r3, [r7, #40]	; 0x28
   16df0:	subs	r6, r5, r3
   16df2:	cmp	r5, r3
   16df4:	it	ne
   16df6:	cmpne	r5, #0
   16df8:	clz	r6, r6
   16dfc:	mov.w	r6, r6, lsr #5
   16e00:	bne.w	17324 <_ZdlPv@@Base+0x10b8>
   16e04:	mov	r0, r9
   16e06:	blx	2eb0 <malloc@plt>
   16e0a:	cbz	r0, 16e4e <_ZdlPv@@Base+0xbe2>
   16e0c:	cmp.w	sl, #0
   16e10:	it	eq
   16e12:	moveq	r6, #0
   16e14:	cmp	r6, #0
   16e16:	beq.w	17374 <_ZdlPv@@Base+0x1108>
   16e1a:	mov	r1, r5
   16e1c:	mov	r2, sl
   16e1e:	mov	r5, r0
   16e20:	blx	2ea4 <memcpy@plt>
   16e24:	movs	r3, #37	; 0x25
   16e26:	strb.w	r3, [r5, sl]
   16e2a:	ldr.w	r6, [fp, #4]
   16e2e:	add.w	fp, fp, #44	; 0x2c
   16e32:	ldr	r3, [r7, #24]
   16e34:	adds	r3, #1
   16e36:	str	r3, [r7, #24]
   16e38:	ldr.w	r3, [fp]
   16e3c:	cmp	r3, r6
   16e3e:	bne.w	16af2 <_ZdlPv@@Base+0x886>
   16e42:	mov	sl, r4
   16e44:	b.n	16b68 <_ZdlPv@@Base+0x8fc>
   16e46:	cmp.w	r9, #4294967295	; 0xffffffff
   16e4a:	beq.w	172ce <_ZdlPv@@Base+0x1062>
   16e4e:	blx	2f20 <__errno_location@plt>
   16e52:	str	r0, [r7, #56]	; 0x38
   16e54:	ldr	r3, [r7, #40]	; 0x28
   16e56:	cmp	r5, r3
   16e58:	it	ne
   16e5a:	cmpne	r5, #0
   16e5c:	bne.w	171e2 <_ZdlPv@@Base+0xf76>
   16e60:	ldr	r3, [r7, #16]
   16e62:	cbz	r3, 16e6a <_ZdlPv@@Base+0xbfe>
   16e64:	mov	r0, r3
   16e66:	blx	2d14 <free@plt+0x4>
   16e6a:	ldr	r3, [r7, #28]
   16e6c:	ldr	r0, [r3, #4]
   16e6e:	add.w	r3, r7, #224	; 0xe0
   16e72:	cmp	r0, r3
   16e74:	beq.n	16e7a <_ZdlPv@@Base+0xc0e>
   16e76:	blx	2d14 <free@plt+0x4>
   16e7a:	ldr	r3, [r7, #60]	; 0x3c
   16e7c:	ldr	r0, [r3, #4]
   16e7e:	add.w	r3, r7, #96	; 0x60
   16e82:	cmp	r0, r3
   16e84:	beq.n	16e8a <_ZdlPv@@Base+0xc1e>
   16e86:	blx	2d14 <free@plt+0x4>
   16e8a:	ldr	r2, [r7, #56]	; 0x38
   16e8c:	movs	r5, #0
   16e8e:	movs	r3, #12
   16e90:	str	r3, [r2, #0]
   16e92:	ldr.w	r2, [pc, #1484]	; 17460 <_ZdlPv@@Base+0x11f4>
   16e96:	ldr.w	r3, [pc, #1476]	; 1745c <_ZdlPv@@Base+0x11f0>
   16e9a:	add	r2, pc
   16e9c:	ldr	r3, [r2, r3]
   16e9e:	ldr	r2, [r3, #0]
   16ea0:	ldr.w	r3, [r7, #532]	; 0x214
   16ea4:	eors	r2, r3
   16ea6:	bne.w	17450 <_ZdlPv@@Base+0x11e4>
   16eaa:	mov	r0, r5
   16eac:	add.w	r7, r7, #540	; 0x21c
   16eb0:	mov	sp, r7
   16eb2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16eb6:	mov.w	r9, #12
   16eba:	b.n	16b14 <_ZdlPv@@Base+0x8a8>
   16ebc:	mov	r1, r9
   16ebe:	mov	r0, r5
   16ec0:	blx	2dd0 <realloc@plt>
   16ec4:	cmp	r0, #0
   16ec6:	beq.w	171dc <_ZdlPv@@Base+0xf70>
   16eca:	mov	r5, r0
   16ecc:	b.n	16b5e <_ZdlPv@@Base+0x8f2>
   16ece:	blx	2f20 <__errno_location@plt>
   16ed2:	ldr	r3, [r7, #28]
   16ed4:	str	r0, [r7, #56]	; 0x38
   16ed6:	ldr	r0, [r3, #4]
   16ed8:	add.w	r3, r7, #224	; 0xe0
   16edc:	cmp	r0, r3
   16ede:	bne.n	16e76 <_ZdlPv@@Base+0xc0a>
   16ee0:	b.n	16e7a <_ZdlPv@@Base+0xc0e>
   16ee2:	mov.w	r8, #0
   16ee6:	b.n	16cb8 <_ZdlPv@@Base+0xa4c>
   16ee8:	movs	r5, #0
   16eea:	b.n	16e92 <_ZdlPv@@Base+0xc26>
   16eec:	ldr	r3, [r1, #8]
   16eee:	mov	r4, sl
   16ef0:	str.w	sl, [r3]
   16ef4:	b.n	16e2a <_ZdlPv@@Base+0xbbe>
   16ef6:	ldr	r3, [r1, #8]
   16ef8:	movs	r2, #0
   16efa:	mov	r4, sl
   16efc:	str.w	sl, [r3]
   16f00:	str	r2, [r3, #4]
   16f02:	b.n	16e2a <_ZdlPv@@Base+0xbbe>
   16f04:	ldr	r3, [r1, #8]
   16f06:	mov	r4, sl
   16f08:	strh.w	sl, [r3]
   16f0c:	b.n	16e2a <_ZdlPv@@Base+0xbbe>
   16f0e:	ldr	r3, [r1, #8]
   16f10:	mov	r4, sl
   16f12:	strb.w	sl, [r3]
   16f16:	b.n	16e2a <_ZdlPv@@Base+0xbbe>
   16f18:	ldr	r3, [r7, #48]	; 0x30
   16f1a:	cmp.w	r8, #1
   16f1e:	add.w	r0, r6, sl
   16f22:	ldr	r2, [r3, #40]	; 0x28
   16f24:	ldr	r3, [r7, #60]	; 0x3c
   16f26:	ldr	r3, [r3, #4]
   16f28:	add.w	r3, r3, r2, lsl #4
   16f2c:	ldr	r2, [r3, #8]
   16f2e:	beq.w	17100 <_ZdlPv@@Base+0xe94>
   16f32:	cmp.w	r8, #2
   16f36:	beq.w	17144 <_ZdlPv@@Base+0xed8>
   16f3a:	strd	r2, r4, [sp, #4]
   16f3e:	mov.w	r3, #4294967295	; 0xffffffff
   16f42:	ldr	r2, [r7, #52]	; 0x34
   16f44:	str	r1, [r7, #8]
   16f46:	str	r2, [sp, #0]
   16f48:	movs	r2, #1
   16f4a:	blx	2ec8 <__snprintf_chk@plt>
   16f4e:	ldr	r1, [r7, #8]
   16f50:	ldr	r2, [r4, #0]
   16f52:	cmp	r2, #0
   16f54:	blt.n	17042 <_ZdlPv@@Base+0xdd6>
   16f56:	cmp	r2, r1
   16f58:	mov	r3, r2
   16f5a:	bcs.n	16f6c <_ZdlPv@@Base+0xd00>
   16f5c:	add.w	ip, r6, r2
   16f60:	ldrb.w	ip, [ip, sl]
   16f64:	cmp.w	ip, #0
   16f68:	bne.w	17454 <_ZdlPv@@Base+0x11e8>
   16f6c:	cmp	r2, r0
   16f6e:	bge.n	16f74 <_ZdlPv@@Base+0xd08>
   16f70:	mov	r3, r0
   16f72:	str	r0, [r4, #0]
   16f74:	adds	r2, r3, #1
   16f76:	cmp	r2, r1
   16f78:	bcc.w	172d2 <_ZdlPv@@Base+0x1066>
   16f7c:	mvn.w	r2, #2147483648	; 0x80000000
   16f80:	cmp	r1, r2
   16f82:	beq.w	172e6 <_ZdlPv@@Base+0x107a>
   16f86:	ldr	r2, [r7, #36]	; 0x24
   16f88:	add	r3, r2
   16f8a:	cmp	sl, r3
   16f8c:	it	hi
   16f8e:	movhi.w	r3, #4294967295	; 0xffffffff
   16f92:	cmp.w	r9, #0
   16f96:	blt.w	171ea <_ZdlPv@@Base+0xf7e>
   16f9a:	mov.w	r2, r9, lsl #1
   16f9e:	cmp	r3, r2
   16fa0:	it	cc
   16fa2:	movcc	r3, r2
   16fa4:	cmp	r9, r3
   16fa6:	bcs.w	16d66 <_ZdlPv@@Base+0xafa>
   16faa:	cmp	r2, r3
   16fac:	it	cc
   16fae:	movcc	r2, r3
   16fb0:	cmp.w	r2, #4294967295	; 0xffffffff
   16fb4:	mov	r9, r2
   16fb6:	beq.w	171f2 <_ZdlPv@@Base+0xf86>
   16fba:	ldr	r3, [r7, #40]	; 0x28
   16fbc:	subs	r5, r6, r3
   16fbe:	cmp	r6, r3
   16fc0:	it	ne
   16fc2:	cmpne	r6, #0
   16fc4:	clz	r5, r5
   16fc8:	mov.w	r5, r5, lsr #5
   16fcc:	bne.w	171f6 <_ZdlPv@@Base+0xf8a>
   16fd0:	mov	r0, r2
   16fd2:	blx	2eb0 <malloc@plt>
   16fd6:	cmp	r0, #0
   16fd8:	beq.w	171f2 <_ZdlPv@@Base+0xf86>
   16fdc:	cmp.w	sl, #0
   16fe0:	it	eq
   16fe2:	moveq	r5, #0
   16fe4:	cmp	r5, #0
   16fe6:	beq.w	17216 <_ZdlPv@@Base+0xfaa>
   16fea:	mov	r1, r6
   16fec:	mov	r2, sl
   16fee:	mov	r6, r0
   16ff0:	blx	2ea4 <memcpy@plt>
   16ff4:	sub.w	r3, r9, sl
   16ff8:	str	r3, [r7, #68]	; 0x44
   16ffa:	b.n	16d66 <_ZdlPv@@Base+0xafa>
   16ffc:	ldr	r3, [r7, #48]	; 0x30
   16ffe:	cmp.w	r8, #1
   17002:	add.w	r0, r6, sl
   17006:	ldr	r2, [r3, #40]	; 0x28
   17008:	ldr	r3, [r7, #60]	; 0x3c
   1700a:	ldr	r3, [r3, #4]
   1700c:	add.w	r3, r3, r2, lsl #4
   17010:	ldrd	r2, r3, [r3, #8]
   17014:	mov	fp, r2
   17016:	mov	ip, r3
   17018:	beq.w	17298 <_ZdlPv@@Base+0x102c>
   1701c:	cmp.w	r8, #2
   17020:	beq.w	1726c <_ZdlPv@@Base+0x1000>
   17024:	strd	r2, r3, [sp, #8]
   17028:	mov.w	r3, #4294967295	; 0xffffffff
   1702c:	ldr	r2, [r7, #52]	; 0x34
   1702e:	str	r4, [sp, #16]
   17030:	str	r1, [r7, #8]
   17032:	str	r2, [sp, #0]
   17034:	movs	r2, #1
   17036:	blx	2ec8 <__snprintf_chk@plt>
   1703a:	ldr	r2, [r4, #0]
   1703c:	ldr	r1, [r7, #8]
   1703e:	cmp	r2, #0
   17040:	bge.n	16f56 <_ZdlPv@@Base+0xcea>
   17042:	ldr	r3, [r7, #64]	; 0x40
   17044:	ldrb	r3, [r3, #1]
   17046:	cmp	r3, #0
   17048:	bne.w	1720c <_ZdlPv@@Base+0xfa0>
   1704c:	cmp	r0, #0
   1704e:	bge.n	16f70 <_ZdlPv@@Base+0xd04>
   17050:	ldr	r3, [r7, #56]	; 0x38
   17052:	ldr.w	fp, [r7, #48]	; 0x30
   17056:	ldr	r4, [r3, #0]
   17058:	cbnz	r4, 1706a <_ZdlPv@@Base+0xdfe>
   1705a:	ldrb.w	r3, [fp, #36]	; 0x24
   1705e:	and.w	r3, r3, #239	; 0xef
   17062:	cmp	r3, #99	; 0x63
   17064:	ite	eq
   17066:	moveq	r4, #84	; 0x54
   17068:	movne	r4, #22
   1706a:	ldr	r3, [r7, #40]	; 0x28
   1706c:	cmp	r6, r3
   1706e:	it	ne
   17070:	cmpne	r6, #0
   17072:	bne.w	17364 <_ZdlPv@@Base+0x10f8>
   17076:	ldr	r3, [r7, #16]
   17078:	cbz	r3, 17080 <_ZdlPv@@Base+0xe14>
   1707a:	mov	r0, r3
   1707c:	blx	2d14 <free@plt+0x4>
   17080:	ldr	r3, [r7, #28]
   17082:	ldr	r0, [r3, #4]
   17084:	add.w	r3, r7, #224	; 0xe0
   17088:	cmp	r0, r3
   1708a:	beq.n	17090 <_ZdlPv@@Base+0xe24>
   1708c:	blx	2d14 <free@plt+0x4>
   17090:	ldr	r3, [r7, #60]	; 0x3c
   17092:	ldr	r0, [r3, #4]
   17094:	add.w	r3, r7, #96	; 0x60
   17098:	cmp	r0, r3
   1709a:	beq.n	170a0 <_ZdlPv@@Base+0xe34>
   1709c:	blx	2d14 <free@plt+0x4>
   170a0:	ldr	r3, [r7, #56]	; 0x38
   170a2:	movs	r5, #0
   170a4:	str	r4, [r3, #0]
   170a6:	b.n	16e92 <_ZdlPv@@Base+0xc26>
   170a8:	ldr	r3, [r7, #48]	; 0x30
   170aa:	cmp.w	r8, #1
   170ae:	add.w	r0, r6, sl
   170b2:	ldr	r2, [r3, #40]	; 0x28
   170b4:	ldr	r3, [r7, #60]	; 0x3c
   170b6:	ldr	r3, [r3, #4]
   170b8:	add.w	r3, r3, r2, lsl #4
   170bc:	vldr	d7, [r3, #8]
   170c0:	beq.w	17248 <_ZdlPv@@Base+0xfdc>
   170c4:	cmp.w	r8, #2
   170c8:	beq.w	17220 <_ZdlPv@@Base+0xfb4>
   170cc:	ldr	r2, [r7, #52]	; 0x34
   170ce:	mov.w	r3, #4294967295	; 0xffffffff
   170d2:	vstr	d7, [sp, #8]
   170d6:	str	r4, [sp, #16]
   170d8:	str	r2, [sp, #0]
   170da:	movs	r2, #1
   170dc:	str	r1, [r7, #8]
   170de:	blx	2ec8 <__snprintf_chk@plt>
   170e2:	ldr	r1, [r7, #8]
   170e4:	b.n	16f50 <_ZdlPv@@Base+0xce4>
   170e6:	ldr	r3, [r7, #48]	; 0x30
   170e8:	cmp.w	r8, #1
   170ec:	add.w	r0, r6, sl
   170f0:	ldr	r2, [r3, #40]	; 0x28
   170f2:	ldr	r3, [r7, #60]	; 0x3c
   170f4:	ldr	r3, [r3, #4]
   170f6:	add.w	r3, r3, r2, lsl #4
   170fa:	ldrh	r2, [r3, #8]
   170fc:	bne.w	16f32 <_ZdlPv@@Base+0xcc6>
   17100:	ldr	r3, [r7, #32]
   17102:	str	r1, [r7, #4]
   17104:	ldr	r5, [r3, #0]
   17106:	mov.w	r3, #4294967295	; 0xffffffff
   1710a:	str	r2, [sp, #8]
   1710c:	mov	r2, r8
   1710e:	str	r4, [sp, #12]
   17110:	str	r5, [r7, #8]
   17112:	ldr	r5, [r7, #52]	; 0x34
   17114:	str	r5, [sp, #0]
   17116:	ldr	r5, [r7, #8]
   17118:	str	r5, [sp, #4]
   1711a:	blx	2ec8 <__snprintf_chk@plt>
   1711e:	ldr	r1, [r7, #4]
   17120:	b.n	16f50 <_ZdlPv@@Base+0xce4>
   17122:	ldr	r3, [r7, #48]	; 0x30
   17124:	cmp.w	r8, #1
   17128:	add.w	r0, r6, sl
   1712c:	ldr	r2, [r3, #40]	; 0x28
   1712e:	ldr	r3, [r7, #60]	; 0x3c
   17130:	ldr	r3, [r3, #4]
   17132:	add.w	r3, r3, r2, lsl #4
   17136:	ldrsh.w	r2, [r3, #8]
   1713a:	beq.n	17100 <_ZdlPv@@Base+0xe94>
   1713c:	cmp.w	r8, #2
   17140:	bne.w	16f3a <_ZdlPv@@Base+0xcce>
   17144:	ldr	r3, [r7, #32]
   17146:	ldr	r5, [r3, #4]
   17148:	ldr	r3, [r3, #0]
   1714a:	strd	r2, r4, [sp, #12]
   1714e:	movs	r2, #1
   17150:	str	r5, [r7, #8]
   17152:	ldr	r5, [r7, #52]	; 0x34
   17154:	str	r3, [r7, #4]
   17156:	mov.w	r3, #4294967295	; 0xffffffff
   1715a:	str	r5, [sp, #0]
   1715c:	ldr	r5, [r7, #8]
   1715e:	str	r1, [r7, #8]
   17160:	str	r5, [sp, #8]
   17162:	ldr	r5, [r7, #4]
   17164:	str	r5, [sp, #4]
   17166:	blx	2ec8 <__snprintf_chk@plt>
   1716a:	ldr	r1, [r7, #8]
   1716c:	b.n	16f50 <_ZdlPv@@Base+0xce4>
   1716e:	ldr	r3, [r7, #48]	; 0x30
   17170:	cmp.w	r8, #1
   17174:	add.w	r0, r6, sl
   17178:	ldr	r2, [r3, #40]	; 0x28
   1717a:	ldr	r3, [r7, #60]	; 0x3c
   1717c:	ldr	r3, [r3, #4]
   1717e:	add.w	r3, r3, r2, lsl #4
   17182:	ldrb	r2, [r3, #8]
   17184:	bne.w	16f32 <_ZdlPv@@Base+0xcc6>
   17188:	b.n	17100 <_ZdlPv@@Base+0xe94>
   1718a:	ldr	r3, [r7, #48]	; 0x30
   1718c:	cmp.w	r8, #1
   17190:	add.w	r0, r6, sl
   17194:	ldr	r2, [r3, #40]	; 0x28
   17196:	ldr	r3, [r7, #60]	; 0x3c
   17198:	ldr	r3, [r3, #4]
   1719a:	add.w	r3, r3, r2, lsl #4
   1719e:	ldrsb.w	r2, [r3, #8]
   171a2:	bne.w	16f32 <_ZdlPv@@Base+0xcc6>
   171a6:	b.n	17100 <_ZdlPv@@Base+0xe94>
   171a8:	blt.w	16e4e <_ZdlPv@@Base+0xbe2>
   171ac:	ldr	r3, [r7, #36]	; 0x24
   171ae:	mov.w	r9, r9, lsl #1
   171b2:	cmp	r9, r3
   171b4:	bcs.w	16d02 <_ZdlPv@@Base+0xa96>
   171b8:	ldr	r3, [r7, #36]	; 0x24
   171ba:	adds	r3, #1
   171bc:	beq.w	16e4e <_ZdlPv@@Base+0xbe2>
   171c0:	ldr.w	r9, [r7, #36]	; 0x24
   171c4:	b.n	16d02 <_ZdlPv@@Base+0xa96>
   171c6:	blt.w	16e4e <_ZdlPv@@Base+0xbe2>
   171ca:	mov.w	r9, r9, lsl #1
   171ce:	b.n	16de2 <_ZdlPv@@Base+0xb76>
   171d0:	ldr	r3, [r7, #64]	; 0x40
   171d2:	movs	r2, #76	; 0x4c
   171d4:	strb.w	r2, [r3], #1
   171d8:	str	r3, [r7, #64]	; 0x40
   171da:	b.n	16c8c <_ZdlPv@@Base+0xa20>
   171dc:	blx	2f20 <__errno_location@plt>
   171e0:	str	r0, [r7, #56]	; 0x38
   171e2:	mov	r0, r5
   171e4:	blx	2d14 <free@plt+0x4>
   171e8:	b.n	16e60 <_ZdlPv@@Base+0xbf4>
   171ea:	cmp.w	r9, #4294967295	; 0xffffffff
   171ee:	beq.w	16d66 <_ZdlPv@@Base+0xafa>
   171f2:	mov	r5, r6
   171f4:	b.n	16e54 <_ZdlPv@@Base+0xbe8>
   171f6:	mov	r1, r9
   171f8:	mov	r0, r6
   171fa:	blx	2dd0 <realloc@plt>
   171fe:	cmp	r0, #0
   17200:	beq.n	171f2 <_ZdlPv@@Base+0xf86>
   17202:	sub.w	r3, r9, sl
   17206:	mov	r6, r0
   17208:	str	r3, [r7, #68]	; 0x44
   1720a:	b.n	16d66 <_ZdlPv@@Base+0xafa>
   1720c:	ldr	r3, [r7, #64]	; 0x40
   1720e:	mov.w	r2, #0
   17212:	strb	r2, [r3, #1]
   17214:	b.n	16d66 <_ZdlPv@@Base+0xafa>
   17216:	sub.w	r3, r9, sl
   1721a:	mov	r6, r0
   1721c:	str	r3, [r7, #68]	; 0x44
   1721e:	b.n	16d66 <_ZdlPv@@Base+0xafa>
   17220:	ldr	r3, [r7, #32]
   17222:	ldr	r2, [r7, #52]	; 0x34
   17224:	str	r1, [r7, #4]
   17226:	ldr	r5, [r3, #4]
   17228:	ldr	r3, [r3, #0]
   1722a:	str	r2, [sp, #0]
   1722c:	movs	r2, #1
   1722e:	str	r5, [sp, #8]
   17230:	str	r3, [r7, #8]
   17232:	mov.w	r3, #4294967295	; 0xffffffff
   17236:	ldr	r5, [r7, #8]
   17238:	vstr	d7, [sp, #16]
   1723c:	str	r4, [sp, #24]
   1723e:	str	r5, [sp, #4]
   17240:	blx	2ec8 <__snprintf_chk@plt>
   17244:	ldr	r1, [r7, #4]
   17246:	b.n	16f50 <_ZdlPv@@Base+0xce4>
   17248:	ldr	r3, [r7, #32]
   1724a:	mov	r2, r8
   1724c:	str	r1, [r7, #4]
   1724e:	ldr	r5, [r3, #0]
   17250:	mov.w	r3, #4294967295	; 0xffffffff
   17254:	vstr	d7, [sp, #8]
   17258:	str	r4, [sp, #16]
   1725a:	str	r5, [r7, #8]
   1725c:	ldr	r5, [r7, #52]	; 0x34
   1725e:	str	r5, [sp, #0]
   17260:	ldr	r5, [r7, #8]
   17262:	str	r5, [sp, #4]
   17264:	blx	2ec8 <__snprintf_chk@plt>
   17268:	ldr	r1, [r7, #4]
   1726a:	b.n	16f50 <_ZdlPv@@Base+0xce4>
   1726c:	ldr	r3, [r7, #32]
   1726e:	mov	r2, fp
   17270:	str	r1, [r7, #4]
   17272:	ldr	r5, [r3, #4]
   17274:	ldr	r3, [r3, #0]
   17276:	str	r4, [sp, #24]
   17278:	str	r5, [sp, #8]
   1727a:	str	r3, [r7, #8]
   1727c:	mov	r3, ip
   1727e:	ldr	r5, [r7, #8]
   17280:	strd	r2, r3, [sp, #16]
   17284:	mov.w	r3, #4294967295	; 0xffffffff
   17288:	ldr	r2, [r7, #52]	; 0x34
   1728a:	str	r5, [sp, #4]
   1728c:	str	r2, [sp, #0]
   1728e:	movs	r2, #1
   17290:	blx	2ec8 <__snprintf_chk@plt>
   17294:	ldr	r1, [r7, #4]
   17296:	b.n	16f50 <_ZdlPv@@Base+0xce4>
   17298:	ldr	r3, [r7, #32]
   1729a:	mov	r2, r8
   1729c:	str	r1, [r7, #4]
   1729e:	ldr	r5, [r3, #0]
   172a0:	mov.w	r3, #4294967295	; 0xffffffff
   172a4:	str	r4, [sp, #16]
   172a6:	strd	fp, ip, [sp, #8]
   172aa:	str	r5, [r7, #8]
   172ac:	ldr	r5, [r7, #52]	; 0x34
   172ae:	str	r5, [sp, #0]
   172b0:	ldr	r5, [r7, #8]
   172b2:	str	r5, [sp, #4]
   172b4:	blx	2ec8 <__snprintf_chk@plt>
   172b8:	ldr	r1, [r7, #4]
   172ba:	b.n	16f50 <_ZdlPv@@Base+0xce4>
   172bc:	mov	r1, r9
   172be:	mov	r0, r5
   172c0:	blx	2dd0 <realloc@plt>
   172c4:	mov	r6, r0
   172c6:	cmp	r0, #0
   172c8:	bne.w	16d3c <_ZdlPv@@Base+0xad0>
   172cc:	b.n	16e4e <_ZdlPv@@Base+0xbe2>
   172ce:	mov	r6, r5
   172d0:	b.n	16d3c <_ZdlPv@@Base+0xad0>
   172d2:	add.w	r4, sl, r3
   172d6:	ldr	r3, [r7, #56]	; 0x38
   172d8:	ldr.w	fp, [r7, #48]	; 0x30
   172dc:	mov	r5, r6
   172de:	mov	r2, r3
   172e0:	ldr	r3, [r7, #12]
   172e2:	str	r3, [r2, #0]
   172e4:	b.n	16e2a <_ZdlPv@@Base+0xbbe>
   172e6:	ldr	r3, [r7, #40]	; 0x28
   172e8:	cmp	r6, r3
   172ea:	it	ne
   172ec:	cmpne	r6, #0
   172ee:	bne.n	1736c <_ZdlPv@@Base+0x1100>
   172f0:	ldr	r3, [r7, #16]
   172f2:	cbz	r3, 172fa <_ZdlPv@@Base+0x108e>
   172f4:	mov	r0, r3
   172f6:	blx	2d14 <free@plt+0x4>
   172fa:	ldr	r3, [r7, #28]
   172fc:	ldr	r0, [r3, #4]
   172fe:	add.w	r3, r7, #224	; 0xe0
   17302:	cmp	r0, r3
   17304:	beq.n	1730a <_ZdlPv@@Base+0x109e>
   17306:	blx	2d14 <free@plt+0x4>
   1730a:	ldr	r3, [r7, #60]	; 0x3c
   1730c:	ldr	r0, [r3, #4]
   1730e:	add.w	r3, r7, #96	; 0x60
   17312:	cmp	r0, r3
   17314:	beq.n	1731a <_ZdlPv@@Base+0x10ae>
   17316:	blx	2d14 <free@plt+0x4>
   1731a:	ldr	r2, [r7, #56]	; 0x38
   1731c:	movs	r3, #75	; 0x4b
   1731e:	movs	r5, #0
   17320:	str	r3, [r2, #0]
   17322:	b.n	16e92 <_ZdlPv@@Base+0xc26>
   17324:	mov	r1, r9
   17326:	mov	r0, r5
   17328:	blx	2dd0 <realloc@plt>
   1732c:	cmp	r0, #0
   1732e:	beq.w	171dc <_ZdlPv@@Base+0xf70>
   17332:	mov	r5, r0
   17334:	b.n	16e24 <_ZdlPv@@Base+0xbb8>
   17336:	mov	r5, r0
   17338:	b.n	16b5e <_ZdlPv@@Base+0x8f2>
   1733a:	ldr	r0, [r3, #4]
   1733c:	add.w	r3, r7, #224	; 0xe0
   17340:	cmp	r0, r3
   17342:	beq.n	17348 <_ZdlPv@@Base+0x10dc>
   17344:	blx	2d14 <free@plt+0x4>
   17348:	ldr	r3, [r7, #60]	; 0x3c
   1734a:	ldr	r0, [r3, #4]
   1734c:	add.w	r3, r7, #96	; 0x60
   17350:	cmp	r0, r3
   17352:	beq.n	17358 <_ZdlPv@@Base+0x10ec>
   17354:	blx	2d14 <free@plt+0x4>
   17358:	blx	2f20 <__errno_location@plt>
   1735c:	movs	r5, #0
   1735e:	movs	r3, #22
   17360:	str	r3, [r0, #0]
   17362:	b.n	16e92 <_ZdlPv@@Base+0xc26>
   17364:	mov	r0, r6
   17366:	blx	2d14 <free@plt+0x4>
   1736a:	b.n	17076 <_ZdlPv@@Base+0xe0a>
   1736c:	mov	r0, r6
   1736e:	blx	2d14 <free@plt+0x4>
   17372:	b.n	172f0 <_ZdlPv@@Base+0x1084>
   17374:	mov	r5, r0
   17376:	b.n	16e24 <_ZdlPv@@Base+0xbb8>
   17378:	movs	r4, #1
   1737a:	adds.w	r4, sl, r4
   1737e:	bcs.n	17448 <_ZdlPv@@Base+0x11dc>
   17380:	cmp	r9, r4
   17382:	bcs.n	173ca <_ZdlPv@@Base+0x115e>
   17384:	cmp.w	r9, #0
   17388:	bne.n	1742e <_ZdlPv@@Base+0x11c2>
   1738a:	cmp	r4, #12
   1738c:	it	ls
   1738e:	movls.w	r9, #12
   17392:	bhi.n	1743a <_ZdlPv@@Base+0x11ce>
   17394:	ldr	r3, [r7, #40]	; 0x28
   17396:	subs	r6, r5, r3
   17398:	cmp	r5, r3
   1739a:	it	ne
   1739c:	cmpne	r5, #0
   1739e:	clz	r6, r6
   173a2:	mov.w	r6, r6, lsr #5
   173a6:	bne.n	1741c <_ZdlPv@@Base+0x11b0>
   173a8:	mov	r0, r9
   173aa:	blx	2eb0 <malloc@plt>
   173ae:	cmp	r0, #0
   173b0:	beq.w	16e4e <_ZdlPv@@Base+0xbe2>
   173b4:	cmp.w	sl, #0
   173b8:	it	eq
   173ba:	moveq	r6, #0
   173bc:	cmp	r6, #0
   173be:	beq.n	17444 <_ZdlPv@@Base+0x11d8>
   173c0:	mov	r1, r5
   173c2:	mov	r2, sl
   173c4:	mov	r5, r0
   173c6:	blx	2ea4 <memcpy@plt>
   173ca:	movs	r3, #0
   173cc:	strb.w	r3, [r5, sl]
   173d0:	ldr	r3, [r7, #40]	; 0x28
   173d2:	cmp	r5, r3
   173d4:	it	ne
   173d6:	cmpne	r9, r4
   173d8:	bhi.n	1740c <_ZdlPv@@Base+0x11a0>
   173da:	ldr	r3, [r7, #16]
   173dc:	cbz	r3, 173e4 <_ZdlPv@@Base+0x1178>
   173de:	mov	r0, r3
   173e0:	blx	2d14 <free@plt+0x4>
   173e4:	ldr	r3, [r7, #28]
   173e6:	ldr	r0, [r3, #4]
   173e8:	add.w	r3, r7, #224	; 0xe0
   173ec:	cmp	r0, r3
   173ee:	beq.n	173f4 <_ZdlPv@@Base+0x1188>
   173f0:	blx	2d14 <free@plt+0x4>
   173f4:	ldr	r3, [r7, #60]	; 0x3c
   173f6:	ldr	r0, [r3, #4]
   173f8:	add.w	r3, r7, #96	; 0x60
   173fc:	cmp	r0, r3
   173fe:	beq.n	17404 <_ZdlPv@@Base+0x1198>
   17400:	blx	2d14 <free@plt+0x4>
   17404:	ldr	r3, [r7, #20]
   17406:	str.w	sl, [r3]
   1740a:	b.n	16e92 <_ZdlPv@@Base+0xc26>
   1740c:	mov	r0, r5
   1740e:	mov	r1, r4
   17410:	blx	2dd0 <realloc@plt>
   17414:	cmp	r0, #0
   17416:	it	ne
   17418:	movne	r5, r0
   1741a:	b.n	173da <_ZdlPv@@Base+0x116e>
   1741c:	mov	r1, r9
   1741e:	mov	r0, r5
   17420:	blx	2dd0 <realloc@plt>
   17424:	cmp	r0, #0
   17426:	beq.w	171dc <_ZdlPv@@Base+0xf70>
   1742a:	mov	r5, r0
   1742c:	b.n	173ca <_ZdlPv@@Base+0x115e>
   1742e:	blt.w	16e4e <_ZdlPv@@Base+0xbe2>
   17432:	mov.w	r9, r9, lsl #1
   17436:	cmp	r9, r4
   17438:	bcs.n	17394 <_ZdlPv@@Base+0x1128>
   1743a:	adds	r3, r4, #1
   1743c:	it	ne
   1743e:	movne	r9, r4
   17440:	bne.n	17394 <_ZdlPv@@Base+0x1128>
   17442:	b.n	16e4e <_ZdlPv@@Base+0xbe2>
   17444:	mov	r5, r0
   17446:	b.n	173ca <_ZdlPv@@Base+0x115e>
   17448:	cmp.w	r9, #4294967295	; 0xffffffff
   1744c:	beq.n	173ca <_ZdlPv@@Base+0x115e>
   1744e:	b.n	16e4e <_ZdlPv@@Base+0xbe2>
   17450:	blx	2e0c <__stack_chk_fail@plt>
   17454:	blx	2da0 <abort@plt>
   17458:	strh	r0, [r1, #30]
   1745a:	movs	r1, r0
   1745c:	lsls	r4, r3, #4
   1745e:	movs	r0, r0
   17460:	ldrb	r6, [r2, #30]
   17462:	movs	r1, r0
   17464:	ldrd	r3, r2, [r1]
   17468:	cmp	r3, #0
   1746a:	beq.n	17500 <_ZdlPv@@Base+0x1294>
   1746c:	push	{r4, r5, r6, r7}
   1746e:	adds	r2, #8
   17470:	ldr	r5, [pc, #152]	; (1750c <_ZdlPv@@Base+0x12a0>)
   17472:	movs	r4, #0
   17474:	ldr.w	ip, [pc, #152]	; 17510 <_ZdlPv@@Base+0x12a4>
   17478:	add	r5, pc
   1747a:	add	ip, pc
   1747c:	ldr.w	r3, [r2, #-8]
   17480:	subs	r3, #1
   17482:	cmp	r3, #21
   17484:	bhi.n	17504 <_ZdlPv@@Base+0x1298>
   17486:	tbb	[pc, r3]
   1748a:	movs	r2, #34	; 0x22
   1748c:	subs	r6, r3, #0
   1748e:	lsrs	r3, r1, #12
   17490:	lsrs	r3, r1, #12
   17492:	asrs	r6, r2, #24
   17494:	movs	r6, #38	; 0x26
   17496:	lsrs	r3, r1, #12
   17498:	adds	r5, #46	; 0x2e
   1749a:	lsrs	r3, r1, #12
   1749c:	lsrs	r3, r1, #12
   1749e:	lsrs	r3, r1, #12
   174a0:	ldr.w	r3, [r0], #4
   174a4:	str	r3, [r2, #0]
   174a6:	ldr	r3, [r1, #0]
   174a8:	adds	r4, #1
   174aa:	adds	r2, #16
   174ac:	cmp	r3, r4
   174ae:	bhi.n	1747c <_ZdlPv@@Base+0x1210>
   174b0:	movs	r0, #0
   174b2:	pop	{r4, r5, r6, r7}
   174b4:	bx	lr
   174b6:	adds	r0, #7
   174b8:	bic.w	r0, r0, #7
   174bc:	ldrd	r6, r7, [r0], #8
   174c0:	strd	r6, r7, [r2]
   174c4:	b.n	174a6 <_ZdlPv@@Base+0x123a>
   174c6:	ldr.w	r3, [r0], #4
   174ca:	strh	r3, [r2, #0]
   174cc:	b.n	174a6 <_ZdlPv@@Base+0x123a>
   174ce:	ldr.w	r3, [r0], #4
   174d2:	strb	r3, [r2, #0]
   174d4:	b.n	174a6 <_ZdlPv@@Base+0x123a>
   174d6:	adds	r0, #7
   174d8:	bic.w	r0, r0, #7
   174dc:	ldrd	r6, r7, [r0], #8
   174e0:	strd	r6, r7, [r2]
   174e4:	b.n	174a6 <_ZdlPv@@Base+0x123a>
   174e6:	ldr.w	r3, [r0], #4
   174ea:	cmp	r3, #0
   174ec:	bne.n	174a4 <_ZdlPv@@Base+0x1238>
   174ee:	str.w	ip, [r2]
   174f2:	b.n	174a6 <_ZdlPv@@Base+0x123a>
   174f4:	ldr.w	r3, [r0], #4
   174f8:	cmp	r3, #0
   174fa:	bne.n	174a4 <_ZdlPv@@Base+0x1238>
   174fc:	str	r5, [r2, #0]
   174fe:	b.n	174a6 <_ZdlPv@@Base+0x123a>
   17500:	movs	r0, #0
   17502:	bx	lr
   17504:	mov.w	r0, #4294967295	; 0xffffffff
   17508:	b.n	174b2 <_ZdlPv@@Base+0x1246>
   1750a:	nop
   1750c:	strh	r4, [r5, r5]
   1750e:	movs	r0, r0
   17510:	strh	r2, [r4, r5]
   17512:	movs	r0, r0
   17514:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17518:	mov	fp, r2
   1751a:	sub	sp, #52	; 0x34
   1751c:	movs	r2, #0
   1751e:	mov	r3, r1
   17520:	mov	r7, r1
   17522:	mov	r8, r0
   17524:	mov	r0, fp
   17526:	str.w	r2, [r3], #16
   1752a:	movs	r1, #7
   1752c:	str	r3, [r7, #4]
   1752e:	mov	r6, r2
   17530:	str.w	r2, [r0], #8
   17534:	mov	sl, r2
   17536:	str	r1, [sp, #4]
   17538:	str	r2, [sp, #24]
   1753a:	strd	r0, r2, [sp, #8]
   1753e:	str	r2, [sp, #28]
   17540:	movw	r2, #39321	; 0x9999
   17544:	str	r1, [sp, #20]
   17546:	movt	r2, #6553	; 0x1999
   1754a:	movw	r1, #29789	; 0x745d
   1754e:	str	r3, [sp, #32]
   17550:	movt	r1, #1489	; 0x5d1
   17554:	str.w	r0, [fp, #4]
   17558:	str	r2, [sp, #36]	; 0x24
   1755a:	str	r1, [sp, #40]	; 0x28
   1755c:	b.n	17562 <_ZdlPv@@Base+0x12f6>
   1755e:	cmp	r0, #37	; 0x25
   17560:	beq.n	17584 <_ZdlPv@@Base+0x1318>
   17562:	mov	r2, r8
   17564:	ldrb.w	r0, [r8], #1
   17568:	mov	r5, r8
   1756a:	cmp	r0, #0
   1756c:	bne.n	1755e <_ZdlPv@@Base+0x12f2>
   1756e:	movs	r1, #44	; 0x2c
   17570:	mul.w	r1, r1, r6
   17574:	str	r2, [r3, r1]
   17576:	ldr	r3, [sp, #12]
   17578:	str	r3, [r7, #8]
   1757a:	ldr	r3, [sp, #24]
   1757c:	str	r3, [r7, #12]
   1757e:	add	sp, #52	; 0x34
   17580:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17584:	movs	r1, #44	; 0x2c
   17586:	mul.w	r0, r1, r6
   1758a:	mov.w	r1, #4294967295	; 0xffffffff
   1758e:	adds	r6, r3, r0
   17590:	str	r2, [r3, r0]
   17592:	strd	sl, sl, [r6, #8]
   17596:	str.w	sl, [r6, #16]
   1759a:	strd	sl, sl, [r6, #24]
   1759e:	str	r1, [r6, #20]
   175a0:	str	r1, [r6, #32]
   175a2:	str	r1, [r6, #40]	; 0x28
   175a4:	ldrb.w	r4, [r8]
   175a8:	sub.w	r0, r4, #48	; 0x30
   175ac:	uxtb	r3, r0
   175ae:	cmp	r3, #9
   175b0:	bls.w	17922 <_ZdlPv@@Base+0x16b6>
   175b4:	mov.w	r9, #4294967295	; 0xffffffff
   175b8:	b.n	175de <_ZdlPv@@Base+0x1372>
   175ba:	cmp	r4, #45	; 0x2d
   175bc:	beq.n	175f0 <_ZdlPv@@Base+0x1384>
   175be:	cmp	r4, #43	; 0x2b
   175c0:	beq.n	175fa <_ZdlPv@@Base+0x138e>
   175c2:	cmp	r4, #32
   175c4:	beq.n	17604 <_ZdlPv@@Base+0x1398>
   175c6:	cmp	r4, #35	; 0x23
   175c8:	beq.n	1760e <_ZdlPv@@Base+0x13a2>
   175ca:	cmp	r4, #48	; 0x30
   175cc:	beq.n	17618 <_ZdlPv@@Base+0x13ac>
   175ce:	cmp	r4, #73	; 0x49
   175d0:	bne.n	17622 <_ZdlPv@@Base+0x13b6>
   175d2:	ldr	r3, [r6, #8]
   175d4:	orr.w	r3, r3, #64	; 0x40
   175d8:	str	r3, [r6, #8]
   175da:	ldrb	r4, [r1, #0]
   175dc:	mov	r5, r1
   175de:	cmp	r4, #39	; 0x27
   175e0:	add.w	r1, r5, #1
   175e4:	bne.n	175ba <_ZdlPv@@Base+0x134e>
   175e6:	ldr	r3, [r6, #8]
   175e8:	orr.w	r3, r3, #1
   175ec:	str	r3, [r6, #8]
   175ee:	b.n	175da <_ZdlPv@@Base+0x136e>
   175f0:	ldr	r3, [r6, #8]
   175f2:	orr.w	r3, r3, #2
   175f6:	str	r3, [r6, #8]
   175f8:	b.n	175da <_ZdlPv@@Base+0x136e>
   175fa:	ldr	r3, [r6, #8]
   175fc:	orr.w	r3, r3, #4
   17600:	str	r3, [r6, #8]
   17602:	b.n	175da <_ZdlPv@@Base+0x136e>
   17604:	ldr	r3, [r6, #8]
   17606:	orr.w	r3, r3, #8
   1760a:	str	r3, [r6, #8]
   1760c:	b.n	175da <_ZdlPv@@Base+0x136e>
   1760e:	ldr	r3, [r6, #8]
   17610:	orr.w	r3, r3, #16
   17614:	str	r3, [r6, #8]
   17616:	b.n	175da <_ZdlPv@@Base+0x136e>
   17618:	ldr	r3, [r6, #8]
   1761a:	orr.w	r3, r3, #32
   1761e:	str	r3, [r6, #8]
   17620:	b.n	175da <_ZdlPv@@Base+0x136e>
   17622:	cmp	r4, #42	; 0x2a
   17624:	beq.w	17732 <_ZdlPv@@Base+0x14c6>
   17628:	sub.w	r3, r4, #48	; 0x30
   1762c:	cmp	r3, #9
   1762e:	bls.w	17b3a <_ZdlPv@@Base+0x18ce>
   17632:	cmp	r4, #46	; 0x2e
   17634:	beq.w	177e2 <_ZdlPv@@Base+0x1576>
   17638:	adds	r5, #1
   1763a:	movs	r3, #0
   1763c:	movs	r1, #1
   1763e:	b.n	17644 <_ZdlPv@@Base+0x13d8>
   17640:	ldrb.w	r4, [r5], #1
   17644:	cmp	r4, #104	; 0x68
   17646:	mov	r8, r5
   17648:	ittt	eq
   1764a:	andeq.w	r2, r3, #1
   1764e:	lsleq.w	r2, r1, r2
   17652:	orreq	r3, r2
   17654:	beq.n	17640 <_ZdlPv@@Base+0x13d4>
   17656:	cmp	r4, #76	; 0x4c
   17658:	it	eq
   1765a:	orreq.w	r3, r3, #4
   1765e:	beq.n	17640 <_ZdlPv@@Base+0x13d4>
   17660:	cmp	r4, #108	; 0x6c
   17662:	it	eq
   17664:	addeq	r3, #8
   17666:	beq.n	17640 <_ZdlPv@@Base+0x13d4>
   17668:	cmp	r4, #106	; 0x6a
   1766a:	it	eq
   1766c:	addeq	r3, #16
   1766e:	beq.n	17640 <_ZdlPv@@Base+0x13d4>
   17670:	and.w	r2, r4, #223	; 0xdf
   17674:	cmp	r2, #90	; 0x5a
   17676:	beq.n	17640 <_ZdlPv@@Base+0x13d4>
   17678:	cmp	r4, #116	; 0x74
   1767a:	beq.n	17640 <_ZdlPv@@Base+0x13d4>
   1767c:	sub.w	r2, r4, #37	; 0x25
   17680:	cmp	r2, #83	; 0x53
   17682:	bhi.w	17972 <_ZdlPv@@Base+0x1706>
   17686:	tbh	[pc, r2, lsl #1]
   1768a:	lsls	r6, r3, #4
   1768c:	lsls	r4, r6, #5
   1768e:	lsls	r4, r6, #5
   17690:	lsls	r4, r6, #5
   17692:	lsls	r4, r6, #5
   17694:	lsls	r4, r6, #5
   17696:	lsls	r4, r6, #5
   17698:	lsls	r4, r6, #5
   1769a:	lsls	r4, r6, #5
   1769c:	lsls	r4, r6, #5
   1769e:	lsls	r4, r6, #5
   176a0:	lsls	r4, r6, #5
   176a2:	lsls	r4, r6, #5
   176a4:	lsls	r4, r6, #5
   176a6:	lsls	r4, r6, #5
   176a8:	lsls	r4, r6, #5
   176aa:	lsls	r4, r6, #5
   176ac:	lsls	r4, r6, #5
   176ae:	lsls	r4, r6, #5
   176b0:	lsls	r4, r6, #5
   176b2:	lsls	r4, r6, #5
   176b4:	lsls	r4, r6, #5
   176b6:	lsls	r4, r6, #5
   176b8:	lsls	r4, r6, #5
   176ba:	lsls	r4, r6, #5
   176bc:	lsls	r4, r6, #5
   176be:	lsls	r4, r6, #5
   176c0:	lsls	r4, r6, #5
   176c2:	lsls	r6, r3, #6
   176c4:	lsls	r4, r6, #5
   176c6:	lsls	r6, r3, #8
   176c8:	lsls	r4, r6, #5
   176ca:	lsls	r6, r3, #6
   176cc:	lsls	r6, r3, #6
   176ce:	lsls	r6, r3, #6
   176d0:	lsls	r4, r6, #5
   176d2:	lsls	r4, r6, #5
   176d4:	lsls	r4, r6, #5
   176d6:	lsls	r4, r6, #5
   176d8:	lsls	r4, r6, #5
   176da:	lsls	r4, r6, #5
   176dc:	lsls	r4, r6, #5
   176de:	lsls	r4, r6, #5
   176e0:	lsls	r4, r6, #5
   176e2:	lsls	r4, r6, #5
   176e4:	lsls	r4, r6, #5
   176e6:	lsls	r1, r4, #11
   176e8:	lsls	r4, r6, #5
   176ea:	lsls	r4, r6, #5
   176ec:	lsls	r4, r6, #5
   176ee:	lsls	r4, r6, #5
   176f0:	lsls	r6, r4, #7
   176f2:	lsls	r4, r6, #5
   176f4:	lsls	r4, r6, #5
   176f6:	lsls	r4, r6, #5
   176f8:	lsls	r4, r6, #5
   176fa:	lsls	r4, r6, #5
   176fc:	lsls	r4, r6, #5
   176fe:	lsls	r4, r6, #5
   17700:	lsls	r4, r6, #5
   17702:	lsls	r6, r3, #6
   17704:	lsls	r4, r6, #5
   17706:	lsls	r0, r3, #8
   17708:	lsls	r7, r7, #7
   1770a:	lsls	r6, r3, #6
   1770c:	lsls	r6, r3, #6
   1770e:	lsls	r6, r3, #6
   17710:	lsls	r4, r6, #5
   17712:	lsls	r7, r7, #7
   17714:	lsls	r4, r6, #5
   17716:	lsls	r4, r6, #5
   17718:	lsls	r4, r6, #5
   1771a:	lsls	r4, r6, #5
   1771c:	lsls	r3, r4, #3
   1771e:	lsls	r6, r4, #7
   17720:	lsls	r6, r3, #11
   17722:	lsls	r4, r6, #5
   17724:	lsls	r4, r6, #5
   17726:	lsls	r2, r4, #8
   17728:	lsls	r4, r6, #5
   1772a:	lsls	r6, r4, #7
   1772c:	lsls	r4, r6, #5
   1772e:	lsls	r4, r6, #5
   17730:	lsls	r6, r4, #7
   17732:	ldr	r3, [sp, #12]
   17734:	str	r5, [r6, #12]
   17736:	str	r1, [r6, #16]
   17738:	cmp	r3, #1
   1773a:	ldrb	r2, [r5, #1]
   1773c:	it	cc
   1773e:	movcc	r3, #1
   17740:	str	r3, [sp, #12]
   17742:	subs	r2, #48	; 0x30
   17744:	uxtb	r3, r2
   17746:	cmp	r3, #9
   17748:	bls.w	17a02 <_ZdlPv@@Base+0x1796>
   1774c:	ldr	r2, [sp, #28]
   1774e:	adds	r3, r2, #1
   17750:	str	r2, [r6, #20]
   17752:	adds	r2, #1
   17754:	beq.w	17972 <_ZdlPv@@Base+0x1706>
   17758:	mov	r5, r1
   1775a:	ldr	r4, [sp, #28]
   1775c:	str	r3, [sp, #28]
   1775e:	ldr	r2, [sp, #4]
   17760:	ldr.w	r3, [fp, #4]
   17764:	cmp	r2, r4
   17766:	bhi.w	17c0c <_ZdlPv@@Base+0x19a0>
   1776a:	ldr	r2, [sp, #4]
   1776c:	lsls	r2, r2, #1
   1776e:	str	r2, [sp, #4]
   17770:	cmp	r2, r4
   17772:	itt	ls
   17774:	addls	r2, r4, #1
   17776:	strls	r2, [sp, #4]
   17778:	ldr	r2, [sp, #4]
   1777a:	cmp.w	r2, #268435456	; 0x10000000
   1777e:	bcs.w	17cc6 <_ZdlPv@@Base+0x1a5a>
   17782:	lsls	r1, r2, #4
   17784:	ldr	r2, [sp, #8]
   17786:	cmp	r2, r3
   17788:	beq.w	17c12 <_ZdlPv@@Base+0x19a6>
   1778c:	mov	r0, r3
   1778e:	blx	2dd0 <realloc@plt>
   17792:	ldr.w	r1, [fp, #4]
   17796:	mov	r3, r0
   17798:	cmp	r0, #0
   1779a:	beq.w	17cc4 <_ZdlPv@@Base+0x1a58>
   1779e:	ldr	r0, [sp, #8]
   177a0:	ldr.w	r2, [fp]
   177a4:	cmp	r0, r1
   177a6:	beq.w	17c24 <_ZdlPv@@Base+0x19b8>
   177aa:	str.w	r3, [fp, #4]
   177ae:	cmp	r2, r4
   177b0:	bhi.n	177c8 <_ZdlPv@@Base+0x155c>
   177b2:	sub.w	r0, r3, #16
   177b6:	adds	r2, #1
   177b8:	cmp	r2, r4
   177ba:	mov.w	r1, r2, lsl #4
   177be:	str.w	sl, [r0, r1]
   177c2:	bls.n	177b6 <_ZdlPv@@Base+0x154a>
   177c4:	str.w	r2, [fp]
   177c8:	lsls	r4, r4, #4
   177ca:	ldr	r2, [r3, r4]
   177cc:	cmp	r2, #0
   177ce:	bne.w	17b68 <_ZdlPv@@Base+0x18fc>
   177d2:	mov	r1, r5
   177d4:	movs	r2, #5
   177d6:	str	r2, [r3, r4]
   177d8:	ldrb.w	r4, [r1], #1
   177dc:	cmp	r4, #46	; 0x2e
   177de:	bne.w	17638 <_ZdlPv@@Base+0x13cc>
   177e2:	ldrb	r3, [r5, #1]
   177e4:	str	r5, [r6, #24]
   177e6:	cmp	r3, #42	; 0x2a
   177e8:	bne.w	1799e <_ZdlPv@@Base+0x1732>
   177ec:	ldr	r3, [sp, #24]
   177ee:	adds	r1, r5, #2
   177f0:	str	r1, [r6, #28]
   177f2:	cmp	r3, #2
   177f4:	mov	r8, r1
   177f6:	it	cc
   177f8:	movcc	r3, #2
   177fa:	str	r3, [sp, #24]
   177fc:	ldrb	r3, [r5, #2]
   177fe:	subs	r3, #48	; 0x30
   17800:	uxtb	r2, r3
   17802:	cmp	r2, #9
   17804:	bls.w	17c66 <_ZdlPv@@Base+0x19fa>
   17808:	ldr	r4, [r6, #32]
   1780a:	adds	r5, r4, #1
   1780c:	beq.w	17c54 <_ZdlPv@@Base+0x19e8>
   17810:	ldr	r2, [sp, #4]
   17812:	ldr.w	r3, [fp, #4]
   17816:	cmp	r2, r4
   17818:	bls.w	17bd0 <_ZdlPv@@Base+0x1964>
   1781c:	ldr.w	r2, [fp]
   17820:	cmp	r2, r4
   17822:	bhi.n	1783a <_ZdlPv@@Base+0x15ce>
   17824:	sub.w	r0, r3, #16
   17828:	adds	r2, #1
   1782a:	cmp	r2, r4
   1782c:	mov.w	r1, r2, lsl #4
   17830:	str.w	sl, [r0, r1]
   17834:	bls.n	17828 <_ZdlPv@@Base+0x15bc>
   17836:	str.w	r2, [fp]
   1783a:	lsls	r4, r4, #4
   1783c:	ldr	r2, [r3, r4]
   1783e:	cmp	r2, #0
   17840:	bne.w	17bc2 <_ZdlPv@@Base+0x1956>
   17844:	movs	r2, #5
   17846:	mov	r5, r8
   17848:	str	r2, [r3, r4]
   1784a:	ldrb.w	r4, [r8]
   1784e:	b.n	17638 <_ZdlPv@@Base+0x13cc>
   17850:	cmp	r3, #15
   17852:	bgt.w	17c3a <_ZdlPv@@Base+0x19ce>
   17856:	lsls	r1, r3, #29
   17858:	bmi.w	17c3a <_ZdlPv@@Base+0x19ce>
   1785c:	cmp	r3, #7
   1785e:	itt	gt
   17860:	movgt	r3, #21
   17862:	strgt	r3, [sp, #16]
   17864:	bgt.n	1787a <_ZdlPv@@Base+0x160e>
   17866:	lsls	r2, r3, #30
   17868:	itt	mi
   1786a:	movmi	r3, #18
   1786c:	strmi	r3, [sp, #16]
   1786e:	bmi.n	1787a <_ZdlPv@@Base+0x160e>
   17870:	and.w	r3, r3, #1
   17874:	rsb	r3, r3, #20
   17878:	str	r3, [sp, #16]
   1787a:	cmp.w	r9, #4294967295	; 0xffffffff
   1787e:	it	ne
   17880:	strne.w	r9, [r6, #40]	; 0x28
   17884:	beq.w	17b26 <_ZdlPv@@Base+0x18ba>
   17888:	ldr	r2, [sp, #4]
   1788a:	ldr.w	r3, [fp, #4]
   1788e:	cmp	r2, r9
   17890:	bls.w	17ada <_ZdlPv@@Base+0x186e>
   17894:	ldr.w	r2, [fp]
   17898:	cmp	r2, r9
   1789a:	bhi.n	178b2 <_ZdlPv@@Base+0x1646>
   1789c:	sub.w	r0, r3, #16
   178a0:	adds	r2, #1
   178a2:	cmp	r2, r9
   178a4:	mov.w	r1, r2, lsl #4
   178a8:	str.w	sl, [r0, r1]
   178ac:	bls.n	178a0 <_ZdlPv@@Base+0x1634>
   178ae:	str.w	r2, [fp]
   178b2:	mov.w	r9, r9, lsl #4
   178b6:	ldr.w	r2, [r3, r9]
   178ba:	cmp	r2, #0
   178bc:	bne.w	17b1c <_ZdlPv@@Base+0x18b0>
   178c0:	ldr	r2, [sp, #16]
   178c2:	str.w	r2, [r3, r9]
   178c6:	strb.w	r4, [r6, #36]	; 0x24
   178ca:	ldr	r3, [r7, #0]
   178cc:	str	r5, [r6, #4]
   178ce:	adds	r6, r3, #1
   178d0:	ldr	r3, [sp, #20]
   178d2:	str	r6, [r7, #0]
   178d4:	cmp	r3, r6
   178d6:	it	hi
   178d8:	ldrhi	r3, [r7, #4]
   178da:	bhi.w	17562 <_ZdlPv@@Base+0x12f6>
   178de:	ldr	r3, [sp, #20]
   178e0:	cmp	r3, #0
   178e2:	blt.w	17cf0 <_ZdlPv@@Base+0x1a84>
   178e6:	ldr	r3, [sp, #20]
   178e8:	ldr	r2, [sp, #40]	; 0x28
   178ea:	cmp.w	r2, r3, lsl #1
   178ee:	mov.w	r4, r3, lsl #1
   178f2:	bcc.w	17cf0 <_ZdlPv@@Base+0x1a84>
   178f6:	movs	r1, #88	; 0x58
   178f8:	ldr	r5, [r7, #4]
   178fa:	mul.w	r1, r1, r3
   178fe:	ldr	r3, [sp, #32]
   17900:	cmp	r3, r5
   17902:	beq.n	179e0 <_ZdlPv@@Base+0x1774>
   17904:	mov	r0, r5
   17906:	blx	2dd0 <realloc@plt>
   1790a:	mov	r3, r0
   1790c:	cmp	r0, #0
   1790e:	beq.w	17cf0 <_ZdlPv@@Base+0x1a84>
   17912:	ldrd	r6, r5, [r7]
   17916:	ldr	r2, [sp, #32]
   17918:	cmp	r2, r5
   1791a:	beq.n	179ee <_ZdlPv@@Base+0x1782>
   1791c:	str	r4, [sp, #20]
   1791e:	str	r3, [r7, #4]
   17920:	b.n	17562 <_ZdlPv@@Base+0x12f6>
   17922:	mov	r2, r8
   17924:	ldrb.w	r3, [r2, #1]!
   17928:	sub.w	r1, r3, #48	; 0x30
   1792c:	cmp	r1, #9
   1792e:	bls.n	17924 <_ZdlPv@@Base+0x16b8>
   17930:	cmp	r3, #36	; 0x24
   17932:	bne.w	175b4 <_ZdlPv@@Base+0x1348>
   17936:	ldr	r5, [sp, #36]	; 0x24
   17938:	movs	r3, #0
   1793a:	movs	r1, #10
   1793c:	b.n	17946 <_ZdlPv@@Base+0x16da>
   1793e:	uxtb	r4, r0
   17940:	cmp	r4, #9
   17942:	bhi.w	17cb2 <_ZdlPv@@Base+0x1a46>
   17946:	cmp	r3, r5
   17948:	mov	r2, r8
   1794a:	ite	ls
   1794c:	mulls	r3, r1
   1794e:	movhi.w	r3, #4294967295	; 0xffffffff
   17952:	adds.w	r9, r0, r3
   17956:	ldrb.w	r0, [r8, #1]
   1795a:	add.w	r8, r8, #1
   1795e:	sub.w	r0, r0, #48	; 0x30
   17962:	mov	r3, r9
   17964:	bcc.n	1793e <_ZdlPv@@Base+0x16d2>
   17966:	uxtb	r4, r0
   17968:	mov.w	r3, #4294967295	; 0xffffffff
   1796c:	cmp	r4, #9
   1796e:	mov	r2, r8
   17970:	bls.n	17952 <_ZdlPv@@Base+0x16e6>
   17972:	ldr.w	r3, [fp, #4]
   17976:	ldr	r2, [sp, #8]
   17978:	cmp	r2, r3
   1797a:	beq.n	17982 <_ZdlPv@@Base+0x1716>
   1797c:	mov	r0, r3
   1797e:	blx	2d14 <free@plt+0x4>
   17982:	ldr	r0, [r7, #4]
   17984:	ldr	r3, [sp, #32]
   17986:	cmp	r3, r0
   17988:	beq.n	1798e <_ZdlPv@@Base+0x1722>
   1798a:	blx	2d14 <free@plt+0x4>
   1798e:	blx	2f20 <__errno_location@plt>
   17992:	movs	r2, #22
   17994:	mov	r3, r0
   17996:	mov.w	r0, #4294967295	; 0xffffffff
   1799a:	str	r2, [r3, #0]
   1799c:	b.n	1757e <_ZdlPv@@Base+0x1312>
   1799e:	ldrb	r3, [r5, #1]
   179a0:	subs	r3, #48	; 0x30
   179a2:	cmp	r3, #9
   179a4:	bhi.w	17d04 <_ZdlPv@@Base+0x1a98>
   179a8:	ldrb.w	r3, [r1, #1]!
   179ac:	subs	r3, #48	; 0x30
   179ae:	cmp	r3, #9
   179b0:	bls.n	179a8 <_ZdlPv@@Base+0x173c>
   179b2:	subs	r3, r1, r5
   179b4:	mov	r5, r1
   179b6:	ldr	r2, [sp, #24]
   179b8:	str	r1, [r6, #28]
   179ba:	cmp	r2, r3
   179bc:	ldrb	r4, [r1, #0]
   179be:	it	cc
   179c0:	movcc	r2, r3
   179c2:	str	r2, [sp, #24]
   179c4:	b.n	17638 <_ZdlPv@@Base+0x13cc>
   179c6:	cmp	r3, #15
   179c8:	itt	gt
   179ca:	movgt	r3, #12
   179cc:	strgt	r3, [sp, #16]
   179ce:	bgt.w	1787a <_ZdlPv@@Base+0x160e>
   179d2:	tst.w	r3, #4
   179d6:	ite	ne
   179d8:	movne	r3, #12
   179da:	moveq	r3, #11
   179dc:	str	r3, [sp, #16]
   179de:	b.n	1787a <_ZdlPv@@Base+0x160e>
   179e0:	mov	r0, r1
   179e2:	blx	2eb0 <malloc@plt>
   179e6:	mov	r3, r0
   179e8:	cmp	r0, #0
   179ea:	beq.w	17b92 <_ZdlPv@@Base+0x1926>
   179ee:	movs	r2, #44	; 0x2c
   179f0:	mov	r0, r3
   179f2:	mul.w	r2, r2, r6
   179f6:	mov	r1, r5
   179f8:	blx	2ea4 <memcpy@plt>
   179fc:	ldr	r6, [r7, #0]
   179fe:	mov	r3, r0
   17a00:	b.n	1791c <_ZdlPv@@Base+0x16b0>
   17a02:	mov	r0, r1
   17a04:	ldrb.w	r3, [r0, #1]!
   17a08:	sub.w	r4, r3, #48	; 0x30
   17a0c:	cmp	r4, #9
   17a0e:	bls.n	17a04 <_ZdlPv@@Base+0x1798>
   17a10:	cmp	r3, #36	; 0x24
   17a12:	bne.w	1774c <_ZdlPv@@Base+0x14e0>
   17a16:	mov	r3, r1
   17a18:	movs	r0, #10
   17a1a:	movs	r1, #0
   17a1c:	b.n	17a2a <_ZdlPv@@Base+0x17be>
   17a1e:	uxtb.w	ip, r2
   17a22:	cmp.w	ip, #9
   17a26:	bhi.w	17cf6 <_ZdlPv@@Base+0x1a8a>
   17a2a:	ldr	r4, [sp, #36]	; 0x24
   17a2c:	mov	r5, r3
   17a2e:	cmp	r1, r4
   17a30:	ite	ls
   17a32:	mulls	r1, r0
   17a34:	movhi.w	r1, #4294967295	; 0xffffffff
   17a38:	adds	r4, r2, r1
   17a3a:	ldrb	r2, [r3, #1]
   17a3c:	add.w	r3, r3, #1
   17a40:	sub.w	r2, r2, #48	; 0x30
   17a44:	mov	r1, r4
   17a46:	bcc.n	17a1e <_ZdlPv@@Base+0x17b2>
   17a48:	uxtb	r4, r2
   17a4a:	mov.w	r1, #4294967295	; 0xffffffff
   17a4e:	cmp	r4, #9
   17a50:	mov	r5, r3
   17a52:	bls.n	17a38 <_ZdlPv@@Base+0x17cc>
   17a54:	b.n	17972 <_ZdlPv@@Base+0x1706>
   17a56:	cmp	r3, #15
   17a58:	bgt.w	17c34 <_ZdlPv@@Base+0x19c8>
   17a5c:	lsls	r2, r3, #29
   17a5e:	bmi.w	17c34 <_ZdlPv@@Base+0x19c8>
   17a62:	cmp	r3, #7
   17a64:	itt	gt
   17a66:	movgt	r3, #8
   17a68:	strgt	r3, [sp, #16]
   17a6a:	bgt.w	1787a <_ZdlPv@@Base+0x160e>
   17a6e:	lsls	r0, r3, #30
   17a70:	itt	mi
   17a72:	movmi	r3, #2
   17a74:	strmi	r3, [sp, #16]
   17a76:	bmi.w	1787a <_ZdlPv@@Base+0x160e>
   17a7a:	tst.w	r3, #1
   17a7e:	ite	ne
   17a80:	movne	r3, #4
   17a82:	moveq	r3, #6
   17a84:	str	r3, [sp, #16]
   17a86:	b.n	1787a <_ZdlPv@@Base+0x160e>
   17a88:	cmp	r3, #15
   17a8a:	bgt.w	17c40 <_ZdlPv@@Base+0x19d4>
   17a8e:	lsls	r0, r3, #29
   17a90:	bmi.w	17c40 <_ZdlPv@@Base+0x19d4>
   17a94:	cmp	r3, #7
   17a96:	itt	gt
   17a98:	movgt	r3, #7
   17a9a:	strgt	r3, [sp, #16]
   17a9c:	bgt.w	1787a <_ZdlPv@@Base+0x160e>
   17aa0:	lsls	r1, r3, #30
   17aa2:	itt	mi
   17aa4:	movmi	r3, #1
   17aa6:	strmi	r3, [sp, #16]
   17aa8:	bmi.w	1787a <_ZdlPv@@Base+0x160e>
   17aac:	tst.w	r3, #1
   17ab0:	ite	ne
   17ab2:	movne	r3, #3
   17ab4:	moveq	r3, #5
   17ab6:	str	r3, [sp, #16]
   17ab8:	b.n	1787a <_ZdlPv@@Base+0x160e>
   17aba:	cmp	r3, #7
   17abc:	ite	gt
   17abe:	movgt	r3, #14
   17ac0:	movle	r3, #13
   17ac2:	str	r3, [sp, #16]
   17ac4:	b.n	1787a <_ZdlPv@@Base+0x160e>
   17ac6:	movs	r3, #14
   17ac8:	movs	r4, #99	; 0x63
   17aca:	str	r3, [sp, #16]
   17acc:	b.n	1787a <_ZdlPv@@Base+0x160e>
   17ace:	cmp	r3, #7
   17ad0:	ite	gt
   17ad2:	movgt	r3, #16
   17ad4:	movle	r3, #15
   17ad6:	str	r3, [sp, #16]
   17ad8:	b.n	1787a <_ZdlPv@@Base+0x160e>
   17ada:	ldr	r2, [sp, #4]
   17adc:	lsls	r2, r2, #1
   17ade:	str	r2, [sp, #4]
   17ae0:	cmp	r2, r9
   17ae2:	itt	ls
   17ae4:	addls.w	r2, r9, #1
   17ae8:	strls	r2, [sp, #4]
   17aea:	ldr	r2, [sp, #4]
   17aec:	cmp.w	r2, #268435456	; 0x10000000
   17af0:	bcs.w	17cc6 <_ZdlPv@@Base+0x1a5a>
   17af4:	lsls	r1, r2, #4
   17af6:	ldr	r2, [sp, #8]
   17af8:	cmp	r2, r3
   17afa:	beq.n	17b76 <_ZdlPv@@Base+0x190a>
   17afc:	mov	r0, r3
   17afe:	blx	2dd0 <realloc@plt>
   17b02:	mov	r3, r0
   17b04:	cmp	r0, #0
   17b06:	beq.w	17cf0 <_ZdlPv@@Base+0x1a84>
   17b0a:	ldr.w	r2, [fp, #4]
   17b0e:	ldr	r1, [sp, #8]
   17b10:	cmp	r1, r2
   17b12:	beq.w	17d1e <_ZdlPv@@Base+0x1ab2>
   17b16:	str.w	r3, [fp, #4]
   17b1a:	b.n	17894 <_ZdlPv@@Base+0x1628>
   17b1c:	ldr	r1, [sp, #16]
   17b1e:	cmp	r2, r1
   17b20:	beq.w	178c6 <_ZdlPv@@Base+0x165a>
   17b24:	b.n	17976 <_ZdlPv@@Base+0x170a>
   17b26:	ldr	r2, [sp, #28]
   17b28:	adds	r3, r2, #1
   17b2a:	str	r2, [r6, #40]	; 0x28
   17b2c:	adds	r2, #1
   17b2e:	beq.w	17972 <_ZdlPv@@Base+0x1706>
   17b32:	ldr.w	r9, [sp, #28]
   17b36:	str	r3, [sp, #28]
   17b38:	b.n	17888 <_ZdlPv@@Base+0x161c>
   17b3a:	str	r5, [r6, #12]
   17b3c:	mov	r0, r5
   17b3e:	ldrb	r3, [r5, #0]
   17b40:	subs	r3, #48	; 0x30
   17b42:	cmp	r3, #9
   17b44:	bhi.n	17b54 <_ZdlPv@@Base+0x18e8>
   17b46:	mov	r3, r0
   17b48:	ldrb.w	r2, [r0, #1]!
   17b4c:	subs	r2, #48	; 0x30
   17b4e:	cmp	r2, #9
   17b50:	bls.n	17b46 <_ZdlPv@@Base+0x18da>
   17b52:	adds	r1, r3, #2
   17b54:	ldr	r3, [sp, #12]
   17b56:	subs	r5, r0, r5
   17b58:	str	r0, [r6, #16]
   17b5a:	cmp	r3, r5
   17b5c:	ldrb	r4, [r0, #0]
   17b5e:	it	cc
   17b60:	movcc	r3, r5
   17b62:	mov	r5, r0
   17b64:	str	r3, [sp, #12]
   17b66:	b.n	17632 <_ZdlPv@@Base+0x13c6>
   17b68:	cmp	r2, #5
   17b6a:	bne.w	17976 <_ZdlPv@@Base+0x170a>
   17b6e:	mov	r1, r5
   17b70:	ldrb.w	r4, [r1], #1
   17b74:	b.n	17632 <_ZdlPv@@Base+0x13c6>
   17b76:	mov	r0, r1
   17b78:	str	r3, [sp, #44]	; 0x2c
   17b7a:	blx	2eb0 <malloc@plt>
   17b7e:	ldr	r3, [sp, #44]	; 0x2c
   17b80:	cbz	r0, 17ba2 <_ZdlPv@@Base+0x1936>
   17b82:	ldr.w	r2, [fp]
   17b86:	mov	r1, r3
   17b88:	lsls	r2, r2, #4
   17b8a:	blx	2ea4 <memcpy@plt>
   17b8e:	mov	r3, r0
   17b90:	b.n	17b16 <_ZdlPv@@Base+0x18aa>
   17b92:	ldr.w	r3, [fp, #4]
   17b96:	ldr	r2, [sp, #8]
   17b98:	cmp	r2, r3
   17b9a:	beq.n	17bae <_ZdlPv@@Base+0x1942>
   17b9c:	mov	r0, r3
   17b9e:	blx	2d14 <free@plt+0x4>
   17ba2:	ldr	r0, [r7, #4]
   17ba4:	ldr	r3, [sp, #32]
   17ba6:	cmp	r3, r0
   17ba8:	beq.n	17bae <_ZdlPv@@Base+0x1942>
   17baa:	blx	2d14 <free@plt+0x4>
   17bae:	blx	2f20 <__errno_location@plt>
   17bb2:	movs	r2, #12
   17bb4:	mov	r3, r0
   17bb6:	mov.w	r0, #4294967295	; 0xffffffff
   17bba:	str	r2, [r3, #0]
   17bbc:	add	sp, #52	; 0x34
   17bbe:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17bc2:	cmp	r2, #5
   17bc4:	bne.w	17976 <_ZdlPv@@Base+0x170a>
   17bc8:	ldrb.w	r4, [r8]
   17bcc:	mov	r5, r8
   17bce:	b.n	17638 <_ZdlPv@@Base+0x13cc>
   17bd0:	ldr	r2, [sp, #4]
   17bd2:	lsls	r2, r2, #1
   17bd4:	str	r2, [sp, #4]
   17bd6:	cmp	r2, r4
   17bd8:	itt	ls
   17bda:	addls	r2, r4, #1
   17bdc:	strls	r2, [sp, #4]
   17bde:	ldr	r2, [sp, #4]
   17be0:	cmp.w	r2, #268435456	; 0x10000000
   17be4:	bcs.n	17cc6 <_ZdlPv@@Base+0x1a5a>
   17be6:	lsls	r1, r2, #4
   17be8:	ldr	r2, [sp, #8]
   17bea:	cmp	r2, r3
   17bec:	beq.n	17cd0 <_ZdlPv@@Base+0x1a64>
   17bee:	mov	r0, r3
   17bf0:	blx	2dd0 <realloc@plt>
   17bf4:	mov	r3, r0
   17bf6:	cmp	r0, #0
   17bf8:	beq.n	17cf0 <_ZdlPv@@Base+0x1a84>
   17bfa:	ldr.w	r2, [fp, #4]
   17bfe:	ldr	r1, [sp, #8]
   17c00:	cmp	r1, r2
   17c02:	beq.w	17d1a <_ZdlPv@@Base+0x1aae>
   17c06:	str.w	r3, [fp, #4]
   17c0a:	b.n	1781c <_ZdlPv@@Base+0x15b0>
   17c0c:	ldr.w	r2, [fp]
   17c10:	b.n	177ae <_ZdlPv@@Base+0x1542>
   17c12:	mov	r0, r1
   17c14:	blx	2eb0 <malloc@plt>
   17c18:	cmp	r0, #0
   17c1a:	beq.n	17ba2 <_ZdlPv@@Base+0x1936>
   17c1c:	ldr.w	r2, [fp]
   17c20:	mov	r3, r0
   17c22:	ldr	r1, [sp, #8]
   17c24:	lsls	r2, r2, #4
   17c26:	mov	r0, r3
   17c28:	blx	2ea4 <memcpy@plt>
   17c2c:	ldr.w	r2, [fp]
   17c30:	mov	r3, r0
   17c32:	b.n	177aa <_ZdlPv@@Base+0x153e>
   17c34:	movs	r3, #10
   17c36:	str	r3, [sp, #16]
   17c38:	b.n	1787a <_ZdlPv@@Base+0x160e>
   17c3a:	movs	r3, #22
   17c3c:	str	r3, [sp, #16]
   17c3e:	b.n	1787a <_ZdlPv@@Base+0x160e>
   17c40:	movs	r3, #9
   17c42:	str	r3, [sp, #16]
   17c44:	b.n	1787a <_ZdlPv@@Base+0x160e>
   17c46:	movs	r3, #17
   17c48:	str	r3, [sp, #16]
   17c4a:	b.n	1787a <_ZdlPv@@Base+0x160e>
   17c4c:	movs	r3, #16
   17c4e:	movs	r4, #115	; 0x73
   17c50:	str	r3, [sp, #16]
   17c52:	b.n	1787a <_ZdlPv@@Base+0x160e>
   17c54:	ldr	r2, [sp, #28]
   17c56:	adds	r3, r2, #1
   17c58:	str	r2, [r6, #32]
   17c5a:	adds	r2, #1
   17c5c:	beq.w	17972 <_ZdlPv@@Base+0x1706>
   17c60:	ldr	r4, [sp, #28]
   17c62:	str	r3, [sp, #28]
   17c64:	b.n	17810 <_ZdlPv@@Base+0x15a4>
   17c66:	mov	r0, r1
   17c68:	ldrb.w	r2, [r0, #1]!
   17c6c:	sub.w	r4, r2, #48	; 0x30
   17c70:	cmp	r4, #9
   17c72:	bls.n	17c68 <_ZdlPv@@Base+0x19fc>
   17c74:	cmp	r2, #36	; 0x24
   17c76:	bne.w	17808 <_ZdlPv@@Base+0x159c>
   17c7a:	movs	r2, #0
   17c7c:	movs	r0, #10
   17c7e:	b.n	17c86 <_ZdlPv@@Base+0x1a1a>
   17c80:	uxtb	r5, r3
   17c82:	cmp	r5, #9
   17c84:	bhi.n	17d0a <_ZdlPv@@Base+0x1a9e>
   17c86:	ldr	r4, [sp, #36]	; 0x24
   17c88:	mov	ip, r1
   17c8a:	cmp	r2, r4
   17c8c:	ite	ls
   17c8e:	mulls	r2, r0
   17c90:	movhi.w	r2, #4294967295	; 0xffffffff
   17c94:	adds	r4, r3, r2
   17c96:	ldrb	r3, [r1, #1]
   17c98:	add.w	r1, r1, #1
   17c9c:	sub.w	r3, r3, #48	; 0x30
   17ca0:	mov	r2, r4
   17ca2:	bcc.n	17c80 <_ZdlPv@@Base+0x1a14>
   17ca4:	uxtb	r4, r3
   17ca6:	mov.w	r2, #4294967295	; 0xffffffff
   17caa:	cmp	r4, #9
   17cac:	mov	ip, r1
   17cae:	bls.n	17c94 <_ZdlPv@@Base+0x1a28>
   17cb0:	b.n	17972 <_ZdlPv@@Base+0x1706>
   17cb2:	add.w	r9, r9, #4294967295	; 0xffffffff
   17cb6:	cmn.w	r9, #3
   17cba:	bhi.w	17972 <_ZdlPv@@Base+0x1706>
   17cbe:	ldrb	r4, [r2, #2]
   17cc0:	adds	r5, r2, #2
   17cc2:	b.n	175de <_ZdlPv@@Base+0x1372>
   17cc4:	mov	r3, r1
   17cc6:	ldr	r2, [sp, #8]
   17cc8:	cmp	r2, r3
   17cca:	bne.w	17b9c <_ZdlPv@@Base+0x1930>
   17cce:	b.n	17ba2 <_ZdlPv@@Base+0x1936>
   17cd0:	mov	r0, r1
   17cd2:	str	r3, [sp, #16]
   17cd4:	blx	2eb0 <malloc@plt>
   17cd8:	ldr	r3, [sp, #16]
   17cda:	cmp	r0, #0
   17cdc:	beq.w	17ba2 <_ZdlPv@@Base+0x1936>
   17ce0:	ldr.w	r2, [fp]
   17ce4:	mov	r1, r3
   17ce6:	lsls	r2, r2, #4
   17ce8:	blx	2ea4 <memcpy@plt>
   17cec:	mov	r3, r0
   17cee:	b.n	17c06 <_ZdlPv@@Base+0x199a>
   17cf0:	ldr.w	r3, [fp, #4]
   17cf4:	b.n	17cc6 <_ZdlPv@@Base+0x1a5a>
   17cf6:	subs	r4, #1
   17cf8:	adds	r2, r4, #3
   17cfa:	bhi.w	17972 <_ZdlPv@@Base+0x1706>
   17cfe:	adds	r5, #2
   17d00:	str	r4, [r6, #20]
   17d02:	b.n	1775e <_ZdlPv@@Base+0x14f2>
   17d04:	mov	r5, r1
   17d06:	movs	r3, #1
   17d08:	b.n	179b6 <_ZdlPv@@Base+0x174a>
   17d0a:	subs	r4, #1
   17d0c:	adds	r3, r4, #3
   17d0e:	bhi.w	17972 <_ZdlPv@@Base+0x1706>
   17d12:	add.w	r8, ip, #2
   17d16:	str	r4, [r6, #32]
   17d18:	b.n	17810 <_ZdlPv@@Base+0x15a4>
   17d1a:	mov	r3, r1
   17d1c:	b.n	17ce0 <_ZdlPv@@Base+0x1a74>
   17d1e:	mov	r3, r1
   17d20:	b.n	17b82 <_ZdlPv@@Base+0x1916>
   17d22:	nop
   17d24:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   17d28:	mov	r7, r0
   17d2a:	ldr	r6, [pc, #48]	; (17d5c <_ZdlPv@@Base+0x1af0>)
   17d2c:	mov	r8, r1
   17d2e:	ldr	r5, [pc, #48]	; (17d60 <_ZdlPv@@Base+0x1af4>)
   17d30:	mov	r9, r2
   17d32:	add	r6, pc
   17d34:	blx	2cbc <rand@plt-0x20>
   17d38:	add	r5, pc
   17d3a:	subs	r6, r6, r5
   17d3c:	asrs	r6, r6, #2
   17d3e:	beq.n	17d56 <_ZdlPv@@Base+0x1aea>
   17d40:	subs	r5, #4
   17d42:	movs	r4, #0
   17d44:	ldr.w	r3, [r5, #4]!
   17d48:	adds	r4, #1
   17d4a:	mov	r2, r9
   17d4c:	mov	r1, r8
   17d4e:	mov	r0, r7
   17d50:	blx	r3
   17d52:	cmp	r6, r4
   17d54:	bne.n	17d44 <_ZdlPv@@Base+0x1ad8>
   17d56:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   17d5a:	nop
   17d5c:	str	r6, [r6, #4]
   17d5e:	movs	r1, r0
   17d60:	str	r4, [r0, #4]
   17d62:	movs	r1, r0
   17d64:	bx	lr
   17d66:	nop

Disassembly of section .fini:

00017d68 <.fini>:
   17d68:	push	{r3, lr}
   17d6c:	pop	{r3, pc}
