// Seed: 99000867
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri id_4
);
  wire id_6;
  ;
  wire id_7;
  assign id_3 = -1;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input wire id_0#(
        .id_58(1),
        .id_59(1)
    ),
    input uwire id_1,
    input tri1 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input uwire id_6,
    output wire id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    output wand id_11,
    output tri0 id_12,
    output tri0 id_13,
    output wire id_14,
    input supply1 id_15,
    input uwire id_16,
    output wor id_17,
    output tri id_18,
    input tri id_19,
    input uwire id_20,
    input uwire id_21,
    input supply1 id_22,
    output wire id_23,
    output wand id_24,
    input tri id_25,
    input supply1 id_26,
    input wire id_27,
    output tri0 id_28,
    input supply1 id_29,
    output wor id_30,
    input wire id_31,
    output wor id_32
    , id_60,
    input wire id_33,
    input wire id_34,
    input tri0 id_35,
    input wire id_36,
    input tri0 id_37,
    input supply0 id_38,
    input wand id_39,
    input tri0 id_40,
    output tri1 id_41,
    output tri0 id_42,
    input supply0 id_43,
    output wor id_44,
    output wand id_45,
    output tri1 id_46,
    input wor id_47
    , id_61,
    input wire id_48,
    output uwire id_49,
    output tri0 id_50,
    input supply1 id_51,
    output wand id_52,
    output uwire id_53,
    input supply0 id_54,
    input uwire id_55,
    input tri0 id_56
);
  wire id_62;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_51,
      id_30,
      id_54
  );
endmodule
