Classic Timing Analyzer report for divider
Thu Apr 13 10:58:37 2017
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'B4'
  7. Clock Setup: 'B1'
  8. Clock Setup: 'B3'
  9. Clock Setup: 'B2'
 10. Clock Setup: 'EN24'
 11. Clock Setup: 'clk'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                      ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.293 ns                                       ; B1                        ; 74175:inst|14 ; --         ; B4       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 16.253 ns                                      ; 74161:inst2|f74161:sub|99 ; S4            ; B3         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.855 ns                                       ; B4                        ; BI8           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 4.551 ns                                       ; B2                        ; 74175:inst|13 ; --         ; B3       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14             ; 74175:inst|13 ; clk        ; clk      ; 0            ;
; Clock Setup: 'EN24'          ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14             ; 74175:inst|13 ; EN24       ; EN24     ; 0            ;
; Clock Setup: 'B2'            ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14             ; 74175:inst|13 ; B2         ; B2       ; 0            ;
; Clock Setup: 'B3'            ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14             ; 74175:inst|13 ; B3         ; B3       ; 0            ;
; Clock Setup: 'B1'            ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14             ; 74175:inst|13 ; B1         ; B1       ; 0            ;
; Clock Setup: 'B4'            ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14             ; 74175:inst|13 ; B4         ; B4       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                           ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2SGX130GF1508C3  ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; B4              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; B1              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; B3              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; B2              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; EN24            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'B4'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|13              ; B4         ; B4       ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|13              ; B4         ; B4       ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|14              ; B4         ; B4       ; None                        ; None                      ; 1.013 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|87  ; B4         ; B4       ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|13              ; B4         ; B4       ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|14              ; B4         ; B4       ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|99  ; B4         ; B4       ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|87  ; B4         ; B4       ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|110 ; B4         ; B4       ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|110 ; B4         ; B4       ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|99  ; B4         ; B4       ; None                        ; None                      ; 0.732 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|15              ; B4         ; B4       ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|16              ; B4         ; B4       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|13              ; 74175:inst|13              ; B4         ; B4       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|110 ; B4         ; B4       ; None                        ; None                      ; 0.440 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|14              ; B4         ; B4       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|15              ; B4         ; B4       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|9   ; B4         ; B4       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|99  ; B4         ; B4       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|110 ; 74161:inst2|f74161:sub|110 ; B4         ; B4       ; None                        ; None                      ; 0.415 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'B1'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|13              ; B1         ; B1       ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|13              ; B1         ; B1       ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|14              ; B1         ; B1       ; None                        ; None                      ; 1.013 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|87  ; B1         ; B1       ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|13              ; B1         ; B1       ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|14              ; B1         ; B1       ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|99  ; B1         ; B1       ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|87  ; B1         ; B1       ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|110 ; B1         ; B1       ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|110 ; B1         ; B1       ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|99  ; B1         ; B1       ; None                        ; None                      ; 0.732 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|15              ; B1         ; B1       ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|16              ; B1         ; B1       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|13              ; 74175:inst|13              ; B1         ; B1       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|110 ; B1         ; B1       ; None                        ; None                      ; 0.440 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|14              ; B1         ; B1       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|15              ; B1         ; B1       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|9   ; B1         ; B1       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|99  ; B1         ; B1       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|110 ; 74161:inst2|f74161:sub|110 ; B1         ; B1       ; None                        ; None                      ; 0.415 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'B3'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|13              ; B3         ; B3       ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|13              ; B3         ; B3       ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|14              ; B3         ; B3       ; None                        ; None                      ; 1.013 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|87  ; B3         ; B3       ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|13              ; B3         ; B3       ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|14              ; B3         ; B3       ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|99  ; B3         ; B3       ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|87  ; B3         ; B3       ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|110 ; B3         ; B3       ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|110 ; B3         ; B3       ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|99  ; B3         ; B3       ; None                        ; None                      ; 0.732 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|15              ; B3         ; B3       ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|16              ; B3         ; B3       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|13              ; 74175:inst|13              ; B3         ; B3       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|110 ; B3         ; B3       ; None                        ; None                      ; 0.440 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|14              ; B3         ; B3       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|15              ; B3         ; B3       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|9   ; B3         ; B3       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|99  ; B3         ; B3       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|110 ; 74161:inst2|f74161:sub|110 ; B3         ; B3       ; None                        ; None                      ; 0.415 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'B2'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|13              ; B2         ; B2       ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|13              ; B2         ; B2       ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|14              ; B2         ; B2       ; None                        ; None                      ; 1.013 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|87  ; B2         ; B2       ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|13              ; B2         ; B2       ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|14              ; B2         ; B2       ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|99  ; B2         ; B2       ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|87  ; B2         ; B2       ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|110 ; B2         ; B2       ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|110 ; B2         ; B2       ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|99  ; B2         ; B2       ; None                        ; None                      ; 0.732 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|15              ; B2         ; B2       ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|16              ; B2         ; B2       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|13              ; 74175:inst|13              ; B2         ; B2       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|110 ; B2         ; B2       ; None                        ; None                      ; 0.440 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|14              ; B2         ; B2       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|15              ; B2         ; B2       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|9   ; B2         ; B2       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|99  ; B2         ; B2       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|110 ; 74161:inst2|f74161:sub|110 ; B2         ; B2       ; None                        ; None                      ; 0.415 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'EN24'                                                                                                                                                                                                          ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|13              ; EN24       ; EN24     ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|13              ; EN24       ; EN24     ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|14              ; EN24       ; EN24     ; None                        ; None                      ; 1.013 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|87  ; EN24       ; EN24     ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|13              ; EN24       ; EN24     ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|14              ; EN24       ; EN24     ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|99  ; EN24       ; EN24     ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|87  ; EN24       ; EN24     ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|110 ; EN24       ; EN24     ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|110 ; EN24       ; EN24     ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|99  ; EN24       ; EN24     ; None                        ; None                      ; 0.732 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|15              ; EN24       ; EN24     ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|16              ; EN24       ; EN24     ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|13              ; 74175:inst|13              ; EN24       ; EN24     ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|110 ; EN24       ; EN24     ; None                        ; None                      ; 0.440 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|14              ; EN24       ; EN24     ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|15              ; EN24       ; EN24     ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|9   ; EN24       ; EN24     ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|99  ; EN24       ; EN24     ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|110 ; 74161:inst2|f74161:sub|110 ; EN24       ; EN24     ; None                        ; None                      ; 0.415 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|13              ; clk        ; clk      ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|13              ; clk        ; clk      ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|14              ; clk        ; clk      ; None                        ; None                      ; 1.013 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|87  ; clk        ; clk      ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|13              ; clk        ; clk      ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|14              ; clk        ; clk      ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|99  ; clk        ; clk      ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|87  ; clk        ; clk      ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|110 ; clk        ; clk      ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|110 ; clk        ; clk      ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|99  ; clk        ; clk      ; None                        ; None                      ; 0.732 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|15              ; clk        ; clk      ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|16              ; clk        ; clk      ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|13              ; 74175:inst|13              ; clk        ; clk      ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|110 ; clk        ; clk      ; None                        ; None                      ; 0.440 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|14              ; clk        ; clk      ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|15              ; clk        ; clk      ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|9   ; clk        ; clk      ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|99  ; clk        ; clk      ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|110 ; 74161:inst2|f74161:sub|110 ; clk        ; clk      ; None                        ; None                      ; 0.415 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To            ; To Clock ;
+-------+--------------+------------+------+---------------+----------+
; N/A   ; None         ; 0.293 ns   ; B1   ; 74175:inst|14 ; B4       ;
; N/A   ; None         ; 0.107 ns   ; B1   ; 74175:inst|14 ; EN24     ;
; N/A   ; None         ; -0.059 ns  ; B1   ; 74175:inst|15 ; B4       ;
; N/A   ; None         ; -0.152 ns  ; B1   ; 74175:inst|14 ; clk      ;
; N/A   ; None         ; -0.219 ns  ; B1   ; 74175:inst|16 ; B4       ;
; N/A   ; None         ; -0.245 ns  ; B1   ; 74175:inst|15 ; EN24     ;
; N/A   ; None         ; -0.337 ns  ; A3   ; 74175:inst|14 ; B4       ;
; N/A   ; None         ; -0.343 ns  ; B2   ; 74175:inst|14 ; B4       ;
; N/A   ; None         ; -0.380 ns  ; B2   ; 74175:inst|15 ; B4       ;
; N/A   ; None         ; -0.401 ns  ; A2   ; 74175:inst|15 ; B4       ;
; N/A   ; None         ; -0.405 ns  ; B1   ; 74175:inst|16 ; EN24     ;
; N/A   ; None         ; -0.430 ns  ; B1   ; 74175:inst|14 ; B2       ;
; N/A   ; None         ; -0.456 ns  ; EN   ; 74175:inst|16 ; B4       ;
; N/A   ; None         ; -0.456 ns  ; EN   ; 74175:inst|13 ; B4       ;
; N/A   ; None         ; -0.484 ns  ; A4   ; 74175:inst|13 ; B4       ;
; N/A   ; None         ; -0.504 ns  ; B1   ; 74175:inst|15 ; clk      ;
; N/A   ; None         ; -0.523 ns  ; A3   ; 74175:inst|14 ; EN24     ;
; N/A   ; None         ; -0.529 ns  ; B2   ; 74175:inst|14 ; EN24     ;
; N/A   ; None         ; -0.546 ns  ; EN   ; 74175:inst|14 ; B4       ;
; N/A   ; None         ; -0.566 ns  ; B2   ; 74175:inst|15 ; EN24     ;
; N/A   ; None         ; -0.587 ns  ; A2   ; 74175:inst|15 ; EN24     ;
; N/A   ; None         ; -0.624 ns  ; B1   ; 74175:inst|14 ; B1       ;
; N/A   ; None         ; -0.642 ns  ; EN   ; 74175:inst|16 ; EN24     ;
; N/A   ; None         ; -0.642 ns  ; EN   ; 74175:inst|13 ; EN24     ;
; N/A   ; None         ; -0.660 ns  ; B3   ; 74175:inst|14 ; B4       ;
; N/A   ; None         ; -0.664 ns  ; B1   ; 74175:inst|16 ; clk      ;
; N/A   ; None         ; -0.670 ns  ; A4   ; 74175:inst|13 ; EN24     ;
; N/A   ; None         ; -0.676 ns  ; B1   ; 74175:inst|14 ; B3       ;
; N/A   ; None         ; -0.685 ns  ; B4   ; 74175:inst|13 ; B4       ;
; N/A   ; None         ; -0.710 ns  ; A1   ; 74175:inst|16 ; B4       ;
; N/A   ; None         ; -0.732 ns  ; EN   ; 74175:inst|14 ; EN24     ;
; N/A   ; None         ; -0.782 ns  ; B1   ; 74175:inst|15 ; B2       ;
; N/A   ; None         ; -0.782 ns  ; A3   ; 74175:inst|14 ; clk      ;
; N/A   ; None         ; -0.788 ns  ; B2   ; 74175:inst|14 ; clk      ;
; N/A   ; None         ; -0.810 ns  ; EN   ; 74175:inst|15 ; B4       ;
; N/A   ; None         ; -0.825 ns  ; B2   ; 74175:inst|15 ; clk      ;
; N/A   ; None         ; -0.846 ns  ; B3   ; 74175:inst|14 ; EN24     ;
; N/A   ; None         ; -0.846 ns  ; A2   ; 74175:inst|15 ; clk      ;
; N/A   ; None         ; -0.871 ns  ; B4   ; 74175:inst|13 ; EN24     ;
; N/A   ; None         ; -0.896 ns  ; A1   ; 74175:inst|16 ; EN24     ;
; N/A   ; None         ; -0.901 ns  ; EN   ; 74175:inst|16 ; clk      ;
; N/A   ; None         ; -0.901 ns  ; EN   ; 74175:inst|13 ; clk      ;
; N/A   ; None         ; -0.929 ns  ; A4   ; 74175:inst|13 ; clk      ;
; N/A   ; None         ; -0.942 ns  ; B1   ; 74175:inst|16 ; B2       ;
; N/A   ; None         ; -0.976 ns  ; B1   ; 74175:inst|15 ; B1       ;
; N/A   ; None         ; -0.991 ns  ; EN   ; 74175:inst|14 ; clk      ;
; N/A   ; None         ; -0.996 ns  ; EN   ; 74175:inst|15 ; EN24     ;
; N/A   ; None         ; -1.028 ns  ; B1   ; 74175:inst|15 ; B3       ;
; N/A   ; None         ; -1.060 ns  ; A3   ; 74175:inst|14 ; B2       ;
; N/A   ; None         ; -1.066 ns  ; B2   ; 74175:inst|14 ; B2       ;
; N/A   ; None         ; -1.103 ns  ; B2   ; 74175:inst|15 ; B2       ;
; N/A   ; None         ; -1.105 ns  ; B3   ; 74175:inst|14 ; clk      ;
; N/A   ; None         ; -1.124 ns  ; A2   ; 74175:inst|15 ; B2       ;
; N/A   ; None         ; -1.130 ns  ; B4   ; 74175:inst|13 ; clk      ;
; N/A   ; None         ; -1.136 ns  ; B1   ; 74175:inst|16 ; B1       ;
; N/A   ; None         ; -1.155 ns  ; A1   ; 74175:inst|16 ; clk      ;
; N/A   ; None         ; -1.179 ns  ; EN   ; 74175:inst|16 ; B2       ;
; N/A   ; None         ; -1.179 ns  ; EN   ; 74175:inst|13 ; B2       ;
; N/A   ; None         ; -1.188 ns  ; B1   ; 74175:inst|16 ; B3       ;
; N/A   ; None         ; -1.207 ns  ; A4   ; 74175:inst|13 ; B2       ;
; N/A   ; None         ; -1.254 ns  ; A3   ; 74175:inst|14 ; B1       ;
; N/A   ; None         ; -1.255 ns  ; EN   ; 74175:inst|15 ; clk      ;
; N/A   ; None         ; -1.260 ns  ; B2   ; 74175:inst|14 ; B1       ;
; N/A   ; None         ; -1.269 ns  ; EN   ; 74175:inst|14 ; B2       ;
; N/A   ; None         ; -1.297 ns  ; B2   ; 74175:inst|15 ; B1       ;
; N/A   ; None         ; -1.306 ns  ; A3   ; 74175:inst|14 ; B3       ;
; N/A   ; None         ; -1.312 ns  ; B2   ; 74175:inst|14 ; B3       ;
; N/A   ; None         ; -1.318 ns  ; A2   ; 74175:inst|15 ; B1       ;
; N/A   ; None         ; -1.349 ns  ; B2   ; 74175:inst|15 ; B3       ;
; N/A   ; None         ; -1.370 ns  ; A2   ; 74175:inst|15 ; B3       ;
; N/A   ; None         ; -1.373 ns  ; EN   ; 74175:inst|16 ; B1       ;
; N/A   ; None         ; -1.373 ns  ; EN   ; 74175:inst|13 ; B1       ;
; N/A   ; None         ; -1.383 ns  ; B3   ; 74175:inst|14 ; B2       ;
; N/A   ; None         ; -1.401 ns  ; A4   ; 74175:inst|13 ; B1       ;
; N/A   ; None         ; -1.408 ns  ; B4   ; 74175:inst|13 ; B2       ;
; N/A   ; None         ; -1.425 ns  ; EN   ; 74175:inst|16 ; B3       ;
; N/A   ; None         ; -1.425 ns  ; EN   ; 74175:inst|13 ; B3       ;
; N/A   ; None         ; -1.433 ns  ; A1   ; 74175:inst|16 ; B2       ;
; N/A   ; None         ; -1.453 ns  ; A4   ; 74175:inst|13 ; B3       ;
; N/A   ; None         ; -1.463 ns  ; EN   ; 74175:inst|14 ; B1       ;
; N/A   ; None         ; -1.515 ns  ; EN   ; 74175:inst|14 ; B3       ;
; N/A   ; None         ; -1.533 ns  ; EN   ; 74175:inst|15 ; B2       ;
; N/A   ; None         ; -1.577 ns  ; B3   ; 74175:inst|14 ; B1       ;
; N/A   ; None         ; -1.602 ns  ; B4   ; 74175:inst|13 ; B1       ;
; N/A   ; None         ; -1.627 ns  ; A1   ; 74175:inst|16 ; B1       ;
; N/A   ; None         ; -1.629 ns  ; B3   ; 74175:inst|14 ; B3       ;
; N/A   ; None         ; -1.654 ns  ; B4   ; 74175:inst|13 ; B3       ;
; N/A   ; None         ; -1.679 ns  ; A1   ; 74175:inst|16 ; B3       ;
; N/A   ; None         ; -1.727 ns  ; EN   ; 74175:inst|15 ; B1       ;
; N/A   ; None         ; -1.779 ns  ; EN   ; 74175:inst|15 ; B3       ;
; N/A   ; None         ; -3.084 ns  ; B3   ; 74175:inst|13 ; B4       ;
; N/A   ; None         ; -3.136 ns  ; B1   ; 74175:inst|13 ; B4       ;
; N/A   ; None         ; -3.270 ns  ; B3   ; 74175:inst|13 ; EN24     ;
; N/A   ; None         ; -3.322 ns  ; B1   ; 74175:inst|13 ; EN24     ;
; N/A   ; None         ; -3.330 ns  ; B2   ; 74175:inst|13 ; B4       ;
; N/A   ; None         ; -3.516 ns  ; B2   ; 74175:inst|13 ; EN24     ;
; N/A   ; None         ; -3.529 ns  ; B3   ; 74175:inst|13 ; clk      ;
; N/A   ; None         ; -3.581 ns  ; B1   ; 74175:inst|13 ; clk      ;
; N/A   ; None         ; -3.775 ns  ; B2   ; 74175:inst|13 ; clk      ;
; N/A   ; None         ; -3.807 ns  ; B3   ; 74175:inst|13 ; B2       ;
; N/A   ; None         ; -3.859 ns  ; B1   ; 74175:inst|13 ; B2       ;
; N/A   ; None         ; -4.001 ns  ; B3   ; 74175:inst|13 ; B1       ;
; N/A   ; None         ; -4.053 ns  ; B2   ; 74175:inst|13 ; B2       ;
; N/A   ; None         ; -4.053 ns  ; B3   ; 74175:inst|13 ; B3       ;
; N/A   ; None         ; -4.053 ns  ; B1   ; 74175:inst|13 ; B1       ;
; N/A   ; None         ; -4.105 ns  ; B1   ; 74175:inst|13 ; B3       ;
; N/A   ; None         ; -4.247 ns  ; B2   ; 74175:inst|13 ; B1       ;
; N/A   ; None         ; -4.299 ns  ; B2   ; 74175:inst|13 ; B3       ;
+-------+--------------+------------+------+---------------+----------+


+------------------------------------------------------------------------------------------+
; tco                                                                                      ;
+-------+--------------+------------+----------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To         ; From Clock ;
+-------+--------------+------------+----------------------------+------------+------------+
; N/A   ; None         ; 16.253 ns  ; 74161:inst2|f74161:sub|9   ; S4         ; B3         ;
; N/A   ; None         ; 16.253 ns  ; 74161:inst2|f74161:sub|99  ; S4         ; B3         ;
; N/A   ; None         ; 16.201 ns  ; 74161:inst2|f74161:sub|9   ; S4         ; B1         ;
; N/A   ; None         ; 16.201 ns  ; 74161:inst2|f74161:sub|99  ; S4         ; B1         ;
; N/A   ; None         ; 16.007 ns  ; 74161:inst2|f74161:sub|9   ; S4         ; B2         ;
; N/A   ; None         ; 16.007 ns  ; 74161:inst2|f74161:sub|99  ; S4         ; B2         ;
; N/A   ; None         ; 15.935 ns  ; 74161:inst2|f74161:sub|87  ; S4         ; B3         ;
; N/A   ; None         ; 15.883 ns  ; 74161:inst2|f74161:sub|87  ; S4         ; B1         ;
; N/A   ; None         ; 15.849 ns  ; 74161:inst2|f74161:sub|110 ; S4         ; B3         ;
; N/A   ; None         ; 15.797 ns  ; 74161:inst2|f74161:sub|110 ; S4         ; B1         ;
; N/A   ; None         ; 15.729 ns  ; 74161:inst2|f74161:sub|9   ; S4         ; clk        ;
; N/A   ; None         ; 15.729 ns  ; 74161:inst2|f74161:sub|99  ; S4         ; clk        ;
; N/A   ; None         ; 15.689 ns  ; 74161:inst2|f74161:sub|87  ; S4         ; B2         ;
; N/A   ; None         ; 15.603 ns  ; 74161:inst2|f74161:sub|110 ; S4         ; B2         ;
; N/A   ; None         ; 15.470 ns  ; 74161:inst2|f74161:sub|9   ; S4         ; EN24       ;
; N/A   ; None         ; 15.470 ns  ; 74161:inst2|f74161:sub|99  ; S4         ; EN24       ;
; N/A   ; None         ; 15.411 ns  ; 74161:inst2|f74161:sub|87  ; S4         ; clk        ;
; N/A   ; None         ; 15.325 ns  ; 74161:inst2|f74161:sub|110 ; S4         ; clk        ;
; N/A   ; None         ; 15.284 ns  ; 74161:inst2|f74161:sub|9   ; S4         ; B4         ;
; N/A   ; None         ; 15.284 ns  ; 74161:inst2|f74161:sub|99  ; S4         ; B4         ;
; N/A   ; None         ; 15.152 ns  ; 74161:inst2|f74161:sub|87  ; S4         ; EN24       ;
; N/A   ; None         ; 15.066 ns  ; 74161:inst2|f74161:sub|110 ; S4         ; EN24       ;
; N/A   ; None         ; 14.966 ns  ; 74161:inst2|f74161:sub|87  ; S4         ; B4         ;
; N/A   ; None         ; 14.880 ns  ; 74161:inst2|f74161:sub|110 ; S4         ; B4         ;
; N/A   ; None         ; 11.859 ns  ; 74175:inst|14              ; pin_name13 ; B3         ;
; N/A   ; None         ; 11.807 ns  ; 74175:inst|14              ; pin_name13 ; B1         ;
; N/A   ; None         ; 11.719 ns  ; 74175:inst|16              ; pin_name13 ; B3         ;
; N/A   ; None         ; 11.667 ns  ; 74175:inst|16              ; pin_name13 ; B1         ;
; N/A   ; None         ; 11.666 ns  ; 74175:inst|13              ; pin_name13 ; B3         ;
; N/A   ; None         ; 11.621 ns  ; 74175:inst|15              ; pin_name13 ; B3         ;
; N/A   ; None         ; 11.614 ns  ; 74175:inst|13              ; pin_name13 ; B1         ;
; N/A   ; None         ; 11.613 ns  ; 74175:inst|14              ; pin_name13 ; B2         ;
; N/A   ; None         ; 11.569 ns  ; 74175:inst|15              ; pin_name13 ; B1         ;
; N/A   ; None         ; 11.473 ns  ; 74175:inst|16              ; pin_name13 ; B2         ;
; N/A   ; None         ; 11.420 ns  ; 74175:inst|13              ; pin_name13 ; B2         ;
; N/A   ; None         ; 11.375 ns  ; 74175:inst|15              ; pin_name13 ; B2         ;
; N/A   ; None         ; 11.335 ns  ; 74175:inst|14              ; pin_name13 ; clk        ;
; N/A   ; None         ; 11.237 ns  ; 74161:inst2|f74161:sub|9   ; S3         ; B3         ;
; N/A   ; None         ; 11.237 ns  ; 74161:inst2|f74161:sub|99  ; S3         ; B3         ;
; N/A   ; None         ; 11.195 ns  ; 74175:inst|16              ; pin_name13 ; clk        ;
; N/A   ; None         ; 11.185 ns  ; 74161:inst2|f74161:sub|9   ; S3         ; B1         ;
; N/A   ; None         ; 11.185 ns  ; 74161:inst2|f74161:sub|99  ; S3         ; B1         ;
; N/A   ; None         ; 11.149 ns  ; 74161:inst2|f74161:sub|87  ; S3         ; B3         ;
; N/A   ; None         ; 11.142 ns  ; 74175:inst|13              ; pin_name13 ; clk        ;
; N/A   ; None         ; 11.097 ns  ; 74161:inst2|f74161:sub|87  ; S3         ; B1         ;
; N/A   ; None         ; 11.097 ns  ; 74175:inst|15              ; pin_name13 ; clk        ;
; N/A   ; None         ; 11.076 ns  ; 74175:inst|14              ; pin_name13 ; EN24       ;
; N/A   ; None         ; 10.991 ns  ; 74161:inst2|f74161:sub|9   ; S3         ; B2         ;
; N/A   ; None         ; 10.991 ns  ; 74161:inst2|f74161:sub|99  ; S3         ; B2         ;
; N/A   ; None         ; 10.978 ns  ; 74175:inst|14              ; BI8        ; B3         ;
; N/A   ; None         ; 10.936 ns  ; 74175:inst|16              ; pin_name13 ; EN24       ;
; N/A   ; None         ; 10.926 ns  ; 74175:inst|14              ; BI8        ; B1         ;
; N/A   ; None         ; 10.903 ns  ; 74161:inst2|f74161:sub|87  ; S3         ; B2         ;
; N/A   ; None         ; 10.890 ns  ; 74175:inst|14              ; pin_name13 ; B4         ;
; N/A   ; None         ; 10.883 ns  ; 74175:inst|13              ; pin_name13 ; EN24       ;
; N/A   ; None         ; 10.838 ns  ; 74175:inst|16              ; BI8        ; B3         ;
; N/A   ; None         ; 10.838 ns  ; 74175:inst|15              ; pin_name13 ; EN24       ;
; N/A   ; None         ; 10.786 ns  ; 74175:inst|16              ; BI8        ; B1         ;
; N/A   ; None         ; 10.750 ns  ; 74175:inst|16              ; pin_name13 ; B4         ;
; N/A   ; None         ; 10.740 ns  ; 74175:inst|15              ; BI8        ; B3         ;
; N/A   ; None         ; 10.734 ns  ; 74161:inst2|f74161:sub|9   ; S2         ; B3         ;
; N/A   ; None         ; 10.732 ns  ; 74175:inst|14              ; BI8        ; B2         ;
; N/A   ; None         ; 10.713 ns  ; 74161:inst2|f74161:sub|9   ; S3         ; clk        ;
; N/A   ; None         ; 10.713 ns  ; 74161:inst2|f74161:sub|99  ; S3         ; clk        ;
; N/A   ; None         ; 10.697 ns  ; 74175:inst|13              ; pin_name13 ; B4         ;
; N/A   ; None         ; 10.688 ns  ; 74175:inst|15              ; BI8        ; B1         ;
; N/A   ; None         ; 10.682 ns  ; 74161:inst2|f74161:sub|9   ; S2         ; B1         ;
; N/A   ; None         ; 10.652 ns  ; 74175:inst|15              ; pin_name13 ; B4         ;
; N/A   ; None         ; 10.625 ns  ; 74161:inst2|f74161:sub|87  ; S3         ; clk        ;
; N/A   ; None         ; 10.597 ns  ; 74161:inst2|f74161:sub|87  ; S2         ; B3         ;
; N/A   ; None         ; 10.592 ns  ; 74175:inst|16              ; BI8        ; B2         ;
; N/A   ; None         ; 10.545 ns  ; 74161:inst2|f74161:sub|87  ; S2         ; B1         ;
; N/A   ; None         ; 10.494 ns  ; 74175:inst|15              ; BI8        ; B2         ;
; N/A   ; None         ; 10.488 ns  ; 74161:inst2|f74161:sub|9   ; S2         ; B2         ;
; N/A   ; None         ; 10.454 ns  ; 74175:inst|14              ; BI8        ; clk        ;
; N/A   ; None         ; 10.454 ns  ; 74161:inst2|f74161:sub|9   ; S3         ; EN24       ;
; N/A   ; None         ; 10.454 ns  ; 74161:inst2|f74161:sub|99  ; S3         ; EN24       ;
; N/A   ; None         ; 10.366 ns  ; 74161:inst2|f74161:sub|87  ; S3         ; EN24       ;
; N/A   ; None         ; 10.362 ns  ; 74175:inst|13              ; BI8        ; B3         ;
; N/A   ; None         ; 10.351 ns  ; 74161:inst2|f74161:sub|87  ; S2         ; B2         ;
; N/A   ; None         ; 10.314 ns  ; 74175:inst|16              ; BI8        ; clk        ;
; N/A   ; None         ; 10.311 ns  ; 74161:inst2|f74161:sub|9   ; S1         ; B3         ;
; N/A   ; None         ; 10.310 ns  ; 74175:inst|13              ; BI8        ; B1         ;
; N/A   ; None         ; 10.268 ns  ; 74161:inst2|f74161:sub|9   ; S3         ; B4         ;
; N/A   ; None         ; 10.268 ns  ; 74161:inst2|f74161:sub|99  ; S3         ; B4         ;
; N/A   ; None         ; 10.259 ns  ; 74161:inst2|f74161:sub|9   ; S1         ; B1         ;
; N/A   ; None         ; 10.216 ns  ; 74175:inst|15              ; BI8        ; clk        ;
; N/A   ; None         ; 10.210 ns  ; 74161:inst2|f74161:sub|9   ; S2         ; clk        ;
; N/A   ; None         ; 10.196 ns  ; 74175:inst|15              ; Y2         ; B3         ;
; N/A   ; None         ; 10.195 ns  ; 74175:inst|14              ; BI8        ; EN24       ;
; N/A   ; None         ; 10.180 ns  ; 74161:inst2|f74161:sub|87  ; S3         ; B4         ;
; N/A   ; None         ; 10.144 ns  ; 74175:inst|15              ; Y2         ; B1         ;
; N/A   ; None         ; 10.116 ns  ; 74175:inst|13              ; BI8        ; B2         ;
; N/A   ; None         ; 10.073 ns  ; 74161:inst2|f74161:sub|87  ; S2         ; clk        ;
; N/A   ; None         ; 10.065 ns  ; 74161:inst2|f74161:sub|9   ; S1         ; B2         ;
; N/A   ; None         ; 10.055 ns  ; 74175:inst|16              ; BI8        ; EN24       ;
; N/A   ; None         ; 10.009 ns  ; 74175:inst|14              ; BI8        ; B4         ;
; N/A   ; None         ; 9.957 ns   ; 74175:inst|15              ; BI8        ; EN24       ;
; N/A   ; None         ; 9.951 ns   ; 74161:inst2|f74161:sub|9   ; S2         ; EN24       ;
; N/A   ; None         ; 9.950 ns   ; 74175:inst|15              ; Y2         ; B2         ;
; N/A   ; None         ; 9.924 ns   ; 74175:inst|13              ; Y4         ; B3         ;
; N/A   ; None         ; 9.920 ns   ; 74175:inst|16              ; Y1         ; B3         ;
; N/A   ; None         ; 9.905 ns   ; 74175:inst|14              ; Y3         ; B3         ;
; N/A   ; None         ; 9.872 ns   ; 74175:inst|13              ; Y4         ; B1         ;
; N/A   ; None         ; 9.869 ns   ; 74175:inst|16              ; BI8        ; B4         ;
; N/A   ; None         ; 9.868 ns   ; 74175:inst|16              ; Y1         ; B1         ;
; N/A   ; None         ; 9.853 ns   ; 74175:inst|14              ; Y3         ; B1         ;
; N/A   ; None         ; 9.838 ns   ; 74175:inst|13              ; BI8        ; clk        ;
; N/A   ; None         ; 9.814 ns   ; 74161:inst2|f74161:sub|87  ; S2         ; EN24       ;
; N/A   ; None         ; 9.787 ns   ; 74161:inst2|f74161:sub|9   ; S1         ; clk        ;
; N/A   ; None         ; 9.771 ns   ; 74175:inst|15              ; BI8        ; B4         ;
; N/A   ; None         ; 9.765 ns   ; 74161:inst2|f74161:sub|9   ; S2         ; B4         ;
; N/A   ; None         ; 9.678 ns   ; 74175:inst|13              ; Y4         ; B2         ;
; N/A   ; None         ; 9.674 ns   ; 74175:inst|16              ; Y1         ; B2         ;
; N/A   ; None         ; 9.672 ns   ; 74175:inst|15              ; Y2         ; clk        ;
; N/A   ; None         ; 9.659 ns   ; 74175:inst|14              ; Y3         ; B2         ;
; N/A   ; None         ; 9.628 ns   ; 74161:inst2|f74161:sub|87  ; S2         ; B4         ;
; N/A   ; None         ; 9.579 ns   ; 74175:inst|13              ; BI8        ; EN24       ;
; N/A   ; None         ; 9.528 ns   ; 74161:inst2|f74161:sub|9   ; S1         ; EN24       ;
; N/A   ; None         ; 9.413 ns   ; 74175:inst|15              ; Y2         ; EN24       ;
; N/A   ; None         ; 9.400 ns   ; 74175:inst|13              ; Y4         ; clk        ;
; N/A   ; None         ; 9.396 ns   ; 74175:inst|16              ; Y1         ; clk        ;
; N/A   ; None         ; 9.393 ns   ; 74175:inst|13              ; BI8        ; B4         ;
; N/A   ; None         ; 9.381 ns   ; 74175:inst|14              ; Y3         ; clk        ;
; N/A   ; None         ; 9.342 ns   ; 74161:inst2|f74161:sub|9   ; S1         ; B4         ;
; N/A   ; None         ; 9.227 ns   ; 74175:inst|15              ; Y2         ; B4         ;
; N/A   ; None         ; 9.141 ns   ; 74175:inst|13              ; Y4         ; EN24       ;
; N/A   ; None         ; 9.137 ns   ; 74175:inst|16              ; Y1         ; EN24       ;
; N/A   ; None         ; 9.122 ns   ; 74175:inst|14              ; Y3         ; EN24       ;
; N/A   ; None         ; 8.955 ns   ; 74175:inst|13              ; Y4         ; B4         ;
; N/A   ; None         ; 8.951 ns   ; 74175:inst|16              ; Y1         ; B4         ;
; N/A   ; None         ; 8.936 ns   ; 74175:inst|14              ; Y3         ; B4         ;
+-------+--------------+------------+----------------------------+------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To         ;
+-------+-------------------+-----------------+------+------------+
; N/A   ; None              ; 7.855 ns        ; B4   ; BI8        ;
; N/A   ; None              ; 7.756 ns        ; B4   ; B41        ;
; N/A   ; None              ; 7.748 ns        ; EN24 ; BI8        ;
; N/A   ; None              ; 7.134 ns        ; B3   ; B31        ;
; N/A   ; None              ; 7.122 ns        ; B1   ; B11        ;
; N/A   ; None              ; 7.000 ns        ; B2   ; B21        ;
; N/A   ; None              ; 6.453 ns        ; B3   ; pin_name13 ;
; N/A   ; None              ; 6.401 ns        ; B1   ; pin_name13 ;
; N/A   ; None              ; 6.207 ns        ; B2   ; pin_name13 ;
; N/A   ; None              ; 5.929 ns        ; clk  ; pin_name13 ;
; N/A   ; None              ; 5.670 ns        ; EN24 ; pin_name13 ;
; N/A   ; None              ; 5.572 ns        ; B3   ; BI8        ;
; N/A   ; None              ; 5.520 ns        ; B1   ; BI8        ;
; N/A   ; None              ; 5.484 ns        ; B4   ; pin_name13 ;
; N/A   ; None              ; 5.326 ns        ; B2   ; BI8        ;
+-------+-------------------+-----------------+------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To            ; To Clock ;
+---------------+-------------+-----------+------+---------------+----------+
; N/A           ; None        ; 4.551 ns  ; B2   ; 74175:inst|13 ; B3       ;
; N/A           ; None        ; 4.499 ns  ; B2   ; 74175:inst|13 ; B1       ;
; N/A           ; None        ; 4.357 ns  ; B1   ; 74175:inst|13 ; B3       ;
; N/A           ; None        ; 4.305 ns  ; B2   ; 74175:inst|13 ; B2       ;
; N/A           ; None        ; 4.305 ns  ; B3   ; 74175:inst|13 ; B3       ;
; N/A           ; None        ; 4.305 ns  ; B1   ; 74175:inst|13 ; B1       ;
; N/A           ; None        ; 4.253 ns  ; B3   ; 74175:inst|13 ; B1       ;
; N/A           ; None        ; 4.111 ns  ; B1   ; 74175:inst|13 ; B2       ;
; N/A           ; None        ; 4.059 ns  ; B3   ; 74175:inst|13 ; B2       ;
; N/A           ; None        ; 4.027 ns  ; B2   ; 74175:inst|13 ; clk      ;
; N/A           ; None        ; 3.833 ns  ; B1   ; 74175:inst|13 ; clk      ;
; N/A           ; None        ; 3.781 ns  ; B3   ; 74175:inst|13 ; clk      ;
; N/A           ; None        ; 3.768 ns  ; B2   ; 74175:inst|13 ; EN24     ;
; N/A           ; None        ; 3.582 ns  ; B2   ; 74175:inst|13 ; B4       ;
; N/A           ; None        ; 3.574 ns  ; B1   ; 74175:inst|13 ; EN24     ;
; N/A           ; None        ; 3.522 ns  ; B3   ; 74175:inst|13 ; EN24     ;
; N/A           ; None        ; 3.388 ns  ; B1   ; 74175:inst|13 ; B4       ;
; N/A           ; None        ; 3.336 ns  ; B3   ; 74175:inst|13 ; B4       ;
; N/A           ; None        ; 2.031 ns  ; EN   ; 74175:inst|15 ; B3       ;
; N/A           ; None        ; 1.979 ns  ; EN   ; 74175:inst|15 ; B1       ;
; N/A           ; None        ; 1.931 ns  ; A1   ; 74175:inst|16 ; B3       ;
; N/A           ; None        ; 1.906 ns  ; B4   ; 74175:inst|13 ; B3       ;
; N/A           ; None        ; 1.881 ns  ; B3   ; 74175:inst|14 ; B3       ;
; N/A           ; None        ; 1.879 ns  ; A1   ; 74175:inst|16 ; B1       ;
; N/A           ; None        ; 1.854 ns  ; B4   ; 74175:inst|13 ; B1       ;
; N/A           ; None        ; 1.829 ns  ; B3   ; 74175:inst|14 ; B1       ;
; N/A           ; None        ; 1.785 ns  ; EN   ; 74175:inst|15 ; B2       ;
; N/A           ; None        ; 1.767 ns  ; EN   ; 74175:inst|14 ; B3       ;
; N/A           ; None        ; 1.715 ns  ; EN   ; 74175:inst|14 ; B1       ;
; N/A           ; None        ; 1.705 ns  ; A4   ; 74175:inst|13 ; B3       ;
; N/A           ; None        ; 1.685 ns  ; A1   ; 74175:inst|16 ; B2       ;
; N/A           ; None        ; 1.677 ns  ; EN   ; 74175:inst|16 ; B3       ;
; N/A           ; None        ; 1.677 ns  ; EN   ; 74175:inst|13 ; B3       ;
; N/A           ; None        ; 1.660 ns  ; B4   ; 74175:inst|13 ; B2       ;
; N/A           ; None        ; 1.653 ns  ; A4   ; 74175:inst|13 ; B1       ;
; N/A           ; None        ; 1.635 ns  ; B3   ; 74175:inst|14 ; B2       ;
; N/A           ; None        ; 1.625 ns  ; EN   ; 74175:inst|16 ; B1       ;
; N/A           ; None        ; 1.625 ns  ; EN   ; 74175:inst|13 ; B1       ;
; N/A           ; None        ; 1.622 ns  ; A2   ; 74175:inst|15 ; B3       ;
; N/A           ; None        ; 1.601 ns  ; B2   ; 74175:inst|15 ; B3       ;
; N/A           ; None        ; 1.570 ns  ; A2   ; 74175:inst|15 ; B1       ;
; N/A           ; None        ; 1.564 ns  ; B2   ; 74175:inst|14 ; B3       ;
; N/A           ; None        ; 1.558 ns  ; A3   ; 74175:inst|14 ; B3       ;
; N/A           ; None        ; 1.549 ns  ; B2   ; 74175:inst|15 ; B1       ;
; N/A           ; None        ; 1.521 ns  ; EN   ; 74175:inst|14 ; B2       ;
; N/A           ; None        ; 1.512 ns  ; B2   ; 74175:inst|14 ; B1       ;
; N/A           ; None        ; 1.507 ns  ; EN   ; 74175:inst|15 ; clk      ;
; N/A           ; None        ; 1.506 ns  ; A3   ; 74175:inst|14 ; B1       ;
; N/A           ; None        ; 1.459 ns  ; A4   ; 74175:inst|13 ; B2       ;
; N/A           ; None        ; 1.440 ns  ; B1   ; 74175:inst|16 ; B3       ;
; N/A           ; None        ; 1.431 ns  ; EN   ; 74175:inst|16 ; B2       ;
; N/A           ; None        ; 1.431 ns  ; EN   ; 74175:inst|13 ; B2       ;
; N/A           ; None        ; 1.407 ns  ; A1   ; 74175:inst|16 ; clk      ;
; N/A           ; None        ; 1.388 ns  ; B1   ; 74175:inst|16 ; B1       ;
; N/A           ; None        ; 1.382 ns  ; B4   ; 74175:inst|13 ; clk      ;
; N/A           ; None        ; 1.376 ns  ; A2   ; 74175:inst|15 ; B2       ;
; N/A           ; None        ; 1.357 ns  ; B3   ; 74175:inst|14 ; clk      ;
; N/A           ; None        ; 1.355 ns  ; B2   ; 74175:inst|15 ; B2       ;
; N/A           ; None        ; 1.318 ns  ; B2   ; 74175:inst|14 ; B2       ;
; N/A           ; None        ; 1.312 ns  ; A3   ; 74175:inst|14 ; B2       ;
; N/A           ; None        ; 1.280 ns  ; B1   ; 74175:inst|15 ; B3       ;
; N/A           ; None        ; 1.248 ns  ; EN   ; 74175:inst|15 ; EN24     ;
; N/A           ; None        ; 1.243 ns  ; EN   ; 74175:inst|14 ; clk      ;
; N/A           ; None        ; 1.228 ns  ; B1   ; 74175:inst|15 ; B1       ;
; N/A           ; None        ; 1.194 ns  ; B1   ; 74175:inst|16 ; B2       ;
; N/A           ; None        ; 1.181 ns  ; A4   ; 74175:inst|13 ; clk      ;
; N/A           ; None        ; 1.153 ns  ; EN   ; 74175:inst|16 ; clk      ;
; N/A           ; None        ; 1.153 ns  ; EN   ; 74175:inst|13 ; clk      ;
; N/A           ; None        ; 1.148 ns  ; A1   ; 74175:inst|16 ; EN24     ;
; N/A           ; None        ; 1.123 ns  ; B4   ; 74175:inst|13 ; EN24     ;
; N/A           ; None        ; 1.098 ns  ; B3   ; 74175:inst|14 ; EN24     ;
; N/A           ; None        ; 1.098 ns  ; A2   ; 74175:inst|15 ; clk      ;
; N/A           ; None        ; 1.077 ns  ; B2   ; 74175:inst|15 ; clk      ;
; N/A           ; None        ; 1.062 ns  ; EN   ; 74175:inst|15 ; B4       ;
; N/A           ; None        ; 1.040 ns  ; B2   ; 74175:inst|14 ; clk      ;
; N/A           ; None        ; 1.034 ns  ; B1   ; 74175:inst|15 ; B2       ;
; N/A           ; None        ; 1.034 ns  ; A3   ; 74175:inst|14 ; clk      ;
; N/A           ; None        ; 0.984 ns  ; EN   ; 74175:inst|14 ; EN24     ;
; N/A           ; None        ; 0.962 ns  ; A1   ; 74175:inst|16 ; B4       ;
; N/A           ; None        ; 0.937 ns  ; B4   ; 74175:inst|13 ; B4       ;
; N/A           ; None        ; 0.928 ns  ; B1   ; 74175:inst|14 ; B3       ;
; N/A           ; None        ; 0.922 ns  ; A4   ; 74175:inst|13 ; EN24     ;
; N/A           ; None        ; 0.916 ns  ; B1   ; 74175:inst|16 ; clk      ;
; N/A           ; None        ; 0.912 ns  ; B3   ; 74175:inst|14 ; B4       ;
; N/A           ; None        ; 0.894 ns  ; EN   ; 74175:inst|16 ; EN24     ;
; N/A           ; None        ; 0.894 ns  ; EN   ; 74175:inst|13 ; EN24     ;
; N/A           ; None        ; 0.876 ns  ; B1   ; 74175:inst|14 ; B1       ;
; N/A           ; None        ; 0.839 ns  ; A2   ; 74175:inst|15 ; EN24     ;
; N/A           ; None        ; 0.818 ns  ; B2   ; 74175:inst|15 ; EN24     ;
; N/A           ; None        ; 0.798 ns  ; EN   ; 74175:inst|14 ; B4       ;
; N/A           ; None        ; 0.781 ns  ; B2   ; 74175:inst|14 ; EN24     ;
; N/A           ; None        ; 0.775 ns  ; A3   ; 74175:inst|14 ; EN24     ;
; N/A           ; None        ; 0.756 ns  ; B1   ; 74175:inst|15 ; clk      ;
; N/A           ; None        ; 0.736 ns  ; A4   ; 74175:inst|13 ; B4       ;
; N/A           ; None        ; 0.708 ns  ; EN   ; 74175:inst|16 ; B4       ;
; N/A           ; None        ; 0.708 ns  ; EN   ; 74175:inst|13 ; B4       ;
; N/A           ; None        ; 0.682 ns  ; B1   ; 74175:inst|14 ; B2       ;
; N/A           ; None        ; 0.657 ns  ; B1   ; 74175:inst|16 ; EN24     ;
; N/A           ; None        ; 0.653 ns  ; A2   ; 74175:inst|15 ; B4       ;
; N/A           ; None        ; 0.632 ns  ; B2   ; 74175:inst|15 ; B4       ;
; N/A           ; None        ; 0.595 ns  ; B2   ; 74175:inst|14 ; B4       ;
; N/A           ; None        ; 0.589 ns  ; A3   ; 74175:inst|14 ; B4       ;
; N/A           ; None        ; 0.497 ns  ; B1   ; 74175:inst|15 ; EN24     ;
; N/A           ; None        ; 0.471 ns  ; B1   ; 74175:inst|16 ; B4       ;
; N/A           ; None        ; 0.404 ns  ; B1   ; 74175:inst|14 ; clk      ;
; N/A           ; None        ; 0.311 ns  ; B1   ; 74175:inst|15 ; B4       ;
; N/A           ; None        ; 0.145 ns  ; B1   ; 74175:inst|14 ; EN24     ;
; N/A           ; None        ; -0.041 ns ; B1   ; 74175:inst|14 ; B4       ;
+---------------+-------------+-----------+------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Thu Apr 13 10:58:37 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off divider -c divider --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "B4" is an undefined clock
    Info: Assuming node "B1" is an undefined clock
    Info: Assuming node "B3" is an undefined clock
    Info: Assuming node "B2" is an undefined clock
    Info: Assuming node "EN24" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "74175:inst|15" as buffer
    Info: Detected ripple clock "74175:inst|14" as buffer
    Info: Detected gated clock "74283:inst1|f74283:sub|106~0" as buffer
    Info: Detected ripple clock "74175:inst|13" as buffer
    Info: Detected gated clock "inst13" as buffer
    Info: Detected ripple clock "74175:inst|16" as buffer
Info: Clock "B4" Internal fmax is restricted to 500.0 MHz between source register "74175:inst|14" and destination register "74175:inst|13"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.159 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
            Info: 2: + IC(0.262 ns) + CELL(0.285 ns) = 0.547 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
            Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 0.997 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'
            Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 1.159 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
            Info: Total cell delay = 0.502 ns ( 43.31 % )
            Info: Total interconnect delay = 0.657 ns ( 56.69 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "B4" to destination register is 5.932 ns
                Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_F39; Fanout = 4; CLK Node = 'B4'
                Info: 2: + IC(0.605 ns) + CELL(0.055 ns) = 1.568 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
                Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 3.753 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 5.932 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
                Info: Total cell delay = 1.612 ns ( 27.17 % )
                Info: Total interconnect delay = 4.320 ns ( 72.83 % )
            Info: - Longest clock path from clock "B4" to source register is 5.932 ns
                Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_F39; Fanout = 4; CLK Node = 'B4'
                Info: 2: + IC(0.605 ns) + CELL(0.055 ns) = 1.568 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
                Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 3.753 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 5.932 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
                Info: Total cell delay = 1.612 ns ( 27.17 % )
                Info: Total interconnect delay = 4.320 ns ( 72.83 % )
        Info: + Micro clock to output delay of source is 0.099 ns
        Info: + Micro setup delay of destination is 0.095 ns
Info: Clock "B1" Internal fmax is restricted to 500.0 MHz between source register "74175:inst|14" and destination register "74175:inst|13"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.159 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
            Info: 2: + IC(0.262 ns) + CELL(0.285 ns) = 0.547 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
            Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 0.997 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'
            Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 1.159 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
            Info: Total cell delay = 0.502 ns ( 43.31 % )
            Info: Total interconnect delay = 0.657 ns ( 56.69 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "B1" to destination register is 6.849 ns
                Info: 1: + IC(0.000 ns) + CELL(0.898 ns) = 0.898 ns; Loc. = PIN_E37; Fanout = 5; CLK Node = 'B1'
                Info: 2: + IC(0.906 ns) + CELL(0.285 ns) = 2.089 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
                Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.485 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
                Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.670 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.849 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
                Info: Total cell delay = 1.993 ns ( 29.10 % )
                Info: Total interconnect delay = 4.856 ns ( 70.90 % )
            Info: - Longest clock path from clock "B1" to source register is 6.849 ns
                Info: 1: + IC(0.000 ns) + CELL(0.898 ns) = 0.898 ns; Loc. = PIN_E37; Fanout = 5; CLK Node = 'B1'
                Info: 2: + IC(0.906 ns) + CELL(0.285 ns) = 2.089 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
                Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.485 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
                Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.670 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.849 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
                Info: Total cell delay = 1.993 ns ( 29.10 % )
                Info: Total interconnect delay = 4.856 ns ( 70.90 % )
        Info: + Micro clock to output delay of source is 0.099 ns
        Info: + Micro setup delay of destination is 0.095 ns
Info: Clock "B3" Internal fmax is restricted to 500.0 MHz between source register "74175:inst|14" and destination register "74175:inst|13"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.159 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
            Info: 2: + IC(0.262 ns) + CELL(0.285 ns) = 0.547 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
            Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 0.997 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'
            Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 1.159 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
            Info: Total cell delay = 0.502 ns ( 43.31 % )
            Info: Total interconnect delay = 0.657 ns ( 56.69 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "B3" to destination register is 6.901 ns
                Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_E39; Fanout = 3; CLK Node = 'B3'
                Info: 2: + IC(0.859 ns) + CELL(0.374 ns) = 2.141 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
                Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.537 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
                Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.722 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.901 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
                Info: Total cell delay = 2.092 ns ( 30.31 % )
                Info: Total interconnect delay = 4.809 ns ( 69.69 % )
            Info: - Longest clock path from clock "B3" to source register is 6.901 ns
                Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_E39; Fanout = 3; CLK Node = 'B3'
                Info: 2: + IC(0.859 ns) + CELL(0.374 ns) = 2.141 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
                Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.537 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
                Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.722 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.901 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
                Info: Total cell delay = 2.092 ns ( 30.31 % )
                Info: Total interconnect delay = 4.809 ns ( 69.69 % )
        Info: + Micro clock to output delay of source is 0.099 ns
        Info: + Micro setup delay of destination is 0.095 ns
Info: Clock "B2" Internal fmax is restricted to 500.0 MHz between source register "74175:inst|14" and destination register "74175:inst|13"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.159 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
            Info: 2: + IC(0.262 ns) + CELL(0.285 ns) = 0.547 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
            Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 0.997 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'
            Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 1.159 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
            Info: Total cell delay = 0.502 ns ( 43.31 % )
            Info: Total interconnect delay = 0.657 ns ( 56.69 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "B2" to destination register is 6.655 ns
                Info: 1: + IC(0.000 ns) + CELL(0.838 ns) = 0.838 ns; Loc. = PIN_L30; Fanout = 4; CLK Node = 'B2'
                Info: 2: + IC(0.660 ns) + CELL(0.397 ns) = 1.895 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
                Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.291 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
                Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.476 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.655 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
                Info: Total cell delay = 2.045 ns ( 30.73 % )
                Info: Total interconnect delay = 4.610 ns ( 69.27 % )
            Info: - Longest clock path from clock "B2" to source register is 6.655 ns
                Info: 1: + IC(0.000 ns) + CELL(0.838 ns) = 0.838 ns; Loc. = PIN_L30; Fanout = 4; CLK Node = 'B2'
                Info: 2: + IC(0.660 ns) + CELL(0.397 ns) = 1.895 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
                Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.291 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
                Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.476 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.655 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
                Info: Total cell delay = 2.045 ns ( 30.73 % )
                Info: Total interconnect delay = 4.610 ns ( 69.27 % )
        Info: + Micro clock to output delay of source is 0.099 ns
        Info: + Micro setup delay of destination is 0.095 ns
Info: Clock "EN24" Internal fmax is restricted to 500.0 MHz between source register "74175:inst|14" and destination register "74175:inst|13"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.159 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
            Info: 2: + IC(0.262 ns) + CELL(0.285 ns) = 0.547 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
            Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 0.997 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'
            Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 1.159 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
            Info: Total cell delay = 0.502 ns ( 43.31 % )
            Info: Total interconnect delay = 0.657 ns ( 56.69 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "EN24" to destination register is 6.118 ns
                Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M30; Fanout = 2; CLK Node = 'EN24'
                Info: 2: + IC(0.641 ns) + CELL(0.285 ns) = 1.754 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
                Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 3.939 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 6.118 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
                Info: Total cell delay = 1.762 ns ( 28.80 % )
                Info: Total interconnect delay = 4.356 ns ( 71.20 % )
            Info: - Longest clock path from clock "EN24" to source register is 6.118 ns
                Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M30; Fanout = 2; CLK Node = 'EN24'
                Info: 2: + IC(0.641 ns) + CELL(0.285 ns) = 1.754 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
                Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 3.939 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 6.118 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
                Info: Total cell delay = 1.762 ns ( 28.80 % )
                Info: Total interconnect delay = 4.356 ns ( 71.20 % )
        Info: + Micro clock to output delay of source is 0.099 ns
        Info: + Micro setup delay of destination is 0.095 ns
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "74175:inst|14" and destination register "74175:inst|13"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.159 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
            Info: 2: + IC(0.262 ns) + CELL(0.285 ns) = 0.547 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
            Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 0.997 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'
            Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 1.159 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
            Info: Total cell delay = 0.502 ns ( 43.31 % )
            Info: Total interconnect delay = 0.657 ns ( 56.69 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 6.377 ns
                Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_L33; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.870 ns) + CELL(0.285 ns) = 2.013 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
                Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 4.198 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 6.377 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
                Info: Total cell delay = 1.792 ns ( 28.10 % )
                Info: Total interconnect delay = 4.585 ns ( 71.90 % )
            Info: - Longest clock path from clock "clk" to source register is 6.377 ns
                Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_L33; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.870 ns) + CELL(0.285 ns) = 2.013 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
                Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 4.198 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 6.377 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
                Info: Total cell delay = 1.792 ns ( 28.10 % )
                Info: Total interconnect delay = 4.585 ns ( 71.90 % )
        Info: + Micro clock to output delay of source is 0.099 ns
        Info: + Micro setup delay of destination is 0.095 ns
Info: tsu for register "74175:inst|14" (data pin = "B1", clock pin = "B4") is 0.293 ns
    Info: + Longest pin to register delay is 6.130 ns
        Info: 1: + IC(0.000 ns) + CELL(0.898 ns) = 0.898 ns; Loc. = PIN_E37; Fanout = 5; CLK Node = 'B1'
        Info: 2: + IC(4.336 ns) + CELL(0.364 ns) = 5.598 ns; Loc. = LCCOMB_X1_Y80_N22; Fanout = 1; COMB Node = '74283:inst1|f74283:sub|105~0'
        Info: 3: + IC(0.315 ns) + CELL(0.055 ns) = 5.968 ns; Loc. = LCCOMB_X1_Y80_N12; Fanout = 1; COMB Node = '3D~0'
        Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 6.130 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
        Info: Total cell delay = 1.479 ns ( 24.13 % )
        Info: Total interconnect delay = 4.651 ns ( 75.87 % )
    Info: + Micro setup delay of destination is 0.095 ns
    Info: - Shortest clock path from clock "B4" to destination register is 5.932 ns
        Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_F39; Fanout = 4; CLK Node = 'B4'
        Info: 2: + IC(0.605 ns) + CELL(0.055 ns) = 1.568 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
        Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 3.753 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
        Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 5.932 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst|14'
        Info: Total cell delay = 1.612 ns ( 27.17 % )
        Info: Total interconnect delay = 4.320 ns ( 72.83 % )
Info: tco from clock "B3" to destination pin "S4" through register "74161:inst2|f74161:sub|9" is 16.253 ns
    Info: + Longest clock path from clock "B3" to source register is 6.882 ns
        Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_E39; Fanout = 3; CLK Node = 'B3'
        Info: 2: + IC(0.859 ns) + CELL(0.374 ns) = 2.141 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
        Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.537 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
        Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.722 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
        Info: 5: + IC(1.511 ns) + CELL(0.649 ns) = 6.882 ns; Loc. = LCFF_X13_Y76_N19; Fanout = 7; REG Node = '74161:inst2|f74161:sub|9'
        Info: Total cell delay = 2.092 ns ( 30.40 % )
        Info: Total interconnect delay = 4.790 ns ( 69.60 % )
    Info: + Micro clock to output delay of source is 0.099 ns
    Info: + Longest register to pin delay is 9.272 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y76_N19; Fanout = 7; REG Node = '74161:inst2|f74161:sub|9'
        Info: 2: + IC(0.304 ns) + CELL(0.364 ns) = 0.668 ns; Loc. = LCCOMB_X13_Y76_N4; Fanout = 1; COMB Node = '74283:inst26|f74283:sub|83'
        Info: 3: + IC(6.518 ns) + CELL(2.086 ns) = 9.272 ns; Loc. = PIN_AU31; Fanout = 0; PIN Node = 'S4'
        Info: Total cell delay = 2.450 ns ( 26.42 % )
        Info: Total interconnect delay = 6.822 ns ( 73.58 % )
Info: Longest tpd from source pin "B4" to destination pin "BI8" is 7.855 ns
    Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_F39; Fanout = 4; CLK Node = 'B4'
    Info: 2: + IC(3.700 ns) + CELL(0.384 ns) = 4.992 ns; Loc. = LCCOMB_X1_Y80_N20; Fanout = 1; COMB Node = 'inst22~0'
    Info: 3: + IC(0.616 ns) + CELL(2.247 ns) = 7.855 ns; Loc. = PIN_K34; Fanout = 0; PIN Node = 'BI8'
    Info: Total cell delay = 3.539 ns ( 45.05 % )
    Info: Total interconnect delay = 4.316 ns ( 54.95 % )
Info: th for register "74175:inst|13" (data pin = "B2", clock pin = "B3") is 4.551 ns
    Info: + Longest clock path from clock "B3" to destination register is 6.901 ns
        Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_E39; Fanout = 3; CLK Node = 'B3'
        Info: 2: + IC(0.859 ns) + CELL(0.374 ns) = 2.141 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
        Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.537 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'
        Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.722 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'
        Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.901 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
        Info: Total cell delay = 2.092 ns ( 30.31 % )
        Info: Total interconnect delay = 4.809 ns ( 69.69 % )
    Info: + Micro hold delay of destination is 0.157 ns
    Info: - Shortest pin to register delay is 2.507 ns
        Info: 1: + IC(0.000 ns) + CELL(0.838 ns) = 0.838 ns; Loc. = PIN_L30; Fanout = 4; CLK Node = 'B2'
        Info: 2: + IC(0.660 ns) + CELL(0.397 ns) = 1.895 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
        Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 2.345 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'
        Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 2.507 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst|13'
        Info: Total cell delay = 1.452 ns ( 57.92 % )
        Info: Total interconnect delay = 1.055 ns ( 42.08 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 269 megabytes
    Info: Processing ended: Thu Apr 13 10:58:37 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


