{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 13:52:11 2019 " "Info: Processing started: Tue Apr 23 13:52:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course -c course --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course -c course --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "POP " "Info: Assuming node \"POP\" is an undefined clock" {  } { { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 40 -8 160 56 "POP" "" } { 304 15 72 320 "POP,PUSH" "" } { 336 24 64 352 "POP" "" } { 256 1088 1112 272 "POP" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "POP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PUSH " "Info: Assuming node \"PUSH\" is an undefined clock" {  } { { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 16 -8 160 32 "PUSH" "" } { 304 15 72 320 "POP,PUSH" "" } { 352 24 64 368 "PUSH" "" } { 56 360 400 72 "PUSH" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "PUSH" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 36 12 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 33 12 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 31 12 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 37 12 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 34 12 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 32 11 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 35 12 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "POP register register SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"POP\" Internal fmax is restricted to 500.0 MHz between source register \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]\" and destination register \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] 1 REG LCFF_X27_Y2_N17 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y2_N17; Fanout = 34; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X27_Y2_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X27_Y2_N16; Fanout = 2; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X27_Y2_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X27_Y2_N18; Fanout = 1; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X27_Y2_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X27_Y2_N20; Fanout = 1; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 5 REG LCFF_X27_Y2_N21 18 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X27_Y2_N21; Fanout = 18; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "POP destination 2.883 ns + Shortest register " "Info: + Shortest clock path from clock \"POP\" to destination register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns POP 1 CLK PIN_U2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U2; Fanout = 14; CLK Node = 'POP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 40 -8 160 56 "POP" "" } { 304 15 72 320 "POP,PUSH" "" } { 336 24 64 352 "POP" "" } { 256 1088 1112 272 "POP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.053 ns) 2.052 ns inst16 2 COMB LCCOMB_X27_Y2_N22 3 " "Info: 2: + IC(1.169 ns) + CELL(0.053 ns) = 2.052 ns; Loc. = LCCOMB_X27_Y2_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { POP inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.883 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 3 REG LCFF_X27_Y2_N21 18 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.883 ns; Loc. = LCFF_X27_Y2_N21; Fanout = 18; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 52.06 % ) " "Info: Total cell delay = 1.501 ns ( 52.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.382 ns ( 47.94 % ) " "Info: Total interconnect delay = 1.382 ns ( 47.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.169ns 0.213ns } { 0.000ns 0.830ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "POP source 2.883 ns - Longest register " "Info: - Longest clock path from clock \"POP\" to source register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns POP 1 CLK PIN_U2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U2; Fanout = 14; CLK Node = 'POP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 40 -8 160 56 "POP" "" } { 304 15 72 320 "POP,PUSH" "" } { 336 24 64 352 "POP" "" } { 256 1088 1112 272 "POP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.053 ns) 2.052 ns inst16 2 COMB LCCOMB_X27_Y2_N22 3 " "Info: 2: + IC(1.169 ns) + CELL(0.053 ns) = 2.052 ns; Loc. = LCCOMB_X27_Y2_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { POP inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.883 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] 3 REG LCFF_X27_Y2_N17 34 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.883 ns; Loc. = LCFF_X27_Y2_N17; Fanout = 34; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 52.06 % ) " "Info: Total cell delay = 1.501 ns ( 52.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.382 ns ( 47.94 % ) " "Info: Total interconnect delay = 1.382 ns ( 47.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.169ns 0.213ns } { 0.000ns 0.830ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.169ns 0.213ns } { 0.000ns 0.830ns 0.053ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.169ns 0.213ns } { 0.000ns 0.830ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.169ns 0.213ns } { 0.000ns 0.830ns 0.053ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.169ns 0.213ns } { 0.000ns 0.830ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PUSH register register SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"PUSH\" Internal fmax is restricted to 500.0 MHz between source register \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]\" and destination register \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] 1 REG LCFF_X27_Y2_N17 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y2_N17; Fanout = 34; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X27_Y2_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X27_Y2_N16; Fanout = 2; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X27_Y2_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X27_Y2_N18; Fanout = 1; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X27_Y2_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X27_Y2_N20; Fanout = 1; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 5 REG LCFF_X27_Y2_N21 18 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X27_Y2_N21; Fanout = 18; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PUSH destination 2.722 ns + Shortest register " "Info: + Shortest clock path from clock \"PUSH\" to destination register is 2.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns PUSH 1 CLK PIN_V9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 1; CLK Node = 'PUSH'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 16 -8 160 32 "PUSH" "" } { 304 15 72 320 "POP,PUSH" "" } { 352 24 64 368 "PUSH" "" } { 56 360 400 72 "PUSH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.225 ns) 1.891 ns inst16 2 COMB LCCOMB_X27_Y2_N22 3 " "Info: 2: + IC(0.867 ns) + CELL(0.225 ns) = 1.891 ns; Loc. = LCCOMB_X27_Y2_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { PUSH inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.722 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 3 REG LCFF_X27_Y2_N21 18 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.722 ns; Loc. = LCFF_X27_Y2_N21; Fanout = 18; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 60.32 % ) " "Info: Total cell delay = 1.642 ns ( 60.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.080 ns ( 39.68 % ) " "Info: Total interconnect delay = 1.080 ns ( 39.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.867ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PUSH source 2.722 ns - Longest register " "Info: - Longest clock path from clock \"PUSH\" to source register is 2.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns PUSH 1 CLK PIN_V9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 1; CLK Node = 'PUSH'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 16 -8 160 32 "PUSH" "" } { 304 15 72 320 "POP,PUSH" "" } { 352 24 64 368 "PUSH" "" } { 56 360 400 72 "PUSH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.225 ns) 1.891 ns inst16 2 COMB LCCOMB_X27_Y2_N22 3 " "Info: 2: + IC(0.867 ns) + CELL(0.225 ns) = 1.891 ns; Loc. = LCCOMB_X27_Y2_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { PUSH inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.722 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] 3 REG LCFF_X27_Y2_N17 34 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.722 ns; Loc. = LCFF_X27_Y2_N17; Fanout = 34; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 60.32 % ) " "Info: Total cell delay = 1.642 ns ( 60.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.080 ns ( 39.68 % ) " "Info: Total interconnect delay = 1.080 ns ( 39.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.867ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.867ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.867ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.867ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.867ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] POP PUSH 2.983 ns register " "Info: tsu for register \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]\" (data pin = \"POP\", clock pin = \"PUSH\") is 2.983 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.615 ns + Longest pin register " "Info: + Longest pin to register delay is 5.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns POP 1 CLK PIN_U2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U2; Fanout = 14; CLK Node = 'POP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 40 -8 160 56 "POP" "" } { 304 15 72 320 "POP,PUSH" "" } { 336 24 64 352 "POP" "" } { 256 1088 1112 272 "POP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.096 ns) + CELL(0.592 ns) 5.518 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita2 2 COMB LCCOMB_X27_Y2_N20 1 " "Info: 2: + IC(4.096 ns) + CELL(0.592 ns) = 5.518 ns; Loc. = LCCOMB_X27_Y2_N20; Fanout = 1; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.688 ns" { POP SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 5.615 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 3 REG LCFF_X27_Y2_N21 18 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 5.615 ns; Loc. = LCFF_X27_Y2_N21; Fanout = 18; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.519 ns ( 27.05 % ) " "Info: Total cell delay = 1.519 ns ( 27.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.096 ns ( 72.95 % ) " "Info: Total interconnect delay = 4.096 ns ( 72.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { POP SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.615 ns" { POP {} POP~combout {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 4.096ns 0.000ns } { 0.000ns 0.830ns 0.592ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PUSH destination 2.722 ns - Shortest register " "Info: - Shortest clock path from clock \"PUSH\" to destination register is 2.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns PUSH 1 CLK PIN_V9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 1; CLK Node = 'PUSH'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 16 -8 160 32 "PUSH" "" } { 304 15 72 320 "POP,PUSH" "" } { 352 24 64 368 "PUSH" "" } { 56 360 400 72 "PUSH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.225 ns) 1.891 ns inst16 2 COMB LCCOMB_X27_Y2_N22 3 " "Info: 2: + IC(0.867 ns) + CELL(0.225 ns) = 1.891 ns; Loc. = LCCOMB_X27_Y2_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { PUSH inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.722 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 3 REG LCFF_X27_Y2_N21 18 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.722 ns; Loc. = LCFF_X27_Y2_N21; Fanout = 18; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 60.32 % ) " "Info: Total cell delay = 1.642 ns ( 60.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.080 ns ( 39.68 % ) " "Info: Total interconnect delay = 1.080 ns ( 39.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.867ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { POP SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.615 ns" { POP {} POP~combout {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 4.096ns 0.000ns } { 0.000ns 0.830ns 0.592ns 0.097ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.867ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "POP outdata\[8\] Stack_register:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] 13.476 ns register " "Info: tco from clock \"POP\" to destination pin \"outdata\[8\]\" through register \"Stack_register:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is 13.476 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "POP source 6.912 ns + Longest register " "Info: + Longest clock path from clock \"POP\" to source register is 6.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns POP 1 CLK PIN_U2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U2; Fanout = 14; CLK Node = 'POP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 40 -8 160 56 "POP" "" } { 304 15 72 320 "POP,PUSH" "" } { 336 24 64 352 "POP" "" } { 256 1088 1112 272 "POP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.053 ns) 2.052 ns inst16 2 COMB LCCOMB_X27_Y2_N22 3 " "Info: 2: + IC(1.169 ns) + CELL(0.053 ns) = 2.052 ns; Loc. = LCCOMB_X27_Y2_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { POP inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.712 ns) 2.977 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 3 REG LCFF_X27_Y2_N21 18 " "Info: 3: + IC(0.213 ns) + CELL(0.712 ns) = 2.977 ns; Loc. = LCFF_X27_Y2_N21; Fanout = 18; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.228 ns) 3.577 ns Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\] 4 COMB LCCOMB_X27_Y2_N2 1 " "Info: 4: + IC(0.372 ns) + CELL(0.228 ns) = 3.577 ns; Loc. = LCCOMB_X27_Y2_N2; Fanout = 1; COMB Node = 'Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 37 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(0.000 ns) 5.616 ns Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]~clkctrl 5 COMB CLKCTRL_G10 10 " "Info: 5: + IC(2.039 ns) + CELL(0.000 ns) = 5.616 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 37 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 6.912 ns Stack_register:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] 6 REG LCFF_X29_Y3_N21 2 " "Info: 6: + IC(0.678 ns) + CELL(0.618 ns) = 6.912 ns; Loc. = LCFF_X29_Y3_N21; Fanout = 2; REG Node = 'Stack_register:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]~clkctrl Stack_register:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.441 ns ( 35.32 % ) " "Info: Total cell delay = 2.441 ns ( 35.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.471 ns ( 64.68 % ) " "Info: Total interconnect delay = 4.471 ns ( 64.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]~clkctrl Stack_register:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.912 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]~clkctrl {} Stack_register:inst|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 1.169ns 0.213ns 0.372ns 2.039ns 0.678ns } { 0.000ns 0.830ns 0.053ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.470 ns + Longest register pin " "Info: + Longest register to pin delay is 6.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack_register:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LCFF_X29_Y3_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y3_N21; Fanout = 2; REG Node = 'Stack_register:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack_register:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.357 ns) 1.165 ns stack_mux:inst18\|lpm_mux:lpm_mux_component\|mux_p5e:auto_generated\|l3_w8_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(0.808 ns) + CELL(0.357 ns) = 1.165 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'stack_mux:inst18\|lpm_mux:lpm_mux_component\|mux_p5e:auto_generated\|l3_w8_n0_mux_dataout~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { Stack_register:inst|lpm_ff:lpm_ff_component|dffs[8] stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_p5e.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/mux_p5e.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.272 ns) 1.986 ns stack_mux:inst18\|lpm_mux:lpm_mux_component\|mux_p5e:auto_generated\|l3_w8_n0_mux_dataout~1 3 COMB LCCOMB_X26_Y2_N4 1 " "Info: 3: + IC(0.549 ns) + CELL(0.272 ns) = 1.986 ns; Loc. = LCCOMB_X26_Y2_N4; Fanout = 1; COMB Node = 'stack_mux:inst18\|lpm_mux:lpm_mux_component\|mux_p5e:auto_generated\|l3_w8_n0_mux_dataout~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~0 stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_p5e.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/mux_p5e.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(2.144 ns) 6.470 ns outdata\[8\] 4 PIN PIN_L3 0 " "Info: 4: + IC(2.340 ns) + CELL(2.144 ns) = 6.470 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'outdata\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.484 ns" { stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~1 outdata[8] } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 224 1168 1344 240 "outdata\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.773 ns ( 42.86 % ) " "Info: Total cell delay = 2.773 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.697 ns ( 57.14 % ) " "Info: Total interconnect delay = 3.697 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.470 ns" { Stack_register:inst|lpm_ff:lpm_ff_component|dffs[8] stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~0 stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~1 outdata[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.470 ns" { Stack_register:inst|lpm_ff:lpm_ff_component|dffs[8] {} stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~0 {} stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~1 {} outdata[8] {} } { 0.000ns 0.808ns 0.549ns 2.340ns } { 0.000ns 0.357ns 0.272ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]~clkctrl Stack_register:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.912 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]~clkctrl {} Stack_register:inst|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 1.169ns 0.213ns 0.372ns 2.039ns 0.678ns } { 0.000ns 0.830ns 0.053ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.470 ns" { Stack_register:inst|lpm_ff:lpm_ff_component|dffs[8] stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~0 stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~1 outdata[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.470 ns" { Stack_register:inst|lpm_ff:lpm_ff_component|dffs[8] {} stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~0 {} stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~1 {} outdata[8] {} } { 0.000ns 0.808ns 0.549ns 2.340ns } { 0.000ns 0.357ns 0.272ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "POP outdata\[5\] 7.757 ns Longest " "Info: Longest tpd from source pin \"POP\" to destination pin \"outdata\[5\]\" is 7.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns POP 1 CLK PIN_U2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U2; Fanout = 14; CLK Node = 'POP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 40 -8 160 56 "POP" "" } { 304 15 72 320 "POP,PUSH" "" } { 336 24 64 352 "POP" "" } { 256 1088 1112 272 "POP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.817 ns) + CELL(2.110 ns) 7.757 ns outdata\[5\] 2 PIN PIN_J16 0 " "Info: 2: + IC(4.817 ns) + CELL(2.110 ns) = 7.757 ns; Loc. = PIN_J16; Fanout = 0; PIN Node = 'outdata\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { POP outdata[5] } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 224 1168 1344 240 "outdata\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.940 ns ( 37.90 % ) " "Info: Total cell delay = 2.940 ns ( 37.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.817 ns ( 62.10 % ) " "Info: Total interconnect delay = 4.817 ns ( 62.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { POP outdata[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.757 ns" { POP {} POP~combout {} outdata[5] {} } { 0.000ns 0.000ns 4.817ns } { 0.000ns 0.830ns 2.110ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Stack_register:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] indata\[5\] POP 2.472 ns register " "Info: th for register \"Stack_register:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"indata\[5\]\", clock pin = \"POP\") is 2.472 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "POP destination 7.173 ns + Longest register " "Info: + Longest clock path from clock \"POP\" to destination register is 7.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns POP 1 CLK PIN_U2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U2; Fanout = 14; CLK Node = 'POP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 40 -8 160 56 "POP" "" } { 304 15 72 320 "POP,PUSH" "" } { 336 24 64 352 "POP" "" } { 256 1088 1112 272 "POP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.053 ns) 2.052 ns inst16 2 COMB LCCOMB_X27_Y2_N22 3 " "Info: 2: + IC(1.169 ns) + CELL(0.053 ns) = 2.052 ns; Loc. = LCCOMB_X27_Y2_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { POP inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.712 ns) 2.977 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] 3 REG LCFF_X27_Y2_N17 34 " "Info: 3: + IC(0.213 ns) + CELL(0.712 ns) = 2.977 ns; Loc. = LCFF_X27_Y2_N17; Fanout = 34; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.272 ns) 3.888 ns Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] 4 COMB LCCOMB_X27_Y4_N4 1 " "Info: 4: + IC(0.639 ns) + CELL(0.272 ns) = 3.888 ns; Loc. = LCCOMB_X27_Y4_N4; Fanout = 1; COMB Node = 'Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.988 ns) + CELL(0.000 ns) 5.876 ns Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]~clkctrl 5 COMB CLKCTRL_G2 10 " "Info: 5: + IC(1.988 ns) + CELL(0.000 ns) = 5.876 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 7.173 ns Stack_register:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] 6 REG LCFF_X26_Y2_N11 1 " "Info: 6: + IC(0.679 ns) + CELL(0.618 ns) = 7.173 ns; Loc. = LCFF_X26_Y2_N11; Fanout = 1; REG Node = 'Stack_register:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl Stack_register:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.485 ns ( 34.64 % ) " "Info: Total cell delay = 2.485 ns ( 34.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.688 ns ( 65.36 % ) " "Info: Total interconnect delay = 4.688 ns ( 65.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.173 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl Stack_register:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.173 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl {} Stack_register:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.169ns 0.213ns 0.639ns 1.988ns 0.679ns } { 0.000ns 0.830ns 0.053ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.850 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns indata\[5\] 1 PIN PIN_AA10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 7; PIN Node = 'indata\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { indata[5] } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { -16 -8 160 0 "indata\[9..0\]" "" } { -32 512 575 -16 "indata\[9..0\]" "" } { 48 512 575 64 "indata\[9..0\]" "" } { 128 512 575 144 "indata\[9..0\]" "" } { 208 512 575 224 "indata\[9..0\]" "" } { 288 512 575 304 "indata\[9..0\]" "" } { 368 512 575 384 "indata\[9..0\]" "" } { 448 512 575 464 "indata\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.769 ns) + CELL(0.309 ns) 4.850 ns Stack_register:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] 2 REG LCFF_X26_Y2_N11 1 " "Info: 2: + IC(3.769 ns) + CELL(0.309 ns) = 4.850 ns; Loc. = LCFF_X26_Y2_N11; Fanout = 1; REG Node = 'Stack_register:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.078 ns" { indata[5] Stack_register:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.081 ns ( 22.29 % ) " "Info: Total cell delay = 1.081 ns ( 22.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.769 ns ( 77.71 % ) " "Info: Total interconnect delay = 3.769 ns ( 77.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.850 ns" { indata[5] Stack_register:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.850 ns" { indata[5] {} indata[5]~combout {} Stack_register:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 3.769ns } { 0.000ns 0.772ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.173 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl Stack_register:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.173 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl {} Stack_register:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.169ns 0.213ns 0.639ns 1.988ns 0.679ns } { 0.000ns 0.830ns 0.053ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.850 ns" { indata[5] Stack_register:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.850 ns" { indata[5] {} indata[5]~combout {} Stack_register:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 3.769ns } { 0.000ns 0.772ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 13:52:11 2019 " "Info: Processing ended: Tue Apr 23 13:52:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
