#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fc012f04640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fc012f047b0 .scope module, "FDCE_t" "FDCE_t" 3 1;
 .timescale 0 0;
v0x7fc012f15760_0 .var "clock", 0 0;
v0x7fc012f15810_0 .var "input_clear", 0 0;
v0x7fc012f158c0_0 .var "input_clock_enable", 0 0;
v0x7fc012f15990_0 .var "input_d", 0 0;
v0x7fc012f15a40_0 .net "output_q", 0 0, L_0x7fc012f16190;  1 drivers
S_0x7fc012f04920 .scope module, "fdce" "FDCE" 3 4, 4 1 0, S_0x7fc012f047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7fc012f15b10 .functor AND 1, v0x7fc012f15760_0, v0x7fc012f158c0_0, C4<1>, C4<1>;
L_0x7fc012f15c40 .functor NAND 1, v0x7fc012f15990_0, L_0x7fc012f15b10, C4<1>, C4<1>;
L_0x7fc012f15d30 .functor NOT 1, v0x7fc012f15990_0, C4<0>, C4<0>, C4<0>;
L_0x7fc012f15da0 .functor NAND 1, L_0x7fc012f15b10, L_0x7fc012f15d30, C4<1>, C4<1>;
L_0x7fc012f15e70 .functor NAND 1, L_0x7fc012f15c40, L_0x7fc012f15f70, C4<1>, C4<1>;
L_0x7fc012f15f70 .functor NAND 1, L_0x7fc012f15e70, L_0x7fc012f15da0, C4<1>, C4<1>;
L_0x7fc012f160a0 .functor NOT 1, v0x7fc012f15810_0, C4<0>, C4<0>, C4<0>;
L_0x7fc012f16190 .functor AND 1, L_0x7fc012f160a0, L_0x7fc012f15e70, C4<1>, C4<1>;
v0x7fc012f04b50_0 .net "clear", 0 0, v0x7fc012f15810_0;  1 drivers
v0x7fc012f14c00_0 .net "clock", 0 0, v0x7fc012f15760_0;  1 drivers
v0x7fc012f14ca0_0 .net "clock_enable", 0 0, v0x7fc012f158c0_0;  1 drivers
v0x7fc012f14d30_0 .net "d", 0 0, v0x7fc012f15990_0;  1 drivers
v0x7fc012f14dd0_0 .net "q", 0 0, L_0x7fc012f16190;  alias, 1 drivers
v0x7fc012f14eb0_0 .net "w1", 0 0, L_0x7fc012f15b10;  1 drivers
v0x7fc012f14f50_0 .net "w2", 0 0, L_0x7fc012f15c40;  1 drivers
v0x7fc012f14ff0_0 .net "w3", 0 0, L_0x7fc012f15d30;  1 drivers
v0x7fc012f15090_0 .net "w4", 0 0, L_0x7fc012f15da0;  1 drivers
v0x7fc012f151a0_0 .net "w5", 0 0, L_0x7fc012f15e70;  1 drivers
v0x7fc012f15230_0 .net "w6", 0 0, L_0x7fc012f15f70;  1 drivers
v0x7fc012f152d0_0 .net "w7", 0 0, L_0x7fc012f160a0;  1 drivers
S_0x7fc012f153f0 .scope task, "test" "test" 3 6, 3 6 0, S_0x7fc012f047b0;
 .timescale 0 0;
v0x7fc012f155b0_0 .var "CE", 0 0;
v0x7fc012f15640_0 .var "CLR", 0 0;
v0x7fc012f156d0_0 .var "D", 0 0;
TD_FDCE_t.test ;
    %load/vec4 v0x7fc012f156d0_0;
    %store/vec4 v0x7fc012f15990_0, 0, 1;
    %load/vec4 v0x7fc012f155b0_0;
    %store/vec4 v0x7fc012f158c0_0, 0, 1;
    %load/vec4 v0x7fc012f15640_0;
    %store/vec4 v0x7fc012f15810_0, 0, 1;
    %delay 100, 0;
    %end;
    .scope S_0x7fc012f047b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc012f15760_0, 0, 1;
    %vpi_call/w 3 15 "$dumpfile", "result.vcd" {0 0 0};
    %vpi_call/w 3 16 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc012f156d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc012f155b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc012f15640_0, 0, 1;
    %fork TD_FDCE_t.test, S_0x7fc012f153f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc012f156d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc012f155b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc012f15640_0, 0, 1;
    %fork TD_FDCE_t.test, S_0x7fc012f153f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc012f156d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc012f155b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc012f15640_0, 0, 1;
    %fork TD_FDCE_t.test, S_0x7fc012f153f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc012f156d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc012f155b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc012f15640_0, 0, 1;
    %fork TD_FDCE_t.test, S_0x7fc012f153f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc012f156d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc012f155b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc012f15640_0, 0, 1;
    %fork TD_FDCE_t.test, S_0x7fc012f153f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc012f156d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc012f155b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc012f15640_0, 0, 1;
    %fork TD_FDCE_t.test, S_0x7fc012f153f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc012f156d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc012f155b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc012f15640_0, 0, 1;
    %fork TD_FDCE_t.test, S_0x7fc012f153f0;
    %join;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fc012f047b0;
T_2 ;
    %delay 25, 0;
    %load/vec4 v0x7fc012f15760_0;
    %inv;
    %store/vec4 v0x7fc012f15760_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "FDCE_t.v";
    "FDCE.v";
