//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	__raygen__thinlens_chroma_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__thinlens_chroma_camera(

)
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<117>;
	.reg .f32 	%f<1103>;
	.reg .b32 	%r<568>;
	.reg .b64 	%rd<137>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r110, %r111}, [params+64];
	// inline asm
	call (%r107), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r107, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r112, %r113}, [%rd16];
	add.s32 	%r114, %r110, -1;
	setp.gt.s32	%p2, %r112, %r114;
	add.s32 	%r115, %r111, -1;
	setp.gt.s32	%p3, %r113, %r115;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB0_128;

	mad.lo.s32 	%r116, %r113, %r110, %r112;
	ld.const.v2.u32 	{%r117, %r118}, [params+8];
	shl.b32 	%r121, %r117, 4;
	add.s32 	%r122, %r121, -1556008596;
	add.s32 	%r123, %r117, -1640531527;
	shr.u32 	%r124, %r117, 5;
	add.s32 	%r125, %r124, -939442524;
	xor.b32  	%r126, %r122, %r123;
	xor.b32  	%r127, %r126, %r125;
	add.s32 	%r128, %r116, %r127;
	shl.b32 	%r129, %r128, 4;
	add.s32 	%r130, %r129, -1383041155;
	add.s32 	%r131, %r128, -1640531527;
	xor.b32  	%r132, %r130, %r131;
	shr.u32 	%r133, %r128, 5;
	add.s32 	%r134, %r133, 2123724318;
	xor.b32  	%r135, %r132, %r134;
	add.s32 	%r136, %r135, %r117;
	shl.b32 	%r137, %r136, 4;
	add.s32 	%r138, %r137, -1556008596;
	add.s32 	%r139, %r136, 1013904242;
	shr.u32 	%r140, %r136, 5;
	add.s32 	%r141, %r140, -939442524;
	xor.b32  	%r142, %r138, %r139;
	xor.b32  	%r143, %r142, %r141;
	add.s32 	%r144, %r143, %r128;
	shl.b32 	%r145, %r144, 4;
	add.s32 	%r146, %r145, -1383041155;
	add.s32 	%r147, %r144, 1013904242;
	xor.b32  	%r148, %r146, %r147;
	shr.u32 	%r149, %r144, 5;
	add.s32 	%r150, %r149, 2123724318;
	xor.b32  	%r151, %r148, %r150;
	add.s32 	%r152, %r151, %r136;
	shl.b32 	%r153, %r152, 4;
	add.s32 	%r154, %r153, -1556008596;
	add.s32 	%r155, %r152, -626627285;
	shr.u32 	%r156, %r152, 5;
	add.s32 	%r157, %r156, -939442524;
	xor.b32  	%r158, %r154, %r155;
	xor.b32  	%r159, %r158, %r157;
	add.s32 	%r160, %r159, %r144;
	shl.b32 	%r161, %r160, 4;
	add.s32 	%r162, %r161, -1383041155;
	add.s32 	%r163, %r160, -626627285;
	xor.b32  	%r164, %r162, %r163;
	shr.u32 	%r165, %r160, 5;
	add.s32 	%r166, %r165, 2123724318;
	xor.b32  	%r167, %r164, %r166;
	add.s32 	%r168, %r167, %r152;
	shl.b32 	%r169, %r168, 4;
	add.s32 	%r170, %r169, -1556008596;
	add.s32 	%r171, %r168, 2027808484;
	shr.u32 	%r172, %r168, 5;
	add.s32 	%r173, %r172, -939442524;
	xor.b32  	%r174, %r170, %r171;
	xor.b32  	%r175, %r174, %r173;
	add.s32 	%r176, %r175, %r160;
	shl.b32 	%r177, %r176, 4;
	add.s32 	%r178, %r177, -1383041155;
	add.s32 	%r179, %r176, 2027808484;
	xor.b32  	%r180, %r178, %r179;
	shr.u32 	%r181, %r176, 5;
	add.s32 	%r182, %r181, 2123724318;
	xor.b32  	%r183, %r180, %r182;
	add.s32 	%r184, %r183, %r168;
	shl.b32 	%r185, %r184, 4;
	add.s32 	%r186, %r185, -1556008596;
	add.s32 	%r187, %r184, 387276957;
	shr.u32 	%r188, %r184, 5;
	add.s32 	%r189, %r188, -939442524;
	xor.b32  	%r190, %r186, %r187;
	xor.b32  	%r191, %r190, %r189;
	add.s32 	%r192, %r191, %r176;
	shl.b32 	%r193, %r192, 4;
	add.s32 	%r194, %r193, -1383041155;
	add.s32 	%r195, %r192, 387276957;
	xor.b32  	%r196, %r194, %r195;
	shr.u32 	%r197, %r192, 5;
	add.s32 	%r198, %r197, 2123724318;
	xor.b32  	%r199, %r196, %r198;
	add.s32 	%r200, %r199, %r184;
	shl.b32 	%r201, %r200, 4;
	add.s32 	%r202, %r201, -1556008596;
	add.s32 	%r203, %r200, -1253254570;
	shr.u32 	%r204, %r200, 5;
	add.s32 	%r205, %r204, -939442524;
	xor.b32  	%r206, %r202, %r203;
	xor.b32  	%r207, %r206, %r205;
	add.s32 	%r208, %r207, %r192;
	shl.b32 	%r209, %r208, 4;
	add.s32 	%r210, %r209, -1383041155;
	add.s32 	%r211, %r208, -1253254570;
	xor.b32  	%r212, %r210, %r211;
	shr.u32 	%r213, %r208, 5;
	add.s32 	%r214, %r213, 2123724318;
	xor.b32  	%r215, %r212, %r214;
	add.s32 	%r216, %r215, %r200;
	shl.b32 	%r217, %r216, 4;
	add.s32 	%r218, %r217, -1556008596;
	add.s32 	%r219, %r216, 1401181199;
	shr.u32 	%r220, %r216, 5;
	add.s32 	%r221, %r220, -939442524;
	xor.b32  	%r222, %r218, %r219;
	xor.b32  	%r223, %r222, %r221;
	add.s32 	%r224, %r223, %r208;
	shl.b32 	%r225, %r224, 4;
	add.s32 	%r226, %r225, -1383041155;
	add.s32 	%r227, %r224, 1401181199;
	xor.b32  	%r228, %r226, %r227;
	shr.u32 	%r229, %r224, 5;
	add.s32 	%r230, %r229, 2123724318;
	xor.b32  	%r231, %r228, %r230;
	add.s32 	%r232, %r231, %r216;
	shl.b32 	%r233, %r232, 4;
	add.s32 	%r234, %r233, -1556008596;
	add.s32 	%r235, %r232, -239350328;
	shr.u32 	%r236, %r232, 5;
	add.s32 	%r237, %r236, -939442524;
	xor.b32  	%r238, %r234, %r235;
	xor.b32  	%r239, %r238, %r237;
	add.s32 	%r240, %r239, %r224;
	shl.b32 	%r241, %r240, 4;
	add.s32 	%r242, %r241, -1383041155;
	add.s32 	%r243, %r240, -239350328;
	xor.b32  	%r244, %r242, %r243;
	shr.u32 	%r245, %r240, 5;
	add.s32 	%r246, %r245, 2123724318;
	xor.b32  	%r247, %r244, %r246;
	add.s32 	%r248, %r247, %r232;
	shl.b32 	%r249, %r248, 4;
	add.s32 	%r250, %r249, -1556008596;
	add.s32 	%r251, %r248, -1879881855;
	shr.u32 	%r252, %r248, 5;
	add.s32 	%r253, %r252, -939442524;
	xor.b32  	%r254, %r250, %r251;
	xor.b32  	%r255, %r254, %r253;
	add.s32 	%r256, %r255, %r240;
	shl.b32 	%r257, %r256, 4;
	add.s32 	%r258, %r257, -1383041155;
	add.s32 	%r259, %r256, -1879881855;
	xor.b32  	%r260, %r258, %r259;
	shr.u32 	%r261, %r256, 5;
	add.s32 	%r262, %r261, 2123724318;
	xor.b32  	%r263, %r260, %r262;
	add.s32 	%r264, %r263, %r248;
	shl.b32 	%r265, %r264, 4;
	add.s32 	%r266, %r265, -1556008596;
	add.s32 	%r267, %r264, 774553914;
	shr.u32 	%r268, %r264, 5;
	add.s32 	%r269, %r268, -939442524;
	xor.b32  	%r270, %r266, %r267;
	xor.b32  	%r271, %r270, %r269;
	add.s32 	%r272, %r271, %r256;
	shl.b32 	%r273, %r272, 4;
	add.s32 	%r274, %r273, -1383041155;
	add.s32 	%r275, %r272, 774553914;
	xor.b32  	%r276, %r274, %r275;
	shr.u32 	%r277, %r272, 5;
	add.s32 	%r278, %r277, 2123724318;
	xor.b32  	%r279, %r276, %r278;
	add.s32 	%r280, %r279, %r264;
	shl.b32 	%r281, %r280, 4;
	add.s32 	%r282, %r281, -1556008596;
	add.s32 	%r283, %r280, -865977613;
	shr.u32 	%r284, %r280, 5;
	add.s32 	%r285, %r284, -939442524;
	xor.b32  	%r286, %r282, %r283;
	xor.b32  	%r287, %r286, %r285;
	add.s32 	%r288, %r287, %r272;
	shl.b32 	%r289, %r288, 4;
	add.s32 	%r290, %r289, -1383041155;
	add.s32 	%r291, %r288, -865977613;
	xor.b32  	%r292, %r290, %r291;
	shr.u32 	%r293, %r288, 5;
	add.s32 	%r294, %r293, 2123724318;
	xor.b32  	%r295, %r292, %r294;
	add.s32 	%r296, %r295, %r280;
	shl.b32 	%r297, %r296, 4;
	add.s32 	%r298, %r297, -1556008596;
	add.s32 	%r299, %r296, 1788458156;
	shr.u32 	%r300, %r296, 5;
	add.s32 	%r301, %r300, -939442524;
	xor.b32  	%r302, %r298, %r299;
	xor.b32  	%r303, %r302, %r301;
	add.s32 	%r304, %r303, %r288;
	shl.b32 	%r305, %r304, 4;
	add.s32 	%r306, %r305, -1383041155;
	add.s32 	%r307, %r304, 1788458156;
	xor.b32  	%r308, %r306, %r307;
	shr.u32 	%r309, %r304, 5;
	add.s32 	%r310, %r309, 2123724318;
	xor.b32  	%r311, %r308, %r310;
	add.s32 	%r312, %r311, %r296;
	shl.b32 	%r313, %r312, 4;
	add.s32 	%r314, %r313, -1556008596;
	add.s32 	%r315, %r312, 147926629;
	shr.u32 	%r316, %r312, 5;
	add.s32 	%r317, %r316, -939442524;
	xor.b32  	%r318, %r314, %r315;
	xor.b32  	%r319, %r318, %r317;
	add.s32 	%r320, %r319, %r304;
	shl.b32 	%r321, %r320, 4;
	add.s32 	%r322, %r321, -1383041155;
	add.s32 	%r323, %r320, 147926629;
	xor.b32  	%r324, %r322, %r323;
	shr.u32 	%r325, %r320, 5;
	add.s32 	%r326, %r325, 2123724318;
	xor.b32  	%r327, %r324, %r326;
	add.s32 	%r328, %r327, %r312;
	shl.b32 	%r329, %r328, 4;
	add.s32 	%r330, %r329, -1556008596;
	add.s32 	%r331, %r328, -1492604898;
	shr.u32 	%r332, %r328, 5;
	add.s32 	%r333, %r332, -939442524;
	xor.b32  	%r334, %r330, %r331;
	xor.b32  	%r335, %r334, %r333;
	add.s32 	%r336, %r335, %r320;
	shl.b32 	%r337, %r336, 4;
	add.s32 	%r338, %r337, -1383041155;
	add.s32 	%r339, %r336, -1492604898;
	xor.b32  	%r340, %r338, %r339;
	shr.u32 	%r341, %r336, 5;
	add.s32 	%r342, %r341, 2123724318;
	xor.b32  	%r343, %r340, %r342;
	add.s32 	%r344, %r343, %r328;
	shl.b32 	%r345, %r344, 4;
	add.s32 	%r346, %r345, -1556008596;
	add.s32 	%r347, %r344, 1161830871;
	shr.u32 	%r348, %r344, 5;
	add.s32 	%r349, %r348, -939442524;
	xor.b32  	%r350, %r346, %r347;
	xor.b32  	%r351, %r350, %r349;
	add.s32 	%r352, %r351, %r336;
	shl.b32 	%r353, %r352, 4;
	add.s32 	%r354, %r353, -1383041155;
	add.s32 	%r355, %r352, 1161830871;
	xor.b32  	%r356, %r354, %r355;
	shr.u32 	%r357, %r352, 5;
	add.s32 	%r358, %r357, 2123724318;
	xor.b32  	%r359, %r356, %r358;
	add.s32 	%r360, %r359, %r344;
	shl.b32 	%r361, %r360, 4;
	add.s32 	%r362, %r361, -1556008596;
	add.s32 	%r363, %r360, -478700656;
	shr.u32 	%r364, %r360, 5;
	add.s32 	%r365, %r364, -939442524;
	xor.b32  	%r366, %r362, %r363;
	xor.b32  	%r367, %r366, %r365;
	add.s32 	%r530, %r367, %r352;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r530;
	setp.eq.s32	%p5, %r118, 0;
	mov.f32 	%f987, 0f3F000000;
	@%p5 bra 	BB0_2;

	mad.lo.s32 	%r368, %r530, 1664525, 1013904223;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f294, %r369;
	mov.f32 	%f295, 0f4B800000;
	div.approx.ftz.f32 	%f987, %f294, %f295;
	mad.lo.s32 	%r530, %r368, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r530;
	and.b32  	%r370, %r530, 16777215;
	cvt.rn.f32.u32	%f296, %r370;
	div.approx.ftz.f32 	%f988, %f296, %f295;
	bra.uni 	BB0_4;

BB0_2:
	mov.f32 	%f988, %f987;

BB0_4:
	cvt.rn.f32.s32	%f297, %r112;
	add.ftz.f32 	%f298, %f297, %f987;
	cvt.rn.f32.s32	%f299, %r113;
	add.ftz.f32 	%f300, %f299, %f988;
	mad.lo.s32 	%r371, %r530, 1664525, 1013904223;
	and.b32  	%r372, %r371, 16777215;
	cvt.rn.f32.u32	%f301, %r372;
	mov.f32 	%f302, 0f4B800000;
	div.approx.ftz.f32 	%f303, %f301, %f302;
	add.ftz.f32 	%f5, %f303, %f303;
	add.ftz.f32 	%f6, %f5, 0fBF800000;
	ld.const.f32 	%f304, [params+188];
	mul.ftz.f32 	%f305, %f304, %f6;
	ld.const.f32 	%f306, [params+244];
	mul.ftz.f32 	%f307, %f306, %f6;
	mov.f32 	%f308, 0f3F800000;
	sub.ftz.f32 	%f309, %f308, %f305;
	sub.ftz.f32 	%f310, %f308, %f307;
	cvt.rn.f32.s32	%f311, %r110;
	div.approx.ftz.f32 	%f312, %f298, %f311;
	cvt.rn.f32.s32	%f313, %r111;
	div.approx.ftz.f32 	%f314, %f300, %f313;
	fma.rn.ftz.f32 	%f315, %f312, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f316, %f314, 0f40000000, 0fBF800000;
	mul.ftz.f32 	%f317, %f310, %f315;
	mul.ftz.f32 	%f318, %f310, %f316;
	ld.const.v2.f32 	{%f319, %f320}, [params+80];
	ld.const.v2.f32 	{%f321, %f322}, [params+88];
	ld.const.v2.f32 	{%f324, %f325}, [params+96];
	ld.const.v2.f32 	{%f328, %f329}, [params+104];
	ld.const.v2.f32 	{%f330, %f331}, [params+112];
	mul.ftz.f32 	%f334, %f318, %f330;
	mul.ftz.f32 	%f335, %f318, %f331;
	ld.const.f32 	%f336, [params+120];
	mul.ftz.f32 	%f337, %f318, %f336;
	fma.rn.ftz.f32 	%f338, %f324, %f317, %f334;
	fma.rn.ftz.f32 	%f339, %f317, %f325, %f335;
	fma.rn.ftz.f32 	%f340, %f317, %f328, %f337;
	ld.const.v2.f32 	{%f341, %f342}, [params+128];
	add.ftz.f32 	%f345, %f338, %f341;
	add.ftz.f32 	%f346, %f339, %f342;
	ld.const.f32 	%f347, [params+136];
	add.ftz.f32 	%f348, %f340, %f347;
	mul.ftz.f32 	%f349, %f309, %f322;
	fma.rn.ftz.f32 	%f12, %f345, %f349, %f319;
	fma.rn.ftz.f32 	%f13, %f346, %f349, %f320;
	fma.rn.ftz.f32 	%f14, %f348, %f349, %f321;
	mad.lo.s32 	%r373, %r371, 1664525, 1013904223;
	and.b32  	%r374, %r373, 16777215;
	cvt.rn.f32.u32	%f350, %r374;
	div.approx.ftz.f32 	%f351, %f350, %f302;
	mad.lo.s32 	%r375, %r373, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r375;
	and.b32  	%r376, %r375, 16777215;
	cvt.rn.f32.u32	%f352, %r376;
	div.approx.ftz.f32 	%f353, %f352, %f302;
	fma.rn.ftz.f32 	%f15, %f351, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f994, %f353, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f354, %f994;
	setp.gt.ftz.f32	%p6, %f15, %f354;
	@%p6 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	setp.gt.ftz.f32	%p9, %f15, %f994;
	@%p9 bra 	BB0_12;
	bra.uni 	BB0_11;

BB0_12:
	div.approx.ftz.f32 	%f991, %f994, %f15;
	mov.f32 	%f994, %f15;
	bra.uni 	BB0_13;

BB0_5:
	setp.lt.ftz.f32	%p7, %f15, %f994;
	@%p7 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	div.approx.ftz.f32 	%f359, %f994, %f15;
	add.ftz.f32 	%f360, %f359, 0f40800000;
	mul.ftz.f32 	%f989, %f360, 0f3F490FDB;
	mov.f32 	%f994, %f15;
	bra.uni 	BB0_9;

BB0_11:
	div.approx.ftz.f32 	%f361, %f15, %f994;
	mov.f32 	%f362, 0f40000000;
	sub.ftz.f32 	%f991, %f362, %f361;

BB0_13:
	mul.ftz.f32 	%f989, %f991, 0f3F490FDB;
	bra.uni 	BB0_14;

BB0_6:
	mov.f32 	%f989, 0f00000000;
	setp.eq.ftz.f32	%p8, %f994, 0f00000000;
	@%p8 bra 	BB0_9;

	div.approx.ftz.f32 	%f356, %f15, %f994;
	mov.f32 	%f357, 0f40C00000;
	sub.ftz.f32 	%f358, %f357, %f356;
	mul.ftz.f32 	%f989, %f358, 0f3F490FDB;

BB0_9:
	neg.ftz.f32 	%f994, %f994;

BB0_14:
	sub.ftz.f32 	%f364, %f308, %f329;
	fma.rn.ftz.f32 	%f365, %f364, %f994, %f329;
	cos.approx.ftz.f32 	%f366, %f989;
	mul.ftz.f32 	%f367, %f366, %f365;
	sin.approx.ftz.f32 	%f368, %f989;
	mul.ftz.f32 	%f369, %f365, %f368;
	ld.const.v2.f32 	{%f370, %f371}, [params+144];
	ld.const.f32 	%f374, [params+152];
	ld.const.v2.f32 	{%f375, %f376}, [params+160];
	mul.ftz.f32 	%f379, %f369, %f375;
	mul.ftz.f32 	%f380, %f369, %f376;
	ld.const.f32 	%f381, [params+168];
	mul.ftz.f32 	%f382, %f369, %f381;
	fma.rn.ftz.f32 	%f383, %f367, %f370, %f379;
	fma.rn.ftz.f32 	%f384, %f367, %f371, %f380;
	fma.rn.ftz.f32 	%f385, %f367, %f374, %f382;
	ld.const.f32 	%f386, [params+124];
	fma.rn.ftz.f32 	%f29, %f386, %f383, %f319;
	fma.rn.ftz.f32 	%f30, %f386, %f384, %f320;
	fma.rn.ftz.f32 	%f31, %f386, %f385, %f321;
	sub.ftz.f32 	%f387, %f12, %f29;
	sub.ftz.f32 	%f388, %f13, %f30;
	sub.ftz.f32 	%f389, %f14, %f31;
	mul.ftz.f32 	%f390, %f388, %f388;
	fma.rn.ftz.f32 	%f391, %f387, %f387, %f390;
	fma.rn.ftz.f32 	%f392, %f389, %f389, %f391;
	rsqrt.approx.ftz.f32 	%f393, %f392;
	mul.ftz.f32 	%f32, %f393, %f387;
	mul.ftz.f32 	%f33, %f393, %f388;
	mul.ftz.f32 	%f34, %f393, %f389;
	mov.u32 	%r555, 268435456;
	st.local.u32 	[%rd2+-16], %r555;
	st.local.v2.f32 	[%rd2+68], {%f29, %f30};
	st.local.f32 	[%rd2+76], %f31;
	st.local.v2.f32 	[%rd2+100], {%f32, %f33};
	st.local.f32 	[%rd2+108], %f34;
	setp.gt.ftz.f32	%p10, %f5, 0f3F800000;
	@%p10 bra 	BB0_16;
	bra.uni 	BB0_15;

BB0_16:
	add.ftz.f32 	%f398, %f6, %f6;
	mov.f32 	%f399, 0f40000000;
	sub.ftz.f32 	%f1067, %f399, %f398;
	add.ftz.f32 	%f1068, %f398, %f398;
	mov.f32 	%f1066, 0f00000000;
	bra.uni 	BB0_17;

BB0_15:
	add.ftz.f32 	%f1067, %f5, %f5;
	mov.f32 	%f395, 0f40000000;
	sub.ftz.f32 	%f396, %f395, %f1067;
	add.ftz.f32 	%f1066, %f396, %f396;
	mov.f32 	%f1068, 0f00000000;

BB0_17:
	st.local.v2.f32 	[%rd2+20], {%f1066, %f1067};
	st.local.f32 	[%rd2+28], %f1068;
	st.local.f32 	[%rd2+112], %f5;
	mov.u32 	%r32, 285212672;
	mov.u32 	%r540, 0;
	st.local.v4.u32 	[%rd18], {%r540, %r540, %r540, %r32};
	st.local.v2.f32 	[%rd2+-12], {%f308, %f308};
	mov.u32 	%r382, 1065353216;
	st.local.u32 	[%rd2+-4], %r382;
	mov.f32 	%f1018, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f308, %f308, %f308, %f1018};
	st.local.u32 	[%rd2+48], %r540;
	st.local.v4.f32 	[%rd2+116], {%f1018, %f1018, %f1018, %f308};
	st.local.v4.u32 	[%rd2+4], {%r540, %r540, %r382, %r540};
	st.local.u32 	[%rd2+96], %r382;
	ld.const.u32 	%r539, [params+252];
	setp.eq.s32	%p11, %r539, 0;
	mov.u32 	%r541, -1;
	mov.u32 	%r542, %r541;
	mov.f32 	%f1019, %f1018;
	mov.f32 	%f1020, %f1018;
	mov.f32 	%f1021, %f1018;
	mov.f32 	%f1022, %f1018;
	mov.f32 	%f1023, %f1018;
	@%p11 bra 	BB0_46;

	ld.const.u64 	%rd3, [params+280];
	ld.const.f32 	%f42, [params+76];
	ld.const.v2.u32 	{%r387, %r539}, [params+248];
	ld.const.v2.f32 	{%f413, %f414}, [params+232];
	mov.u32 	%r16, -1;
	mov.f32 	%f1023, 0f00000000;
	ld.const.f32 	%f45, [params+240];
	mov.f32 	%f1014, %f1068;
	mov.f32 	%f1013, %f1067;
	mov.f32 	%f1012, %f1066;
	mov.f32 	%f1022, %f1023;
	mov.f32 	%f1021, %f1023;
	mov.f32 	%f1020, %f1023;
	mov.f32 	%f1019, %f1023;
	mov.f32 	%f1018, %f1023;
	mov.u32 	%r542, %r16;
	mov.u32 	%r541, %r16;

BB0_19:
	ld.local.v4.f32 	{%f416, %f417, %f418, %f419}, [%rd2+100];
	neg.ftz.f32 	%f423, %f418;
	neg.ftz.f32 	%f424, %f417;
	neg.ftz.f32 	%f425, %f416;
	st.local.v2.f32 	[%rd2+84], {%f425, %f424};
	st.local.f32 	[%rd2+92], %f423;
	st.local.v2.f32 	[%rd2+132], {%f308, %f308};
	mov.u32 	%r389, 1510874058;
	st.local.u32 	[%rd2+80], %r389;
	and.b32  	%r19, %r32, 822083586;
	st.local.u32 	[%rd2+-16], %r19;
	mov.f32 	%f1007, 0f5A0E1BCA;
	setp.lt.s32	%p12, %r16, 0;
	@%p12 bra 	BB0_24;

	or.b32  	%r390, %r19, 4096;
	st.local.u32 	[%rd2+-16], %r390;
	add.u64 	%rd22, %SPL, 0;
	mul.wide.s32 	%rd23, %r16, 16;
	add.s64 	%rd4, %rd22, %rd23;
	ld.local.v4.f32 	{%f427, %f428, %f429, %f430}, [%rd4];
	add.u64 	%rd25, %SPL, 64;
	add.s64 	%rd26, %rd25, %rd23;
	ld.local.v4.f32 	{%f435, %f436, %f437, %f438}, [%rd26];
	st.local.v4.f32 	[%rd2+52], {%f435, %f436, %f437, %f438};
	add.u64 	%rd28, %SPL, 128;
	mul.wide.s32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.f32 	%f55, [%rd30];
	st.local.v4.f32 	[%rd2+36], {%f427, %f428, %f429, %f55};
	st.local.f32 	[%rd2+132], %f430;
	add.s32 	%r391, %r16, -1;
	setp.lt.s32	%p13, %r391, 0;
	@%p13 bra 	BB0_22;

	ld.local.f32 	%f443, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f443;

BB0_22:
	setp.leu.ftz.f32	%p14, %f55, 0f00000000;
	@%p14 bra 	BB0_24;

	ld.local.u32 	%r392, [%rd2];
	mad.lo.s32 	%r393, %r392, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r393;
	and.b32  	%r394, %r393, 16777215;
	cvt.rn.f32.u32	%f445, %r394;
	div.approx.ftz.f32 	%f447, %f445, %f302;
	lg2.approx.ftz.f32 	%f448, %f447;
	mul.ftz.f32 	%f449, %f448, 0fBF317218;
	mul.ftz.f32 	%f1007, %f449, %f55;

BB0_24:
	ld.local.v4.f32 	{%f459, %f460, %f461, %f462}, [%rd2+68];
	mov.u32 	%r403, 0;
	mov.u32 	%r399, 1;
	mov.u32 	%r402, 2;
	ld.local.v4.f32 	{%f463, %f464, %f465, %f466}, [%rd2+100];
	shr.u64 	%rd33, %rd17, 32;
	cvt.u32.u64	%r404, %rd33;
	cvt.u32.u64	%r405, %rd17;
	mov.u32 	%r407, -1;
	mov.f32 	%f458, 0f00000000;
	// inline asm
	call (%r395, %r396, %r397, %r398), _optix_trace_4, (%rd3, %f459, %f460, %f461, %f463, %f464, %f465, %f42, %f1007, %f458, %r399, %r403, %r403, %r402, %r403, %r404, %r405, %r407, %r407);
	// inline asm
	ld.local.u32 	%r408, [%rd2+16];
	add.s32 	%r540, %r408, 1;
	st.local.u32 	[%rd2+16], %r540;
	setp.ne.s32	%p15, %r408, 0;
	@%p15 bra 	BB0_26;

	ld.local.v4.f32 	{%f467, %f468, %f469, %f470}, [%rd2+68];
	add.ftz.f32 	%f1018, %f1018, %f467;
	add.ftz.f32 	%f1019, %f1019, %f468;
	add.ftz.f32 	%f1020, %f1020, %f469;
	mov.u32 	%r541, %r397;
	mov.u32 	%r542, %r398;

BB0_26:
	ld.local.u32 	%r29, [%rd2+-16];
	and.b32  	%r32, %r29, -805306369;
	st.local.u32 	[%rd2+-16], %r32;
	and.b32  	%r409, %r29, 4096;
	setp.eq.s32	%p16, %r409, 0;
	@%p16 bra 	BB0_34;

	and.b32  	%r410, %r29, 512;
	setp.eq.s32	%p17, %r410, 0;
	@%p17 bra 	BB0_30;
	bra.uni 	BB0_28;

BB0_30:
	ld.local.f32 	%f1007, [%rd2+80];
	bra.uni 	BB0_31;

BB0_28:
	st.local.f32 	[%rd2+80], %f1007;
	ld.local.v4.f32 	{%f474, %f475, %f476, %f477}, [%rd2+100];
	ld.local.v4.f32 	{%f481, %f482, %f483, %f484}, [%rd2+68];
	fma.rn.ftz.f32 	%f488, %f1007, %f475, %f482;
	fma.rn.ftz.f32 	%f489, %f1007, %f474, %f481;
	st.local.v2.f32 	[%rd2+68], {%f489, %f488};
	fma.rn.ftz.f32 	%f490, %f1007, %f476, %f483;
	st.local.f32 	[%rd2+76], %f490;
	setp.lt.u32	%p18, %r540, %r539;
	@%p18 bra 	BB0_31;

	ld.local.v4.f32 	{%f491, %f492, %f493, %f494}, [%rd18];
	add.ftz.f32 	%f498, %f414, %f492;
	add.ftz.f32 	%f499, %f413, %f491;
	st.local.v2.f32 	[%rd18], {%f499, %f498};
	add.ftz.f32 	%f500, %f45, %f493;
	st.local.f32 	[%rd2+-20], %f500;

BB0_31:
	ld.local.v4.f32 	{%f501, %f502, %f503, %f504}, [%rd2+36];
	add.ftz.f32 	%f508, %f501, 0f38D1B717;
	add.ftz.f32 	%f509, %f502, 0f38D1B717;
	add.ftz.f32 	%f510, %f503, 0f38D1B717;
	neg.ftz.f32 	%f511, %f1007;
	div.approx.ftz.f32 	%f512, %f511, %f508;
	div.approx.ftz.f32 	%f513, %f511, %f509;
	div.approx.ftz.f32 	%f514, %f511, %f510;
	mul.ftz.f32 	%f515, %f512, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f66, %f515;
	mul.ftz.f32 	%f516, %f513, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f67, %f516;
	mul.ftz.f32 	%f517, %f514, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f68, %f517;
	mul.ftz.f32 	%f1012, %f1012, %f66;
	mul.ftz.f32 	%f1013, %f1013, %f67;
	mul.ftz.f32 	%f1014, %f1014, %f68;
	and.b32  	%r411, %r29, 16777216;
	setp.eq.s32	%p19, %r411, 0;
	@%p19 bra 	BB0_34;

	ld.local.v4.f32 	{%f518, %f519, %f520, %f521}, [%rd2+-12];
	mul.ftz.f32 	%f525, %f67, %f519;
	mul.ftz.f32 	%f526, %f66, %f518;
	st.local.v2.f32 	[%rd2+-12], {%f526, %f525};
	mul.ftz.f32 	%f527, %f68, %f520;
	st.local.f32 	[%rd2+-4], %f527;
	@%p17 bra 	BB0_34;

	and.b32  	%r32, %r29, -822083585;
	st.local.u32 	[%rd2+-16], %r32;

BB0_34:
	ld.local.v4.f32 	{%f528, %f529, %f530, %f531}, [%rd18];
	fma.rn.ftz.f32 	%f1021, %f1012, %f528, %f1021;
	fma.rn.ftz.f32 	%f1022, %f1013, %f529, %f1022;
	fma.rn.ftz.f32 	%f1023, %f1014, %f530, %f1023;
	setp.lt.s32	%p21, %r32, 0;
	@%p21 bra 	BB0_46;

	ld.local.f32 	%f535, [%rd2+32];
	setp.le.ftz.f32	%p22, %f535, 0f00000000;
	@%p22 bra 	BB0_46;

	ld.local.v2.f32 	{%f536, %f537}, [%rd2+20];
	setp.neu.ftz.f32	%p23, %f536, 0f00000000;
	setp.neu.ftz.f32	%p24, %f537, 0f00000000;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	BB0_38;

	ld.local.f32 	%f538, [%rd2+28];
	setp.eq.ftz.f32	%p26, %f538, 0f00000000;
	@%p26 bra 	BB0_46;

BB0_38:
	mul.ftz.f32 	%f1012, %f1012, %f536;
	mul.ftz.f32 	%f1013, %f1013, %f537;
	ld.local.f32 	%f539, [%rd2+28];
	mul.ftz.f32 	%f1014, %f1014, %f539;
	setp.ge.u32	%p27, %r387, %r540;
	@%p27 bra 	BB0_41;

	max.ftz.f32 	%f540, %f1012, %f1013;
	max.ftz.f32 	%f83, %f540, %f1014;
	ld.local.u32 	%r413, [%rd2];
	mad.lo.s32 	%r414, %r413, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r414;
	and.b32  	%r415, %r414, 16777215;
	cvt.rn.f32.u32	%f541, %r415;
	div.approx.ftz.f32 	%f543, %f541, %f302;
	setp.lt.ftz.f32	%p28, %f83, %f543;
	@%p28 bra 	BB0_46;

	rcp.approx.ftz.f32 	%f544, %f83;
	mul.ftz.f32 	%f1012, %f1012, %f544;
	mul.ftz.f32 	%f1013, %f1013, %f544;
	mul.ftz.f32 	%f1014, %f1014, %f544;

BB0_41:
	and.b32  	%r416, %r32, 288;
	setp.ne.s32	%p29, %r416, 256;
	@%p29 bra 	BB0_45;

	and.b32  	%r417, %r32, 16;
	setp.eq.s32	%p30, %r417, 0;
	@%p30 bra 	BB0_44;
	bra.uni 	BB0_43;

BB0_44:
	add.s32 	%r428, %r16, -1;
	max.s32 	%r16, %r428, %r407;
	bra.uni 	BB0_45;

BB0_43:
	add.s32 	%r418, %r16, 1;
	mov.u32 	%r419, 3;
	min.s32 	%r16, %r418, %r419;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r16, 16;
	add.s64 	%rd41, %rd39, %rd40;
	ld.local.v4.u32 	{%r420, %r421, %r422, %r423}, [%rd2+116];
	st.local.v4.u32 	[%rd41], {%r420, %r421, %r422, %r423};
	ld.local.v4.f32 	{%f545, %f546, %f547, %f548}, [%rd2+52];
	add.u64 	%rd43, %SPL, 64;
	add.s64 	%rd44, %rd43, %rd40;
	st.local.v4.f32 	[%rd44], {%f545, %f546, %f547, %f548};
	ld.local.f32 	%f553, [%rd2+48];
	add.u64 	%rd46, %SPL, 128;
	mul.wide.s32 	%rd47, %r16, 4;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f553;

BB0_45:
	setp.lt.u32	%p31, %r540, %r539;
	@%p31 bra 	BB0_19;

BB0_46:
	ld.local.v4.f32 	{%f1082, %f1083, %f1084, %f557}, [%rd2+-12];
	ld.local.v4.f32 	{%f1079, %f1080, %f1081, %f561}, [%rd2+4];
	setp.lt.s32	%p32, %r540, 2;
	@%p32 bra 	BB0_116;

	ld.local.f32 	%f1050, [%rd2+96];
	setp.geu.ftz.f32	%p33, %f1050, 0f3F800000;
	@%p33 bra 	BB0_116;

	st.local.v2.f32 	[%rd2+68], {%f29, %f30};
	st.local.f32 	[%rd2+76], %f31;
	st.local.v2.f32 	[%rd2+20], {%f1066, %f1067};
	st.local.f32 	[%rd2+28], %f1068;
	st.local.v4.f32 	[%rd2+100], {%f32, %f33, %f34, %f5};
	mov.u32 	%r64, 553648128;
	mov.u32 	%r431, 0;
	st.local.v4.u32 	[%rd18], {%r431, %r431, %r431, %r64};
	st.local.v2.f32 	[%rd2+-12], {%f308, %f308};
	st.local.u32 	[%rd2+-4], %r382;
	mov.f32 	%f1047, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f308, %f308, %f308, %f1047};
	st.local.u32 	[%rd2+48], %r431;
	st.local.v4.f32 	[%rd2+116], {%f1047, %f1047, %f1047, %f308};
	st.local.v4.u32 	[%rd2+4], {%r431, %r431, %r382, %r431};
	st.local.u32 	[%rd2+96], %r382;
	setp.eq.s32	%p34, %r539, 0;
	@%p34 bra 	BB0_49;

	ld.const.u64 	%rd5, [params+280];
	ld.const.f32 	%f111, [params+76];
	ld.const.v2.u32 	{%r435, %r539}, [params+248];
	ld.const.v2.f32 	{%f569, %f570}, [params+232];
	mov.f32 	%f1049, 0f00000000;
	mov.u32 	%r48, -1;
	mov.u32 	%r64, 553648128;
	ld.const.f32 	%f114, [params+240];
	mov.f32 	%f1048, %f1049;
	mov.f32 	%f1047, %f1049;
	mov.f32 	%f1040, %f1068;
	mov.f32 	%f1039, %f1067;
	mov.f32 	%f1038, %f1066;

BB0_51:
	ld.local.v4.f32 	{%f572, %f573, %f574, %f575}, [%rd2+100];
	neg.ftz.f32 	%f579, %f574;
	neg.ftz.f32 	%f580, %f573;
	neg.ftz.f32 	%f581, %f572;
	st.local.v2.f32 	[%rd2+84], {%f581, %f580};
	st.local.f32 	[%rd2+92], %f579;
	st.local.v2.f32 	[%rd2+132], {%f308, %f308};
	mov.u32 	%r437, 1510874058;
	st.local.u32 	[%rd2+80], %r437;
	and.b32  	%r51, %r64, 822083586;
	st.local.u32 	[%rd2+-16], %r51;
	mov.f32 	%f1033, 0f5A0E1BCA;
	setp.lt.s32	%p35, %r48, 0;
	@%p35 bra 	BB0_56;

	or.b32  	%r438, %r51, 4096;
	st.local.u32 	[%rd2+-16], %r438;
	add.u64 	%rd52, %SPL, 0;
	mul.wide.s32 	%rd53, %r48, 16;
	add.s64 	%rd6, %rd52, %rd53;
	ld.local.v4.f32 	{%f583, %f584, %f585, %f586}, [%rd6];
	add.u64 	%rd55, %SPL, 64;
	add.s64 	%rd56, %rd55, %rd53;
	ld.local.v4.f32 	{%f591, %f592, %f593, %f594}, [%rd56];
	st.local.v4.f32 	[%rd2+52], {%f591, %f592, %f593, %f594};
	add.u64 	%rd58, %SPL, 128;
	mul.wide.s32 	%rd59, %r48, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.local.f32 	%f124, [%rd60];
	st.local.v4.f32 	[%rd2+36], {%f583, %f584, %f585, %f124};
	st.local.f32 	[%rd2+132], %f586;
	add.s32 	%r439, %r48, -1;
	setp.lt.s32	%p36, %r439, 0;
	@%p36 bra 	BB0_54;

	ld.local.f32 	%f599, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f599;

BB0_54:
	setp.leu.ftz.f32	%p37, %f124, 0f00000000;
	@%p37 bra 	BB0_56;

	ld.local.u32 	%r440, [%rd2];
	mad.lo.s32 	%r441, %r440, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r441;
	and.b32  	%r442, %r441, 16777215;
	cvt.rn.f32.u32	%f601, %r442;
	div.approx.ftz.f32 	%f603, %f601, %f302;
	lg2.approx.ftz.f32 	%f604, %f603;
	mul.ftz.f32 	%f605, %f604, 0fBF317218;
	mul.ftz.f32 	%f1033, %f605, %f124;

BB0_56:
	ld.local.v4.f32 	{%f615, %f616, %f617, %f618}, [%rd2+68];
	mov.u32 	%r447, 1;
	mov.u32 	%r450, 2;
	ld.local.v4.f32 	{%f619, %f620, %f621, %f622}, [%rd2+100];
	shr.u64 	%rd63, %rd17, 32;
	cvt.u32.u64	%r452, %rd63;
	cvt.u32.u64	%r453, %rd17;
	mov.u32 	%r455, -1;
	mov.f32 	%f614, 0f00000000;
	// inline asm
	call (%r443, %r444, %r445, %r446), _optix_trace_4, (%rd5, %f615, %f616, %f617, %f619, %f620, %f621, %f111, %f1033, %f614, %r447, %r431, %r431, %r450, %r431, %r452, %r453, %r455, %r455);
	// inline asm
	ld.local.u32 	%r456, [%rd2+16];
	add.s32 	%r56, %r456, 1;
	st.local.u32 	[%rd2+16], %r56;
	setp.ne.s32	%p38, %r456, 0;
	@%p38 bra 	BB0_58;

	ld.local.v4.f32 	{%f623, %f624, %f625, %f626}, [%rd2+68];
	add.ftz.f32 	%f1018, %f1018, %f623;
	add.ftz.f32 	%f1019, %f1019, %f624;
	add.ftz.f32 	%f1020, %f1020, %f625;
	mov.u32 	%r541, %r445;
	mov.u32 	%r542, %r446;

BB0_58:
	ld.local.u32 	%r61, [%rd2+-16];
	and.b32  	%r64, %r61, -805306369;
	st.local.u32 	[%rd2+-16], %r64;
	and.b32  	%r457, %r61, 4096;
	setp.eq.s32	%p39, %r457, 0;
	@%p39 bra 	BB0_66;

	and.b32  	%r458, %r61, 512;
	setp.eq.s32	%p40, %r458, 0;
	@%p40 bra 	BB0_62;
	bra.uni 	BB0_60;

BB0_62:
	ld.local.f32 	%f1033, [%rd2+80];
	bra.uni 	BB0_63;

BB0_60:
	st.local.f32 	[%rd2+80], %f1033;
	ld.local.v4.f32 	{%f630, %f631, %f632, %f633}, [%rd2+100];
	ld.local.v4.f32 	{%f637, %f638, %f639, %f640}, [%rd2+68];
	fma.rn.ftz.f32 	%f644, %f1033, %f631, %f638;
	fma.rn.ftz.f32 	%f645, %f1033, %f630, %f637;
	st.local.v2.f32 	[%rd2+68], {%f645, %f644};
	fma.rn.ftz.f32 	%f646, %f1033, %f632, %f639;
	st.local.f32 	[%rd2+76], %f646;
	setp.lt.u32	%p41, %r56, %r539;
	@%p41 bra 	BB0_63;

	ld.local.v4.f32 	{%f647, %f648, %f649, %f650}, [%rd18];
	add.ftz.f32 	%f654, %f570, %f648;
	add.ftz.f32 	%f655, %f569, %f647;
	st.local.v2.f32 	[%rd18], {%f655, %f654};
	add.ftz.f32 	%f656, %f114, %f649;
	st.local.f32 	[%rd2+-20], %f656;

BB0_63:
	ld.local.v4.f32 	{%f657, %f658, %f659, %f660}, [%rd2+36];
	add.ftz.f32 	%f664, %f657, 0f38D1B717;
	add.ftz.f32 	%f665, %f658, 0f38D1B717;
	add.ftz.f32 	%f666, %f659, 0f38D1B717;
	neg.ftz.f32 	%f667, %f1033;
	div.approx.ftz.f32 	%f668, %f667, %f664;
	div.approx.ftz.f32 	%f669, %f667, %f665;
	div.approx.ftz.f32 	%f670, %f667, %f666;
	mul.ftz.f32 	%f671, %f668, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f135, %f671;
	mul.ftz.f32 	%f672, %f669, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f136, %f672;
	mul.ftz.f32 	%f673, %f670, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f137, %f673;
	mul.ftz.f32 	%f1038, %f1038, %f135;
	mul.ftz.f32 	%f1039, %f1039, %f136;
	mul.ftz.f32 	%f1040, %f1040, %f137;
	and.b32  	%r459, %r61, 16777216;
	setp.eq.s32	%p42, %r459, 0;
	@%p42 bra 	BB0_66;

	ld.local.v4.f32 	{%f674, %f675, %f676, %f677}, [%rd2+-12];
	mul.ftz.f32 	%f681, %f136, %f675;
	mul.ftz.f32 	%f682, %f135, %f674;
	st.local.v2.f32 	[%rd2+-12], {%f682, %f681};
	mul.ftz.f32 	%f683, %f137, %f676;
	st.local.f32 	[%rd2+-4], %f683;
	@%p40 bra 	BB0_66;

	and.b32  	%r64, %r61, -822083585;
	st.local.u32 	[%rd2+-16], %r64;

BB0_66:
	ld.local.v4.f32 	{%f684, %f685, %f686, %f687}, [%rd18];
	fma.rn.ftz.f32 	%f1049, %f1038, %f684, %f1049;
	fma.rn.ftz.f32 	%f1048, %f1039, %f685, %f1048;
	fma.rn.ftz.f32 	%f1047, %f1040, %f686, %f1047;
	setp.lt.s32	%p44, %r64, 0;
	@%p44 bra 	BB0_78;

	ld.local.f32 	%f691, [%rd2+32];
	setp.le.ftz.f32	%p45, %f691, 0f00000000;
	@%p45 bra 	BB0_78;

	ld.local.v2.f32 	{%f692, %f693}, [%rd2+20];
	setp.neu.ftz.f32	%p46, %f692, 0f00000000;
	setp.neu.ftz.f32	%p47, %f693, 0f00000000;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	BB0_70;

	ld.local.f32 	%f694, [%rd2+28];
	setp.eq.ftz.f32	%p49, %f694, 0f00000000;
	@%p49 bra 	BB0_78;

BB0_70:
	mul.ftz.f32 	%f1038, %f1038, %f692;
	mul.ftz.f32 	%f1039, %f1039, %f693;
	ld.local.f32 	%f695, [%rd2+28];
	mul.ftz.f32 	%f1040, %f1040, %f695;
	setp.ge.u32	%p50, %r435, %r56;
	@%p50 bra 	BB0_73;

	max.ftz.f32 	%f696, %f1038, %f1039;
	max.ftz.f32 	%f152, %f696, %f1040;
	ld.local.u32 	%r461, [%rd2];
	mad.lo.s32 	%r462, %r461, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r462;
	and.b32  	%r463, %r462, 16777215;
	cvt.rn.f32.u32	%f697, %r463;
	div.approx.ftz.f32 	%f699, %f697, %f302;
	setp.lt.ftz.f32	%p51, %f152, %f699;
	@%p51 bra 	BB0_78;

	rcp.approx.ftz.f32 	%f700, %f152;
	mul.ftz.f32 	%f1038, %f1038, %f700;
	mul.ftz.f32 	%f1039, %f1039, %f700;
	mul.ftz.f32 	%f1040, %f1040, %f700;

BB0_73:
	and.b32  	%r464, %r64, 288;
	setp.ne.s32	%p52, %r464, 256;
	@%p52 bra 	BB0_77;

	and.b32  	%r465, %r64, 16;
	setp.eq.s32	%p53, %r465, 0;
	@%p53 bra 	BB0_76;
	bra.uni 	BB0_75;

BB0_76:
	add.s32 	%r476, %r48, -1;
	max.s32 	%r48, %r476, %r455;
	bra.uni 	BB0_77;

BB0_75:
	add.s32 	%r466, %r48, 1;
	mov.u32 	%r467, 3;
	min.s32 	%r48, %r466, %r467;
	add.u64 	%rd69, %SPL, 0;
	mul.wide.s32 	%rd70, %r48, 16;
	add.s64 	%rd71, %rd69, %rd70;
	ld.local.v4.u32 	{%r468, %r469, %r470, %r471}, [%rd2+116];
	st.local.v4.u32 	[%rd71], {%r468, %r469, %r470, %r471};
	ld.local.v4.f32 	{%f701, %f702, %f703, %f704}, [%rd2+52];
	add.u64 	%rd73, %SPL, 64;
	add.s64 	%rd74, %rd73, %rd70;
	st.local.v4.f32 	[%rd74], {%f701, %f702, %f703, %f704};
	ld.local.f32 	%f709, [%rd2+48];
	add.u64 	%rd76, %SPL, 128;
	mul.wide.s32 	%rd77, %r48, 4;
	add.s64 	%rd78, %rd76, %rd77;
	st.local.f32 	[%rd78], %f709;

BB0_77:
	setp.lt.u32	%p54, %r56, %r539;
	@%p54 bra 	BB0_51;
	bra.uni 	BB0_78;

BB0_49:
	mov.f32 	%f1048, %f1047;
	mov.f32 	%f1049, %f1047;

BB0_78:
	ld.local.v4.f32 	{%f710, %f711, %f712, %f713}, [%rd2+-12];
	ld.local.v4.f32 	{%f714, %f715, %f716, %f717}, [%rd2+4];
	ld.local.f32 	%f1051, [%rd2+96];
	setp.gt.ftz.f32	%p55, %f1050, %f1051;
	@%p55 bra 	BB0_82;
	bra.uni 	BB0_79;

BB0_82:
	st.local.u32 	[%rd2+-16], %r555;
	mul.ftz.f32 	%f1050, %f1050, 0f3F000000;
	bra.uni 	BB0_83;

BB0_79:
	setp.geu.ftz.f32	%p56, %f1050, %f1051;
	@%p56 bra 	BB0_80;

	mov.u32 	%r555, 536870912;
	st.local.u32 	[%rd2+-16], %r555;
	mul.ftz.f32 	%f1051, %f1051, 0f3F000000;
	bra.uni 	BB0_83;

BB0_80:
	mov.u32 	%r555, %r64;

BB0_83:
	st.local.v2.f32 	[%rd2+68], {%f29, %f30};
	st.local.f32 	[%rd2+76], %f31;
	st.local.v2.f32 	[%rd2+20], {%f1066, %f1067};
	st.local.f32 	[%rd2+28], %f1068;
	st.local.v4.f32 	[%rd2+100], {%f32, %f33, %f34, %f5};
	and.b32  	%r480, %r555, 805306368;
	or.b32  	%r98, %r480, 16777216;
	st.local.v4.u32 	[%rd18], {%r431, %r431, %r431, %r98};
	st.local.v2.f32 	[%rd2+-12], {%f308, %f308};
	st.local.u32 	[%rd2+-4], %r382;
	mov.f32 	%f1075, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f308, %f308, %f308, %f1075};
	st.local.u32 	[%rd2+48], %r431;
	st.local.v4.f32 	[%rd2+116], {%f1075, %f1075, %f1075, %f308};
	st.local.v4.u32 	[%rd2+4], {%r431, %r431, %r382, %r431};
	st.local.u32 	[%rd2+96], %r382;
	setp.eq.s32	%p57, %r539, 0;
	@%p57 bra 	BB0_84;

	ld.const.u64 	%rd7, [params+280];
	ld.const.f32 	%f178, [params+76];
	ld.const.v2.u32 	{%r484, %r485}, [params+248];
	ld.const.v2.f32 	{%f725, %f726}, [params+232];
	mov.f32 	%f1077, 0f00000000;
	mov.u32 	%r82, -1;
	ld.const.f32 	%f181, [params+240];
	mov.f32 	%f1076, %f1077;
	mov.f32 	%f1075, %f1077;

BB0_86:
	ld.local.v4.f32 	{%f728, %f729, %f730, %f731}, [%rd2+100];
	neg.ftz.f32 	%f735, %f730;
	neg.ftz.f32 	%f736, %f729;
	neg.ftz.f32 	%f737, %f728;
	st.local.v2.f32 	[%rd2+84], {%f737, %f736};
	st.local.f32 	[%rd2+92], %f735;
	st.local.v2.f32 	[%rd2+132], {%f308, %f308};
	mov.u32 	%r486, 1510874058;
	st.local.u32 	[%rd2+80], %r486;
	and.b32  	%r85, %r98, 822083586;
	st.local.u32 	[%rd2+-16], %r85;
	mov.f32 	%f1061, 0f5A0E1BCA;
	setp.lt.s32	%p58, %r82, 0;
	@%p58 bra 	BB0_91;

	or.b32  	%r487, %r85, 4096;
	st.local.u32 	[%rd2+-16], %r487;
	add.u64 	%rd82, %SPL, 0;
	mul.wide.s32 	%rd83, %r82, 16;
	add.s64 	%rd8, %rd82, %rd83;
	ld.local.v4.f32 	{%f739, %f740, %f741, %f742}, [%rd8];
	add.u64 	%rd85, %SPL, 64;
	add.s64 	%rd86, %rd85, %rd83;
	ld.local.v4.f32 	{%f747, %f748, %f749, %f750}, [%rd86];
	st.local.v4.f32 	[%rd2+52], {%f747, %f748, %f749, %f750};
	add.u64 	%rd88, %SPL, 128;
	mul.wide.s32 	%rd89, %r82, 4;
	add.s64 	%rd90, %rd88, %rd89;
	ld.local.f32 	%f191, [%rd90];
	st.local.v4.f32 	[%rd2+36], {%f739, %f740, %f741, %f191};
	st.local.f32 	[%rd2+132], %f742;
	add.s32 	%r488, %r82, -1;
	setp.lt.s32	%p59, %r488, 0;
	@%p59 bra 	BB0_89;

	ld.local.f32 	%f755, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f755;

BB0_89:
	setp.leu.ftz.f32	%p60, %f191, 0f00000000;
	@%p60 bra 	BB0_91;

	ld.local.u32 	%r489, [%rd2];
	mad.lo.s32 	%r490, %r489, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r490;
	and.b32  	%r491, %r490, 16777215;
	cvt.rn.f32.u32	%f757, %r491;
	div.approx.ftz.f32 	%f759, %f757, %f302;
	lg2.approx.ftz.f32 	%f760, %f759;
	mul.ftz.f32 	%f761, %f760, 0fBF317218;
	mul.ftz.f32 	%f1061, %f761, %f191;

BB0_91:
	ld.local.v4.f32 	{%f771, %f772, %f773, %f774}, [%rd2+68];
	mov.u32 	%r496, 1;
	mov.u32 	%r499, 2;
	ld.local.v4.f32 	{%f775, %f776, %f777, %f778}, [%rd2+100];
	shr.u64 	%rd93, %rd17, 32;
	cvt.u32.u64	%r501, %rd93;
	cvt.u32.u64	%r502, %rd17;
	mov.u32 	%r504, -1;
	mov.f32 	%f770, 0f00000000;
	// inline asm
	call (%r492, %r493, %r494, %r495), _optix_trace_4, (%rd7, %f771, %f772, %f773, %f775, %f776, %f777, %f178, %f1061, %f770, %r496, %r431, %r431, %r499, %r431, %r501, %r502, %r504, %r504);
	// inline asm
	ld.local.u32 	%r505, [%rd2+16];
	add.s32 	%r90, %r505, 1;
	st.local.u32 	[%rd2+16], %r90;
	setp.ne.s32	%p61, %r505, 0;
	@%p61 bra 	BB0_93;

	ld.local.v4.f32 	{%f779, %f780, %f781, %f782}, [%rd2+68];
	add.ftz.f32 	%f1018, %f1018, %f779;
	add.ftz.f32 	%f1019, %f1019, %f780;
	add.ftz.f32 	%f1020, %f1020, %f781;
	mov.u32 	%r541, %r494;
	mov.u32 	%r542, %r495;

BB0_93:
	ld.local.u32 	%r95, [%rd2+-16];
	and.b32  	%r98, %r95, -805306369;
	st.local.u32 	[%rd2+-16], %r98;
	and.b32  	%r506, %r95, 4096;
	setp.eq.s32	%p62, %r506, 0;
	@%p62 bra 	BB0_101;

	and.b32  	%r507, %r95, 512;
	setp.eq.s32	%p63, %r507, 0;
	@%p63 bra 	BB0_97;
	bra.uni 	BB0_95;

BB0_97:
	ld.local.f32 	%f1061, [%rd2+80];
	bra.uni 	BB0_98;

BB0_95:
	st.local.f32 	[%rd2+80], %f1061;
	ld.local.v4.f32 	{%f786, %f787, %f788, %f789}, [%rd2+100];
	ld.local.v4.f32 	{%f793, %f794, %f795, %f796}, [%rd2+68];
	fma.rn.ftz.f32 	%f800, %f1061, %f787, %f794;
	fma.rn.ftz.f32 	%f801, %f1061, %f786, %f793;
	st.local.v2.f32 	[%rd2+68], {%f801, %f800};
	fma.rn.ftz.f32 	%f802, %f1061, %f788, %f795;
	st.local.f32 	[%rd2+76], %f802;
	setp.lt.u32	%p64, %r90, %r485;
	@%p64 bra 	BB0_98;

	ld.local.v4.f32 	{%f803, %f804, %f805, %f806}, [%rd18];
	add.ftz.f32 	%f810, %f726, %f804;
	add.ftz.f32 	%f811, %f725, %f803;
	st.local.v2.f32 	[%rd18], {%f811, %f810};
	add.ftz.f32 	%f812, %f181, %f805;
	st.local.f32 	[%rd2+-20], %f812;

BB0_98:
	ld.local.v4.f32 	{%f813, %f814, %f815, %f816}, [%rd2+36];
	add.ftz.f32 	%f820, %f813, 0f38D1B717;
	add.ftz.f32 	%f821, %f814, 0f38D1B717;
	add.ftz.f32 	%f822, %f815, 0f38D1B717;
	neg.ftz.f32 	%f823, %f1061;
	div.approx.ftz.f32 	%f824, %f823, %f820;
	div.approx.ftz.f32 	%f825, %f823, %f821;
	div.approx.ftz.f32 	%f826, %f823, %f822;
	mul.ftz.f32 	%f827, %f824, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f202, %f827;
	mul.ftz.f32 	%f828, %f825, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f203, %f828;
	mul.ftz.f32 	%f829, %f826, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f204, %f829;
	mul.ftz.f32 	%f1066, %f1066, %f202;
	mul.ftz.f32 	%f1067, %f1067, %f203;
	mul.ftz.f32 	%f1068, %f1068, %f204;
	and.b32  	%r508, %r95, 16777216;
	setp.eq.s32	%p65, %r508, 0;
	@%p65 bra 	BB0_101;

	ld.local.v4.f32 	{%f830, %f831, %f832, %f833}, [%rd2+-12];
	mul.ftz.f32 	%f837, %f203, %f831;
	mul.ftz.f32 	%f838, %f202, %f830;
	st.local.v2.f32 	[%rd2+-12], {%f838, %f837};
	mul.ftz.f32 	%f839, %f204, %f832;
	st.local.f32 	[%rd2+-4], %f839;
	@%p63 bra 	BB0_101;

	and.b32  	%r98, %r95, -822083585;
	st.local.u32 	[%rd2+-16], %r98;

BB0_101:
	ld.local.v4.f32 	{%f840, %f841, %f842, %f843}, [%rd18];
	fma.rn.ftz.f32 	%f1077, %f1066, %f840, %f1077;
	fma.rn.ftz.f32 	%f1076, %f1067, %f841, %f1076;
	fma.rn.ftz.f32 	%f1075, %f1068, %f842, %f1075;
	setp.lt.s32	%p67, %r98, 0;
	@%p67 bra 	BB0_113;

	ld.local.f32 	%f847, [%rd2+32];
	setp.le.ftz.f32	%p68, %f847, 0f00000000;
	@%p68 bra 	BB0_113;

	ld.local.v2.f32 	{%f848, %f849}, [%rd2+20];
	setp.neu.ftz.f32	%p69, %f848, 0f00000000;
	setp.neu.ftz.f32	%p70, %f849, 0f00000000;
	or.pred  	%p71, %p69, %p70;
	@%p71 bra 	BB0_105;

	ld.local.f32 	%f850, [%rd2+28];
	setp.eq.ftz.f32	%p72, %f850, 0f00000000;
	@%p72 bra 	BB0_113;

BB0_105:
	mul.ftz.f32 	%f1066, %f1066, %f848;
	mul.ftz.f32 	%f1067, %f1067, %f849;
	ld.local.f32 	%f851, [%rd2+28];
	mul.ftz.f32 	%f1068, %f1068, %f851;
	setp.ge.u32	%p73, %r484, %r90;
	@%p73 bra 	BB0_108;

	max.ftz.f32 	%f852, %f1066, %f1067;
	max.ftz.f32 	%f219, %f852, %f1068;
	ld.local.u32 	%r510, [%rd2];
	mad.lo.s32 	%r511, %r510, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r511;
	and.b32  	%r512, %r511, 16777215;
	cvt.rn.f32.u32	%f853, %r512;
	div.approx.ftz.f32 	%f855, %f853, %f302;
	setp.lt.ftz.f32	%p74, %f219, %f855;
	@%p74 bra 	BB0_113;

	rcp.approx.ftz.f32 	%f856, %f219;
	mul.ftz.f32 	%f1066, %f1066, %f856;
	mul.ftz.f32 	%f1067, %f1067, %f856;
	mul.ftz.f32 	%f1068, %f1068, %f856;

BB0_108:
	and.b32  	%r513, %r98, 288;
	setp.ne.s32	%p75, %r513, 256;
	@%p75 bra 	BB0_112;

	and.b32  	%r514, %r98, 16;
	setp.eq.s32	%p76, %r514, 0;
	@%p76 bra 	BB0_111;
	bra.uni 	BB0_110;

BB0_111:
	add.s32 	%r525, %r82, -1;
	max.s32 	%r82, %r525, %r504;
	bra.uni 	BB0_112;

BB0_110:
	add.s32 	%r515, %r82, 1;
	mov.u32 	%r516, 3;
	min.s32 	%r82, %r515, %r516;
	add.u64 	%rd99, %SPL, 0;
	mul.wide.s32 	%rd100, %r82, 16;
	add.s64 	%rd101, %rd99, %rd100;
	ld.local.v4.u32 	{%r517, %r518, %r519, %r520}, [%rd2+116];
	st.local.v4.u32 	[%rd101], {%r517, %r518, %r519, %r520};
	ld.local.v4.f32 	{%f857, %f858, %f859, %f860}, [%rd2+52];
	add.u64 	%rd103, %SPL, 64;
	add.s64 	%rd104, %rd103, %rd100;
	st.local.v4.f32 	[%rd104], {%f857, %f858, %f859, %f860};
	ld.local.f32 	%f865, [%rd2+48];
	add.u64 	%rd106, %SPL, 128;
	mul.wide.s32 	%rd107, %r82, 4;
	add.s64 	%rd108, %rd106, %rd107;
	st.local.f32 	[%rd108], %f865;

BB0_112:
	setp.lt.u32	%p77, %r90, %r485;
	@%p77 bra 	BB0_86;
	bra.uni 	BB0_113;

BB0_84:
	mov.f32 	%f1076, %f1075;
	mov.f32 	%f1077, %f1075;

BB0_113:
	ld.local.f32 	%f1078, [%rd2+96];
	setp.eq.ftz.f32	%p78, %f1050, %f1051;
	@%p78 bra 	BB0_115;

	mul.ftz.f32 	%f1078, %f1078, 0f3F000000;
	st.local.f32 	[%rd2+96], %f1078;

BB0_115:
	add.ftz.f32 	%f866, %f1050, %f1051;
	add.ftz.f32 	%f867, %f866, %f1078;
	rcp.approx.ftz.f32 	%f868, %f867;
	mul.ftz.f32 	%f869, %f1049, %f1051;
	fma.rn.ftz.f32 	%f870, %f1021, %f1050, %f869;
	mul.ftz.f32 	%f871, %f1048, %f1051;
	fma.rn.ftz.f32 	%f872, %f1022, %f1050, %f871;
	mul.ftz.f32 	%f873, %f1047, %f1051;
	fma.rn.ftz.f32 	%f874, %f1023, %f1050, %f873;
	fma.rn.ftz.f32 	%f875, %f1077, %f1078, %f870;
	fma.rn.ftz.f32 	%f876, %f1076, %f1078, %f872;
	fma.rn.ftz.f32 	%f877, %f1075, %f1078, %f874;
	mul.ftz.f32 	%f1021, %f868, %f875;
	mul.ftz.f32 	%f1022, %f868, %f876;
	mul.ftz.f32 	%f1023, %f868, %f877;
	mul.ftz.f32 	%f878, %f710, %f1051;
	mul.ftz.f32 	%f879, %f711, %f1051;
	mul.ftz.f32 	%f880, %f712, %f1051;
	fma.rn.ftz.f32 	%f881, %f1082, %f1050, %f878;
	fma.rn.ftz.f32 	%f882, %f1083, %f1050, %f879;
	fma.rn.ftz.f32 	%f883, %f1084, %f1050, %f880;
	ld.local.v4.f32 	{%f884, %f885, %f886, %f887}, [%rd2+-12];
	fma.rn.ftz.f32 	%f891, %f1078, %f884, %f881;
	fma.rn.ftz.f32 	%f892, %f1078, %f885, %f882;
	fma.rn.ftz.f32 	%f893, %f1078, %f886, %f883;
	mul.ftz.f32 	%f1082, %f868, %f891;
	mul.ftz.f32 	%f1083, %f868, %f892;
	mul.ftz.f32 	%f1084, %f868, %f893;
	mul.ftz.f32 	%f894, %f714, %f1051;
	mul.ftz.f32 	%f895, %f715, %f1051;
	mul.ftz.f32 	%f896, %f716, %f1051;
	fma.rn.ftz.f32 	%f897, %f1079, %f1050, %f894;
	fma.rn.ftz.f32 	%f898, %f1080, %f1050, %f895;
	fma.rn.ftz.f32 	%f899, %f1081, %f1050, %f896;
	ld.local.v4.f32 	{%f900, %f901, %f902, %f903}, [%rd2+4];
	fma.rn.ftz.f32 	%f907, %f1078, %f900, %f897;
	fma.rn.ftz.f32 	%f908, %f1078, %f901, %f898;
	fma.rn.ftz.f32 	%f909, %f1078, %f902, %f899;
	mul.ftz.f32 	%f1079, %f868, %f907;
	mul.ftz.f32 	%f1080, %f868, %f908;
	mul.ftz.f32 	%f1081, %f868, %f909;
	mul.ftz.f32 	%f1018, %f1018, 0f3EAAAAAB;
	mul.ftz.f32 	%f1019, %f1019, 0f3EAAAAAB;
	mul.ftz.f32 	%f1020, %f1020, 0f3EAAAAAB;

BB0_116:
	mul.ftz.f32 	%f914, %f1080, %f1080;
	fma.rn.ftz.f32 	%f915, %f1079, %f1079, %f914;
	fma.rn.ftz.f32 	%f916, %f1081, %f1081, %f915;
	rsqrt.approx.ftz.f32 	%f917, %f916;
	mul.ftz.f32 	%f259, %f1079, %f917;
	mul.ftz.f32 	%f260, %f1080, %f917;
	mul.ftz.f32 	%f261, %f1081, %f917;
	abs.ftz.f32 	%f918, %f1021;
	setp.gtu.ftz.f32	%p79, %f918, 0f7F800000;
	abs.ftz.f32 	%f919, %f1022;
	setp.gtu.ftz.f32	%p80, %f919, 0f7F800000;
	or.pred  	%p81, %p79, %p80;
	abs.ftz.f32 	%f920, %f1023;
	setp.gtu.ftz.f32	%p82, %f920, 0f7F800000;
	or.pred  	%p83, %p81, %p82;
	setp.eq.ftz.f32	%p84, %f918, 0f7F800000;
	or.pred  	%p85, %p83, %p84;
	setp.eq.ftz.f32	%p86, %f919, 0f7F800000;
	or.pred  	%p87, %p85, %p86;
	setp.eq.ftz.f32	%p88, %f920, 0f7F800000;
	or.pred  	%p1, %p87, %p88;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r106, %rd9;
	setp.eq.s32	%p89, %r106, 0;
	mov.f32 	%f1091, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f1092, %f1091;
	mov.f32 	%f1093, %f1091;
	mov.f32 	%f1094, %f1091;
	@%p89 bra 	BB0_118;

	cvt.u64.u32	%rd135, %r107;
	cvta.to.global.u64 	%rd109, %rd10;
	shl.b64 	%rd110, %rd135, 4;
	add.s64 	%rd111, %rd109, %rd110;
	ld.global.v4.f32 	{%f1091, %f1092, %f1093, %f1094}, [%rd111];

BB0_118:
	cvt.u64.u32	%rd136, %r107;
	cvta.to.global.u64 	%rd112, %rd10;
	shl.b64 	%rd113, %rd136, 4;
	add.s64 	%rd114, %rd112, %rd113;
	selp.f32	%f925, 0f00000000, %f1021, %p1;
	selp.f32	%f926, 0f00000000, %f1022, %p1;
	selp.f32	%f927, 0f00000000, %f1023, %p1;
	selp.f32	%f928, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f929, %f928, %f1094;
	add.ftz.f32 	%f930, %f927, %f1093;
	add.ftz.f32 	%f931, %f926, %f1092;
	add.ftz.f32 	%f932, %f925, %f1091;
	st.global.v4.f32 	[%rd114], {%f932, %f931, %f930, %f929};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p90, %rd11, 0;
	@%p90 bra 	BB0_122;

	abs.ftz.f32 	%f937, %f1082;
	setp.gtu.ftz.f32	%p92, %f937, 0f7F800000;
	abs.ftz.f32 	%f938, %f1083;
	setp.gtu.ftz.f32	%p93, %f938, 0f7F800000;
	or.pred  	%p94, %p92, %p93;
	abs.ftz.f32 	%f939, %f1084;
	setp.gtu.ftz.f32	%p95, %f939, 0f7F800000;
	or.pred  	%p96, %p94, %p95;
	setp.eq.ftz.f32	%p97, %f937, 0f7F800000;
	or.pred  	%p98, %p96, %p97;
	setp.eq.ftz.f32	%p99, %f938, 0f7F800000;
	or.pred  	%p100, %p98, %p99;
	setp.eq.ftz.f32	%p101, %f939, 0f7F800000;
	or.pred  	%p102, %p100, %p101;
	selp.f32	%f270, 0f00000000, %f1082, %p102;
	selp.f32	%f271, 0f00000000, %f1083, %p102;
	selp.f32	%f272, 0f00000000, %f1084, %p102;
	mov.f32 	%f1095, 0f00000000;
	mov.f32 	%f1096, %f1095;
	mov.f32 	%f1097, %f1095;
	mov.f32 	%f1098, %f1095;
	@%p89 bra 	BB0_121;

	cvta.to.global.u64 	%rd115, %rd11;
	add.s64 	%rd117, %rd115, %rd113;
	ld.global.v4.f32 	{%f1095, %f1096, %f1097, %f943}, [%rd117];
	add.ftz.f32 	%f1098, %f943, 0f00000000;

BB0_121:
	cvta.to.global.u64 	%rd118, %rd11;
	add.s64 	%rd120, %rd118, %rd113;
	add.ftz.f32 	%f945, %f272, %f1097;
	add.ftz.f32 	%f946, %f271, %f1096;
	add.ftz.f32 	%f947, %f270, %f1095;
	st.global.v4.f32 	[%rd120], {%f947, %f946, %f945, %f1098};

BB0_122:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p103, %rd12, 0;
	@%p103 bra 	BB0_126;

	abs.ftz.f32 	%f952, %f259;
	setp.gtu.ftz.f32	%p105, %f952, 0f7F800000;
	abs.ftz.f32 	%f953, %f260;
	setp.gtu.ftz.f32	%p106, %f953, 0f7F800000;
	or.pred  	%p107, %p105, %p106;
	abs.ftz.f32 	%f954, %f261;
	setp.gtu.ftz.f32	%p108, %f954, 0f7F800000;
	or.pred  	%p109, %p107, %p108;
	setp.eq.ftz.f32	%p110, %f952, 0f7F800000;
	or.pred  	%p111, %p109, %p110;
	setp.eq.ftz.f32	%p112, %f953, 0f7F800000;
	or.pred  	%p113, %p111, %p112;
	setp.eq.ftz.f32	%p114, %f954, 0f7F800000;
	or.pred  	%p115, %p113, %p114;
	selp.f32	%f281, 0f00000000, %f259, %p115;
	selp.f32	%f282, 0f00000000, %f260, %p115;
	selp.f32	%f283, 0f00000000, %f261, %p115;
	mov.f32 	%f1099, 0f00000000;
	mov.f32 	%f1100, %f1099;
	mov.f32 	%f1101, %f1099;
	mov.f32 	%f1102, %f1099;
	@%p89 bra 	BB0_125;

	cvta.to.global.u64 	%rd121, %rd12;
	add.s64 	%rd123, %rd121, %rd113;
	ld.global.v4.f32 	{%f1099, %f1100, %f1101, %f958}, [%rd123];
	add.ftz.f32 	%f1102, %f958, 0f00000000;

BB0_125:
	cvta.to.global.u64 	%rd124, %rd12;
	add.s64 	%rd126, %rd124, %rd113;
	add.ftz.f32 	%f960, %f283, %f1101;
	add.ftz.f32 	%f961, %f282, %f1100;
	add.ftz.f32 	%f962, %f281, %f1099;
	st.global.v4.f32 	[%rd126], {%f962, %f961, %f960, %f1102};

BB0_126:
	setp.lt.u64	%p116, %rd9, 4294967296;
	@%p116 bra 	BB0_128;

	not.b32 	%r527, %r113;
	add.s32 	%r528, %r111, %r527;
	mad.lo.s32 	%r529, %r528, %r110, %r112;
	ld.const.v2.f32 	{%f963, %f964}, [params+80];
	sub.ftz.f32 	%f967, %f1018, %f963;
	sub.ftz.f32 	%f968, %f1019, %f964;
	ld.const.f32 	%f969, [params+88];
	sub.ftz.f32 	%f970, %f1020, %f969;
	mul.ftz.f32 	%f971, %f968, %f968;
	fma.rn.ftz.f32 	%f972, %f967, %f967, %f971;
	fma.rn.ftz.f32 	%f973, %f970, %f970, %f972;
	sqrt.approx.ftz.f32 	%f974, %f973;
	ld.const.v2.f32 	{%f975, %f976}, [params+176];
	mul.ftz.f32 	%f979, %f32, %f975;
	mul.ftz.f32 	%f980, %f33, %f976;
	neg.ftz.f32 	%f981, %f980;
	sub.ftz.f32 	%f982, %f981, %f979;
	ld.const.f32 	%f983, [params+184];
	mul.ftz.f32 	%f984, %f34, %f983;
	sub.ftz.f32 	%f985, %f982, %f984;
	ld.const.u64 	%rd127, [params+48];
	cvta.to.global.u64 	%rd128, %rd127;
	mul.wide.u32 	%rd129, %r529, 16;
	add.s64 	%rd130, %rd128, %rd129;
	mul.ftz.f32 	%f986, %f974, %f985;
	st.global.v4.f32 	[%rd130], {%f1018, %f1019, %f1020, %f986};
	ld.const.u64 	%rd131, [params+56];
	cvta.to.global.u64 	%rd132, %rd131;
	mul.wide.u32 	%rd133, %r529, 8;
	add.s64 	%rd134, %rd132, %rd133;
	st.global.v2.u32 	[%rd134], {%r541, %r542};

BB0_128:
	ret;
}


