
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/bruno/Documents/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/bruno/Documents/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'bruno' on host 'bruno-ubuntu' (Linux_x86_64 version 5.15.0-100-generic) on Mon Mar 11 09:09:09 CET 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.3 LTS
INFO: [HLS 200-10] In directory '/home/bruno/Desktop/benchmarks/gemm'
Sourcing Tcl script 'run_hls_1.tcl'
INFO: [HLS 200-1510] Running: source run_hls_1.tcl
INFO: [HLS 200-1510] Running: open_project -reset proj_gemm 
INFO: [HLS 200-10] Creating and opening project '/home/bruno/Desktop/benchmarks/gemm/proj_gemm'.
INFO: [HLS 200-1510] Running: add_files gemm_taffoin.c 
INFO: [HLS 200-10] Adding design file 'gemm_taffoin.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb gemm_taffoin.c 
INFO: [HLS 200-10] Adding test bench file 'gemm_taffoin.c' to the project
INFO: [HLS 200-1510] Running: set_top mm 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/bruno/Desktop/benchmarks/gemm/proj_gemm/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part virtex7 
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 50MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 35881
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 751.672 MB.
INFO: [HLS 200-10] Analyzing design file 'gemm_taffoin.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.61 seconds. CPU system time: 0.46 seconds. Elapsed time: 1.07 seconds; current allocated memory: 752.871 MB.
INFO: [HLS 200-1022] Running custom LLVM hook 'HLS_HOOKS::opt'
INFO: [HLS_HOOKS::opt] Using ::LLVM_CUSTOM_CMD: $LLVM_CUSTOM_OPT -Xvra -propagate-all -emit-bc $LLVM_CUSTOM_INPUT
INFO: [HLS_HOOKS::opt] Running ::LLVM_CUSTOM_CMD: /home/bruno/Desktop/benchmarks/gemm/magiclang5.sh -Xvra -propagate-all -emit-bc /home/bruno/Desktop/benchmarks/gemm/proj_gemm/solution1/.autopilot/db/a.g.ld.5.gdce.bc
+ /home/bruno/Desktop/clang+llvm-8.0.0-x86_64-linux-gnu-ubuntu-18.04/bin/clang -O0 -c -emit-llvm /home/bruno/Desktop/benchmarks/gemm/proj_gemm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -S -o /home/bruno/Desktop/benchmarks/gemm/intermediate/output.1.magiclangtmp.ll
warning: overriding the module target triple with x86_64-unknown-linux-gnu [-Woverride-module]
1 warning generated.
+ /home/bruno/Desktop/clang+llvm-8.0.0-x86_64-linux-gnu-ubuntu-18.04/bin/opt -load /usr/local/lib/TaffoInitializer.so -taffoinit -S -o /home/bruno/Desktop/benchmarks/gemm/intermediate/output.2.magiclangtmp.ll /home/bruno/Desktop/benchmarks/gemm/intermediate/output.1.magiclangtmp.ll
+ [[ 0 -eq 0 ]]
+ /home/bruno/Desktop/clang+llvm-8.0.0-x86_64-linux-gnu-ubuntu-18.04/bin/opt -load /usr/local/lib/TaffoVRA.so -taffoVRA -propagate-all -S -o /home/bruno/Desktop/benchmarks/gemm/intermediate/output.3.magiclangtmp.ll /home/bruno/Desktop/benchmarks/gemm/intermediate/output.2.magiclangtmp.ll
[TAFFO] Value Range Analysis: Warning: treating llvm::ConstantPointerNull as 0
[TAFFO] Value Range Analysis: Warning: treating llvm::ConstantPointerNull as 0
+ /home/bruno/Desktop/clang+llvm-8.0.0-x86_64-linux-gnu-ubuntu-18.04/bin/opt -load /usr/local/lib/TaffoDTA.so -taffodta -S -o /home/bruno/Desktop/benchmarks/gemm/intermediate/output.4.magiclangtmp.ll /home/bruno/Desktop/benchmarks/gemm/intermediate/output.3.magiclangtmp.ll
+ /home/bruno/Desktop/clang+llvm-8.0.0-x86_64-linux-gnu-ubuntu-18.04/bin/opt -load /usr/local/lib/LLVMFloatToFixed.so -flttofix -dce -S -o /home/bruno/Desktop/benchmarks/gemm/intermediate/output.5.magiclangtmp.ll /home/bruno/Desktop/benchmarks/gemm/intermediate/output.4.magiclangtmp.ll
+ input_file=/home/bruno/Desktop/benchmarks/gemm/intermediate/output.5.magiclangtmp.ll
++ mktemp
+ temp_file=/tmp/tmp.k80A54LZnn
+ grep -v 'call void @llvm.var.annotation' /home/bruno/Desktop/benchmarks/gemm/intermediate/output.5.magiclangtmp.ll
+ mv /tmp/tmp.k80A54LZnn /home/bruno/Desktop/benchmarks/gemm/intermediate/output.5.magiclangtmp.ll
+ /home/bruno/Desktop/clang+llvm-8.0.0-x86_64-linux-gnu-ubuntu-18.04/bin/clang -c /home/bruno/Desktop/benchmarks/gemm/intermediate/output.5.magiclangtmp.ll -S -o /home/bruno/Desktop/benchmarks/gemm/intermediate/output.6.magiclangtmp.ll
+ filename=/home/bruno/Desktop/benchmarks/gemm/intermediate/output.5.magiclangtmp.ll
+ sed -i -e 's/"Debug Info Version", i32 3/"Debug Info Version", i32 0/g' /home/bruno/Desktop/benchmarks/gemm/intermediate/output.5.magiclangtmp.ll
+ sed -i -e 's/!"fpga.top", !"user", !\([0-9]*\)/!"user"/g' /home/bruno/Desktop/benchmarks/gemm/intermediate/output.5.magiclangtmp.ll
+ sed -i -e 's/"user", !\([0-9]*\)/"user"/g' /home/bruno/Desktop/benchmarks/gemm/intermediate/output.5.magiclangtmp.ll
+ clang -emit-llvm -c /home/bruno/Desktop/benchmarks/gemm/intermediate/output.5.magiclangtmp.ll -o /home/bruno/Desktop/benchmarks/gemm/intermediate/a.g.ld.5.gdce.bc
warning: ignoring debug info with an invalid version (0) in /home/bruno/Desktop/benchmarks/gemm/intermediate/output.5.magiclangtmp.ll
+ cp /home/bruno/Desktop/benchmarks/gemm/intermediate/a.g.ld.5.gdce.bc /home/bruno/Desktop/benchmarks/gemm/proj_gemm/solution1/.autopilot/db/a.g.ld.6.user.bc
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 207-586] overriding the module target triple with fpga64-xilinx-none
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'A.u3_29fixp' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=33 dim=1' for array 'B.u2_30fixp' due to pipeline pragma
INFO: [HLS 214-248] Applying array_partition to 'B.u2_30fixp': Cyclic partitioning with factor 33 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'A.u3_29fixp': Cyclic partitioning with factor 16 on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.47 seconds. CPU system time: 0.74 seconds. Elapsed time: 5.25 seconds; current allocated memory: 753.277 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 753.277 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 754.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 754.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_6' in function 'mm' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_75_8' in function 'mm' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_79_9' in function 'mm' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 776.156 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_5' in function 'mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_7' in function 'mm'.
INFO: [HLS 200-472] Inferring partial write operation for 'D.s6_26fixp' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s6_26fixp' 
INTERNAL-INFO: never seen llvm instruction 'fptosi'(37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 785.410 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_5_VITIS_LOOP_61_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_60_5_VITIS_LOOP_61_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 786.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 786.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 786.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 786.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 786.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 786.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 786.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8' pipeline 'VITIS_LOOP_73_7_VITIS_LOOP_75_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 787.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/gamma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptosi_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_56_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm'.
INFO: [RTMG 210-278] Implementing memory 'mm_D_s6_26fixp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 788.270 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 792.129 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 793.512 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mm.
INFO: [VLOG 209-307] Generating Verilog RTL for mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.79 seconds. CPU system time: 1.31 seconds. Elapsed time: 8.17 seconds; current allocated memory: 42.023 MB.
INFO: [HLS 200-112] Total CPU user time: 10.24 seconds. Total CPU system time: 1.94 seconds. Total elapsed time: 22.08 seconds; peak allocated memory: 793.695 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Mar 11 09:09:31 2024...
