/********************************************************************
 * Copyright (C) 2021 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_hsm_soc_ctrl.h
*/
#ifndef CSLR_HSM_SOC_CTRL_H_
#define CSLR_HSM_SOC_CTRL_H_

#include <drivers/hw_include/cslr.h>
#include <drivers/hw_include/tistdtypes.h>

#ifdef __cplusplus
extern "C"
{
#endif

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;
    volatile uint32_t HW_REG0;
    volatile uint32_t HW_REG1;
    volatile uint32_t HW_REG2;
    volatile uint32_t HW_REG3;
    volatile uint32_t SECAP_TX_DATA;
    volatile uint32_t SECAP_TX_CONTROL;
    volatile uint32_t SECAP_RX_DATA;
    volatile uint32_t SECAP_RX_CONTROL;
    volatile uint32_t HSM_MBOX_MEMINIT_START;
    volatile uint32_t HSM_MBOX_MEMINIT_STATUS;
    volatile uint32_t HSM_MBOX_MEMINIT_DONE;
    volatile uint32_t HSM_MBOX_WRITE_DONE;
    volatile uint32_t HSM_MBOX_READ_REQ;
    volatile uint32_t HSM_MBOX_READ_DONE;
    volatile uint32_t HSM_CAPEVNT_SEL0;
    volatile uint32_t HSM_DMA_REQ;
    volatile uint32_t HSM_IRQ_REQ;
    volatile uint32_t HSM_ESM_REQ;
    volatile uint32_t HSM_ESM_GRP2_MASK0;
    volatile uint32_t HSM_ESM_GRP2_MASK1;
    volatile uint32_t HSM_ESM_GRP2_MASK2;
    volatile uint32_t HSM_ESM_GRP2_MASK3;
    volatile uint32_t HSM_ESM_GRP3_MASK0;
    volatile uint32_t HSM_ESM_GRP3_MASK1;
    volatile uint32_t HSM_ESM_GRP3_MASK2;
    volatile uint32_t HSM_ESM_GRP3_MASK3;
    volatile uint32_t HSM_MSS_RST_CAUSE;
    volatile uint32_t HSM_MSS_RST_CAUSE_CLR;
    volatile uint32_t HSM_SECURE_BOOT_INFO_REG0;
    volatile uint32_t HSM_SECURE_BOOT_INFO_REG1;
    volatile uint32_t HSM_SECURE_BOOT_INFO_REG2;
    volatile uint32_t HSM_SECURE_BOOT_INFO_REG3;
    volatile uint32_t HSM_SECURE_BOOT_INFO_REG4;
    volatile uint32_t HSM_SECURE_BOOT_INFO_REG5;
    volatile uint32_t HSM_SECURE_BOOT_INFO_REG6;
    volatile uint32_t HSM_SECURE_BOOT_INFO_REG7;
    volatile uint32_t HSM_CR5SS_RST_INTAGG_MASK;
    volatile uint32_t HSM_CR5SS_RST_INTAGG_STATUS;
    volatile uint32_t HSM_CR5SS_RST_INTAGG_STATUS_RAW;
    volatile uint32_t HSM_TO_MSS_INT_MASK;
    volatile uint32_t HSM_WDT_RST_CONFIG;
    volatile uint32_t HSM_PERIPH_ERRAGG_MASK0;
    volatile uint32_t HSM_PERIPH_ERRAGG_STATUS0;
    volatile uint32_t HSM_PERIPH_ERRAGG_STATUS_RAW0;
    volatile uint32_t HSM_PERIPH_ERRAGG_MASK1;
    volatile uint32_t HSM_PERIPH_ERRAGG_STATUS1;
    volatile uint32_t HSM_PERIPH_ERRAGG_STATUS_RAW1;
    volatile uint32_t HSM_CM4_AHB_ERRAGG_MASK;
    volatile uint32_t HSM_CM4_AHB_ERRAGG_STATUS;
    volatile uint32_t HSM_CM4_AHB_ERRAGG_STATUS_RAW;
    volatile uint32_t HSM_MPU_ERRAGG_MASK0;
    volatile uint32_t HSM_MPU_ERRAGG_STATUS0;
    volatile uint32_t HSM_MPU_ERRAGG_STATUS_RAW0;
    volatile uint32_t HSM_MPU_ERRAGG_MASK1;
    volatile uint32_t HSM_MPU_ERRAGG_STATUS1;
    volatile uint32_t HSM_MPU_ERRAGG_STATUS_RAW1;
    volatile uint8_t  Resv_1024[796];
    volatile uint32_t ISC_CTRL_REG_HSM_CM4;
    volatile uint32_t ISC_CTRL_REG_HSM_TPTC_A0;
    volatile uint32_t ISC_CTRL_REG_HSM_TPTC_A1;
    volatile uint32_t HSM_PBIST_SELFTEST;
    volatile uint8_t  Resv_2048[1008];
    volatile uint32_t ISC_CTRL_REG_MSS_R5FA_AXI;
    volatile uint32_t ISC_CTRL_REG_MSS_R5FB_AXI;
    volatile uint32_t ISC_CTRL_REG_MSS_TPTC_A0;
    volatile uint32_t ISC_CTRL_REG_MSS_TPTC_A1;
    volatile uint32_t ISC_CTRL_REG_MSS_TPTC_B0;
    volatile uint32_t ISC_CTRL_REG_MSS_ETHERNET_DMA;
    volatile uint8_t  Resv_2080[8];
    volatile uint32_t ISC_CTRL_REG_DBG_JTAG;
    volatile uint32_t ISC_CTRL_REG_DBG_RS232;
    volatile uint32_t ISC_CTRL_REG_DMM;
    volatile uint32_t ISC_CTRL_REG_DSS_MDMA;
    volatile uint32_t ISC_CTRL_REG_DSS_TPTC_A0;
    volatile uint32_t ISC_CTRL_REG_DSS_TPTC_A1;
    volatile uint32_t ISC_CTRL_REG_DSS_TPTC_B0;
    volatile uint32_t ISC_CTRL_REG_DSS_TPTC_B1;
    volatile uint32_t ISC_CTRL_REG_DSS_TPTC_C0;
    volatile uint32_t ISC_CTRL_REG_DSS_TPTC_C1;
    volatile uint32_t ISC_CTRL_REG_DSS_TPTC_C2;
    volatile uint32_t ISC_CTRL_REG_DSS_TPTC_C3;
    volatile uint32_t ISC_CTRL_REG_DSS_TPTC_C4;
    volatile uint32_t ISC_CTRL_REG_DSS_TPTC_C5;
    volatile uint32_t ISC_CTRL_REG_DSS_HWA_CM4;
    volatile uint32_t ISC_CTRL_REG_RSS_CSIA;
    volatile uint32_t ISC_CTRL_REG_RSS_CR4;
    volatile uint32_t ISC_CTRL_REG_RSS_TPTC_A0;
    volatile uint8_t  Resv_2164[12];
    volatile uint32_t DBG_MASTERS_PRIVID_OVERRIDE;
    volatile uint32_t HSM_RTC_CFG_CTRL;
    volatile uint32_t HSM_RTC_CFG_STATUS;
    volatile uint32_t HSM_RTC_MSB_COUNTER;
    volatile uint32_t HSM_RTC_LSB_COUNTER;
    volatile uint32_t HSM_TO_MSS_DMA_MASK;
    volatile uint32_t EFUSE_STATUS;
    volatile uint8_t  Resv_4048[1856];
    volatile uint32_t HW_SPARE_RW0;
    volatile uint32_t HW_SPARE_RW1;
    volatile uint32_t HW_SPARE_RW2;
    volatile uint32_t HW_SPARE_RW3;
    volatile uint32_t HW_SPARE_RO0;
    volatile uint32_t HW_SPARE_RO1;
    volatile uint32_t HW_SPARE_RO2;
    volatile uint32_t HW_SPARE_RO3;
    volatile uint32_t HSM_MBOX_READ_DONE_ACK;
    volatile uint32_t HW_SPARE_REC;
    volatile uint8_t  Resv_4104[16];
    volatile uint32_t LOCK0_KICK0;
    volatile uint32_t LOCK0_KICK1;
    volatile uint32_t INTR_RAW_STATUS;
    volatile uint32_t INTR_ENABLED_STATUS_CLEAR;
    volatile uint32_t INTR_ENABLE;
    volatile uint32_t INTR_ENABLE_CLEAR;
    volatile uint32_t EOI;
    volatile uint32_t FAULT_ADDRESS;
    volatile uint32_t FAULT_TYPE_STATUS;
    volatile uint32_t FAULT_ATTR_STATUS;
    volatile uint32_t FAULT_CLEAR;
} CSL_hsm_soc_ctrlRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_HSM_SOC_CTRL_PID                                                   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_REG0                                               (0x00000004U)
#define CSL_HSM_SOC_CTRL_HW_REG1                                               (0x00000008U)
#define CSL_HSM_SOC_CTRL_HW_REG2                                               (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HW_REG3                                               (0x00000010U)
#define CSL_HSM_SOC_CTRL_SECAP_TX_DATA                                         (0x00000014U)
#define CSL_HSM_SOC_CTRL_SECAP_TX_CONTROL                                      (0x00000018U)
#define CSL_HSM_SOC_CTRL_SECAP_RX_DATA                                         (0x0000001CU)
#define CSL_HSM_SOC_CTRL_SECAP_RX_CONTROL                                      (0x00000020U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_START                                (0x00000024U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_STATUS                               (0x00000028U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_DONE                                 (0x0000002CU)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE                                   (0x00000030U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ                                     (0x00000034U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE                                    (0x00000038U)
#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0                                      (0x0000003CU)
#define CSL_HSM_SOC_CTRL_HSM_DMA_REQ                                           (0x00000040U)
#define CSL_HSM_SOC_CTRL_HSM_IRQ_REQ                                           (0x00000044U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_REQ                                           (0x00000048U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0                                    (0x0000004CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1                                    (0x00000050U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2                                    (0x00000054U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3                                    (0x00000058U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0                                    (0x0000005CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1                                    (0x00000060U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2                                    (0x00000064U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3                                    (0x00000068U)
#define CSL_HSM_SOC_CTRL_HSM_MSS_RST_CAUSE                                     (0x0000006CU)
#define CSL_HSM_SOC_CTRL_HSM_MSS_RST_CAUSE_CLR                                 (0x00000070U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG0                             (0x00000074U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG1                             (0x00000078U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG2                             (0x0000007CU)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG3                             (0x00000080U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG4                             (0x00000084U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG5                             (0x00000088U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG6                             (0x0000008CU)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG7                             (0x00000090U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK                             (0x00000094U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS                           (0x00000098U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW                       (0x0000009CU)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK                                   (0x000000A0U)
#define CSL_HSM_SOC_CTRL_HSM_WDT_RST_CONFIG                                    (0x000000A4U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0                               (0x000000A8U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0                             (0x000000ACU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0                         (0x000000B0U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1                               (0x000000B4U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1                             (0x000000B8U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1                         (0x000000BCU)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK                               (0x000000C0U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS                             (0x000000C4U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW                         (0x000000C8U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0                                  (0x000000CCU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0                                (0x000000D0U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0                            (0x000000D4U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1                                  (0x000000D8U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1                                (0x000000DCU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1                            (0x000000E0U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4                                  (0x00000400U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0                              (0x00000404U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1                              (0x00000408U)
#define CSL_HSM_SOC_CTRL_HSM_PBIST_SELFTEST                                    (0x0000040CU)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI                             (0x00000800U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI                             (0x00000804U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0                              (0x00000808U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1                              (0x0000080CU)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0                              (0x00000810U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA                         (0x00000814U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG                                 (0x00000820U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232                                (0x00000824U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM                                      (0x00000828U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA                                 (0x0000082CU)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0                              (0x00000830U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1                              (0x00000834U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0                              (0x00000838U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1                              (0x0000083CU)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0                              (0x00000840U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1                              (0x00000844U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2                              (0x00000848U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3                              (0x0000084CU)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4                              (0x00000850U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5                              (0x00000854U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4                              (0x00000858U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA                                (0x0000085CU)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4                                 (0x00000860U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0                             (0x00000864U)
#define CSL_HSM_SOC_CTRL_DBG_MASTERS_PRIVID_OVERRIDE                           (0x00000874U)
#define CSL_HSM_SOC_CTRL_HSM_RTC_CFG_CTRL                                      (0x00000878U)
#define CSL_HSM_SOC_CTRL_HSM_RTC_CFG_STATUS                                    (0x0000087CU)
#define CSL_HSM_SOC_CTRL_HSM_RTC_MSB_COUNTER                                   (0x00000880U)
#define CSL_HSM_SOC_CTRL_HSM_RTC_LSB_COUNTER                                   (0x00000884U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_DMA_MASK                                   (0x00000888U)
#define CSL_HSM_SOC_CTRL_EFUSE_STATUS                                          (0x0000088CU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW0                                          (0x00000FD0U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW1                                          (0x00000FD4U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW2                                          (0x00000FD8U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW3                                          (0x00000FDCU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO0                                          (0x00000FE0U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO1                                          (0x00000FE4U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO2                                          (0x00000FE8U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO3                                          (0x00000FECU)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_ACK                                (0x00000FF0U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC                                          (0x00000FF4U)
#define CSL_HSM_SOC_CTRL_LOCK0_KICK0                                           (0x00001008U)
#define CSL_HSM_SOC_CTRL_LOCK0_KICK1                                           (0x0000100CU)
#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS                                       (0x00001010U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR                             (0x00001014U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE                                           (0x00001018U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR                                     (0x0000101CU)
#define CSL_HSM_SOC_CTRL_EOI                                                   (0x00001020U)
#define CSL_HSM_SOC_CTRL_FAULT_ADDRESS                                         (0x00001024U)
#define CSL_HSM_SOC_CTRL_FAULT_TYPE_STATUS                                     (0x00001028U)
#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS                                     (0x0000102CU)
#define CSL_HSM_SOC_CTRL_FAULT_CLEAR                                           (0x00001030U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_HSM_SOC_CTRL_PID_PID_MINOR_MASK                                    (0x0000003FU)
#define CSL_HSM_SOC_CTRL_PID_PID_MINOR_SHIFT                                   (0x00000000U)
#define CSL_HSM_SOC_CTRL_PID_PID_MINOR_RESETVAL                                (0x00000013U)
#define CSL_HSM_SOC_CTRL_PID_PID_MINOR_MAX                                     (0x0000003FU)

#define CSL_HSM_SOC_CTRL_PID_PID_CUSTOM_MASK                                   (0x000000C0U)
#define CSL_HSM_SOC_CTRL_PID_PID_CUSTOM_SHIFT                                  (0x00000006U)
#define CSL_HSM_SOC_CTRL_PID_PID_CUSTOM_RESETVAL                               (0x00000000U)
#define CSL_HSM_SOC_CTRL_PID_PID_CUSTOM_MAX                                    (0x00000003U)

#define CSL_HSM_SOC_CTRL_PID_PID_MAJOR_MASK                                    (0x00000700U)
#define CSL_HSM_SOC_CTRL_PID_PID_MAJOR_SHIFT                                   (0x00000008U)
#define CSL_HSM_SOC_CTRL_PID_PID_MAJOR_RESETVAL                                (0x00000002U)
#define CSL_HSM_SOC_CTRL_PID_PID_MAJOR_MAX                                     (0x00000007U)

#define CSL_HSM_SOC_CTRL_PID_PID_MISC_MASK                                     (0x0000F800U)
#define CSL_HSM_SOC_CTRL_PID_PID_MISC_SHIFT                                    (0x0000000BU)
#define CSL_HSM_SOC_CTRL_PID_PID_MISC_RESETVAL                                 (0x00000000U)
#define CSL_HSM_SOC_CTRL_PID_PID_MISC_MAX                                      (0x0000001FU)

#define CSL_HSM_SOC_CTRL_PID_PID_MSB16_MASK                                    (0xFFFF0000U)
#define CSL_HSM_SOC_CTRL_PID_PID_MSB16_SHIFT                                   (0x00000010U)
#define CSL_HSM_SOC_CTRL_PID_PID_MSB16_RESETVAL                                (0x00006180U)
#define CSL_HSM_SOC_CTRL_PID_PID_MSB16_MAX                                     (0x0000FFFFU)

#define CSL_HSM_SOC_CTRL_PID_RESETVAL                                          (0x61800213U)

/* HW_REG0 */

#define CSL_HSM_SOC_CTRL_HW_REG0_HW_REG0_HWREG0_MASK                           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HW_REG0_HW_REG0_HWREG0_SHIFT                          (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_REG0_HW_REG0_HWREG0_RESETVAL                       (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_REG0_HW_REG0_HWREG0_MAX                            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HW_REG0_RESETVAL                                      (0x00000000U)

/* HW_REG1 */

#define CSL_HSM_SOC_CTRL_HW_REG1_HW_REG1_HWREG1_MASK                           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HW_REG1_HW_REG1_HWREG1_SHIFT                          (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_REG1_HW_REG1_HWREG1_RESETVAL                       (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_REG1_HW_REG1_HWREG1_MAX                            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HW_REG1_RESETVAL                                      (0x00000000U)

/* HW_REG2 */

#define CSL_HSM_SOC_CTRL_HW_REG2_HW_REG2_HWREG2_MASK                           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HW_REG2_HW_REG2_HWREG2_SHIFT                          (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_REG2_HW_REG2_HWREG2_RESETVAL                       (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_REG2_HW_REG2_HWREG2_MAX                            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HW_REG2_RESETVAL                                      (0x00000000U)

/* HW_REG3 */

#define CSL_HSM_SOC_CTRL_HW_REG3_HW_REG3_HWREG3_MASK                           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HW_REG3_HW_REG3_HWREG3_SHIFT                          (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_REG3_HW_REG3_HWREG3_RESETVAL                       (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_REG3_HW_REG3_HWREG3_MAX                            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HW_REG3_RESETVAL                                      (0x00000000U)

/* SECAP_TX_DATA */

#define CSL_HSM_SOC_CTRL_SECAP_TX_DATA_SECAP_TX_DATA_JTAGTXDATA_MASK           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_SECAP_TX_DATA_SECAP_TX_DATA_JTAGTXDATA_SHIFT          (0x00000000U)
#define CSL_HSM_SOC_CTRL_SECAP_TX_DATA_SECAP_TX_DATA_JTAGTXDATA_RESETVAL       (0x00000000U)
#define CSL_HSM_SOC_CTRL_SECAP_TX_DATA_SECAP_TX_DATA_JTAGTXDATA_MAX            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_SECAP_TX_DATA_RESETVAL                                (0x00000000U)

/* SECAP_TX_CONTROL */

#define CSL_HSM_SOC_CTRL_SECAP_TX_CONTROL_SECAP_TX_CONTROL_TXDATA_AVAIL_MASK   (0x00000001U)
#define CSL_HSM_SOC_CTRL_SECAP_TX_CONTROL_SECAP_TX_CONTROL_TXDATA_AVAIL_SHIFT  (0x00000000U)
#define CSL_HSM_SOC_CTRL_SECAP_TX_CONTROL_SECAP_TX_CONTROL_TXDATA_AVAIL_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_SECAP_TX_CONTROL_SECAP_TX_CONTROL_TXDATA_AVAIL_MAX    (0x00000001U)

#define CSL_HSM_SOC_CTRL_SECAP_TX_CONTROL_SECAP_TX_CONTROL_JTAGTXCONTROL_MASK  (0xFFFFFFFEU)
#define CSL_HSM_SOC_CTRL_SECAP_TX_CONTROL_SECAP_TX_CONTROL_JTAGTXCONTROL_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_SECAP_TX_CONTROL_SECAP_TX_CONTROL_JTAGTXCONTROL_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_SECAP_TX_CONTROL_SECAP_TX_CONTROL_JTAGTXCONTROL_MAX   (0x7FFFFFFFU)

#define CSL_HSM_SOC_CTRL_SECAP_TX_CONTROL_RESETVAL                             (0x00000000U)

/* SECAP_RX_DATA */

#define CSL_HSM_SOC_CTRL_SECAP_RX_DATA_SECAP_RX_DATA_JTAGRXDATA_MASK           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_SECAP_RX_DATA_SECAP_RX_DATA_JTAGRXDATA_SHIFT          (0x00000000U)
#define CSL_HSM_SOC_CTRL_SECAP_RX_DATA_SECAP_RX_DATA_JTAGRXDATA_RESETVAL       (0x00000000U)
#define CSL_HSM_SOC_CTRL_SECAP_RX_DATA_SECAP_RX_DATA_JTAGRXDATA_MAX            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_SECAP_RX_DATA_RESETVAL                                (0x00000000U)

/* SECAP_RX_CONTROL */

#define CSL_HSM_SOC_CTRL_SECAP_RX_CONTROL_SECAP_RX_CONTROL_RXDATA_AVAIL_MASK   (0x00000001U)
#define CSL_HSM_SOC_CTRL_SECAP_RX_CONTROL_SECAP_RX_CONTROL_RXDATA_AVAIL_SHIFT  (0x00000000U)
#define CSL_HSM_SOC_CTRL_SECAP_RX_CONTROL_SECAP_RX_CONTROL_RXDATA_AVAIL_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_SECAP_RX_CONTROL_SECAP_RX_CONTROL_RXDATA_AVAIL_MAX    (0x00000001U)

#define CSL_HSM_SOC_CTRL_SECAP_RX_CONTROL_SECAP_RX_CONTROL_JTAGRXCONTROL_MASK  (0xFFFFFFFEU)
#define CSL_HSM_SOC_CTRL_SECAP_RX_CONTROL_SECAP_RX_CONTROL_JTAGRXCONTROL_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_SECAP_RX_CONTROL_SECAP_RX_CONTROL_JTAGRXCONTROL_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_SECAP_RX_CONTROL_SECAP_RX_CONTROL_JTAGRXCONTROL_MAX   (0x7FFFFFFFU)

#define CSL_HSM_SOC_CTRL_SECAP_RX_CONTROL_RESETVAL                             (0x00000000U)

/* HSM_MBOX_MEMINIT_START */

#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_START_HSM_MBOX_MEMINIT_START_HSM_MBOX_MEMINIT_START_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_START_HSM_MBOX_MEMINIT_START_HSM_MBOX_MEMINIT_START_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_START_HSM_MBOX_MEMINIT_START_HSM_MBOX_MEMINIT_START_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_START_HSM_MBOX_MEMINIT_START_HSM_MBOX_MEMINIT_START_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_START_RESETVAL                       (0x00000000U)

/* HSM_MBOX_MEMINIT_STATUS */

#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_STATUS_HSM_MBOX_MEMINIT_STATUS_HSM_MBOX_MEMINIT_STATUS_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_STATUS_HSM_MBOX_MEMINIT_STATUS_HSM_MBOX_MEMINIT_STATUS_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_STATUS_HSM_MBOX_MEMINIT_STATUS_HSM_MBOX_MEMINIT_STATUS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_STATUS_HSM_MBOX_MEMINIT_STATUS_HSM_MBOX_MEMINIT_STATUS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_STATUS_RESETVAL                      (0x00000000U)

/* HSM_MBOX_MEMINIT_DONE */

#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_DONE_HSM_MBOX_MEMINIT_DONE_HSM_MBOX_MEMINIT_DONE_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_DONE_HSM_MBOX_MEMINIT_DONE_HSM_MBOX_MEMINIT_DONE_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_DONE_HSM_MBOX_MEMINIT_DONE_HSM_MBOX_MEMINIT_DONE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_DONE_HSM_MBOX_MEMINIT_DONE_HSM_MBOX_MEMINIT_DONE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_MEMINIT_DONE_RESETVAL                        (0x00000000U)

/* HSM_MBOX_WRITE_DONE */

#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_0_MASK   (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_0_SHIFT  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_0_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_0_MAX    (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_1_MASK   (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_1_SHIFT  (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_1_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_1_MAX    (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_2_MASK   (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_2_SHIFT  (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_2_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_2_MAX    (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_3_MASK   (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_3_SHIFT  (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_3_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_3_MAX    (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_4_MASK   (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_4_SHIFT  (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_4_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_4_MAX    (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_5_MASK   (0x00100000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_5_SHIFT  (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_5_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_5_MAX    (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_6_MASK   (0x01000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_6_SHIFT  (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_6_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_6_MAX    (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_7_MASK   (0x10000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_7_SHIFT  (0x0000001CU)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_7_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_HSM_MBOX_WRITE_DONE_PROC_7_MAX    (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_WRITE_DONE_RESETVAL                          (0x00000000U)

/* HSM_MBOX_READ_REQ */

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_0_MASK       (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_0_SHIFT      (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_0_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_0_MAX        (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_1_MASK       (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_1_SHIFT      (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_1_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_1_MAX        (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_2_MASK       (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_2_SHIFT      (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_2_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_2_MAX        (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_3_MASK       (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_3_SHIFT      (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_3_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_3_MAX        (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_4_MASK       (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_4_SHIFT      (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_4_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_4_MAX        (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_5_MASK       (0x00100000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_5_SHIFT      (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_5_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_5_MAX        (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_6_MASK       (0x01000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_6_SHIFT      (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_6_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_6_MAX        (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_7_MASK       (0x10000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_7_SHIFT      (0x0000001CU)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_7_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_HSM_MBOX_READ_REQ_PROC_7_MAX        (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_REQ_RESETVAL                            (0x00000000U)

/* HSM_MBOX_READ_DONE */

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_0_MASK     (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_0_SHIFT    (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_0_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_0_MAX      (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_1_MASK     (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_1_SHIFT    (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_1_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_1_MAX      (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_2_MASK     (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_2_SHIFT    (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_2_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_2_MAX      (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_3_MASK     (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_3_SHIFT    (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_3_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_3_MAX      (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_4_MASK     (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_4_SHIFT    (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_4_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_4_MAX      (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_5_MASK     (0x00100000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_5_SHIFT    (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_5_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_5_MAX      (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_6_MASK     (0x01000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_6_SHIFT    (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_6_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_6_MAX      (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_7_MASK     (0x10000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_7_SHIFT    (0x0000001CU)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_7_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_HSM_MBOX_READ_DONE_PROC_7_MAX      (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_RESETVAL                           (0x00000000U)

/* HSM_CAPEVNT_SEL0 */

#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC0_RTI_MASK       (0x0000003FU)
#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC0_RTI_SHIFT      (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC0_RTI_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC0_RTI_MAX        (0x0000003FU)

#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC1_RTI_MASK       (0x00003F00U)
#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC1_RTI_SHIFT      (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC1_RTI_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC1_RTI_MAX        (0x0000003FU)

#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC0_WDT_MASK       (0x003F0000U)
#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC0_WDT_SHIFT      (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC0_WDT_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC0_WDT_MAX        (0x0000003FU)

#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC1_WDT_MASK       (0x3F000000U)
#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC1_WDT_SHIFT      (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC1_WDT_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_HSM_CAPEVNT_SEL0_SRC1_WDT_MAX        (0x0000003FU)

#define CSL_HSM_SOC_CTRL_HSM_CAPEVNT_SEL0_RESETVAL                             (0x00000000U)

/* HSM_DMA_REQ */

#define CSL_HSM_SOC_CTRL_HSM_DMA_REQ_HSM_DMA_REQ_SELECT_MASK                   (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_DMA_REQ_HSM_DMA_REQ_SELECT_SHIFT                  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_DMA_REQ_HSM_DMA_REQ_SELECT_RESETVAL               (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_DMA_REQ_HSM_DMA_REQ_SELECT_MAX                    (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_DMA_REQ_RESETVAL                                  (0x00000000U)

/* HSM_IRQ_REQ */

#define CSL_HSM_SOC_CTRL_HSM_IRQ_REQ_HSM_IRQ_REQ_SELECT_MASK                   (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_IRQ_REQ_HSM_IRQ_REQ_SELECT_SHIFT                  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_IRQ_REQ_HSM_IRQ_REQ_SELECT_RESETVAL               (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_IRQ_REQ_HSM_IRQ_REQ_SELECT_MAX                    (0x0000000FU)

#define CSL_HSM_SOC_CTRL_HSM_IRQ_REQ_RESETVAL                                  (0x00000000U)

/* HSM_ESM_REQ */

#define CSL_HSM_SOC_CTRL_HSM_ESM_REQ_HSM_ESM_REQ_SELECT_MASK                   (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_REQ_HSM_ESM_REQ_SELECT_SHIFT                  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_REQ_HSM_ESM_REQ_SELECT_RESETVAL               (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_REQ_HSM_ESM_REQ_SELECT_MAX                    (0x00000003U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_REQ_RESETVAL                                  (0x00000000U)

/* HSM_ESM_GRP2_MASK0 */

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE0_MASK      (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE0_SHIFT     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE0_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE0_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE1_MASK      (0x00000070U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE1_SHIFT     (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE1_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE1_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE2_MASK      (0x00000700U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE2_SHIFT     (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE2_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE2_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE3_MASK      (0x00007000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE3_SHIFT     (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE3_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE3_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE4_MASK      (0x00070000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE4_SHIFT     (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE4_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE4_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE5_MASK      (0x00700000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE5_SHIFT     (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE5_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE5_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE6_MASK      (0x07000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE6_SHIFT     (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE6_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE6_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE7_MASK      (0x70000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE7_SHIFT     (0x0000001CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE7_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_HSM_ESM_GRP2_MASK0_LINE7_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK0_RESETVAL                           (0x00000000U)

/* HSM_ESM_GRP2_MASK1 */

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE8_MASK      (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE8_SHIFT     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE8_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE8_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE9_MASK      (0x00000070U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE9_SHIFT     (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE9_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE9_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE10_MASK     (0x00000700U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE10_SHIFT    (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE10_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE10_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE11_MASK     (0x00007000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE11_SHIFT    (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE11_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE11_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE12_MASK     (0x00070000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE12_SHIFT    (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE12_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE12_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE13_MASK     (0x00700000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE13_SHIFT    (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE13_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE13_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE14_MASK     (0x07000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE14_SHIFT    (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE14_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE14_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE15_MASK     (0x70000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE15_SHIFT    (0x0000001CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE15_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_HSM_ESM_GRP2_MASK1_LINE15_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK1_RESETVAL                           (0x00000000U)

/* HSM_ESM_GRP2_MASK2 */

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE16_MASK     (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE16_SHIFT    (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE16_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE16_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE17_MASK     (0x00000070U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE17_SHIFT    (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE17_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE17_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE18_MASK     (0x00000700U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE18_SHIFT    (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE18_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE18_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE19_MASK     (0x00007000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE19_SHIFT    (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE19_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE19_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE20_MASK     (0x00070000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE20_SHIFT    (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE20_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE20_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE21_MASK     (0x00700000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE21_SHIFT    (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE21_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE21_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE22_MASK     (0x07000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE22_SHIFT    (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE22_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE22_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE23_MASK     (0x70000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE23_SHIFT    (0x0000001CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE23_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_HSM_ESM_GRP2_MASK2_LINE23_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK2_RESETVAL                           (0x00000000U)

/* HSM_ESM_GRP2_MASK3 */

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE24_MASK     (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE24_SHIFT    (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE24_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE24_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE25_MASK     (0x00000070U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE25_SHIFT    (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE25_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE25_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE26_MASK     (0x00000700U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE26_SHIFT    (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE26_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE26_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE27_MASK     (0x00007000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE27_SHIFT    (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE27_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE27_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE28_MASK     (0x00070000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE28_SHIFT    (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE28_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE28_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE29_MASK     (0x00700000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE29_SHIFT    (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE29_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE29_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE30_MASK     (0x07000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE30_SHIFT    (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE30_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE30_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE31_MASK     (0x70000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE31_SHIFT    (0x0000001CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE31_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_HSM_ESM_GRP2_MASK3_LINE31_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP2_MASK3_RESETVAL                           (0x00000000U)

/* HSM_ESM_GRP3_MASK0 */

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE0_MASK      (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE0_SHIFT     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE0_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE0_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE1_MASK      (0x00000070U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE1_SHIFT     (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE1_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE1_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE2_MASK      (0x00000700U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE2_SHIFT     (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE2_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE2_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE3_MASK      (0x00007000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE3_SHIFT     (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE3_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE3_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE4_MASK      (0x00070000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE4_SHIFT     (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE4_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE4_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE5_MASK      (0x00700000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE5_SHIFT     (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE5_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE5_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE6_MASK      (0x07000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE6_SHIFT     (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE6_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE6_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE7_MASK      (0x70000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE7_SHIFT     (0x0000001CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE7_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_HSM_ESM_GRP3_MASK0_LINE7_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK0_RESETVAL                           (0x00000000U)

/* HSM_ESM_GRP3_MASK1 */

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE8_MASK      (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE8_SHIFT     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE8_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE8_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE9_MASK      (0x00000070U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE9_SHIFT     (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE9_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE9_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE10_MASK     (0x00000700U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE10_SHIFT    (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE10_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE10_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE11_MASK     (0x00007000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE11_SHIFT    (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE11_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE11_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE12_MASK     (0x00070000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE12_SHIFT    (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE12_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE12_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE13_MASK     (0x00700000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE13_SHIFT    (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE13_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE13_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE14_MASK     (0x07000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE14_SHIFT    (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE14_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE14_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE15_MASK     (0x70000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE15_SHIFT    (0x0000001CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE15_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_HSM_ESM_GRP3_MASK1_LINE15_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK1_RESETVAL                           (0x00000000U)

/* HSM_ESM_GRP3_MASK2 */

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE16_MASK     (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE16_SHIFT    (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE16_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE16_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE17_MASK     (0x00000070U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE17_SHIFT    (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE17_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE17_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE18_MASK     (0x00000700U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE18_SHIFT    (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE18_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE18_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE19_MASK     (0x00007000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE19_SHIFT    (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE19_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE19_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE20_MASK     (0x00070000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE20_SHIFT    (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE20_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE20_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE21_MASK     (0x00700000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE21_SHIFT    (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE21_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE21_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE22_MASK     (0x07000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE22_SHIFT    (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE22_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE22_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE23_MASK     (0x70000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE23_SHIFT    (0x0000001CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE23_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_HSM_ESM_GRP3_MASK2_LINE23_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK2_RESETVAL                           (0x00000000U)

/* HSM_ESM_GRP3_MASK3 */

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE24_MASK     (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE24_SHIFT    (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE24_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE24_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE25_MASK     (0x00000070U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE25_SHIFT    (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE25_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE25_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE26_MASK     (0x00000700U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE26_SHIFT    (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE26_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE26_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE27_MASK     (0x00007000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE27_SHIFT    (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE27_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE27_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE28_MASK     (0x00070000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE28_SHIFT    (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE28_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE28_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE29_MASK     (0x00700000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE29_SHIFT    (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE29_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE29_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE30_MASK     (0x07000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE30_SHIFT    (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE30_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE30_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE31_MASK     (0x70000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE31_SHIFT    (0x0000001CU)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE31_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_HSM_ESM_GRP3_MASK3_LINE31_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_ESM_GRP3_MASK3_RESETVAL                           (0x00000000U)

/* HSM_MSS_RST_CAUSE */

#define CSL_HSM_SOC_CTRL_HSM_MSS_RST_CAUSE_HSM_MSS_RST_CAUSE_STATUS_MASK       (0x0000FFFFU)
#define CSL_HSM_SOC_CTRL_HSM_MSS_RST_CAUSE_HSM_MSS_RST_CAUSE_STATUS_SHIFT      (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MSS_RST_CAUSE_HSM_MSS_RST_CAUSE_STATUS_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MSS_RST_CAUSE_HSM_MSS_RST_CAUSE_STATUS_MAX        (0x0000FFFFU)

#define CSL_HSM_SOC_CTRL_HSM_MSS_RST_CAUSE_RESETVAL                            (0x00000000U)

/* HSM_MSS_RST_CAUSE_CLR */

#define CSL_HSM_SOC_CTRL_HSM_MSS_RST_CAUSE_CLR_HSM_MSS_RST_CAUSE_CLR_CLEAR_MASK (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_MSS_RST_CAUSE_CLR_HSM_MSS_RST_CAUSE_CLR_CLEAR_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MSS_RST_CAUSE_CLR_HSM_MSS_RST_CAUSE_CLR_CLEAR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MSS_RST_CAUSE_CLR_HSM_MSS_RST_CAUSE_CLR_CLEAR_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_MSS_RST_CAUSE_CLR_RESETVAL                        (0x00000000U)

/* HSM_SECURE_BOOT_INFO_REG0 */

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG0_HSM_SECURE_BOOT_INFO_REG0_REG_MASK (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG0_HSM_SECURE_BOOT_INFO_REG0_REG_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG0_HSM_SECURE_BOOT_INFO_REG0_REG_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG0_HSM_SECURE_BOOT_INFO_REG0_REG_MAX (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG0_RESETVAL                    (0x00000000U)

/* HSM_SECURE_BOOT_INFO_REG1 */

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG1_HSM_SECURE_BOOT_INFO_REG1_REG_MASK (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG1_HSM_SECURE_BOOT_INFO_REG1_REG_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG1_HSM_SECURE_BOOT_INFO_REG1_REG_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG1_HSM_SECURE_BOOT_INFO_REG1_REG_MAX (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG1_RESETVAL                    (0x00000000U)

/* HSM_SECURE_BOOT_INFO_REG2 */

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG2_HSM_SECURE_BOOT_INFO_REG2_REG_MASK (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG2_HSM_SECURE_BOOT_INFO_REG2_REG_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG2_HSM_SECURE_BOOT_INFO_REG2_REG_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG2_HSM_SECURE_BOOT_INFO_REG2_REG_MAX (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG2_RESETVAL                    (0x00000000U)

/* HSM_SECURE_BOOT_INFO_REG3 */

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG3_HSM_SECURE_BOOT_INFO_REG3_REG_MASK (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG3_HSM_SECURE_BOOT_INFO_REG3_REG_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG3_HSM_SECURE_BOOT_INFO_REG3_REG_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG3_HSM_SECURE_BOOT_INFO_REG3_REG_MAX (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG3_RESETVAL                    (0x00000000U)

/* HSM_SECURE_BOOT_INFO_REG4 */

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG4_HSM_SECURE_BOOT_INFO_REG4_REG_MASK (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG4_HSM_SECURE_BOOT_INFO_REG4_REG_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG4_HSM_SECURE_BOOT_INFO_REG4_REG_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG4_HSM_SECURE_BOOT_INFO_REG4_REG_MAX (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG4_RESETVAL                    (0x00000000U)

/* HSM_SECURE_BOOT_INFO_REG5 */

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG5_HSM_SECURE_BOOT_INFO_REG5_REG_MASK (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG5_HSM_SECURE_BOOT_INFO_REG5_REG_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG5_HSM_SECURE_BOOT_INFO_REG5_REG_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG5_HSM_SECURE_BOOT_INFO_REG5_REG_MAX (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG5_RESETVAL                    (0x00000000U)

/* HSM_SECURE_BOOT_INFO_REG6 */

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG6_HSM_SECURE_BOOT_INFO_REG6_REG_MASK (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG6_HSM_SECURE_BOOT_INFO_REG6_REG_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG6_HSM_SECURE_BOOT_INFO_REG6_REG_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG6_HSM_SECURE_BOOT_INFO_REG6_REG_MAX (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG6_RESETVAL                    (0x00000000U)

/* HSM_SECURE_BOOT_INFO_REG7 */

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG7_HSM_SECURE_BOOT_INFO_REG7_REG_MASK (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG7_HSM_SECURE_BOOT_INFO_REG7_REG_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG7_HSM_SECURE_BOOT_INFO_REG7_REG_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG7_HSM_SECURE_BOOT_INFO_REG7_REG_MAX (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HSM_SECURE_BOOT_INFO_REG7_RESETVAL                    (0x00000000U)

/* HSM_CR5SS_RST_INTAGG_MASK */

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5SS_POR_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5SS_POR_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5SS_POR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5SS_POR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5A_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5A_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5A_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5A_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5B_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5B_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5B_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5B_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5A_VIM_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5A_VIM_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5A_VIM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5A_VIM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5B_VIM_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5B_VIM_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5B_VIM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_HSM_CR5SS_RST_INTAGG_MASK_CR5B_VIM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_MASK_RESETVAL                    (0x00000000U)

/* HSM_CR5SS_RST_INTAGG_STATUS */

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5SS_POR_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5SS_POR_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5SS_POR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5SS_POR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5A_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5A_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5A_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5A_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5B_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5B_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5B_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5B_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5A_VIM_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5A_VIM_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5A_VIM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5A_VIM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5B_VIM_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5B_VIM_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5B_VIM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_HSM_CR5SS_RST_INTAGG_STATUS_CR5B_VIM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RESETVAL                  (0x00000000U)

/* HSM_CR5SS_RST_INTAGG_STATUS_RAW */

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5SS_POR_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5SS_POR_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5SS_POR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5SS_POR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5A_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5A_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5A_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5A_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5B_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5B_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5B_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5B_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5A_VIM_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5A_VIM_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5A_VIM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5A_VIM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5B_VIM_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5B_VIM_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5B_VIM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_HSM_CR5SS_RST_INTAGG_STATUS_RAW_CR5B_VIM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CR5SS_RST_INTAGG_STATUS_RAW_RESETVAL              (0x00000000U)

/* HSM_TO_MSS_INT_MASK */

#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_SHA_S_MASK    (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_SHA_S_SHIFT   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_SHA_S_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_SHA_S_MAX     (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_SHA_P_MASK    (0x00000070U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_SHA_P_SHIFT   (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_SHA_P_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_SHA_P_MAX     (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_TRNG_MASK     (0x00000700U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_TRNG_SHIFT    (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_TRNG_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_TRNG_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_PKA_MASK      (0x00007000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_PKA_SHIFT     (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_PKA_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_PKA_MAX       (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_AES_S_MASK    (0x00070000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_AES_S_SHIFT   (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_AES_S_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_AES_S_MAX     (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_AES_P_MASK    (0x00700000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_AES_P_SHIFT   (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_AES_P_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_AES_P_MAX     (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_ESM_HI_MASK   (0x07000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_ESM_HI_SHIFT  (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_ESM_HI_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_ESM_HI_MAX    (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_ESM_LO_MASK   (0x70000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_ESM_LO_SHIFT  (0x0000001CU)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_ESM_LO_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_HSM_TO_MSS_INT_MASK_ESM_LO_MAX    (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_INT_MASK_RESETVAL                          (0x00000000U)

/* HSM_WDT_RST_CONFIG */

#define CSL_HSM_SOC_CTRL_HSM_WDT_RST_CONFIG_HSM_WDT_RST_CONFIG_ENABLE_MASK     (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_WDT_RST_CONFIG_HSM_WDT_RST_CONFIG_ENABLE_SHIFT    (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_WDT_RST_CONFIG_HSM_WDT_RST_CONFIG_ENABLE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_WDT_RST_CONFIG_HSM_WDT_RST_CONFIG_ENABLE_MAX      (0x00000007U)

#define CSL_HSM_SOC_CTRL_HSM_WDT_RST_CONFIG_RESETVAL                           (0x00000000U)

/* HSM_PERIPH_ERRAGG_MASK0 */

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_CTRL_RD_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_CTRL_RD_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_CTRL_WR_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_CTRL_WR_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_RCM_RD_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_RCM_RD_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_RCM_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_RCM_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_RCM_WR_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_RCM_WR_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_RCM_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_MSS_RCM_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_CTRL_RD_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_CTRL_RD_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_CTRL_WR_MASK (0x00000020U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_CTRL_WR_SHIFT (0x00000005U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_RCM_RD_MASK (0x00000040U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_RCM_RD_SHIFT (0x00000006U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_RCM_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_RCM_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_RCM_WR_MASK (0x00000080U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_RCM_WR_SHIFT (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_RCM_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_RCM_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_AURORA_RD_MASK (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_AURORA_RD_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_AURORA_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_AURORA_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_AURORA_WR_MASK (0x00000200U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_AURORA_WR_SHIFT (0x00000009U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_AURORA_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_AURORA_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_SOC_CTRL_RD_MASK (0x00000400U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_SOC_CTRL_RD_SHIFT (0x0000000AU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_SOC_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_SOC_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_SOC_CTRL_WR_MASK (0x00000800U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_SOC_CTRL_WR_SHIFT (0x0000000BU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_SOC_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_SOC_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_CTRL_RD_MASK (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_CTRL_RD_SHIFT (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_CTRL_WR_MASK (0x00002000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_CTRL_WR_SHIFT (0x0000000DU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HSM_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CTRL_RD_MASK (0x00004000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CTRL_RD_SHIFT (0x0000000EU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CTRL_WR_MASK (0x00008000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CTRL_WR_SHIFT (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_RCM_RD_MASK (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_RCM_RD_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_RCM_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_RCM_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_RCM_WR_MASK (0x00020000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_RCM_WR_SHIFT (0x00000011U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_RCM_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_RCM_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CM4_CTRL_RD_MASK (0x00040000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CM4_CTRL_RD_SHIFT (0x00000012U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CM4_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CM4_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CM4_CTRL_WR_MASK (0x00080000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CM4_CTRL_WR_SHIFT (0x00000013U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CM4_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_DSS_CM4_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HWA_CFG_RD_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HWA_CFG_RD_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HWA_CFG_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HWA_CFG_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HWA_CFG_WR_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HWA_CFG_WR_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HWA_CFG_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_HWA_CFG_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_CTRL_RD_MASK (0x00400000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_CTRL_RD_SHIFT (0x00000016U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_CTRL_WR_MASK (0x00800000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_CTRL_WR_SHIFT (0x00000017U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_RCM_RD_MASK (0x01000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_RCM_RD_SHIFT (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_RCM_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_RCM_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_RCM_WR_MASK (0x02000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_RCM_WR_SHIFT (0x00000019U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_RCM_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_RSS_RCM_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_MDO_RD_MASK (0x04000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_MDO_RD_SHIFT (0x0000001AU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_MDO_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_MDO_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_MDO_WR_MASK (0x08000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_MDO_WR_SHIFT (0x0000001BU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_MDO_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_HSM_PERIPH_ERRAGG_MASK0_TOP_MDO_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK0_RESETVAL                      (0x00000000U)

/* HSM_PERIPH_ERRAGG_STATUS0 */

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_CTRL_RD_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_CTRL_RD_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_CTRL_WR_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_CTRL_WR_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_RCM_RD_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_RCM_RD_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_RCM_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_RCM_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_RCM_WR_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_RCM_WR_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_RCM_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_MSS_RCM_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_CTRL_RD_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_CTRL_RD_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_CTRL_WR_MASK (0x00000020U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_CTRL_WR_SHIFT (0x00000005U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_RCM_RD_MASK (0x00000040U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_RCM_RD_SHIFT (0x00000006U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_RCM_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_RCM_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_RCM_WR_MASK (0x00000080U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_RCM_WR_SHIFT (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_RCM_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_RCM_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_AURORA_RD_MASK (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_AURORA_RD_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_AURORA_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_AURORA_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_AURORA_WR_MASK (0x00000200U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_AURORA_WR_SHIFT (0x00000009U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_AURORA_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_AURORA_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_SOC_CTRL_RD_MASK (0x00000400U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_SOC_CTRL_RD_SHIFT (0x0000000AU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_SOC_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_SOC_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_SOC_CTRL_WR_MASK (0x00000800U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_SOC_CTRL_WR_SHIFT (0x0000000BU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_SOC_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_SOC_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_CTRL_RD_MASK (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_CTRL_RD_SHIFT (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_CTRL_WR_MASK (0x00002000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_CTRL_WR_SHIFT (0x0000000DU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HSM_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CTRL_RD_MASK (0x00004000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CTRL_RD_SHIFT (0x0000000EU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CTRL_WR_MASK (0x00008000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CTRL_WR_SHIFT (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_RCM_RD_MASK (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_RCM_RD_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_RCM_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_RCM_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_RCM_WR_MASK (0x00020000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_RCM_WR_SHIFT (0x00000011U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_RCM_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_RCM_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CM4_CTRL_RD_MASK (0x00040000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CM4_CTRL_RD_SHIFT (0x00000012U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CM4_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CM4_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CM4_CTRL_WR_MASK (0x00080000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CM4_CTRL_WR_SHIFT (0x00000013U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CM4_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_DSS_CM4_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HWA_CFG_RD_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HWA_CFG_RD_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HWA_CFG_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HWA_CFG_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HWA_CFG_WR_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HWA_CFG_WR_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HWA_CFG_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_HWA_CFG_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_CTRL_RD_MASK (0x00400000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_CTRL_RD_SHIFT (0x00000016U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_CTRL_WR_MASK (0x00800000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_CTRL_WR_SHIFT (0x00000017U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_RCM_RD_MASK (0x01000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_RCM_RD_SHIFT (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_RCM_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_RCM_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_RCM_WR_MASK (0x02000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_RCM_WR_SHIFT (0x00000019U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_RCM_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_RSS_RCM_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_MDO_RD_MASK (0x04000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_MDO_RD_SHIFT (0x0000001AU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_MDO_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_MDO_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_MDO_WR_MASK (0x08000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_MDO_WR_SHIFT (0x0000001BU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_MDO_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_HSM_PERIPH_ERRAGG_STATUS0_TOP_MDO_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS0_RESETVAL                    (0x00000000U)

/* HSM_PERIPH_ERRAGG_STATUS_RAW0 */

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_CTRL_RD_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_CTRL_RD_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_CTRL_WR_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_CTRL_WR_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_RCM_RD_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_RCM_RD_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_RCM_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_RCM_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_RCM_WR_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_RCM_WR_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_RCM_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_MSS_RCM_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_CTRL_RD_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_CTRL_RD_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_CTRL_WR_MASK (0x00000020U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_CTRL_WR_SHIFT (0x00000005U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_RCM_RD_MASK (0x00000040U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_RCM_RD_SHIFT (0x00000006U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_RCM_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_RCM_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_RCM_WR_MASK (0x00000080U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_RCM_WR_SHIFT (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_RCM_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_RCM_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_AURORA_RD_MASK (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_AURORA_RD_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_AURORA_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_AURORA_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_AURORA_WR_MASK (0x00000200U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_AURORA_WR_SHIFT (0x00000009U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_AURORA_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_AURORA_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_SOC_CTRL_RD_MASK (0x00000400U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_SOC_CTRL_RD_SHIFT (0x0000000AU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_SOC_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_SOC_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_SOC_CTRL_WR_MASK (0x00000800U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_SOC_CTRL_WR_SHIFT (0x0000000BU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_SOC_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_SOC_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_CTRL_RD_MASK (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_CTRL_RD_SHIFT (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_CTRL_WR_MASK (0x00002000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_CTRL_WR_SHIFT (0x0000000DU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CTRL_RD_MASK (0x00004000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CTRL_RD_SHIFT (0x0000000EU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CTRL_WR_MASK (0x00008000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CTRL_WR_SHIFT (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_RCM_RD_MASK (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_RCM_RD_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_RCM_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_RCM_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_RCM_WR_MASK (0x00020000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_RCM_WR_SHIFT (0x00000011U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_RCM_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_RCM_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CM4_CTRL_RD_MASK (0x00040000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CM4_CTRL_RD_SHIFT (0x00000012U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CM4_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CM4_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CM4_CTRL_WR_MASK (0x00080000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CM4_CTRL_WR_SHIFT (0x00000013U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CM4_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_DSS_CM4_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HWA_CFG_RD_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HWA_CFG_RD_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HWA_CFG_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HWA_CFG_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HWA_CFG_WR_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HWA_CFG_WR_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HWA_CFG_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_HWA_CFG_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_CTRL_RD_MASK (0x00400000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_CTRL_RD_SHIFT (0x00000016U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_CTRL_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_CTRL_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_CTRL_WR_MASK (0x00800000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_CTRL_WR_SHIFT (0x00000017U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_CTRL_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_CTRL_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_RCM_RD_MASK (0x01000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_RCM_RD_SHIFT (0x00000018U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_RCM_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_RCM_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_RCM_WR_MASK (0x02000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_RCM_WR_SHIFT (0x00000019U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_RCM_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_RSS_RCM_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_MDO_RD_MASK (0x04000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_MDO_RD_SHIFT (0x0000001AU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_MDO_RD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_MDO_RD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_MDO_WR_MASK (0x08000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_MDO_WR_SHIFT (0x0000001BU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_MDO_WR_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_HSM_PERIPH_ERRAGG_STATUS_RAW0_TOP_MDO_WR_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW0_RESETVAL                (0x00000000U)

/* HSM_PERIPH_ERRAGG_MASK1 */

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_L2_BANKA_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_L2_BANKA_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_L2_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_L2_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_L2_BANKB_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_L2_BANKB_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_L2_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_L2_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_HSM_DTHE_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_HSM_DTHE_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_HSM_DTHE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_HSM_DTHE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_MBOX_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_MBOX_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_PCRA_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_PCRA_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_PCRA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_PCRA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_QSPI_MASK (0x00000020U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_QSPI_SHIFT (0x00000005U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_QSPI_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_QSPI_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_CR5A_AXIS_MASK (0x00000040U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_CR5A_AXIS_SHIFT (0x00000006U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_CR5A_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_CR5A_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_CR5B_AXIS_MASK (0x00000080U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_CR5B_AXIS_SHIFT (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_CR5B_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_MSS_CR5B_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKA_MASK (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKA_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKB_MASK (0x00000200U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKB_SHIFT (0x00000009U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKC_MASK (0x00000400U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKC_SHIFT (0x0000000AU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKD_MASK (0x00000800U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKD_SHIFT (0x0000000BU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_L3_BANKD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_HWA_DMA0_MASK (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_HWA_DMA0_SHIFT (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_HWA_DMA0_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_HWA_DMA0_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_HWA_DMA1_MASK (0x00002000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_HWA_DMA1_SHIFT (0x0000000DU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_HWA_DMA1_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_HWA_DMA1_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_HWA_PROC_MASK (0x00004000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_HWA_PROC_SHIFT (0x0000000EU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_HWA_PROC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_HWA_PROC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_MBOX_MASK (0x00008000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_MBOX_SHIFT (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_DSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_HSM_MASK (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_HSM_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_HSM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_HSM_PERIPH_ERRAGG_MASK1_MPU_RD_HSM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_MASK1_RESETVAL                      (0x00000000U)

/* HSM_PERIPH_ERRAGG_STATUS1 */

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_L2_BANKA_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_L2_BANKA_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_L2_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_L2_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_L2_BANKB_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_L2_BANKB_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_L2_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_L2_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_HSM_DTHE_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_HSM_DTHE_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_HSM_DTHE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_HSM_DTHE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_MBOX_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_MBOX_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_PCRA_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_PCRA_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_PCRA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_PCRA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_QSPI_MASK (0x00000020U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_QSPI_SHIFT (0x00000005U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_QSPI_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_QSPI_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_CR5A_AXIS_MASK (0x00000040U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_CR5A_AXIS_SHIFT (0x00000006U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_CR5A_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_CR5A_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_CR5B_AXIS_MASK (0x00000080U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_CR5B_AXIS_SHIFT (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_CR5B_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_MSS_CR5B_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKA_MASK (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKA_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKB_MASK (0x00000200U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKB_SHIFT (0x00000009U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKC_MASK (0x00000400U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKC_SHIFT (0x0000000AU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKD_MASK (0x00000800U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKD_SHIFT (0x0000000BU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_L3_BANKD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_HWA_DMA0_MASK (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_HWA_DMA0_SHIFT (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_HWA_DMA0_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_HWA_DMA0_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_HWA_DMA1_MASK (0x00002000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_HWA_DMA1_SHIFT (0x0000000DU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_HWA_DMA1_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_HWA_DMA1_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_HWA_PROC_MASK (0x00004000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_HWA_PROC_SHIFT (0x0000000EU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_HWA_PROC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_HWA_PROC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_MBOX_MASK (0x00008000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_MBOX_SHIFT (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_DSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_HSM_MASK (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_HSM_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_HSM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_HSM_PERIPH_ERRAGG_STATUS1_MPU_RD_HSM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS1_RESETVAL                    (0x00000000U)

/* HSM_PERIPH_ERRAGG_STATUS_RAW1 */

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_L2_BANKA_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_L2_BANKA_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_L2_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_L2_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_L2_BANKB_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_L2_BANKB_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_L2_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_L2_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_HSM_DTHE_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_HSM_DTHE_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_HSM_DTHE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_HSM_DTHE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_MBOX_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_MBOX_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_PCRA_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_PCRA_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_PCRA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_PCRA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_QSPI_MASK (0x00000020U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_QSPI_SHIFT (0x00000005U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_QSPI_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_QSPI_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_CR5A_AXIS_MASK (0x00000040U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_CR5A_AXIS_SHIFT (0x00000006U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_CR5A_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_CR5A_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_CR5B_AXIS_MASK (0x00000080U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_CR5B_AXIS_SHIFT (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_CR5B_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_MSS_CR5B_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKA_MASK (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKA_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKB_MASK (0x00000200U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKB_SHIFT (0x00000009U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKC_MASK (0x00000400U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKC_SHIFT (0x0000000AU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKD_MASK (0x00000800U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKD_SHIFT (0x0000000BU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_L3_BANKD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_HWA_DMA0_MASK (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_HWA_DMA0_SHIFT (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_HWA_DMA0_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_HWA_DMA0_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_HWA_DMA1_MASK (0x00002000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_HWA_DMA1_SHIFT (0x0000000DU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_HWA_DMA1_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_HWA_DMA1_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_HWA_PROC_MASK (0x00004000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_HWA_PROC_SHIFT (0x0000000EU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_HWA_PROC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_HWA_PROC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_MBOX_MASK (0x00008000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_MBOX_SHIFT (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_DSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_HSM_MASK (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_HSM_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_HSM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_HSM_PERIPH_ERRAGG_STATUS_RAW1_MPU_RD_HSM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_PERIPH_ERRAGG_STATUS_RAW1_RESETVAL                (0x00000000U)

/* HSM_CM4_AHB_ERRAGG_MASK */

#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK_HSM_CM4_AHB_ERRAGG_MASK_IBUS_WRITE_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK_HSM_CM4_AHB_ERRAGG_MASK_IBUS_WRITE_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK_HSM_CM4_AHB_ERRAGG_MASK_IBUS_WRITE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK_HSM_CM4_AHB_ERRAGG_MASK_IBUS_WRITE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK_HSM_CM4_AHB_ERRAGG_MASK_DBUS_WRITE_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK_HSM_CM4_AHB_ERRAGG_MASK_DBUS_WRITE_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK_HSM_CM4_AHB_ERRAGG_MASK_DBUS_WRITE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK_HSM_CM4_AHB_ERRAGG_MASK_DBUS_WRITE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK_HSM_CM4_AHB_ERRAGG_MASK_SBUS_WRITE_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK_HSM_CM4_AHB_ERRAGG_MASK_SBUS_WRITE_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK_HSM_CM4_AHB_ERRAGG_MASK_SBUS_WRITE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK_HSM_CM4_AHB_ERRAGG_MASK_SBUS_WRITE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_MASK_RESETVAL                      (0x00000000U)

/* HSM_CM4_AHB_ERRAGG_STATUS */

#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_HSM_CM4_AHB_ERRAGG_STATUS_IBUS_WRITE_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_HSM_CM4_AHB_ERRAGG_STATUS_IBUS_WRITE_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_HSM_CM4_AHB_ERRAGG_STATUS_IBUS_WRITE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_HSM_CM4_AHB_ERRAGG_STATUS_IBUS_WRITE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_HSM_CM4_AHB_ERRAGG_STATUS_DBUS_WRITE_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_HSM_CM4_AHB_ERRAGG_STATUS_DBUS_WRITE_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_HSM_CM4_AHB_ERRAGG_STATUS_DBUS_WRITE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_HSM_CM4_AHB_ERRAGG_STATUS_DBUS_WRITE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_HSM_CM4_AHB_ERRAGG_STATUS_SBUS_WRITE_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_HSM_CM4_AHB_ERRAGG_STATUS_SBUS_WRITE_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_HSM_CM4_AHB_ERRAGG_STATUS_SBUS_WRITE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_HSM_CM4_AHB_ERRAGG_STATUS_SBUS_WRITE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RESETVAL                    (0x00000000U)

/* HSM_CM4_AHB_ERRAGG_STATUS_RAW */

#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW_HSM_CM4_AHB_ERRAGG_STATUS_RAW_IBUS_WRITE_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW_HSM_CM4_AHB_ERRAGG_STATUS_RAW_IBUS_WRITE_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW_HSM_CM4_AHB_ERRAGG_STATUS_RAW_IBUS_WRITE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW_HSM_CM4_AHB_ERRAGG_STATUS_RAW_IBUS_WRITE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW_HSM_CM4_AHB_ERRAGG_STATUS_RAW_DBUS_WRITE_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW_HSM_CM4_AHB_ERRAGG_STATUS_RAW_DBUS_WRITE_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW_HSM_CM4_AHB_ERRAGG_STATUS_RAW_DBUS_WRITE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW_HSM_CM4_AHB_ERRAGG_STATUS_RAW_DBUS_WRITE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW_HSM_CM4_AHB_ERRAGG_STATUS_RAW_SBUS_WRITE_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW_HSM_CM4_AHB_ERRAGG_STATUS_RAW_SBUS_WRITE_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW_HSM_CM4_AHB_ERRAGG_STATUS_RAW_SBUS_WRITE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW_HSM_CM4_AHB_ERRAGG_STATUS_RAW_SBUS_WRITE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_CM4_AHB_ERRAGG_STATUS_RAW_RESETVAL                (0x00000000U)

/* HSM_MPU_ERRAGG_MASK0 */

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_L2_BANKA_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_L2_BANKA_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_L2_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_L2_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_L2_BANKB_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_L2_BANKB_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_L2_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_L2_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_HSM_DTHE_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_HSM_DTHE_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_HSM_DTHE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_HSM_DTHE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_MBOX_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_MBOX_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_PCRA_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_PCRA_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_PCRA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_PCRA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_QSPI_MASK (0x00000020U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_QSPI_SHIFT (0x00000005U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_QSPI_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_QSPI_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_CR5A_AXIS_MASK (0x00000040U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_CR5A_AXIS_SHIFT (0x00000006U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_CR5A_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_CR5A_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_CR5B_AXIS_MASK (0x00000080U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_CR5B_AXIS_SHIFT (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_CR5B_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_MSS_CR5B_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKA_MASK (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKA_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKB_MASK (0x00000200U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKB_SHIFT (0x00000009U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKC_MASK (0x00000400U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKC_SHIFT (0x0000000AU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKD_MASK (0x00000800U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKD_SHIFT (0x0000000BU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_L3_BANKD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_HWA_DMA0_MASK (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_HWA_DMA0_SHIFT (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_HWA_DMA0_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_HWA_DMA0_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_HWA_DMA1_MASK (0x00002000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_HWA_DMA1_SHIFT (0x0000000DU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_HWA_DMA1_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_HWA_DMA1_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_HWA_PROC_MASK (0x00004000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_HWA_PROC_SHIFT (0x0000000EU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_HWA_PROC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_HWA_PROC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_MBOX_MASK (0x00008000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_MBOX_SHIFT (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_DSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_HSM_MASK (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_HSM_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_HSM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_HSM_MPU_ERRAGG_MASK0_MPU_ADDR_HSM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK0_RESETVAL                         (0x00000000U)

/* HSM_MPU_ERRAGG_STATUS0 */

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_L2_BANKA_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_L2_BANKA_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_L2_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_L2_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_L2_BANKB_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_L2_BANKB_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_L2_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_L2_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_HSM_DTHE_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_HSM_DTHE_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_HSM_DTHE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_HSM_DTHE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_MBOX_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_MBOX_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_PCRA_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_PCRA_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_PCRA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_PCRA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_QSPI_MASK (0x00000020U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_QSPI_SHIFT (0x00000005U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_QSPI_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_QSPI_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_CR5A_AXIS_MASK (0x00000040U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_CR5A_AXIS_SHIFT (0x00000006U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_CR5A_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_CR5A_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_CR5B_AXIS_MASK (0x00000080U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_CR5B_AXIS_SHIFT (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_CR5B_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_MSS_CR5B_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKA_MASK (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKA_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKB_MASK (0x00000200U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKB_SHIFT (0x00000009U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKC_MASK (0x00000400U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKC_SHIFT (0x0000000AU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKD_MASK (0x00000800U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKD_SHIFT (0x0000000BU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_L3_BANKD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_HWA_DMA0_MASK (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_HWA_DMA0_SHIFT (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_HWA_DMA0_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_HWA_DMA0_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_HWA_DMA1_MASK (0x00002000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_HWA_DMA1_SHIFT (0x0000000DU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_HWA_DMA1_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_HWA_DMA1_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_HWA_PROC_MASK (0x00004000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_HWA_PROC_SHIFT (0x0000000EU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_HWA_PROC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_HWA_PROC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_MBOX_MASK (0x00008000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_MBOX_SHIFT (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_DSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_HSM_MASK (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_HSM_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_HSM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_HSM_MPU_ERRAGG_STATUS0_MPU_ADDR_HSM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS0_RESETVAL                       (0x00000000U)

/* HSM_MPU_ERRAGG_STATUS_RAW0 */

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_L2_BANKA_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_L2_BANKA_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_L2_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_L2_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_L2_BANKB_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_L2_BANKB_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_L2_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_L2_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_HSM_DTHE_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_HSM_DTHE_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_HSM_DTHE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_HSM_DTHE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_MBOX_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_MBOX_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_PCRA_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_PCRA_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_PCRA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_PCRA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_QSPI_MASK (0x00000020U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_QSPI_SHIFT (0x00000005U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_QSPI_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_QSPI_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_CR5A_AXIS_MASK (0x00000040U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_CR5A_AXIS_SHIFT (0x00000006U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_CR5A_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_CR5A_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_CR5B_AXIS_MASK (0x00000080U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_CR5B_AXIS_SHIFT (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_CR5B_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_MSS_CR5B_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKA_MASK (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKA_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKB_MASK (0x00000200U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKB_SHIFT (0x00000009U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKC_MASK (0x00000400U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKC_SHIFT (0x0000000AU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKD_MASK (0x00000800U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKD_SHIFT (0x0000000BU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_L3_BANKD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_HWA_DMA0_MASK (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_HWA_DMA0_SHIFT (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_HWA_DMA0_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_HWA_DMA0_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_HWA_DMA1_MASK (0x00002000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_HWA_DMA1_SHIFT (0x0000000DU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_HWA_DMA1_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_HWA_DMA1_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_HWA_PROC_MASK (0x00004000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_HWA_PROC_SHIFT (0x0000000EU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_HWA_PROC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_HWA_PROC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_MBOX_MASK (0x00008000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_MBOX_SHIFT (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_DSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_HSM_MASK (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_HSM_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_HSM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_HSM_MPU_ERRAGG_STATUS_RAW0_MPU_ADDR_HSM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW0_RESETVAL                   (0x00000000U)

/* HSM_MPU_ERRAGG_MASK1 */

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_L2_BANKA_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_L2_BANKA_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_L2_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_L2_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_L2_BANKB_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_L2_BANKB_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_L2_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_L2_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_HSM_DTHE_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_HSM_DTHE_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_HSM_DTHE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_HSM_DTHE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_MBOX_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_MBOX_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_PCRA_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_PCRA_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_PCRA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_PCRA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_QSPI_MASK (0x00000020U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_QSPI_SHIFT (0x00000005U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_QSPI_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_QSPI_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_CR5A_AXIS_MASK (0x00000040U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_CR5A_AXIS_SHIFT (0x00000006U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_CR5A_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_CR5A_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_CR5B_AXIS_MASK (0x00000080U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_CR5B_AXIS_SHIFT (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_CR5B_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_MSS_CR5B_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKA_MASK (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKA_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKB_MASK (0x00000200U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKB_SHIFT (0x00000009U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKC_MASK (0x00000400U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKC_SHIFT (0x0000000AU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKD_MASK (0x00000800U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKD_SHIFT (0x0000000BU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_L3_BANKD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_HWA_DMA0_MASK (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_HWA_DMA0_SHIFT (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_HWA_DMA0_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_HWA_DMA0_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_HWA_DMA1_MASK (0x00002000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_HWA_DMA1_SHIFT (0x0000000DU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_HWA_DMA1_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_HWA_DMA1_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_HWA_PROC_MASK (0x00004000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_HWA_PROC_SHIFT (0x0000000EU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_HWA_PROC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_HWA_PROC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_MBOX_MASK (0x00008000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_MBOX_SHIFT (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_DSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_HSM_MASK (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_HSM_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_HSM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_HSM_MPU_ERRAGG_MASK1_MPU_PROT_HSM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_MASK1_RESETVAL                         (0x00000000U)

/* HSM_MPU_ERRAGG_STATUS1 */

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_L2_BANKA_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_L2_BANKA_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_L2_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_L2_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_L2_BANKB_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_L2_BANKB_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_L2_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_L2_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_HSM_DTHE_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_HSM_DTHE_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_HSM_DTHE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_HSM_DTHE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_MBOX_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_MBOX_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_PCRA_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_PCRA_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_PCRA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_PCRA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_QSPI_MASK (0x00000020U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_QSPI_SHIFT (0x00000005U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_QSPI_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_QSPI_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_CR5A_AXIS_MASK (0x00000040U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_CR5A_AXIS_SHIFT (0x00000006U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_CR5A_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_CR5A_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_CR5B_AXIS_MASK (0x00000080U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_CR5B_AXIS_SHIFT (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_CR5B_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_MSS_CR5B_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKA_MASK (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKA_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKB_MASK (0x00000200U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKB_SHIFT (0x00000009U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKC_MASK (0x00000400U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKC_SHIFT (0x0000000AU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKD_MASK (0x00000800U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKD_SHIFT (0x0000000BU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_L3_BANKD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_HWA_DMA0_MASK (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_HWA_DMA0_SHIFT (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_HWA_DMA0_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_HWA_DMA0_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_HWA_DMA1_MASK (0x00002000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_HWA_DMA1_SHIFT (0x0000000DU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_HWA_DMA1_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_HWA_DMA1_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_HWA_PROC_MASK (0x00004000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_HWA_PROC_SHIFT (0x0000000EU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_HWA_PROC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_HWA_PROC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_MBOX_MASK (0x00008000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_MBOX_SHIFT (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_DSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_HSM_MASK (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_HSM_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_HSM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_HSM_MPU_ERRAGG_STATUS1_MPU_PROT_HSM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS1_RESETVAL                       (0x00000000U)

/* HSM_MPU_ERRAGG_STATUS_RAW1 */

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_L2_BANKA_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_L2_BANKA_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_L2_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_L2_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_L2_BANKB_MASK (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_L2_BANKB_SHIFT (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_L2_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_L2_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_HSM_DTHE_MASK (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_HSM_DTHE_SHIFT (0x00000002U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_HSM_DTHE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_HSM_DTHE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_MBOX_MASK (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_MBOX_SHIFT (0x00000003U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_PCRA_MASK (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_PCRA_SHIFT (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_PCRA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_PCRA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_QSPI_MASK (0x00000020U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_QSPI_SHIFT (0x00000005U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_QSPI_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_QSPI_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_CR5A_AXIS_MASK (0x00000040U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_CR5A_AXIS_SHIFT (0x00000006U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_CR5A_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_CR5A_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_CR5B_AXIS_MASK (0x00000080U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_CR5B_AXIS_SHIFT (0x00000007U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_CR5B_AXIS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_MSS_CR5B_AXIS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKA_MASK (0x00000100U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKA_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKA_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKA_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKB_MASK (0x00000200U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKB_SHIFT (0x00000009U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKB_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKB_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKC_MASK (0x00000400U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKC_SHIFT (0x0000000AU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKD_MASK (0x00000800U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKD_SHIFT (0x0000000BU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKD_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_L3_BANKD_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_HWA_DMA0_MASK (0x00001000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_HWA_DMA0_SHIFT (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_HWA_DMA0_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_HWA_DMA0_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_HWA_DMA1_MASK (0x00002000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_HWA_DMA1_SHIFT (0x0000000DU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_HWA_DMA1_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_HWA_DMA1_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_HWA_PROC_MASK (0x00004000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_HWA_PROC_SHIFT (0x0000000EU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_HWA_PROC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_HWA_PROC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_MBOX_MASK (0x00008000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_MBOX_SHIFT (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_MBOX_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_DSS_MBOX_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_HSM_MASK (0x00010000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_HSM_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_HSM_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_HSM_MPU_ERRAGG_STATUS_RAW1_MPU_PROT_HSM_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_MPU_ERRAGG_STATUS_RAW1_RESETVAL                   (0x00000000U)

/* ISC_CTRL_REG_HSM_CM4 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_PRIVID_RESETVAL (0x00000001U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_PRIVID_MAX  (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_SEC_MASK    (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_SEC_SHIFT   (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_SEC_MAX     (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_NONSEC_MAX  (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_PASS_MASK   (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_PASS_SHIFT  (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_ISC_CTRL_REG_HSM_CM4_PASS_MAX    (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_CM4_RESETVAL                         (0x00000100U)

/* ISC_CTRL_REG_HSM_TPTC_A0 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_PRIVID_RESETVAL (0x00000001U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_ISC_CTRL_REG_HSM_TPTC_A0_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A0_RESETVAL                     (0x00000100U)

/* ISC_CTRL_REG_HSM_TPTC_A1 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_PRIVID_RESETVAL (0x00000001U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_ISC_CTRL_REG_HSM_TPTC_A1_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_HSM_TPTC_A1_RESETVAL                     (0x00000100U)

/* HSM_PBIST_SELFTEST */

#define CSL_HSM_SOC_CTRL_HSM_PBIST_SELFTEST_HSM_PBIST_SELFTEST_KEY_MASK        (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HSM_PBIST_SELFTEST_HSM_PBIST_SELFTEST_KEY_SHIFT       (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PBIST_SELFTEST_HSM_PBIST_SELFTEST_KEY_RESETVAL    (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PBIST_SELFTEST_HSM_PBIST_SELFTEST_KEY_MAX         (0x0000000FU)

#define CSL_HSM_SOC_CTRL_HSM_PBIST_SELFTEST_HSM_PBIST_SELFTEST_RESET_MASK      (0x000000F0U)
#define CSL_HSM_SOC_CTRL_HSM_PBIST_SELFTEST_HSM_PBIST_SELFTEST_RESET_SHIFT     (0x00000004U)
#define CSL_HSM_SOC_CTRL_HSM_PBIST_SELFTEST_HSM_PBIST_SELFTEST_RESET_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_PBIST_SELFTEST_HSM_PBIST_SELFTEST_RESET_MAX       (0x0000000FU)

#define CSL_HSM_SOC_CTRL_HSM_PBIST_SELFTEST_RESETVAL                           (0x00000000U)

/* ISC_CTRL_REG_MSS_R5FA_AXI */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_PRIVID_RESETVAL (0x00000002U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_ISC_CTRL_REG_MSS_R5FA_AXI_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FA_AXI_RESETVAL                    (0x00000200U)

/* ISC_CTRL_REG_MSS_R5FB_AXI */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_PRIVID_RESETVAL (0x00000002U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_ISC_CTRL_REG_MSS_R5FB_AXI_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_R5FB_AXI_RESETVAL                    (0x00000200U)

/* ISC_CTRL_REG_MSS_TPTC_A0 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_PRIVID_RESETVAL (0x00000002U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_ISC_CTRL_REG_MSS_TPTC_A0_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A0_RESETVAL                     (0x00000200U)

/* ISC_CTRL_REG_MSS_TPTC_A1 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_PRIVID_RESETVAL (0x00000002U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_ISC_CTRL_REG_MSS_TPTC_A1_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_A1_RESETVAL                     (0x00000200U)

/* ISC_CTRL_REG_MSS_TPTC_B0 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_PRIVID_RESETVAL (0x00000002U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_ISC_CTRL_REG_MSS_TPTC_B0_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_TPTC_B0_RESETVAL                     (0x00000200U)

/* ISC_CTRL_REG_MSS_ETHERNET_DMA */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_PRIVID_RESETVAL (0x00000002U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_ISC_CTRL_REG_MSS_ETHERNET_DMA_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_MSS_ETHERNET_DMA_RESETVAL                (0x00000200U)

/* ISC_CTRL_REG_DBG_JTAG */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_PRIVID_RESETVAL (0x00000004U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_SEC_MASK  (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_SEC_MAX   (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_ISC_CTRL_REG_DBG_JTAG_PASS_MAX  (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_JTAG_RESETVAL                        (0x00000400U)

/* ISC_CTRL_REG_DBG_RS232 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_PRIVID_RESETVAL (0x00000004U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_ISC_CTRL_REG_DBG_RS232_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DBG_RS232_RESETVAL                       (0x00000400U)

/* ISC_CTRL_REG_DMM */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_PRIVID_MASK         (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_PRIVID_SHIFT        (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_PRIVID_RESETVAL     (0x00000004U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_PRIVID_MAX          (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_SEC_MASK            (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_SEC_SHIFT           (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_SEC_RESETVAL        (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_SEC_MAX             (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_NONSEC_MASK         (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_NONSEC_SHIFT        (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_NONSEC_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_NONSEC_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_PASS_MASK           (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_PASS_SHIFT          (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_PASS_RESETVAL       (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_ISC_CTRL_REG_DMM_PASS_MAX            (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DMM_RESETVAL                             (0x00000400U)

/* ISC_CTRL_REG_DSS_MDMA */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_PRIVID_RESETVAL (0x00000005U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_SEC_MASK  (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_SEC_MAX   (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_ISC_CTRL_REG_DSS_MDMA_PASS_MAX  (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_MDMA_RESETVAL                        (0x00000500U)

/* ISC_CTRL_REG_DSS_TPTC_A0 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_PRIVID_RESETVAL (0x00000005U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_ISC_CTRL_REG_DSS_TPTC_A0_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A0_RESETVAL                     (0x00000500U)

/* ISC_CTRL_REG_DSS_TPTC_A1 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_PRIVID_RESETVAL (0x00000005U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_ISC_CTRL_REG_DSS_TPTC_A1_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_A1_RESETVAL                     (0x00000500U)

/* ISC_CTRL_REG_DSS_TPTC_B0 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_PRIVID_RESETVAL (0x00000005U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_ISC_CTRL_REG_DSS_TPTC_B0_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B0_RESETVAL                     (0x00000500U)

/* ISC_CTRL_REG_DSS_TPTC_B1 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_PRIVID_RESETVAL (0x00000005U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_ISC_CTRL_REG_DSS_TPTC_B1_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_B1_RESETVAL                     (0x00000500U)

/* ISC_CTRL_REG_DSS_TPTC_C0 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_PRIVID_RESETVAL (0x00000005U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_ISC_CTRL_REG_DSS_TPTC_C0_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C0_RESETVAL                     (0x00000500U)

/* ISC_CTRL_REG_DSS_TPTC_C1 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_PRIVID_RESETVAL (0x00000005U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_ISC_CTRL_REG_DSS_TPTC_C1_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C1_RESETVAL                     (0x00000500U)

/* ISC_CTRL_REG_DSS_TPTC_C2 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_PRIVID_RESETVAL (0x00000005U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_ISC_CTRL_REG_DSS_TPTC_C2_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C2_RESETVAL                     (0x00000500U)

/* ISC_CTRL_REG_DSS_TPTC_C3 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_PRIVID_RESETVAL (0x00000005U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_ISC_CTRL_REG_DSS_TPTC_C3_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C3_RESETVAL                     (0x00000500U)

/* ISC_CTRL_REG_DSS_TPTC_C4 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_PRIVID_RESETVAL (0x00000005U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_ISC_CTRL_REG_DSS_TPTC_C4_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C4_RESETVAL                     (0x00000500U)

/* ISC_CTRL_REG_DSS_TPTC_C5 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_PRIVID_RESETVAL (0x00000005U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_ISC_CTRL_REG_DSS_TPTC_C5_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_TPTC_C5_RESETVAL                     (0x00000500U)

/* ISC_CTRL_REG_DSS_HWA_CM4 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_PRIVID_RESETVAL (0x00000005U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_ISC_CTRL_REG_DSS_HWA_CM4_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_DSS_HWA_CM4_RESETVAL                     (0x00000500U)

/* ISC_CTRL_REG_RSS_CSIA */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_PRIVID_RESETVAL (0x00000006U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_ISC_CTRL_REG_RSS_CSIA_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CSIA_RESETVAL                       (0x00000600U)

/* ISC_CTRL_REG_RSS_CR4 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_PRIVID_RESETVAL (0x00000006U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_SEC_MASK  (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_SEC_MAX   (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_ISC_CTRL_REG_RSS_CR4_PASS_MAX  (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_CR4_RESETVAL                        (0x00000600U)

/* ISC_CTRL_REG_RSS_TPTC_A0 */

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_PRIVID_MASK (0x00000F00U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_PRIVID_SHIFT (0x00000008U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_PRIVID_RESETVAL (0x00000006U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_PRIVID_MAX (0x0000000FU)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_SEC_MASK (0x00070000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_SEC_SHIFT (0x00000010U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_SEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_SEC_MAX (0x00000007U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_NONSEC_MASK (0x00100000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_NONSEC_SHIFT (0x00000014U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_NONSEC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_NONSEC_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_PASS_MASK (0x00200000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_PASS_SHIFT (0x00000015U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_PASS_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_ISC_CTRL_REG_RSS_TPTC_A0_PASS_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_ISC_CTRL_REG_RSS_TPTC_A0_RESETVAL                    (0x00000600U)

/* DBG_MASTERS_PRIVID_OVERRIDE */

#define CSL_HSM_SOC_CTRL_DBG_MASTERS_PRIVID_OVERRIDE_DBG_MASTERS_PRIVID_OVERRIDE_ENABLE_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_DBG_MASTERS_PRIVID_OVERRIDE_DBG_MASTERS_PRIVID_OVERRIDE_ENABLE_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_DBG_MASTERS_PRIVID_OVERRIDE_DBG_MASTERS_PRIVID_OVERRIDE_ENABLE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_DBG_MASTERS_PRIVID_OVERRIDE_DBG_MASTERS_PRIVID_OVERRIDE_ENABLE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_DBG_MASTERS_PRIVID_OVERRIDE_RESETVAL                  (0x00000000U)

/* HSM_RTC_CFG_CTRL */

#define CSL_HSM_SOC_CTRL_HSM_RTC_CFG_CTRL_HSM_RTC_CFG_CTRL_COUNTER_READ_ENABLE_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_RTC_CFG_CTRL_HSM_RTC_CFG_CTRL_COUNTER_READ_ENABLE_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_RTC_CFG_CTRL_HSM_RTC_CFG_CTRL_COUNTER_READ_ENABLE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_RTC_CFG_CTRL_HSM_RTC_CFG_CTRL_COUNTER_READ_ENABLE_MAX (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_RTC_CFG_CTRL_RESETVAL                             (0x00000000U)

/* HSM_RTC_CFG_STATUS */

#define CSL_HSM_SOC_CTRL_HSM_RTC_CFG_STATUS_HSM_RTC_CFG_STATUS_READ_VALID_MASK (0x00000001U)
#define CSL_HSM_SOC_CTRL_HSM_RTC_CFG_STATUS_HSM_RTC_CFG_STATUS_READ_VALID_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_RTC_CFG_STATUS_HSM_RTC_CFG_STATUS_READ_VALID_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_RTC_CFG_STATUS_HSM_RTC_CFG_STATUS_READ_VALID_MAX  (0x00000001U)

#define CSL_HSM_SOC_CTRL_HSM_RTC_CFG_STATUS_RESETVAL                           (0x00000000U)

/* HSM_RTC_MSB_COUNTER */

#define CSL_HSM_SOC_CTRL_HSM_RTC_MSB_COUNTER_HSM_RTC_MSB_COUNTER_VALUE_MASK    (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HSM_RTC_MSB_COUNTER_HSM_RTC_MSB_COUNTER_VALUE_SHIFT   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_RTC_MSB_COUNTER_HSM_RTC_MSB_COUNTER_VALUE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_RTC_MSB_COUNTER_HSM_RTC_MSB_COUNTER_VALUE_MAX     (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HSM_RTC_MSB_COUNTER_RESETVAL                          (0x00000000U)

/* HSM_RTC_LSB_COUNTER */

#define CSL_HSM_SOC_CTRL_HSM_RTC_LSB_COUNTER_HSM_RTC_LSB_COUNTER_VALUE_MASK    (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HSM_RTC_LSB_COUNTER_HSM_RTC_LSB_COUNTER_VALUE_SHIFT   (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_RTC_LSB_COUNTER_HSM_RTC_LSB_COUNTER_VALUE_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_RTC_LSB_COUNTER_HSM_RTC_LSB_COUNTER_VALUE_MAX     (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HSM_RTC_LSB_COUNTER_RESETVAL                          (0x00000000U)

/* HSM_TO_MSS_DMA_MASK */

#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_DMA_MASK_HSM_TO_MSS_DMA_MASK_AES_MASK      (0x000000FFU)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_DMA_MASK_HSM_TO_MSS_DMA_MASK_AES_SHIFT     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_DMA_MASK_HSM_TO_MSS_DMA_MASK_AES_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_DMA_MASK_HSM_TO_MSS_DMA_MASK_AES_MAX       (0x000000FFU)

#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_DMA_MASK_HSM_TO_MSS_DMA_MASK_SHA_MASK      (0x00003F00U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_DMA_MASK_HSM_TO_MSS_DMA_MASK_SHA_SHIFT     (0x00000008U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_DMA_MASK_HSM_TO_MSS_DMA_MASK_SHA_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_DMA_MASK_HSM_TO_MSS_DMA_MASK_SHA_MAX       (0x0000003FU)

#define CSL_HSM_SOC_CTRL_HSM_TO_MSS_DMA_MASK_RESETVAL                          (0x00000000U)

/* EFUSE_STATUS */

#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_TI_EFUSE_ERROR_MASK         (0x0000001FU)
#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_TI_EFUSE_ERROR_SHIFT        (0x00000000U)
#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_TI_EFUSE_ERROR_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_TI_EFUSE_ERROR_MAX          (0x0000001FU)

#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_TI_EFUSE_READY_MASK         (0x00000100U)
#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_TI_EFUSE_READY_SHIFT        (0x00000008U)
#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_TI_EFUSE_READY_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_TI_EFUSE_READY_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_CUST_EFUSE_ERROR_MASK       (0x0001F000U)
#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_CUST_EFUSE_ERROR_SHIFT      (0x0000000CU)
#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_CUST_EFUSE_ERROR_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_CUST_EFUSE_ERROR_MAX        (0x0000001FU)

#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_CUST_EFUSE_READY_MASK       (0x00100000U)
#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_CUST_EFUSE_READY_SHIFT      (0x00000014U)
#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_CUST_EFUSE_READY_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_EFUSE_STATUS_CUST_EFUSE_READY_MAX        (0x00000001U)

#define CSL_HSM_SOC_CTRL_EFUSE_STATUS_RESETVAL                                 (0x00000000U)

/* HW_SPARE_RW0 */

#define CSL_HSM_SOC_CTRL_HW_SPARE_RW0_HW_SPARE_RW0_HW_SPARE_RW0_MASK           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW0_HW_SPARE_RW0_HW_SPARE_RW0_SHIFT          (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW0_HW_SPARE_RW0_HW_SPARE_RW0_RESETVAL       (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW0_HW_SPARE_RW0_HW_SPARE_RW0_MAX            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HW_SPARE_RW0_RESETVAL                                 (0x00000000U)

/* HW_SPARE_RW1 */

#define CSL_HSM_SOC_CTRL_HW_SPARE_RW1_HW_SPARE_RW1_HW_SPARE_RW1_MASK           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW1_HW_SPARE_RW1_HW_SPARE_RW1_SHIFT          (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW1_HW_SPARE_RW1_HW_SPARE_RW1_RESETVAL       (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW1_HW_SPARE_RW1_HW_SPARE_RW1_MAX            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HW_SPARE_RW1_RESETVAL                                 (0x00000000U)

/* HW_SPARE_RW2 */

#define CSL_HSM_SOC_CTRL_HW_SPARE_RW2_HW_SPARE_RW2_HW_SPARE_RW2_MASK           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW2_HW_SPARE_RW2_HW_SPARE_RW2_SHIFT          (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW2_HW_SPARE_RW2_HW_SPARE_RW2_RESETVAL       (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW2_HW_SPARE_RW2_HW_SPARE_RW2_MAX            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HW_SPARE_RW2_RESETVAL                                 (0x00000000U)

/* HW_SPARE_RW3 */

#define CSL_HSM_SOC_CTRL_HW_SPARE_RW3_HW_SPARE_RW3_HW_SPARE_RW3_MASK           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW3_HW_SPARE_RW3_HW_SPARE_RW3_SHIFT          (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW3_HW_SPARE_RW3_HW_SPARE_RW3_RESETVAL       (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RW3_HW_SPARE_RW3_HW_SPARE_RW3_MAX            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HW_SPARE_RW3_RESETVAL                                 (0x00000000U)

/* HW_SPARE_RO0 */

#define CSL_HSM_SOC_CTRL_HW_SPARE_RO0_HW_SPARE_RO0_HW_SPARE_RO0_MASK           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO0_HW_SPARE_RO0_HW_SPARE_RO0_SHIFT          (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO0_HW_SPARE_RO0_HW_SPARE_RO0_RESETVAL       (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO0_HW_SPARE_RO0_HW_SPARE_RO0_MAX            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HW_SPARE_RO0_RESETVAL                                 (0x00000000U)

/* HW_SPARE_RO1 */

#define CSL_HSM_SOC_CTRL_HW_SPARE_RO1_HW_SPARE_RO1_HW_SPARE_RO1_MASK           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO1_HW_SPARE_RO1_HW_SPARE_RO1_SHIFT          (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO1_HW_SPARE_RO1_HW_SPARE_RO1_RESETVAL       (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO1_HW_SPARE_RO1_HW_SPARE_RO1_MAX            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HW_SPARE_RO1_RESETVAL                                 (0x00000000U)

/* HW_SPARE_RO2 */

#define CSL_HSM_SOC_CTRL_HW_SPARE_RO2_HW_SPARE_RO2_HW_SPARE_RO2_MASK           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO2_HW_SPARE_RO2_HW_SPARE_RO2_SHIFT          (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO2_HW_SPARE_RO2_HW_SPARE_RO2_RESETVAL       (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO2_HW_SPARE_RO2_HW_SPARE_RO2_MAX            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HW_SPARE_RO2_RESETVAL                                 (0x00000000U)

/* HW_SPARE_RO3 */

#define CSL_HSM_SOC_CTRL_HW_SPARE_RO3_HW_SPARE_RO3_HW_SPARE_RO3_MASK           (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO3_HW_SPARE_RO3_HW_SPARE_RO3_SHIFT          (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO3_HW_SPARE_RO3_HW_SPARE_RO3_RESETVAL       (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_RO3_HW_SPARE_RO3_HW_SPARE_RO3_MAX            (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HW_SPARE_RO3_RESETVAL                                 (0x00000000U)

/* HSM_MBOX_READ_DONE_ACK */

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_ACK_HSM_MBOX_READ_DONE_ACK_PROC_MASK (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_ACK_HSM_MBOX_READ_DONE_ACK_PROC_SHIFT (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_ACK_HSM_MBOX_READ_DONE_ACK_PROC_RESETVAL (0x00000000U)
#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_ACK_HSM_MBOX_READ_DONE_ACK_PROC_MAX (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_HSM_MBOX_READ_DONE_ACK_RESETVAL                       (0x00000000U)

/* HW_SPARE_REC */

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC0_MASK          (0x00000001U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC0_SHIFT         (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC0_RESETVAL      (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC0_MAX           (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC1_MASK          (0x00000002U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC1_SHIFT         (0x00000001U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC1_RESETVAL      (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC1_MAX           (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC2_MASK          (0x00000004U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC2_SHIFT         (0x00000002U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC2_RESETVAL      (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC2_MAX           (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC3_MASK          (0x00000008U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC3_SHIFT         (0x00000003U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC3_RESETVAL      (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC3_MAX           (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC4_MASK          (0x00000010U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC4_SHIFT         (0x00000004U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC4_RESETVAL      (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC4_MAX           (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC5_MASK          (0x00000020U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC5_SHIFT         (0x00000005U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC5_RESETVAL      (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC5_MAX           (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC6_MASK          (0x00000040U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC6_SHIFT         (0x00000006U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC6_RESETVAL      (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC6_MAX           (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC7_MASK          (0x00000080U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC7_SHIFT         (0x00000007U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC7_RESETVAL      (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC7_MAX           (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC8_MASK          (0x00000100U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC8_SHIFT         (0x00000008U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC8_RESETVAL      (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC8_MAX           (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC9_MASK          (0x00000200U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC9_SHIFT         (0x00000009U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC9_RESETVAL      (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC9_MAX           (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC10_MASK         (0x00000400U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC10_SHIFT        (0x0000000AU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC10_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC10_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC11_MASK         (0x00000800U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC11_SHIFT        (0x0000000BU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC11_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC11_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC12_MASK         (0x00001000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC12_SHIFT        (0x0000000CU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC12_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC12_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC13_MASK         (0x00002000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC13_SHIFT        (0x0000000DU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC13_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC13_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC14_MASK         (0x00004000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC14_SHIFT        (0x0000000EU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC14_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC14_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC15_MASK         (0x00008000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC15_SHIFT        (0x0000000FU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC15_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC15_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC16_MASK         (0x00010000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC16_SHIFT        (0x00000010U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC16_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC16_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC17_MASK         (0x00020000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC17_SHIFT        (0x00000011U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC17_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC17_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC18_MASK         (0x00040000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC18_SHIFT        (0x00000012U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC18_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC18_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC19_MASK         (0x00080000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC19_SHIFT        (0x00000013U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC19_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC19_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC20_MASK         (0x00100000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC20_SHIFT        (0x00000014U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC20_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC20_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC21_MASK         (0x00200000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC21_SHIFT        (0x00000015U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC21_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC21_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC22_MASK         (0x00400000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC22_SHIFT        (0x00000016U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC22_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC22_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC23_MASK         (0x00800000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC23_SHIFT        (0x00000017U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC23_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC23_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC24_MASK         (0x01000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC24_SHIFT        (0x00000018U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC24_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC24_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC25_MASK         (0x02000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC25_SHIFT        (0x00000019U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC25_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC25_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC26_MASK         (0x04000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC26_SHIFT        (0x0000001AU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC26_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC26_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC27_MASK         (0x08000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC27_SHIFT        (0x0000001BU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC27_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC27_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC28_MASK         (0x10000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC28_SHIFT        (0x0000001CU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC28_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC28_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC29_MASK         (0x20000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC29_SHIFT        (0x0000001DU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC29_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC29_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC30_MASK         (0x40000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC30_SHIFT        (0x0000001EU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC30_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC30_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC31_MASK         (0x80000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC31_SHIFT        (0x0000001FU)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC31_RESETVAL     (0x00000000U)
#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_HW_SPARE_REC_HW_SPARE_REC31_MAX          (0x00000001U)

#define CSL_HSM_SOC_CTRL_HW_SPARE_REC_RESETVAL                                 (0x00000000U)

/* LOCK0_KICK0 */

#define CSL_HSM_SOC_CTRL_LOCK0_KICK0_LOCK0_KICK0_MASK                          (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_LOCK0_KICK0_LOCK0_KICK0_SHIFT                         (0x00000000U)
#define CSL_HSM_SOC_CTRL_LOCK0_KICK0_LOCK0_KICK0_RESETVAL                      (0x00000000U)
#define CSL_HSM_SOC_CTRL_LOCK0_KICK0_LOCK0_KICK0_MAX                           (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_LOCK0_KICK0_RESETVAL                                  (0x00000000U)

/* LOCK0_KICK1 */

#define CSL_HSM_SOC_CTRL_LOCK0_KICK1_LOCK0_KICK1_MASK                          (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_LOCK0_KICK1_LOCK0_KICK1_SHIFT                         (0x00000000U)
#define CSL_HSM_SOC_CTRL_LOCK0_KICK1_LOCK0_KICK1_RESETVAL                      (0x00000000U)
#define CSL_HSM_SOC_CTRL_LOCK0_KICK1_LOCK0_KICK1_MAX                           (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_LOCK0_KICK1_RESETVAL                                  (0x00000000U)

/* INTR_RAW_STATUS */

#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_PROT_ERR_MASK                         (0x00000001U)
#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_PROT_ERR_SHIFT                        (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_PROT_ERR_RESETVAL                     (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_PROT_ERR_MAX                          (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_ADDR_ERR_MASK                         (0x00000002U)
#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_ADDR_ERR_SHIFT                        (0x00000001U)
#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_ADDR_ERR_RESETVAL                     (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_ADDR_ERR_MAX                          (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_KICK_ERR_MASK                         (0x00000004U)
#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_KICK_ERR_SHIFT                        (0x00000002U)
#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_KICK_ERR_RESETVAL                     (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_KICK_ERR_MAX                          (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_PROXY_ERR_MASK                        (0x00000008U)
#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_PROXY_ERR_SHIFT                       (0x00000003U)
#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_PROXY_ERR_RESETVAL                    (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_PROXY_ERR_MAX                         (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_RAW_STATUS_RESETVAL                              (0x00000000U)

/* INTR_ENABLED_STATUS_CLEAR */

#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_MASK       (0x00000001U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_SHIFT      (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_MAX        (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_MASK       (0x00000002U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_SHIFT      (0x00000001U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_MAX        (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_KICK_ERR_MASK       (0x00000004U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_KICK_ERR_SHIFT      (0x00000002U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_KICK_ERR_RESETVAL   (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_KICK_ERR_MAX        (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROXY_ERR_MASK      (0x00000008U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROXY_ERR_SHIFT     (0x00000003U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROXY_ERR_RESETVAL  (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROXY_ERR_MAX       (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_ENABLED_STATUS_CLEAR_RESETVAL                    (0x00000000U)

/* INTR_ENABLE */

#define CSL_HSM_SOC_CTRL_INTR_ENABLE_PROT_ERR_EN_MASK                          (0x00000001U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_PROT_ERR_EN_SHIFT                         (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_PROT_ERR_EN_RESETVAL                      (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_PROT_ERR_EN_MAX                           (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_ENABLE_ADDR_ERR_EN_MASK                          (0x00000002U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_ADDR_ERR_EN_SHIFT                         (0x00000001U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_ADDR_ERR_EN_RESETVAL                      (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_ADDR_ERR_EN_MAX                           (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_ENABLE_KICK_ERR_EN_MASK                          (0x00000004U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_KICK_ERR_EN_SHIFT                         (0x00000002U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_KICK_ERR_EN_RESETVAL                      (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_KICK_ERR_EN_MAX                           (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_ENABLE_PROXY_ERR_EN_MASK                         (0x00000008U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_PROXY_ERR_EN_SHIFT                        (0x00000003U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_PROXY_ERR_EN_RESETVAL                     (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_PROXY_ERR_EN_MAX                          (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_ENABLE_RESETVAL                                  (0x00000000U)

/* INTR_ENABLE_CLEAR */

#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_PROT_ERR_EN_CLR_MASK                (0x00000001U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_PROT_ERR_EN_CLR_SHIFT               (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_PROT_ERR_EN_CLR_RESETVAL            (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_PROT_ERR_EN_CLR_MAX                 (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_ADDR_ERR_EN_CLR_MASK                (0x00000002U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_ADDR_ERR_EN_CLR_SHIFT               (0x00000001U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_ADDR_ERR_EN_CLR_RESETVAL            (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_ADDR_ERR_EN_CLR_MAX                 (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_KICK_ERR_EN_CLR_MASK                (0x00000004U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_KICK_ERR_EN_CLR_SHIFT               (0x00000002U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_KICK_ERR_EN_CLR_RESETVAL            (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_KICK_ERR_EN_CLR_MAX                 (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_PROXY_ERR_EN_CLR_MASK               (0x00000008U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_PROXY_ERR_EN_CLR_SHIFT              (0x00000003U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_PROXY_ERR_EN_CLR_RESETVAL           (0x00000000U)
#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_PROXY_ERR_EN_CLR_MAX                (0x00000001U)

#define CSL_HSM_SOC_CTRL_INTR_ENABLE_CLEAR_RESETVAL                            (0x00000000U)

/* EOI */

#define CSL_HSM_SOC_CTRL_EOI_EOI_VECTOR_MASK                                   (0x000000FFU)
#define CSL_HSM_SOC_CTRL_EOI_EOI_VECTOR_SHIFT                                  (0x00000000U)
#define CSL_HSM_SOC_CTRL_EOI_EOI_VECTOR_RESETVAL                               (0x00000000U)
#define CSL_HSM_SOC_CTRL_EOI_EOI_VECTOR_MAX                                    (0x000000FFU)

#define CSL_HSM_SOC_CTRL_EOI_RESETVAL                                          (0x00000000U)

/* FAULT_ADDRESS */

#define CSL_HSM_SOC_CTRL_FAULT_ADDRESS_FAULT_ADDR_MASK                         (0xFFFFFFFFU)
#define CSL_HSM_SOC_CTRL_FAULT_ADDRESS_FAULT_ADDR_SHIFT                        (0x00000000U)
#define CSL_HSM_SOC_CTRL_FAULT_ADDRESS_FAULT_ADDR_RESETVAL                     (0x00000000U)
#define CSL_HSM_SOC_CTRL_FAULT_ADDRESS_FAULT_ADDR_MAX                          (0xFFFFFFFFU)

#define CSL_HSM_SOC_CTRL_FAULT_ADDRESS_RESETVAL                                (0x00000000U)

/* FAULT_TYPE_STATUS */

#define CSL_HSM_SOC_CTRL_FAULT_TYPE_STATUS_FAULT_TYPE_MASK                     (0x0000003FU)
#define CSL_HSM_SOC_CTRL_FAULT_TYPE_STATUS_FAULT_TYPE_SHIFT                    (0x00000000U)
#define CSL_HSM_SOC_CTRL_FAULT_TYPE_STATUS_FAULT_TYPE_RESETVAL                 (0x00000000U)
#define CSL_HSM_SOC_CTRL_FAULT_TYPE_STATUS_FAULT_TYPE_MAX                      (0x0000003FU)

#define CSL_HSM_SOC_CTRL_FAULT_TYPE_STATUS_FAULT_NS_MASK                       (0x00000040U)
#define CSL_HSM_SOC_CTRL_FAULT_TYPE_STATUS_FAULT_NS_SHIFT                      (0x00000006U)
#define CSL_HSM_SOC_CTRL_FAULT_TYPE_STATUS_FAULT_NS_RESETVAL                   (0x00000000U)
#define CSL_HSM_SOC_CTRL_FAULT_TYPE_STATUS_FAULT_NS_MAX                        (0x00000001U)

#define CSL_HSM_SOC_CTRL_FAULT_TYPE_STATUS_RESETVAL                            (0x00000000U)

/* FAULT_ATTR_STATUS */

#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS_FAULT_PRIVID_MASK                   (0x000000FFU)
#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS_FAULT_PRIVID_SHIFT                  (0x00000000U)
#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS_FAULT_PRIVID_RESETVAL               (0x00000000U)
#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS_FAULT_PRIVID_MAX                    (0x000000FFU)

#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS_FAULT_ROUTEID_MASK                  (0x000FFF00U)
#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS_FAULT_ROUTEID_SHIFT                 (0x00000008U)
#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS_FAULT_ROUTEID_RESETVAL              (0x00000000U)
#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS_FAULT_ROUTEID_MAX                   (0x00000FFFU)

#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS_FAULT_XID_MASK                      (0xFFF00000U)
#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS_FAULT_XID_SHIFT                     (0x00000014U)
#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS_FAULT_XID_RESETVAL                  (0x00000000U)
#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS_FAULT_XID_MAX                       (0x00000FFFU)

#define CSL_HSM_SOC_CTRL_FAULT_ATTR_STATUS_RESETVAL                            (0x00000000U)

/* FAULT_CLEAR */

#define CSL_HSM_SOC_CTRL_FAULT_CLEAR_FAULT_CLR_MASK                            (0x00000001U)
#define CSL_HSM_SOC_CTRL_FAULT_CLEAR_FAULT_CLR_SHIFT                           (0x00000000U)
#define CSL_HSM_SOC_CTRL_FAULT_CLEAR_FAULT_CLR_RESETVAL                        (0x00000000U)
#define CSL_HSM_SOC_CTRL_FAULT_CLEAR_FAULT_CLR_MAX                             (0x00000001U)

#define CSL_HSM_SOC_CTRL_FAULT_CLEAR_RESETVAL                                  (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
