[{"DBLP title": "MATIC: Learning around errors for efficient low-voltage neural network accelerators.", "DBLP authors": ["Sung Kim", "Patrick Howe", "Thierry Moreau", "Armin Alaghi", "Luis Ceze", "Visvesh Sathe"], "year": 2018, "MAG papers": [{"PaperId": 2795147506, "PaperTitle": "matic learning around errors for efficient low voltage neural network accelerators", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of washington", "university of washington", "university of washington", "university of washington", "university of washington", "university of washington"]}], "source": "ES"}, {"DBLP title": "Maximizing system performance by balancing computation loads in LSTM accelerators.", "DBLP authors": ["Junki Park", "Jaeha Kung", "Wooseok Yi", "Jae-Joon Kim"], "year": 2018, "MAG papers": [{"PaperId": 2798487653, "PaperTitle": "maximizing system performance by balancing computation loads in lstm accelerators", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "moDNN: Memory optimal DNN training on GPUs.", "DBLP authors": ["Xiaoming Chen", "Danny Z. Chen", "Xiaobo Sharon Hu"], "year": 2018, "MAG papers": [{"PaperId": 2798707674, "PaperTitle": "modnn memory optimal dnn training on gpus", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of notre dame", "university of notre dame", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "HyperPower: Power- and memory-constrained hyper-parameter optimization for neural networks.", "DBLP authors": ["Dimitrios Stamoulis", "Ermao Cai", "Da-Cheng Juan", "Diana Marculescu"], "year": 2018, "MAG papers": [{"PaperId": 2772857490, "PaperTitle": "hyperpower power and memory constrained hyper parameter optimization for neural networks", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "google", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Sensei: An area-reduction advisor for FPGA high-level synthesis.", "DBLP authors": ["Hsuan Hsiao", "Jason Helge Anderson"], "year": 2018, "MAG papers": [{"PaperId": 2798804265, "PaperTitle": "sensei an area reduction advisor for fpga high level synthesis", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "A fast and effective lookahead and fractional search based scheduling algorithm for high-level synthesis.", "DBLP authors": ["Shantanu Dutt", "Ouwen Shi"], "year": 2018, "MAG papers": [{"PaperId": 2798697879, "PaperTitle": "a fast and effective lookahead and fractional search based scheduling algorithm for high level synthesis", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at chicago", "university of illinois at chicago"]}], "source": "ES"}, {"DBLP title": "High-level synthesis of software-customizable floating-point cores.", "DBLP authors": ["Samridhi Bansal", "Hsuan Hsiao", "Tomasz S. Czajkowski", "Jason Helge Anderson"], "year": 2018, "MAG papers": [{"PaperId": 2799263640, "PaperTitle": "high level synthesis of software customizable floating point cores", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "intel", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Efficient verification of multi-property designs (The benefit of wrong assumptions).", "DBLP authors": ["Eugene Goldberg", "Matthias G\u00fcdemann", "Daniel Kroening", "Rajdeep Mukherjee"], "year": 2018, "MAG papers": [{"PaperId": 2798313665, "PaperTitle": "efficient verification of multi property designs the benefit of wrong assumptions", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "university of oxford", null]}], "source": "ES"}, {"DBLP title": "Combining PDR and reverse PDR for hardware model checking.", "DBLP authors": ["Tobias Seufert", "Christoph Scholl"], "year": 2018, "MAG papers": [{"PaperId": 2799098646, "PaperTitle": "combining pdr and reverse pdr for hardware model checking", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of freiburg", "university of freiburg"]}], "source": "ES"}, {"DBLP title": "Symbolic quick error detection using symbolic initial state for pre-silicon verification.", "DBLP authors": ["Mohammad Rahmani Fadiheh", "Joakim Urdahl", "Srinivas Shashank Nuthakki", "Subhasish Mitra", "Clark W. Barrett", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2018, "MAG papers": [{"PaperId": 2798765367, "PaperTitle": "symbolic quick error detection using symbolic initial state for pre silicon verification", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kaiserslautern university of technology", "kaiserslautern university of technology", "stanford university", "kaiserslautern university of technology", "stanford university", "kaiserslautern university of technology", "stanford university"]}], "source": "ES"}, {"DBLP title": "Verification of tree-based hierarchical read-copy update in the Linux kernel.", "DBLP authors": ["Lihao Liang", "Paul E. McKenney", "Daniel Kroening", "Tom Melham"], "year": 2018, "MAG papers": [{"PaperId": 2531616995, "PaperTitle": "verification of tree based hierarchical read copy update in the linux kernel", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of oxford", "university of oxford", "ibm", "university of oxford"]}], "source": "ES"}, {"DBLP title": "HVSM: Hardware-variability aware streaming processors' management policy in GPUs.", "DBLP authors": ["Jingweijia Tan", "Kaige Yan"], "year": 2018, "MAG papers": [{"PaperId": 2798775116, "PaperTitle": "hvsm hardware variability aware streaming processors management policy in gpus", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["jilin university", "jilin university"]}], "source": "ES"}, {"DBLP title": "Throughput optimization and resource allocation on GPUs under multi-application execution.", "DBLP authors": ["Srinivasa Reddy Punyala", "Theodoros Marinakis", "Arash Komaee", "Iraklis Anagnostopoulos"], "year": 2018, "MAG papers": [{"PaperId": 2793085784, "PaperTitle": "throughput optimization and resource allocation on gpus under multi application execution", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["southern illinois university carbondale", "southern illinois university carbondale", "southern illinois university carbondale", "southern illinois university carbondale"]}], "source": "ES"}, {"DBLP title": "Set variation-aware shared LLC management for CPU-GPU heterogeneous architecture.", "DBLP authors": ["Zhaoying Li", "Lei Ju", "Hongjun Dai", "Xin Li", "Mengying Zhao", "Zhiping Jia"], "year": 2018, "MAG papers": [{"PaperId": 2798495354, "PaperTitle": "set variation aware shared llc management for cpu gpu heterogeneous architecture", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["shandong university", "shandong university", "shandong university", "shandong university", "shandong university", "shandong university"]}], "source": "ES"}, {"DBLP title": "Cyclic locking and memristor-based obfuscation against CycSAT and inside foundry attacks.", "DBLP authors": ["Amin Rezaei", "Yuanqi Shen", "Shuyu Kong", "Jie Gu", "Hai Zhou"], "year": 2018, "MAG papers": [{"PaperId": 2798554995, "PaperTitle": "cyclic locking and memristor based obfuscation against cycsat and inside foundry attacks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northwestern university", "northwestern university", "northwestern university", "northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing.", "DBLP authors": ["Grace Li Zhang", "Bing Li", "Bei Yu", "David Z. Pan", "Ulf Schlichtmann"], "year": 2018, "MAG papers": [{"PaperId": 2798540755, "PaperTitle": "timingcamouflage improving circuit security against counterfeiting by unconventional timing", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of texas at austin", "technische universitat munchen", "technische universitat munchen", "technische universitat munchen", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Advancing hardware security using polymorphic and stochastic spin-hall effect devices.", "DBLP authors": ["Satwik Patnaik", "Nikhil Rangarajan", "Johann Knechtel", "Ozgur Sinanoglu", "Shaloo Rakheja"], "year": 2018, "MAG papers": [{"PaperId": 2798959258, "PaperTitle": "advancing hardware security using polymorphic and stochastic spin hall effect devices", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["new york university abu dhabi", "new york university abu dhabi", "new york university", "new york university", "new york university"]}], "source": "ES"}, {"DBLP title": "Main memory organization trade-offs with DRAM and STT-MRAM options based on gem5-NVMain simulation frameworks.", "DBLP authors": ["Manu Komalan", "Oh Hyung Rock", "Matthias Hartmann", "Sushil Sakhare", "Christian Tenllado", "Jos\u00e9 Ignacio G\u00f3mez", "Gouri Sankar Kar", "Arnaud Furnemont", "Francky Catthoor", "Sophiane Senni", "David Novo", "Abdoulaye Gamati\u00e9", "Lionel Torres"], "year": 2018, "MAG papers": [{"PaperId": 2799127903, "PaperTitle": "main memory organization trade offs with dram and stt mram options based on gem5 nvmain simulation frameworks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["katholieke universiteit leuven", "university of montpellier", "university of montpellier", "university of montpellier", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "complutense university of madrid", "complutense university of madrid", "university of montpellier", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Exploring the opportunity of implementing neuromorphic computing systems with spintronic devices.", "DBLP authors": ["Bonan Yan", "Fan Chen", "Yaojun Zhang", "Chang Song", "Hai Li", "Yiran Chen"], "year": 2018, "MAG papers": [{"PaperId": 2799122104, "PaperTitle": "exploring the opportunity of implementing neuromorphic computing systems with spintronic devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pittsburgh", "duke university", "duke university", "duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Spintronic normally-off heterogeneous system-on-chip design.", "DBLP authors": ["Anteneh Gebregiorgis", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2018, "MAG papers": [{"PaperId": 2798704125, "PaperTitle": "spintronic normally off heterogeneous system on chip design", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Magnetic skyrmions for future potential memory and logic applications: Alternative information carriers.", "DBLP authors": ["Wang Kang", "Xing Chen", "Daoqian Zhu", "Sai Li", "Yangqi Huang", "Youguang Zhang", "Weisheng Zhao"], "year": 2018, "MAG papers": [{"PaperId": 2799065946, "PaperTitle": "magnetic skyrmions for future potential memory and logic applications alternative information carriers", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["beihang university", "beihang university", "beihang university", "beihang university", "beihang university", "beihang university", "beihang university"]}], "source": "ES"}, {"DBLP title": "Novel application of spintronics in computing, sensing, storage and cybersecurity.", "DBLP authors": ["Seyedhamidreza Motaman", "Mohammad Nasim Imtiaz Khan", "Swaroop Ghosh"], "year": 2018, "MAG papers": [{"PaperId": 2798672379, "PaperTitle": "novel application of spintronics in computing sensing storage and cybersecurity", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Large scale, high density integration of all spin logic.", "DBLP authors": ["Qi An", "S\u00e9bastien Le Beux", "Ian O'Connor", "Jacques-Olivier Klein"], "year": 2018, "MAG papers": [{"PaperId": 2798439987, "PaperTitle": "large scale high density integration of all spin logic", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of paris sud", "university of paris sud", "ecole centrale de lyon", "ecole centrale de lyon"]}], "source": "ES"}, {"DBLP title": "Programming quantum computers using design automation.", "DBLP authors": ["Mathias Soeken", "Thomas H\u00e4ner", "Martin Roetteler"], "year": 2018, "MAG papers": [{"PaperId": 2791331331, "PaperTitle": "programming quantum computers using design automation", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["microsoft", "eth zurich", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Energy proportionality in near-threshold computing servers and cloud data centers: Consolidating or Not?", "DBLP authors": ["Ali Pahlevan", "Yasir Mahmood Qureshi", "Marina Zapater", "Andrea Bartolini", "Davide Rossi", "Luca Benini", "David Atienza"], "year": 2018, "MAG papers": [{"PaperId": 2773202945, "PaperTitle": "energy proportionality in near threshold computing servers and cloud data centers consolidating or not", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ecole polytechnique federale de lausanne", "university of bologna", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "eth zurich", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Lookup table allocation for approximate computing with memory under quality constraints.", "DBLP authors": ["Ye Tian", "Qian Zhang", "Ting Wang", "Qiang Xu"], "year": 2018, "MAG papers": [{"PaperId": 2799225373, "PaperTitle": "lookup table allocation for approximate computing with memory under quality constraints", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Accelerating biophysical neural network simulation with region of interest based approximation.", "DBLP authors": ["Yun Long", "Xueyuan She", "Saibal Mukhopadhyay"], "year": 2018, "MAG papers": [{"PaperId": 2798597397, "PaperTitle": "accelerating biophysical neural network simulation with region of interest based approximation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "DS-DSE: Domain-specific design space exploration for streaming applications.", "DBLP authors": ["Jinghan Zhang", "Hamed Tabkhi", "Gunar Schirner"], "year": 2018, "MAG papers": [{"PaperId": 2799062934, "PaperTitle": "ds dse domain specific design space exploration for streaming applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of north carolina at charlotte", "northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Variation-aware task allocation and scheduling for improving reliability of real-time MPSoCs.", "DBLP authors": ["Junlong Zhou", "Tongquan Wei", "Mingsong Chen", "Xiaobo Sharon Hu", "Yue Ma", "Gongxuan Zhang", "Jianming Yan"], "year": 2018, "MAG papers": [{"PaperId": 2798471851, "PaperTitle": "variation aware task allocation and scheduling for improving reliability of real time mpsocs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["east china normal university", "university of notre dame", "east china normal university", "nanjing university of science and technology", "university of notre dame", "east china normal university", "nanjing university of science and technology"]}], "source": "ES"}, {"DBLP title": "Topology-aware virtual resource management for heterogeneous multicore systems.", "DBLP authors": ["Jianmin Qian", "Jian Li", "Ruhui Ma"], "year": 2018, "MAG papers": [{"PaperId": 2798528526, "PaperTitle": "topology aware virtual resource management for heterogeneous multicore systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Structure optimizations of neuromorphic computing architectures for deep neural network.", "DBLP authors": ["Heechun Park", "Taewhan Kim"], "year": 2018, "MAG papers": [{"PaperId": 2798877945, "PaperTitle": "structure optimizations of neuromorphic computing architectures for deep neural network", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "CCR: A concise convolution rule for sparse neural network accelerators.", "DBLP authors": ["Jiajun Li", "Guihai Yan", "Wenyan Lu", "Shuhao Jiang", "Shijun Gong", "Jingya Wu", "Xiao-Wei Li"], "year": 2018, "MAG papers": [{"PaperId": 2798299359, "PaperTitle": "ccr a concise convolution rule for sparse neural network accelerators", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Gradient importance sampling: An efficient statistical extraction methodology of high-sigma SRAM dynamic characteristics.", "DBLP authors": ["Thomas Haine", "Johan Segers", "Denis Flandre", "David Bol"], "year": 2018, "MAG papers": [{"PaperId": 2785885072, "PaperTitle": "gradient importance sampling an efficient statistical extraction methodology of high sigma sram dynamic characteristics", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["universite catholique de louvain", "universite catholique de louvain", "universite catholique de louvain", "universite catholique de louvain"]}], "source": "ES"}, {"DBLP title": "Degradation analysis of high performance 14nm FinFET SRAM.", "DBLP authors": ["Daniel Kraak", "Innocent Agbo", "Mottaqiallah Taouil", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor"], "year": 2018, "MAG papers": [{"PaperId": 2798471478, "PaperTitle": "degradation analysis of high performance 14nm finfet sram", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["katholieke universiteit leuven", "delft university of technology", "delft university of technology", "delft university of technology", "katholieke universiteit leuven", "katholieke universiteit leuven", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Investigating power outage effects on reliability of solid-state drives.", "DBLP authors": ["Saba Ahmadian", "Farhad Taheri", "Mehrshad Lotfi", "Maryam Karimi", "Hossein Asadi"], "year": 2018, "MAG papers": [{"PaperId": 2798673278, "PaperTitle": "investigating power outage effects on reliability of solid state drives", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["sharif university of technology", "sharif university of technology", "sharif university of technology", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "Workload-aware harmonic partitioned scheduling for probabilistic real-time systems.", "DBLP authors": ["Jiankang Ren", "Ran Bi", "Xiaoyan Su", "Qian Liu", "Guowei Wu", "Guozhen Tan"], "year": 2018, "MAG papers": [{"PaperId": 2798800775, "PaperTitle": "workload aware harmonic partitioned scheduling for probabilistic real time systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["dalian university of technology", "dalian university of technology", "dalian university of technology", "dalian university of technology", "dalian university of technology", "dalian university of technology"]}], "source": "ES"}, {"DBLP title": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "DBLP authors": ["Leandro Soares Indrusiak", "Alan Burns", "Borislav Nikolic"], "year": 2018, "MAG papers": [{"PaperId": 2794770452, "PaperTitle": "buffer aware bounds to multi point progressive blocking in priority preemptive nocs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["international student exchange programs", "university of york", "university of york"]}], "source": "ES"}, {"DBLP title": "A design-space exploration for allocating security tasks in multicore real-time systems.", "DBLP authors": ["Monowar Hasan", "Sibin Mohan", "Rodolfo Pellizzoni", "Rakesh B. Bobba"], "year": 2018, "MAG papers": [{"PaperId": 2768320847, "PaperTitle": "a design space exploration for allocating security tasks in multicore real time systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", "oregon state university", "university of waterloo", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Design and analysis of semaphore precedence constraints: A model-based approach for deterministic communications.", "DBLP authors": ["Thanh-Dat Nguyen", "Yassine Ouhammou", "Emmanuel Grolleau", "Julien Forget", "Claire Pagetti", "Pascal Richard"], "year": 2018, "MAG papers": [{"PaperId": 2798385360, "PaperTitle": "design and analysis of semaphore precedence constraints a model based approach for deterministic communications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of poitiers", null, "university of poitiers", "university of poitiers", "university of poitiers", "university of lille"]}], "source": "ES"}, {"DBLP title": "ReCom: An efficient resistive accelerator for compressed deep neural networks.", "DBLP authors": ["Houxiang Ji", "Linghao Song", "Li Jiang", "Hai Helen Li", "Yiran Chen"], "year": 2018, "MAG papers": [{"PaperId": 2799229073, "PaperTitle": "recom an efficient resistive accelerator for compressed deep neural networks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["shanghai jiao tong university", "duke university", "duke university", "shanghai jiao tong university", "duke university"]}], "source": "ES"}, {"DBLP title": "SparseNN: An energy-efficient neural network accelerator exploiting input and output sparsity.", "DBLP authors": ["Jingyang Zhu", "Jingbo Jiang", "Xizi Chen", "Chi-Ying Tsui"], "year": 2018, "MAG papers": [{"PaperId": 2767217550, "PaperTitle": "sparsenn an energy efficient neural network accelerator exploiting input and output sparsity", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "ACCLIB: Accelerators as libraries.", "DBLP authors": ["Jacob R. Stevens", "Yue Du", "Vivek Kozhikkott", "Anand Raghunathan"], "year": 2018, "MAG papers": [{"PaperId": 1520678863, "PaperTitle": "acclib accelerators as libraries", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "ibm", "intel", "purdue university"]}], "source": "ES"}, {"DBLP title": "HPXA: A highly parallel XML parser.", "DBLP authors": ["Isaar Ahmad", "Sanjog Patil", "Smruti R. Sarangi"], "year": 2018, "MAG papers": [{"PaperId": 2798995613, "PaperTitle": "hpxa a highly parallel xml parser", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["indian institute of technology delhi", "indian institute of technology delhi", "indian institute of technology delhi"]}], "source": "ES"}, {"DBLP title": "QoR-aware power capping for approximate big data processing.", "DBLP authors": ["Seyed Morteza Nabavinejad", "Xin Zhan", "Reza Azimi", "Maziar Goudarzi", "Sherief Reda"], "year": 2018, "MAG papers": [{"PaperId": 2799079112, "PaperTitle": "qor aware power capping for approximate big data processing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sharif university of technology", "brown university", "brown university", "brown university", "brown university"]}], "source": "ES"}, {"DBLP title": "Exact multi-objective design space exploration using ASPmT.", "DBLP authors": ["Kai Neubauer", "Philipp Wanko", "Torsten Schaub", "Christian Haubelt"], "year": 2018, "MAG papers": [{"PaperId": 2798790471, "PaperTitle": "exact multi objective design space exploration using aspmt", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of rostock", "university of potsdam", "university of potsdam", "university of rostock"]}], "source": "ES"}, {"DBLP title": "HIPE: HMC instruction predication extension applied on database processing.", "DBLP authors": ["Diego G. Tome", "Paulo C. Santos", "Luigi Carro", "Eduardo Cunha de Almeida", "Marco Antonio Zanata Alves"], "year": 2018, "MAG papers": [{"PaperId": 2798641962, "PaperTitle": "hipe hmc instruction predication extension applied on database processing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["federal university of parana", "universidade federal do rio grande do sul", "federal university of parana", "federal university of parana", "universidade federal do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "Parametric failure modeling and yield analysis for STT-MRAM.", "DBLP authors": ["Sarath Mohanachandran Nair", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2018, "MAG papers": [{"PaperId": 2798861559, "PaperTitle": "parametric failure modeling and yield analysis for stt mram", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "One-way shared memory.", "DBLP authors": ["Martin Schoeberl"], "year": 2018, "MAG papers": [{"PaperId": 2799018502, "PaperTitle": "one way shared memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["technical university of denmark"]}], "source": "ES"}, {"DBLP title": "An efficient resource-optimized learning prefetcher for solid state drives.", "DBLP authors": ["Rui Xu", "Xi Jin", "Linfeng Tao", "Shuaizhi Guo", "Zikun Xiang", "Teng Tian"], "year": 2018, "MAG papers": [{"PaperId": 2798653611, "PaperTitle": "an efficient resource optimized learning prefetcher for solid state drives", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of science and technology of china", "university of science and technology of china", "university of science and technology of china", "university of science and technology of china", "university of science and technology of china", "university of science and technology of china"]}], "source": "ES"}, {"DBLP title": "Bridging discrete and continuous time models with atoms.", "DBLP authors": ["George Ungureanu", "Jos\u00e9 Edil G. de Medeiros", "Ingo Sander"], "year": 2018, "MAG papers": [{"PaperId": 2798373126, "PaperTitle": "bridging discrete and continuous time models with atoms", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["royal institute of technology", "royal institute of technology", "university of brasilia"]}], "source": "ES"}, {"DBLP title": "OHEX: OS-aware hybridization techniques for accelerating MPSoC full-system simulation.", "DBLP authors": ["Robert Lajos B\u00fccs", "Maximilian Fricke", "Rainer Leupers", "Gerd Ascheid", "Stephan Tobies", "Andreas Hoffmann"], "year": 2018, "MAG papers": [{"PaperId": 2799102719, "PaperTitle": "ohex os aware hybridization techniques for accelerating mpsoc full system simulation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["rwth aachen university", "synopsys", "rwth aachen university", "rwth aachen university", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "A highly efficient full-system virtual prototype based on virtualization-assisted approach.", "DBLP authors": ["Hsin-I Wu", "Chi-Kang Chen", "Tsung-Ying Lu", "Ren-Song Tsay"], "year": 2018, "MAG papers": [{"PaperId": 2798539796, "PaperTitle": "a highly efficient full system virtual prototype based on virtualization assisted approach", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["industrial technology research institute", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Industrial evaluation of transition fault testing for cost effective offline adaptive voltage scaling.", "DBLP authors": ["Mahroo Zandrahimi", "Philippe Debaud", "Armand Castillejo", "Zaid Al-Ars"], "year": 2018, "MAG papers": [{"PaperId": 2798490538, "PaperTitle": "industrial evaluation of transition fault testing for cost effective offline adaptive voltage scaling", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["stmicroelectronics", "delft university of technology", "stmicroelectronics", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "An analysis on retention error behavior and power consumption of recent DDR4 DRAMs.", "DBLP authors": ["Deepak M. Mathew", "Martin Schultheis", "Carl Christian Rheinl\u00e4nder", "Chirag Sudarshan", "Christian Weis", "Norbert Wehn", "Matthias Jung"], "year": 2018, "MAG papers": [{"PaperId": 2799050829, "PaperTitle": "an analysis on retention error behavior and power consumption of recent ddr4 drams", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kaiserslautern university of technology", "kaiserslautern university of technology", "fraunhofer society", "kaiserslautern university of technology", "kaiserslautern university of technology", "kaiserslautern university of technology", "kaiserslautern university of technology"]}], "source": "ES"}, {"DBLP title": "A Boolean model for delay fault testing of emerging digital technologies based on ambipolar devices.", "DBLP authors": ["Marcello Dalpasso", "Davide Bertozzi", "Michele Favalli"], "year": 2018, "MAG papers": [{"PaperId": 2798417669, "PaperTitle": "a boolean model for delay fault testing of emerging digital technologies based on ambipolar devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of padua", "university of ferrara", "university of ferrara"]}], "source": "ES"}, {"DBLP title": "ATPG power guards: On limiting the test power below threshold.", "DBLP authors": ["Rohini Gulve", "Virendra Singh"], "year": 2018, "MAG papers": [{"PaperId": 2799101079, "PaperTitle": "atpg power guards on limiting the test power below threshold", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology bombay", "indian institute of technology bombay"]}], "source": "ES"}, {"DBLP title": "Improving circuit size upper bounds using SAT-solvers.", "DBLP authors": ["Alexander S. Kulikov"], "year": 2018, "MAG papers": [{"PaperId": 2799209096, "PaperTitle": "improving circuit size upper bounds using sat solvers", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["st petersburg department of steklov institute of mathematics"]}], "source": "ES"}, {"DBLP title": "Practical exact synthesis.", "DBLP authors": ["Mathias Soeken", "Winston Haaswijk", "Eleonora Testa", "Alan Mishchenko", "Luca Gaetano Amar\u00f9", "Robert K. Brayton", "Giovanni De Micheli"], "year": 2018, "MAG papers": [{"PaperId": 2799013413, "PaperTitle": "practical exact synthesis", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "university of california berkeley", "university of california berkeley", "synopsys", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "SAT-based redundancy removal.", "DBLP authors": ["Krishanu Debnath", "Rajeev Murgai", "Mayank Jain", "Janet Olson"], "year": 2018, "MAG papers": [{"PaperId": 2798324074, "PaperTitle": "sat based redundancy removal", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["synopsys", "synopsys", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "Approximate computing for biometrie security systems: A case study on iris scanning.", "DBLP authors": ["Soheil Hashemi", "Hokchhay Tann", "Francesco Buttafuoco", "Sherief Reda"], "year": 2018, "MAG papers": [{"PaperId": 2799255431, "PaperTitle": "approximate computing for biometrie security systems a case study on iris scanning", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["brown university", "brown university", "brown university", "brown university"]}], "source": "ES"}, {"DBLP title": "Flash read disturb management using adaptive cell bit-density with in-place reprogramming.", "DBLP authors": ["Tai-Chou Wu", "Yu-ping Ma", "Li-Pin Chang"], "year": 2018, "MAG papers": [{"PaperId": 2798959581, "PaperTitle": "flash read disturb management using adaptive cell bit density with in place reprogramming", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "HTF-MPR: A heterogeneous TensorFlow mapper targeting performance using genetic algorithms and gradient boosting regressors.", "DBLP authors": ["Ahmad Albaqsami", "Maryam S. Hosseini", "Nader Bagherzadeh"], "year": 2018, "MAG papers": [{"PaperId": 2798838253, "PaperTitle": "htf mpr a heterogeneous tensorflow mapper targeting performance using genetic algorithms and gradient boosting regressors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "CAMP: Accurate modeling of core and memory locality for proxy generation of big-data applications.", "DBLP authors": ["Reena Panda", "Xinnian Zheng", "Andreas Gerstlauer", "Lizy Kurian John"], "year": 2018, "MAG papers": [{"PaperId": 2799198511, "PaperTitle": "camp accurate modeling of core and memory locality for proxy generation of big data applications", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nvidia", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "SmartShuttle: Optimizing off-chip memory accesses for deep learning accelerators.", "DBLP authors": ["Jiajun Li", "Guihai Yan", "Wenyan Lu", "Shuhao Jiang", "Shijun Gong", "Jingya Wu", "Xiaowei Li"], "year": 2018, "MAG papers": [{"PaperId": 2798317693, "PaperTitle": "smartshuttle optimizing off chip memory accesses for deep learning accelerators", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Port call path sensitive conflict analysis for instance-aware parallel SystemC simulation.", "DBLP authors": ["Tim Schmidt", "Zhongqi Cheng", "Rainer D\u00f6mer"], "year": 2018, "MAG papers": [{"PaperId": 2798366120, "PaperTitle": "port call path sensitive conflict analysis for instance aware parallel systemc simulation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Trident: A comprehensive timing error resilient technique against choke points at NTC.", "DBLP authors": ["Aatreyi Bal", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2018, "MAG papers": [{"PaperId": 2799221469, "PaperTitle": "trident a comprehensive timing error resilient technique against choke points at ntc", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["utah state university", "utah state university", "utah state university"]}], "source": "ES"}, {"DBLP title": "Bayesian theory based switching probability calculation method of critical timing path for on-chip timing slack monitoring.", "DBLP authors": ["Byung-Su Kim", "Joon-Sung Yang"], "year": 2018, "MAG papers": [{"PaperId": 2799017950, "PaperTitle": "bayesian theory based switching probability calculation method of critical timing path for on chip timing slack monitoring", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["samsung", "sungkyunkwan university"]}], "source": "ES"}, {"DBLP title": "Performance based tuning of an inductive integrated voltage regulator driving a digital core against process and passive variations.", "DBLP authors": ["Venakata Chaitanya Krishna Chekuri", "Monodeep Kar", "Arvind Singh", "Saibal Mukhopadhyay"], "year": 2018, "MAG papers": [{"PaperId": 2798272635, "PaperTitle": "performance based tuning of an inductive integrated voltage regulator driving a digital core against process and passive variations", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Pre-assembly testing of interconnects in embedded multi-die interconnect bridge (EMIB) dies.", "DBLP authors": ["Sudipta Mondal", "Krishnendu Chakrabarty"], "year": 2018, "MAG papers": [{"PaperId": 2799044447, "PaperTitle": "pre assembly testing of interconnects in embedded multi die interconnect bridge emib dies", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "On the reuse of timing resilient architecture for testing path delay faults in critical paths.", "DBLP authors": ["Felipe A. Kuentzer", "Leonardo Rezende Juracy", "Alexandre M. Amory"], "year": 2018, "MAG papers": [{"PaperId": 2799246403, "PaperTitle": "on the reuse of timing resilient architecture for testing path delay faults in critical paths", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pontificia universidade catolica do rio grande do sul", "pontificia universidade catolica do rio grande do sul", "pontificia universidade catolica do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "Characterization of possibly detected faults by accurately computing their detection probability.", "DBLP authors": ["Jan Burchard", "Dominik Erb", "Bernd Becker"], "year": 2018, "MAG papers": [{"PaperId": 2799226296, "PaperTitle": "characterization of possibly detected faults by accurately computing their detection probability", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["infineon technologies", "mentor graphics", "university of freiburg"]}], "source": "ES"}, {"DBLP title": "Ultra-low energy circuit building blocks for security technologies.", "DBLP authors": ["Sanu Mathew", "Sudhir Satpathy", "Vikram Suresh", "Ram Krishnamurthy"], "year": 2018, "MAG papers": [{"PaperId": 2798891972, "PaperTitle": "ultra low energy circuit building blocks for security technologies", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Embedded randomness and data dependencies design paradigm: Advantages and challenges.", "DBLP authors": ["Itamar Levi", "Yehuda Rudin", "Alexander Fish", "Osnat Keren"], "year": 2018, "MAG papers": [{"PaperId": 2798425600, "PaperTitle": "embedded randomness and data dependencies design paradigm advantages and challenges", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["bar ilan university", "bar ilan university", "bar ilan university", "bar ilan university"]}], "source": "ES"}, {"DBLP title": "Exploiting on-chip power management for side-channel security.", "DBLP authors": ["Arvind Singh", "Monodeep Kar", "Sanu Mathew", "Anand Rajan", "Vivek De", "Saibal Mukhopadhyay"], "year": 2018, "MAG papers": [{"PaperId": 2798745612, "PaperTitle": "exploiting on chip power management for side channel security", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["intel", "intel", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "intel"]}], "source": "ES"}, {"DBLP title": "Rescuing memristor-based computing with non-linear resistance levels.", "DBLP authors": ["Jilan Lin", "Lixue Xia", "Zhenhua Zhu", "Hanbo Sun", "Yi Cai", "Hui Gao", "Ming Cheng", "Xiaoming Chen", "Yu Wang", "Huazhong Yang"], "year": 2018, "MAG papers": [{"PaperId": 2798982017, "PaperTitle": "rescuing memristor based computing with non linear resistance levels", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "chinese academy of sciences", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "PX-CGRA: Polymorphic approximate coarse-grained reconfigurable architecture.", "DBLP authors": ["Omid Akbari", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram", "Muhammad Shafique"], "year": 2018, "MAG papers": [{"PaperId": 2798414599, "PaperTitle": "px cgra polymorphic approximate coarse grained reconfigurable architecture", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of tehran", "vienna university of technology", "university of tehran", "university of tehran", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Multi-precision convolutional neural networks on heterogeneous hardware.", "DBLP authors": ["Sam Amiri", "Mohammad Hosseinabady", "Simon McIntosh-Smith", "Jos\u00e9 L. N\u00fa\u00f1ez-Y\u00e1\u00f1ez"], "year": 2018, "MAG papers": [{"PaperId": 2799211757, "PaperTitle": "multi precision convolutional neural networks on heterogeneous hardware", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bristol", "university of bristol", "university of bristol", "university of bristol"]}], "source": "ES"}, {"DBLP title": "Logic synthesis and defect tolerance for memristive crossbar arrays.", "DBLP authors": ["Onur Tunali", "Mustafa Altun"], "year": 2018, "MAG papers": [{"PaperId": 2798567006, "PaperTitle": "logic synthesis and defect tolerance for memristive crossbar arrays", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["istanbul technical university", "istanbul technical university"]}], "source": "ES"}, {"DBLP title": "SOH-aware active cell balancing strategy for high power battery packs.", "DBLP authors": ["Alma Pr\u00f6bstl", "Sangyoung Park", "Swaminathan Narayanaswamy", "Sebastian Steinhorst", "Samarjit Chakraborty"], "year": 2018, "MAG papers": [{"PaperId": 2799143103, "PaperTitle": "soh aware active cell balancing strategy for high power battery packs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "GIS-based optimal photovoltaic panel floorplanning for residential installations.", "DBLP authors": ["Sara Vinco", "Lorenzo Bottaccioli", "Edoardo Patti", "Andrea Acquaviva", "Enrico Macii", "Massimo Poncino"], "year": 2018, "MAG papers": [{"PaperId": 2798710639, "PaperTitle": "gis based optimal photovoltaic panel floorplanning for residential installations", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Cell-based update algorithm for occupancy grid maps and hybrid map for ADAS on embedded GPUs.", "DBLP authors": ["J\u00f6rg Fickenscher", "Jens Schlumberger", "Frank Hannig", "J\u00fcrgen Teich", "Mohamed Essayed Bouzouraa"], "year": 2018, "MAG papers": [{"PaperId": 2799239803, "PaperTitle": "cell based update algorithm for occupancy grid maps and hybrid map for adas on embedded gpus", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["audi", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "WALL: A writeback-aware LLC management for PCM-based main memory systems.", "DBLP authors": ["Bahareh Pourshirazi", "Majed Valad Beigi", "Zhichun Zhu", "Gokhan Memik"], "year": 2018, "MAG papers": [{"PaperId": 2798660437, "PaperTitle": "wall a writeback aware llc management for pcm based main memory systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northwestern university", "northwestern university", "university of illinois at chicago", "university of illinois at chicago"]}], "source": "ES"}, {"DBLP title": "Design and integration of hierarchical-placement multi-level caches for real-time systems.", "DBLP authors": ["Pedro Benedicte", "Carles Hern\u00e1ndez", "Jaume Abella", "Francisco J. Cazorla"], "year": 2018, "MAG papers": [{"PaperId": 2798797363, "PaperTitle": "design and integration of hierarchical placement multi level caches for real time systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "LARS: Logically adaptable retention time STT-RAM cache for embedded systems.", "DBLP authors": ["Kyle Kuan", "Tosiron Adegbija"], "year": 2018, "MAG papers": [{"PaperId": 2799200014, "PaperTitle": "lars logically adaptable retention time stt ram cache for embedded systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of arizona", "university of arizona"]}], "source": "ES"}, {"DBLP title": "Cost-efficient design for modeling attacks resistant PUFs.", "DBLP authors": ["Mohd Syafiq Mispan", "Haibo Su", "Mark Zwolinski", "Basel Halak"], "year": 2018, "MAG papers": [{"PaperId": 2798711874, "PaperTitle": "cost efficient design for modeling attacks resistant pufs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southampton", "university of southampton", "university of southampton", null]}], "source": "ES"}, {"DBLP title": "Device attestation: Past, present, and future.", "DBLP authors": ["Orlando Arias", "Fahim Rahman", "Mark Tehranipoor", "Yier Jin"], "year": 2018, "MAG papers": [{"PaperId": 2798405640, "PaperTitle": "device attestation past present and future", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of florida", "university of florida", "university of central florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "A reconfigurable scan network based IC identification for embedded devices.", "DBLP authors": ["Omid Aramoon", "Xi Chen", "Gang Qu"], "year": 2018, "MAG papers": [{"PaperId": 2799228430, "PaperTitle": "a reconfigurable scan network based ic identification for embedded devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Early detection of system-level anomalous behaviour using hardware performance counters.", "DBLP authors": ["Lai Leng Woo", "Mark Zwolinski", "Basel Halak"], "year": 2018, "MAG papers": [{"PaperId": 2799225886, "PaperTitle": "early detection of system level anomalous behaviour using hardware performance counters", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southampton", "university of southampton", "university of southampton"]}], "source": "ES"}, {"DBLP title": "Compact modeling of carbon nanotube thin film transistors for flexible circuit design.", "DBLP authors": ["Leilai Shao", "Tsung-Ching Huang", "Ting Lei", "Zhenan Bao", "Raymond G. Beausoleil", "Kwang-Ting Cheng"], "year": 2018, "MAG papers": [{"PaperId": 2798934783, "PaperTitle": "compact modeling of carbon nanotube thin film transistors for flexible circuit design", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["hewlett packard", "hewlett packard", "stanford university", "university of california santa barbara", "stanford university", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "A high-speed design methodology for inductive coupling links in 3D-ICs.", "DBLP authors": ["Benjamin J. Fletcher", "Shidhartha Das", "Terrence S. T. Mak"], "year": 2018, "MAG papers": [{"PaperId": 2786930596, "PaperTitle": "a high speed design methodology for inductive coupling links in 3d ics", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "university of southampton", "university of southampton"]}], "source": "ES"}, {"DBLP title": "An exact method for design exploration of quantum-dot cellular automata.", "DBLP authors": ["Marcel Walter", "Robert Wille", "Daniel Gro\u00dfe", "Frank Sill Torres", "Rolf Drechsler"], "year": 2018, "MAG papers": [{"PaperId": 2798373485, "PaperTitle": "an exact method for design exploration of quantum dot cellular automata", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["johannes kepler university of linz", "university of bremen", "university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Accurate margin calculation for single flux quantum logic cells.", "DBLP authors": ["Soheil Nazar Shahsavani", "Bo Zhang", "Massoud Pedram"], "year": 2018, "MAG papers": [{"PaperId": 2798784332, "PaperTitle": "accurate margin calculation for single flux quantum logic cells", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Improving reliability for real-time systems through dynamic recovery.", "DBLP authors": ["Yue Ma", "Thidapat Chantem", "Robert P. Dick", "Xiaobo Sharon Hu"], "year": 2018, "MAG papers": [{"PaperId": 2799018405, "PaperTitle": "improving reliability for real time systems through dynamic recovery", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["virginia tech", "university of notre dame", "university of michigan", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "Optimal metastability-containing sorting networks.", "DBLP authors": ["Johannes Bund", "Christoph Lenzen", "Moti Medina"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "MAUI: Making aging useful, intentionally.", "DBLP authors": ["Kai-Chiang Wu", "Tien-Hung Tseng", "Shou-Chun Li"], "year": 2018, "MAG papers": [{"PaperId": 2798605994, "PaperTitle": "maui making aging useful intentionally", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "EXPERT: Effective and flexible error protection by redundant multithreading.", "DBLP authors": ["Hwisoo So", "Moslem Didehban", "Yohan Ko", "Aviral Shrivastava", "Kyoungwoo Lee"], "year": 2018, "MAG papers": [{"PaperId": 2799033078, "PaperTitle": "expert effective and flexible error protection by redundant multithreading", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["arizona state university", "yonsei university", "yonsei university", "yonsei university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "HePREM: Enabling predictable GPU execution on heterogeneous SoC.", "DBLP authors": ["Bj\u00f6rn Forsberg", "Luca Benini", "Andrea Marongiu"], "year": 2018, "MAG papers": [{"PaperId": 2799115326, "PaperTitle": "heprem enabling predictable gpu execution on heterogeneous soc", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["eth zurich", "eth zurich", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Circuit carving: A methodology for the design of approximate hardware.", "DBLP authors": ["Ilaria Scarabottolo", "Giovanni Ansaloni", "Laura Pozzi"], "year": 2018, "MAG papers": [{"PaperId": 2798497431, "PaperTitle": "circuit carving a methodology for the design of approximate hardware", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of lugano", "university of lugano", "university of lugano"]}], "source": "ES"}, {"DBLP title": "ICNN: An iterative implementation of convolutional neural networks to enable energy and computational complexity aware dynamic approximation.", "DBLP authors": ["Katayoun Neshatpour", "Farnaz Behnia", "Houman Homayoun", "Avesta Sasan"], "year": 2018, "MAG papers": [{"PaperId": 2799137784, "PaperTitle": "icnn an iterative implementation of convolutional neural networks to enable energy and computational complexity aware dynamic approximation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["george mason university", "george mason university", "george mason university", "george mason university"]}], "source": "ES"}, {"DBLP title": "Task scheduling for many-cores with S-NUCA caches.", "DBLP authors": ["Anuj Pathania", "J\u00f6rg Henkel"], "year": 2018, "MAG papers": [{"PaperId": 2798972322, "PaperTitle": "task scheduling for many cores with s nuca caches", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "KVSSD: Close integration of LSM trees and flash translation layer for write-efficient KV store.", "DBLP authors": ["Sung-Ming Wu", "Kai-Hsiang Lin", "Li-Pin Chang"], "year": 2018, "MAG papers": [{"PaperId": 2799170133, "PaperTitle": "kvssd close integration of lsm trees and flash translation layer for write efficient kv store", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "In-growth test for monolithic 3D integrated SRAM.", "DBLP authors": ["Pu Pang", "Yixun Zhang", "Tianjian Li", "Sung Kyu Lim", "Quan Chen", "Xiaoyao Liang", "Li Jiang"], "year": 2018, "MAG papers": [{"PaperId": 2799033933, "PaperTitle": "in growth test for monolithic 3d integrated sram", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["shanghai jiao tong university", "shanghai jiao tong university", "georgia institute of technology", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "A co-design methodology for scalable quantum processors and their classical electronic interface.", "DBLP authors": ["Jeroen P. G. van Dijk", "Andrei Vladimirescu", "Masoud Babaie", "Edoardo Charbon", "Fabio Sebastiano"], "year": 2018, "MAG papers": [{"PaperId": 2799235143, "PaperTitle": "a co design methodology for scalable quantum processors and their classical electronic interface", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Approximate quaternary addition with the fast carry chains of FPGAs.", "DBLP authors": ["Sina Boroumand", "Hadi Parandeh-Afshar", "Philip Brisk"], "year": 2018, "MAG papers": [{"PaperId": 2798328726, "PaperTitle": "approximate quaternary addition with the fast carry chains of fpgas", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tehran", "university of california riverside", "qualcomm"]}], "source": "ES"}, {"DBLP title": "NN compactor: Minimizing memory and logic resources for small neural networks.", "DBLP authors": ["Seongmin Hong", "Inho Lee", "Yongjun Park"], "year": 2018, "MAG papers": [{"PaperId": 2798668634, "PaperTitle": "nn compactor minimizing memory and logic resources for small neural networks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["hanyang university", "hongik university", "hongik university"]}], "source": "ES"}, {"DBLP title": "Improving fast charging efficiency of reconfigurable battery packs.", "DBLP authors": ["Alexander Lamprecht", "Swaminathan Narayanaswamy", "Sebastian Steinhorst"], "year": 2018, "MAG papers": [{"PaperId": 2799026962, "PaperTitle": "improving fast charging efficiency of reconfigurable battery packs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["technische universitat munchen", "technische universitat munchen", null]}], "source": "ES"}, {"DBLP title": "Cloud-assisted control of ground vehicles using adaptive computation offloading techniques.", "DBLP authors": ["Arun Adiththan", "S. Ramesh", "Soheil Samii"], "year": 2018, "MAG papers": [{"PaperId": 2798350475, "PaperTitle": "cloud assisted control of ground vehicles using adaptive computation offloading techniques", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["general motors", "city university of new york", "general motors"]}], "source": "ES"}, {"DBLP title": "FusionCache: Using LLC tags for DRAM cache.", "DBLP authors": ["Evangelos Vasilakis", "Vassilis Papaefstathiou", "Pedro Trancoso", "Ioannis Sourdis"], "year": 2018, "MAG papers": [{"PaperId": 2798422894, "PaperTitle": "fusioncache using llc tags for dram cache", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chalmers university of technology", "foundation for research technology hellas", "chalmers university of technology", "chalmers university of technology"]}], "source": "ES"}, {"DBLP title": "Improved synthesis of Clifford+T quantum functionality.", "DBLP authors": ["Philipp Niemann", "Robert Wille", "Rolf Drechsler"], "year": 2018, "MAG papers": [{"PaperId": 2798272069, "PaperTitle": "improved synthesis of clifford t quantum functionality", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "johannes kepler university of linz", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Energy-efficient channel alignment of DWDM silicon photonic transceivers.", "DBLP authors": ["Yuyang Wang", "M. Ashkan Seyedi", "Rui Wu", "Jared Hulme", "Marco Fiorentino", "Raymond G. Beausoleil", "Kwang-Ting Cheng"], "year": 2018, "MAG papers": [{"PaperId": 2798833718, "PaperTitle": "energy efficient channel alignment of dwdm silicon photonic transceivers", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["hewlett packard", "university of california santa barbara", "hewlett packard", "hewlett packard", "hong kong university of science and technology", "university of california santa barbara", "hewlett packard"]}], "source": "ES"}, {"DBLP title": "A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs.", "DBLP authors": ["Shubham Rai", "Ansh Rupani", "Dennis Walter", "Michael Raitza", "Andre Heinzig", "Tim Baldauf", "Jens Trommer", "Christian Mayr", "Walter M. Weber", "Akash Kumar"], "year": 2018, "MAG papers": [{"PaperId": 2799158414, "PaperTitle": "a physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable fets", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["dresden university of technology", null, null, null, null, null, "dresden university of technology", null, null, null]}], "source": "ES"}, {"DBLP title": "ETISS-ML: A multi-level instruction set simulator with RTL-level fault injection support for the evaluation of cross-layer resiliency techniques.", "DBLP authors": ["Daniel Mueller-Gritschneder", "Martin Dittrich", "Josef Weinzierl", "Eric Cheng", "Subhasish Mitra", "Ulf Schlichtmann"], "year": 2018, "MAG papers": [{"PaperId": 2798594638, "PaperTitle": "etiss ml a multi level instruction set simulator with rtl level fault injection support for the evaluation of cross layer resiliency techniques", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["stanford university", "stanford university", "technische universitat munchen", "technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Precise evaluation of the fault sensitivity of OoO superscalar processors.", "DBLP authors": ["Rafael Billig Tonetto", "Gabriel L. Nazar", "Antonio Carlos Schneider Beck"], "year": 2018, "MAG papers": [{"PaperId": 2798951245, "PaperTitle": "precise evaluation of the fault sensitivity of ooo superscalar processors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["universidade federal do rio grande do sul", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "StreamFTL: Stream-level address translation scheme for memory constrained flash storage.", "DBLP authors": ["Hyukjoong Kim", "Kyuhwa Han", "Dongkun Shin"], "year": 2018, "MAG papers": [{"PaperId": 2799001602, "PaperTitle": "streamftl stream level address translation scheme for memory constrained flash storage", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university"]}], "source": "ES"}, {"DBLP title": "Online concurrent workload classification for multi-core energy management.", "DBLP authors": ["Basireddy Karunakar Reddy", "Geoff V. Merrett", "Bashir M. Al-Hashimi", "Amit Kumar Singh"], "year": 2018, "MAG papers": [{"PaperId": 2769452527, "PaperTitle": "online concurrent workload classification for multi core energy management", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southampton", "university of essex", "university of southampton", "university of southampton"]}], "source": "ES"}, {"DBLP title": "AIM: Fast and energy-efficient AES in-memory implementation for emerging non-volatile main memory.", "DBLP authors": ["Mimi Xie", "Shuangchen Li", "Alvin Oliver Giova", "Jingtong Hu", "Yuangang Wang", "Yuan Xie"], "year": 2018, "MAG papers": [{"PaperId": 2798351951, "PaperTitle": "aim fast and energy efficient aes in memory implementation for emerging non volatile main memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pittsburgh", "university of california santa barbara", "university of california santa barbara", "huawei", "university of california santa barbara", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "SAT-based bit-flipping attack on logic encryptions.", "DBLP authors": ["Yuanqi Shen", "Amin Rezaei", "Hai Zhou"], "year": 2018, "MAG papers": [{"PaperId": 2798912380, "PaperTitle": "sat based bit flipping attack on logic encryptions", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northwestern university", "northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "AMS verification methodology regarding supply modulation in RF SoCs induced by digital standard cells.", "DBLP authors": ["Fabian Speicher", "Jonas Meier", "Soheil Aghaie", "Ralf Wunderlich", "Stefan Heinen"], "year": 2018, "MAG papers": [{"PaperId": 2798516839, "PaperTitle": "ams verification methodology regarding supply modulation in rf socs induced by digital standard cells", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "Towards high-performance polarity-controllable FETs with 2D materials.", "DBLP authors": ["Giovanni V. Resta", "Jorge Romero Gonzalez", "Yashwanth Balaji", "Tarun Agarwal", "Dennis Lin", "Francky Catthoor", "Iuliana P. Radu", "Giovanni De Micheli", "Pierre-Emmanuel Gaillardon"], "year": 2018, "MAG papers": [{"PaperId": 2799003487, "PaperTitle": "towards high performance polarity controllable fets with 2d materials", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ecole polytechnique federale de lausanne", "university of utah", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "university of utah", "katholieke universiteit leuven", "katholieke universiteit leuven", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Dynamic skewed tree for fast memory integrity verification.", "DBLP authors": ["Saru Vig", "Guiyuan Jiang", "Siew Kei Lam"], "year": 2018, "MAG papers": [{"PaperId": 2799162796, "PaperTitle": "dynamic skewed tree for fast memory integrity verification", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Earthquake - A NoC-based optimized differential cache-collision attack for MPSoCs.", "DBLP authors": ["Cezar Reinbrecht", "Bruno Forlin", "Andreas Zankl", "Johanna Sep\u00falveda"], "year": 2018, "MAG papers": [{"PaperId": 2798492591, "PaperTitle": "earthquake a noc based optimized differential cache collision attack for mpsocs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["universidade federal do rio grande do sul", "technische universitat munchen", null, "universidade federal do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "A fast and resource efficient FPGA implementation of secret sharing for storage applications.", "DBLP authors": ["Jakob Stangl", "Thomas Lor\u00fcnser", "Sai Manoj Pudukotai Dinakarrao"], "year": 2018, "MAG papers": [{"PaperId": 2798956405, "PaperTitle": "a fast and resource efficient fpga implementation of secret sharing for storage applications", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of vienna", "austrian institute of technology", "university of vienna"]}], "source": "ES"}, {"DBLP title": "Enhanced analog and RF IC sizing methodology using PCA and NSGA-II optimization kernel.", "DBLP authors": ["Tiago Pessoa", "Nuno Louren\u00e7o", "Ricardo Martins", "Ricardo Povoa", "Nuno Horta"], "year": 2018, "MAG papers": [{"PaperId": 2798600128, "PaperTitle": "enhanced analog and rf ic sizing methodology using pca and nsga ii optimization kernel", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["instituto superior tecnico", "instituto superior tecnico", "instituto superior tecnico", "instituto superior tecnico", "instituto superior tecnico"]}], "source": "ES"}, {"DBLP title": "A SystemC-based Simulator for design space exploration of smart wireless systems.", "DBLP authors": ["Gabriele Miorandi", "Francesco Stefanni", "Federico Fraccaroli", "Davide Quaglia"], "year": 2018, "MAG papers": [{"PaperId": 2789761641, "PaperTitle": "a systemc based simulator for design space exploration of smart wireless systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "irving convention and visitors bureau", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "A circuit-design-driven tool with a hybrid automation approach for SAR ADCs in IoT.", "DBLP authors": ["Ming Ding", "Guibin Chen", "Pieter Harpe", "Benjamin Busze", "Yao-Hong Liu", "Christian Bachmann", "Kathleen Philips", "Arthur H. M. van Roermund"], "year": 2018, "MAG papers": [{"PaperId": 2799036521, "PaperTitle": "a circuit design driven tool with a hybrid automation approach for sar adcs in iot", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "imec", "imec", "imec", "imec", "imec", "imec"]}], "source": "ES"}, {"DBLP title": "Automatic integration of cycle-accurate descriptions with continuous-time models for cyber-physical virtual platforms.", "DBLP authors": ["Michele Lora", "Stefano Centomo", "Davide Quaglia", "Franco Fummi"], "year": 2018, "MAG papers": [{"PaperId": 2793060791, "PaperTitle": "automatic integration of cycle accurate descriptions with continuous time models for cyber physical virtual platforms", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of verona", "university of verona", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "Stability-aware integrated routing and scheduling for control applications in Ethernet networks.", "DBLP authors": ["Rouhollah Mahfouzi", "Amir Aminifar", "Soheil Samii", "Ahmed Rezine", "Petru Eles", "Zebo Peng"], "year": 2018, "MAG papers": [{"PaperId": 2773785940, "PaperTitle": "stability aware integrated routing and scheduling for control applications in ethernet networks", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["linkoping university", "linkoping university", "ecole polytechnique federale de lausanne", "linkoping university", "linkoping university", "linkoping university"]}], "source": "ES"}, {"DBLP title": "Feedback control of real-time EtherCAT networks for reliability enhancement in CPS.", "DBLP authors": ["Liying Li", "Peijin Cong", "Kun Cao", "Junlong Zhou", "Tongquan Wei", "Mingsong Chen", "Xiaobo Sharon Hu"], "year": 2018, "MAG papers": [{"PaperId": 2798452889, "PaperTitle": "feedback control of real time ethercat networks for reliability enhancement in cps", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanjing university of science and technology", "east china normal university", "east china normal university", "university of notre dame", "east china normal university", "east china normal university", "east china normal university"]}], "source": "ES"}, {"DBLP title": "Cache-aware task scheduling for maximizing control performance.", "DBLP authors": ["Wanli Chang", "Debayan Roy", "Xiaobo Sharon Hu", "Samarjit Chakraborty"], "year": 2018, "MAG papers": [{"PaperId": 2798434269, "PaperTitle": "cache aware task scheduling for maximizing control performance", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of notre dame", "technische universitat munchen", "singapore institute of technology", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Three years of low-power image recognition challenge: Introduction to special session.", "DBLP authors": ["Kent Gauen", "Ryan Dailey", "Yung-Hsiang Lu", "Eunbyung Park", "Wei Liu", "Alexander C. Berg", "Yiran Chen"], "year": 2018, "MAG papers": [{"PaperId": 2799184778, "PaperTitle": "three years of low power image recognition challenge introduction to special session", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of north carolina at chapel hill", "university of north carolina at chapel hill", "purdue university", "university of north carolina at chapel hill", "duke university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Real-time object detection towards high power efficiency.", "DBLP authors": ["Jincheng Yu", "Kaiyuan Guo", "Yiming Hu", "Xuefei Ning", "Jiantao Qiu", "Huizi Mao", "Song Yao", "Tianqi Tang", "Boxun Li", "Yu Wang", "Huazhong Yang"], "year": 2018, "MAG papers": [{"PaperId": 2798742349, "PaperTitle": "real time object detection towards high power efficiency", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", null]}], "source": "ES"}, {"DBLP title": "A retrospective evaluation of energy-efficient object detection solutions on embedded devices.", "DBLP authors": ["Ying Wang", "Zhenyu Quan", "Jiajun Li", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2018, "MAG papers": [{"PaperId": 2798498464, "PaperTitle": "a retrospective evaluation of energy efficient object detection solutions on embedded devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Joint optimization of speed, accuracy, and energy for embedded image recognition systems.", "DBLP authors": ["Duseok Kang", "Donghyun Kang", "Jintaek Kang", "Sungjoo Yoo", "Soonhoi Ha"], "year": 2018, "MAG papers": [{"PaperId": 2798998154, "PaperTitle": "joint optimization of speed accuracy and energy for embedded image recognition systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Theoretical and practical aspects of verification of quantum computers.", "DBLP authors": ["Yehuda Naveh", "Elham Kashefi", "James R. Wootton", "Koen Bertels"], "year": 2018, "MAG papers": [{"PaperId": 2798728573, "PaperTitle": "theoretical and practical aspects of verification of quantum computers", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["pierre and marie curie university", "delft university of technology", "university of basel", "ibm"]}], "source": "ES"}, {"DBLP title": "Airavat: Improving energy efficiency of heterogeneous applications.", "DBLP authors": ["Trinayan Baruah", "Yifan Sun", "Shi Dong", "David R. Kaeli", "Norm Rubin"], "year": 2018, "MAG papers": [{"PaperId": 2798789966, "PaperTitle": "airavat improving energy efficiency of heterogeneous applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northeastern university", "northeastern university", "northeastern university", "nvidia", "northeastern university"]}], "source": "ES"}, {"DBLP title": "All-digital embedded meters for on-line power estimation.", "DBLP authors": ["Daniele Jahier Pagliari", "Valentino Peluso", "Yukai Chen", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2018, "MAG papers": [{"PaperId": 2798865876, "PaperTitle": "all digital embedded meters for on line power estimation", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "PowerProbe: Run-time power modeling through automatic RTL instrumentation.", "DBLP authors": ["Davide Zoni", "Luca Cremona", "William Fornaciari"], "year": 2018, "MAG papers": [{"PaperId": 2798297846, "PaperTitle": "powerprobe run time power modeling through automatic rtl instrumentation", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "Design optimization of photovoltaic arrays on curved surfaces.", "DBLP authors": ["Sangyoung Park", "Samarjit Chakraborty"], "year": 2018, "MAG papers": [{"PaperId": 2799065585, "PaperTitle": "design optimization of photovoltaic arrays on curved surfaces", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Improvements to boolean resynthesis.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Janet Olson", "Robert K. Brayton", "Giovanni De Micheli"], "year": 2018, "MAG papers": [{"PaperId": 2786101043, "PaperTitle": "improvements to boolean resynthesis", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["synopsys", "university of california berkeley", "synopsys", "synopsys", "synopsys", "university of california berkeley", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Logic optimization with considering boolean relations.", "DBLP authors": ["Tung-Yuan Lee", "Chia-Cheng Wu", "Chia-Chun Lin", "Yung-Chih Chen", "Chun-Yao Wang"], "year": 2018, "MAG papers": [{"PaperId": 2798487558, "PaperTitle": "logic optimization with considering boolean relations", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university", "yuan ze university"]}], "source": "ES"}, {"DBLP title": "Technology mapping flow for emerging reconfigurable silicon nanowire transistors.", "DBLP authors": ["Shubham Rai", "Michael Raitza", "Akash Kumar"], "year": 2018, "MAG papers": [{"PaperId": 2799027281, "PaperTitle": "technology mapping flow for emerging reconfigurable silicon nanowire transistors", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["dresden university of technology", "dresden university of technology", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "Efficient synthesis of approximate threshold logic circuits with an error rate guarantee.", "DBLP authors": ["Yung-An Lai", "Chia-Chun Lin", "Chia-Cheng Wu", "Yung-Chih Chen", "Chun-Yao Wang"], "year": 2018, "MAG papers": [{"PaperId": 2798972211, "PaperTitle": "efficient synthesis of approximate threshold logic circuits with an error rate guarantee", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yuan ze university", "national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Row-buffer hit harvesting in orchestrated last-level cache and DRAM scheduling for heterogeneous multicore systems.", "DBLP authors": ["Yang Song", "Olivier Alavoine", "Bill Lin"], "year": 2018, "MAG papers": [{"PaperId": 2799071491, "PaperTitle": "row buffer hit harvesting in orchestrated last level cache and dram scheduling for heterogeneous multicore systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california san diego", "qualcomm", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "AdAM: Adaptive approximation management for the non-volatile memory hierarchies.", "DBLP authors": ["Mohammad Taghi Teimoori", "Muhammad Abdullah Hanif", "Alireza Ejlali", "Muhammad Shafique"], "year": 2018, "MAG papers": [{"PaperId": 2798832921, "PaperTitle": "adam adaptive approximation management for the non volatile memory hierarchies", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sharif university of technology", "sharif university of technology", "vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "A cross-layer adaptive approach for performance and power optimization in STT-MRAM.", "DBLP authors": ["Nour Sayed", "Rajendra Bishnoi", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2018, "MAG papers": [{"PaperId": 2798578894, "PaperTitle": "a cross layer adaptive approach for performance and power optimization in stt mram", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Low-cost high-accuracy variation characterization for nanoscale IC technologies via novel learning-based techniques.", "DBLP authors": ["Zhijian Pan", "Miao Li", "Jian Yao", "Hong Lu", "Zuochang Ye", "Yanfeng Li", "Yan Wang"], "year": 2018, "MAG papers": [{"PaperId": 2798864731, "PaperTitle": "low cost high accuracy variation characterization for nanoscale ic technologies via novel learning based techniques", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "tsinghua university", "tsinghua university", "tsinghua university", null, null, null]}], "source": "ES"}, {"DBLP title": "Mitigation of NBTI induced performance degradation in on-chip digital LDOs.", "DBLP authors": ["Longfei Wang", "S. Karen Khatamifard", "Ulya R. Karpuzcu", "Sel\u00e7uk K\u00f6se"], "year": 2018, "MAG papers": [{"PaperId": 2798590908, "PaperTitle": "mitigation of nbti induced performance degradation in on chip digital ldos", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of minnesota", "university of minnesota", "university of south florida", "university of south florida"]}], "source": "ES"}, {"DBLP title": "Evaluating the impact of execution parameters on program vulnerability in GPU applications.", "DBLP authors": ["Fritz G. Previlon", "Charu Kalra", "David R. Kaeli", "Paolo Rech"], "year": 2018, "MAG papers": [{"PaperId": 2799222055, "PaperTitle": "evaluating the impact of execution parameters on program vulnerability in gpu applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northeastern university", "universidade federal do rio grande do sul", "northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "ReRAM-based accelerator for deep learning.", "DBLP authors": ["Bing Li", "Linghao Song", "Fan Chen", "Xuehai Qian", "Yiran Chen", "Hai Helen Li"], "year": 2018, "MAG papers": [{"PaperId": 2799011136, "PaperTitle": "reram based accelerator for deep learning", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southern california", "duke university", "duke university", "duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Exploiting approximate computing for deep learning acceleration.", "DBLP authors": ["Chia-Yu Chen", "Jungwook Choi", "Kailash Gopalakrishnan", "Viji Srinivasan", "Swagath Venkataramani"], "year": 2018, "MAG papers": [{"PaperId": 2799026378, "PaperTitle": "exploiting approximate computing for deep learning acceleration", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "An overview of next-generation architectures for machine learning: Roadmap, opportunities and challenges in the IoT era.", "DBLP authors": ["Muhammad Shafique", "Theocharis Theocharides", "Christos-Savvas Bouganis", "Muhammad Abdullah Hanif", "Faiq Khalid", "Rehan Hafiz", "Semeen Rehman"], "year": 2018, "MAG papers": [{"PaperId": 2798919674, "PaperTitle": "an overview of next generation architectures for machine learning roadmap opportunities and challenges in the iot era", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["vienna university of technology", "imperial college london", "vienna university of technology", "vienna university of technology", "vienna university of technology", "information technology university", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "Inference of quantized neural networks on heterogeneous all-programmable devices.", "DBLP authors": ["Thomas B. Preu\u00dfer", "Giulio Gambardella", "Nicholas J. Fraser", "Michaela Blott"], "year": 2018, "MAG papers": [{"PaperId": 2799002811, "PaperTitle": "inference of quantized neural networks on heterogeneous all programmable devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["xilinx", "xilinx", "xilinx", "xilinx"]}], "source": "ES"}, {"DBLP title": "CHASE: Contract-based requirement engineering for cyber-physical system design.", "DBLP authors": ["Pierluigi Nuzzo", "Michele Lora", "Yishai A. Feldman", "Alberto L. Sangiovanni-Vincentelli"], "year": 2018, "MAG papers": [{"PaperId": 2798708919, "PaperTitle": "chase contract based requirement engineering for cyber physical system design", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of southern california", "university of california berkeley", "ibm", "university of verona"]}], "source": "ES"}, {"DBLP title": "Resilience evaluation via symbolic fault injection on intermediate code.", "DBLP authors": ["Hoang M. Le", "Vladimir Herdt", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2018, "MAG papers": [{"PaperId": 2798322768, "PaperTitle": "resilience evaluation via symbolic fault injection on intermediate code", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of bremen", "university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Online analysis of debug trace data for embedded systems.", "DBLP authors": ["Normann Decker", "Boris Dreyer", "Philip Gottschling", "Christian Hochberger", "Alexander Lange", "Martin Leucker", "Torben Scheffel", "Simon Wegener", "Alexander Weiss"], "year": 2018, "MAG papers": [{"PaperId": 2798604098, "PaperTitle": "online analysis of debug trace data for embedded systems", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "technische universitat darmstadt", null, null, null, null, "technische universitat darmstadt", "technische universitat darmstadt", null]}], "source": "ES"}, {"DBLP title": "Testbench qualification for SystemC-AMS timed data flow models.", "DBLP authors": ["Muhammad Hassan", "Daniel Gro\u00dfe", "Hoang M. Le", "Thilo V\u00f6rtler", "Karsten Einwich", "Rolf Drechsler"], "year": 2018, "MAG papers": [{"PaperId": 2799023737, "PaperTitle": "testbench qualification for systemc ams timed data flow models", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bremen", null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "An algebra for modeling continuous time systems.", "DBLP authors": ["Jos\u00e9 Edil G. de Medeiros", "George Ungureanu", "Ingo Sander"], "year": 2018, "MAG papers": [{"PaperId": 2798943753, "PaperTitle": "an algebra for modeling continuous time systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["royal institute of technology", "university of brasilia", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "TTW: A Time-Triggered Wireless design for CPS.", "DBLP authors": ["Romain Jacob", "Licong Zhang", "Marco Zimmerling", "Jan Beutel", "Samarjit Chakraborty", "Lothar Thiele"], "year": 2018, "MAG papers": [{"PaperId": 2798814694, "PaperTitle": "ttw a time triggered wireless design for cps", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["eth zurich", "eth zurich", "eth zurich", "dresden university of technology", "technische universitat munchen", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "PHYLAX: Snapshot-based profiling of real-time embedded devices via JTAG interface.", "DBLP authors": ["Charalambos Konstantinou", "Eduardo Chielle", "Michail Maniatakos"], "year": 2018, "MAG papers": [{"PaperId": 2799108862, "PaperTitle": "phylax snapshot based profiling of real time embedded devices via jtag interface", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["new york university abu dhabi", "new york university", "new york university abu dhabi"]}], "source": "ES"}, {"DBLP title": "Characterizing display QoS based on frame dropping for power management of interactive applications on smartphones.", "DBLP authors": ["Kuan-Ting Ho", "Chung-Ta King", "Bhaskar Das", "Yung-Ju Chang"], "year": 2018, "MAG papers": [{"PaperId": 2799066493, "PaperTitle": "characterizing display qos based on frame dropping for power management of interactive applications on smartphones", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national tsing hua university", "national chiao tung university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Prediction-based fast thermoelectric generator reconfiguration for energy harvesting from vehicle radiators.", "DBLP authors": ["Hanchen Yang", "Feiyang Kang", "Caiwen Ding", "Ji Li", "Jaemin Kim", "Donkyu Baek", "Shahin Nazarian", "Xue Lin", "Paul Bogdan", "Naehyuck Chang"], "year": 2018, "MAG papers": [{"PaperId": 2796252566, "PaperTitle": "prediction based fast thermoelectric generator reconfiguration for energy harvesting from vehicle radiators", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southern california", "syracuse university", "zhejiang university", "university of southern california", "university of southern california", "kaist", "kaist", "seoul national university", "beijing university of posts and telecommunications", "northeastern university"]}], "source": "ES"}, {"DBLP title": "A parameterized timing-aware flip-flop merging algorithm for clock power reduction.", "DBLP authors": ["Chaochao Feng", "Daheng Yue", "Zhenyu Zhao", "Zhuofan Liao"], "year": 2018, "MAG papers": [{"PaperId": 2799245523, "PaperTitle": "a parameterized timing aware flip flop merging algorithm for clock power reduction", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national university of defense technology", "changsha university of science and technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "Fast chip-package-PCB coanalysis methodology for power integrity of multi-domain high-speed memory: A case study.", "DBLP authors": ["Seungwon Kim", "Ki Jin Han", "Youngmin Kim", "Seokhyeong Kang"], "year": 2018, "MAG papers": [{"PaperId": 2798567981, "PaperTitle": "fast chip package pcb coanalysis methodology for power integrity of multi domain high speed memory a case study", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kwangwoon university", "ulsan national institute of science and technology", "ulsan national institute of science and technology", "dongguk university"]}], "source": "ES"}, {"DBLP title": "Approximate hardware generation using symbolic computer algebra employing grobner basis.", "DBLP authors": ["Saman Fr\u00f6hlich", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2018, "MAG papers": [{"PaperId": 2798849870, "PaperTitle": "approximate hardware generation using symbolic computer algebra employing grobner basis", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Reconfigurable implementation of GF(2m) bit-parallel multipliers.", "DBLP authors": ["Jos\u00e9 Luis Ima\u00f1a"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Processing in 3D memories to speed up operations on complex data structures.", "DBLP authors": ["Paulo C. Santos", "Geraldo F. Oliveira", "Joao P. C. Lima", "Marco Antonio Zanata Alves", "Luigi Carro", "Antonio C. S. Beck"], "year": 2018, "MAG papers": [{"PaperId": 2798684192, "PaperTitle": "processing in 3d memories to speed up operations on complex data structures", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["federal university of parana", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "An efficient NBTI-aware wake-up strategy for power-gated designs.", "DBLP authors": ["Kun-Wei Chiu", "Yu-Guang Chen", "Ing-Chao Lin"], "year": 2018, "MAG papers": [{"PaperId": 2798667535, "PaperTitle": "an efficient nbti aware wake up strategy for power gated designs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national cheng kung university", "yuan ze university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Designing reliable processor cores in ultimate CMOS and beyond: A double sampling solution.", "DBLP authors": ["Thierry Bonnoit", "Fraidy Bouesse", "Nacer-Eddine Zergainoh", "Michael Nicolaidis"], "year": 2018, "MAG papers": [{"PaperId": 2798593444, "PaperTitle": "designing reliable processor cores in ultimate cmos and beyond a double sampling solution", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Design of a time-predictable multicore processor: The T-CREST project.", "DBLP authors": ["Martin Schoeberl"], "year": 2018, "MAG papers": [{"PaperId": 2798775780, "PaperTitle": "design of a time predictable multicore processor the t crest project", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["technical university of denmark"]}], "source": "ES"}, {"DBLP title": "Error resilience analysis for systematically employing approximate computing in convolutional neural networks.", "DBLP authors": ["Muhammad Abdullah Hanif", "Rehan Hafiz", "Muhammad Shafique"], "year": 2018, "MAG papers": [{"PaperId": 2798993323, "PaperTitle": "error resilience analysis for systematically employing approximate computing in convolutional neural networks", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["vienna university of technology", "vienna university of technology", "information technology university"]}], "source": "ES"}, {"DBLP title": "DeMAS: An efficient design methodology for building approximate adders for FPGA-based systems.", "DBLP authors": ["Bharath Srinivas Prabakaran", "Semeen Rehman", "Muhammad Abdullah Hanif", "Salim Ullah", "Ghazal Mazaheri", "Akash Kumar", "Muhammad Shafique"], "year": 2018, "MAG papers": [{"PaperId": 2799036754, "PaperTitle": "demas an efficient design methodology for building approximate adders for fpga based systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["vienna university of technology", "university of california riverside", "vienna university of technology", "dresden university of technology", "vienna university of technology", "vienna university of technology", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "Gain scheduled control for nonlinear power management in CMPs.", "DBLP authors": ["Bryan Donyanavard", "Amir M. Rahmani", "Tiago M\u00fcck", "Kasra Moazemmi", "Nikil D. Dutt"], "year": 2018, "MAG papers": [{"PaperId": 2798594616, "PaperTitle": "gain scheduled control for nonlinear power management in cmps", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Using polyhedral techniques to tighten WCET estimates of optimized code: A case study with array contraction.", "DBLP authors": ["Thomas Lefeuvre", "Imen Fassi", "Christoph Cullmann", "Gernot Gebhard", "Emin-Koray Kasnakli", "Isabelle Puaut", "Steven Derrien"], "year": 2018, "MAG papers": [{"PaperId": 2798288766, "PaperTitle": "using polyhedral techniques to tighten wcet estimates of optimized code a case study with array contraction", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Using multifunctional standardized stack as universal spintronic technology for IoT.", "DBLP authors": ["Mehdi Baradaran Tahoori", "Sarath Mohanachandran Nair", "Rajendra Bishnoi", "Sophiane Senni", "Jad Mohdad", "Fr\u00e9d\u00e9rick Mailly", "Lionel Torres", "Pascal Benoit", "Abdoulaye Gamati\u00e9", "Pascal Nouet", "Frederic Ouattara", "Gilles Sassatelli", "Kotb Jabeur", "Pierre Vanhauwaert", "A. Atitoaie", "I. Firastrau", "Gregory di Pendina", "Guillaume Prenat"], "year": 2018, "MAG papers": [{"PaperId": 2799175652, "PaperTitle": "using multifunctional standardized stack as universal spintronic technology for iot", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "centre national de la recherche scientifique", "centre national de la recherche scientifique", "karlsruhe institute of technology", null, "university of montpellier", "university of montpellier", "university of montpellier", "university of montpellier", "university of montpellier", "karlsruhe institute of technology", "karlsruhe institute of technology", "university of montpellier", "centre national de la recherche scientifique", "university of montpellier", "centre national de la recherche scientifique", "university of montpellier", "university of montpellier"]}], "source": "ES"}, {"DBLP title": "Progress on carbon nanotube BEOL interconnects.", "DBLP authors": ["B. Uhlig", "J. Liang", "J. Lee", "R. Ramos", "A. Dhavamani", "N. Nagy", "J. Dijon", "H. Okuno", "D. Kalita", "Vihar P. Georgiev", "A. Asenov", "Salvatore M. Amoroso", "Liping Wang", "Campbell Millar", "F. Konemann", "Bernd Gotsmann", "G. Goncalves", "B. Chen", "R. R. Pandey", "R. Chen", "A. Todri-Sanial"], "year": 2018, "MAG papers": [{"PaperId": 2798573065, "PaperTitle": "progress on carbon nanotube beol interconnects", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "university of glasgow", "university of montpellier", null, null, "university of montpellier", "ibm", "university of glasgow", null, null, "university of glasgow", "synopsys", "university of montpellier", "synopsys", "ibm", null, null, null, null, "synopsys", "university of montpellier"]}], "source": "ES"}, {"DBLP title": "A WCET-aware parallel programming model for predictability enhanced multi-core architectures.", "DBLP authors": ["Simon Reder", "Leonard Masing", "Harald Bucher", "Timon D. ter Braak", "Timo Stripf", "J\u00fcrgen Becker"], "year": 2018, "MAG papers": [{"PaperId": 2794336631, "PaperTitle": "a wcet aware parallel programming model for predictability enhanced multi core architectures", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "karlsruhe institute of technology", "karlsruhe institute of technology", null, "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Online efficient bio-medical video transcoding on MPSoCs through content-aware workload allocation.", "DBLP authors": ["Arman Iranfar", "Ali Pahlevan", "Marina Zapater", "Martin Zagar", "Mario Kovac", "David Atienza"], "year": 2018, "MAG papers": [{"PaperId": 2769806832, "PaperTitle": "online efficient bio medical video transcoding on mpsocs through content aware workload allocation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "ecole polytechnique federale de lausanne", null, "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Highly efficient and accurate seizure prediction on constrained IoT devices.", "DBLP authors": ["Farzad Samie", "Sebastian P. M. Paul", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2018, "MAG papers": [{"PaperId": 2798835949, "PaperTitle": "highly efficient and accurate seizure prediction on constrained iot devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "A wearable long-term single-lead ECG processor for early detection of cardiac arrhythmia.", "DBLP authors": ["Syed Muhammad Abubakar", "Wala Saadeh", "Muhammad Awais Bin Altaf"], "year": 2018, "MAG papers": [{"PaperId": 2798927217, "PaperTitle": "a wearable long term single lead ecg processor for early detection of cardiac arrhythmia", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["lahore university of management sciences", "lahore university of management sciences", "lahore university of management sciences"]}], "source": "ES"}, {"DBLP title": "DroNet: Efficient convolutional neural network detector for real-time UAV applications.", "DBLP authors": ["Christos Kyrkou", "George Plastiras", "Theocharis Theocharides", "Stylianos I. Venieris", "Christos-Savvas Bouganis"], "year": 2018, "MAG papers": [{"PaperId": 2798989280, "PaperTitle": "dronet efficient convolutional neural network detector for real time uav applications", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["imperial college london", "university of cyprus", "imperial college london", "university of cyprus", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "HyVE: Hybrid vertex-edge memory hierarchy for energy-efficient graph processing.", "DBLP authors": ["Tianhao Huang", "Guohao Dai", "Yu Wang", "Huazhong Yang"], "year": 2018, "MAG papers": [{"PaperId": 2798614798, "PaperTitle": "hyve hybrid vertex edge memory hierarchy for energy efficient graph processing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Accurate neuron resilience prediction for a flexible reliability management in neural network accelerators.", "DBLP authors": ["Christoph Schorn", "Andre Guntoro", "Gerd Ascheid"], "year": 2018, "MAG papers": [{"PaperId": 2798273231, "PaperTitle": "accurate neuron resilience prediction for a flexible reliability management in neural network accelerators", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["rwth aachen university", "bosch", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "Rapid in-memory matrix multiplication using associative processor.", "DBLP authors": ["Mohamed Ayoub Neggaz", "Hasan Erdem Yantir", "Sma\u00efl Niar", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2018, "MAG papers": [{"PaperId": 2798447999, "PaperTitle": "rapid in memory matrix multiplication using associative processor", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california irvine", null, null, "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "HiMap: A hierarchical mapping approach for enhancing lifetime reliability of dark silicon manycore systems.", "DBLP authors": ["Vijeta Rathore", "Vivek Chaturvedi", "Amit Kumar Singh", "Thambipillai Srikanthan", "R. Rohith", "Siew Kei Lam", "Muhammad Shafique"], "year": 2018, "MAG papers": [{"PaperId": 2798984676, "PaperTitle": "himap a hierarchical mapping approach for enhancing lifetime reliability of dark silicon manycore systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "nanyang technological university", "nanyang technological university", "vienna university of technology", "university of essex"]}], "source": "ES"}, {"DBLP title": "Supporting runtime reconfigurable VLIWs cores through dynamic binary translation.", "DBLP authors": ["Simon Rokicki", "Erven Rohou", "Steven Derrien"], "year": 2018, "MAG papers": [{"PaperId": 2771587701, "PaperTitle": "supporting runtime reconfigurable vliws cores through dynamic binary translation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["french institute for research in computer science and automation", "french institute for research in computer science and automation", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "uSFI: Ultra-lightweight software fault isolation for IoT-class devices.", "DBLP authors": ["Zelalem Birhanu Aweke", "Todd M. Austin"], "year": 2018, "MAG papers": [{"PaperId": 2798537226, "PaperTitle": "usfi ultra lightweight software fault isolation for iot class devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Converging safety and high-performance domains: Integrating OpenMP into Ada.", "DBLP authors": ["Sara Royuela", "Lu\u00eds Miguel Pinho", "Eduardo Qui\u00f1ones"], "year": 2018, "MAG papers": [{"PaperId": 2785956144, "PaperTitle": "converging safety and high performance domains integrating openmp into ada", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["barcelona supercomputing center", "barcelona supercomputing center", "oporto polytechnic institute"]}], "source": "ES"}, {"DBLP title": "Compiler-driven error analysis for designing approximate accelerators.", "DBLP authors": ["Jorge Castro-Godinez", "Sven Esser", "Muhammad Shafique", "Santiago Pagani", "J\u00f6rg Henkel"], "year": 2018, "MAG papers": [{"PaperId": 2798842472, "PaperTitle": "compiler driven error analysis for designing approximate accelerators", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "Overview of the state of the art in embedded machine learning.", "DBLP authors": ["Liliana Andrade", "Adrien Prost-Boucle", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2018, "MAG papers": [{"PaperId": 2799136368, "PaperTitle": "overview of the state of the art in embedded machine learning", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "PNeuro: A scalable energy-efficient programmable hardware accelerator for neural networks.", "DBLP authors": ["Alexandre Carbon", "Jean-Marc Philippe", "Olivier Bichler", "Renaud Schmit", "Beno\u00eet Tain", "David Briand", "Nicolas Ventroux", "Michel Paindavoine", "Olivier Brousse"], "year": 2018, "MAG papers": [{"PaperId": 2798552175, "PaperTitle": "pneuro a scalable energy efficient programmable hardware accelerator for neural networks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "FFT-based deep learning deployment in embedded systems.", "DBLP authors": ["Sheng Lin", "Ning Liu", "Mahdi Nazemi", "Hongjia Li", "Caiwen Ding", "Yanzhi Wang", "Massoud Pedram"], "year": 2018, "MAG papers": [{"PaperId": 2773281122, "PaperTitle": "fft based deep learning deployment in embedded systems", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["syracuse university", "syracuse university", "syracuse university", "syracuse university", "syracuse university", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "A transprecision floating-point platform for ultra-low power computing.", "DBLP authors": ["Giuseppe Tagliavini", "Stefan Mach", "Davide Rossi", "Andrea Marongiu", "Luca Benini"], "year": 2018, "MAG papers": [{"PaperId": 2770593197, "PaperTitle": "a transprecision floating point platform for ultra low power computing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bologna", "eth zurich", "university of bologna", "university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "A peripheral circuit reuse structure integrated with a retimed data flow for low power RRAM crossbar-based CNN.", "DBLP authors": ["Keni Qiu", "Weiwen Chen", "Yuanchao Xu", "Lixue Xia", "Yu Wang", "Zili Shao"], "year": 2018, "MAG papers": [{"PaperId": 2798808759, "PaperTitle": "a peripheral circuit reuse structure integrated with a retimed data flow for low power rram crossbar based cnn", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["capital normal university", "tsinghua university", "hong kong polytechnic university", "capital normal university", "capital normal university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Optimal DC/AC data bus inversion coding.", "DBLP authors": ["Jan Lucas", "Sohan Lal", "Ben H. H. Juurlink"], "year": 2018, "MAG papers": [{"PaperId": 2799242262, "PaperTitle": "optimal dc ac data bus inversion coding", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["technical university of berlin", "technical university of berlin", "technical university of berlin"]}], "source": "ES"}, {"DBLP title": "LASER: A hardware/software approach to accelerate complicated loops on CGRAs.", "DBLP authors": ["Mahesh Balasubramanian", "Shail Dave", "Aviral Shrivastava", "Reiley Jeyapaul"], "year": 2018, "MAG papers": [{"PaperId": 2798746348, "PaperTitle": "laser a hardware software approach to accelerate complicated loops on cgras", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "A time-multiplexed FPGA overlay with linear interconnect.", "DBLP authors": ["Xiangwei Li", "Abhishek Kumar Jain", "Douglas L. Maskell", "Suhaib A. Fahmy"], "year": 2018, "MAG papers": [{"PaperId": 2775414535, "PaperTitle": "a time multiplexed fpga overlay with linear interconnect", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of warwick", "lawrence livermore national laboratory", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "URECA: Unified register file for CGRAs.", "DBLP authors": ["Shail Dave", "Mahesh Balasubramanian", "Aviral Shrivastava"], "year": 2018, "MAG papers": [{"PaperId": 2799198278, "PaperTitle": "ureca unified register file for cgras", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Optimizing the data placement and transformation for multi-bank CGRA computing system.", "DBLP authors": ["Zhongyuan Zhao", "Yantao Liu", "Weiguang Sheng", "Tushar Krishna", "Qin Wang", "Zhigang Mao"], "year": 2018, "MAG papers": [{"PaperId": 2798862950, "PaperTitle": "optimizing the data placement and transformation for multi bank cgra computing system", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["georgia institute of technology", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "dReDBox: Materializing a full-stack rack-scale system prototype of a next-generation disaggregated datacenter.", "DBLP authors": ["Maciej Bielski", "Ilias Syrigos", "Kostas Katrinis", "Dimitris Syrivelis", "Andrea Reale", "Dimitris Theodoropoulos", "Nikolaos Alachiotis", "Dionisis N. Pnevmatikatos", "E. H. Pap", "George Zervas", "V. Mishra", "A. Saljoghei", "Alvise Rigo", "Jose Fernando Zazo", "Sergio L\u00f3pez-Buedo", "M. Torrents", "Ferad Zyulkyarov", "M. Enrico", "\u00d3scar Gonz\u00e1lez de Dios"], "year": 2018, "MAG papers": [{"PaperId": 2798648332, "PaperTitle": "dredbox materializing a full stack rack scale system prototype of a next generation disaggregated datacenter", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, "ibm", "ibm", null, "university college london", null, "university of thessaly", "ibm", "telefonica", null, "university college london", "barcelona supercomputing center", null, null, "university college london", null, "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "An energy-efficient and error-resilient server ecosystem exceeding conservative scaling limits.", "DBLP authors": ["Georgios Karakonstantis", "Konstantinos Tovletoglou", "Lev Mukhanov", "Hans Vandierendonck", "Dimitrios S. Nikolopoulos", "Peter Lawthers", "Panos K. Koutsovasilis", "Manolis Maroudas", "Christos D. Antonopoulos", "Christos Kalogirou", "Nikolaos Bellas", "Spyros Lalis", "Srikumar Venugopal", "Arnau Prat-P\u00e9rez", "Alejandro Lampropulos", "Marios Kleanthous", "Andreas Diavastos", "Zacharias Hadjilambrou", "Panagiota Nikolaou", "Yiannakis Sazeides", "Pedro Trancoso", "George Papadimitriou", "Manolis Kaliorakis", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos", "Shidhartha Das"], "year": 2018, "MAG papers": [{"PaperId": 2768178439, "PaperTitle": "an energy efficient and error resilient server ecosystem exceeding conservative scaling limits", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["queen s university belfast", "university of thessaly", "national and kapodistrian university of athens", "queen s university belfast", "queen s university belfast", "university of cyprus", "university of thessaly", "ibm", "university of thessaly", null, "university of thessaly", "national and kapodistrian university of athens", "national and kapodistrian university of athens", "university of cyprus", "university of thessaly", "university of cyprus", null, null, "university of cyprus", "national and kapodistrian university of athens", "university of thessaly", "queen s university belfast", null, "queen s university belfast", "university of cyprus", null]}], "source": "ES"}, {"DBLP title": "The transprecision computing paradigm: Concept, design, and applications.", "DBLP authors": ["A. Cristiano I. Malossi", "Michael Schaffner", "Anca Molnos", "Luca Gammaitoni", "Giuseppe Tagliavini", "Andrew Emerson", "Andr\u00e9s Tom\u00e1s", "Dimitrios S. Nikolopoulos", "Eric Flamand", "Norbert Wehn"], "year": 2018, "MAG papers": [{"PaperId": 2798846955, "PaperTitle": "the transprecision computing paradigm concept design and applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of perugia", null, "university of bologna", null, "queen s university belfast", "eth zurich", "james i university", "ibm", null, "kaiserslautern university of technology"]}], "source": "ES"}, {"DBLP title": "An inside job: Remote power analysis attacks on FPGAs.", "DBLP authors": ["Falk Schellenberg", "Dennis R. E. Gnad", "Amir Moradi", "Mehdi Baradaran Tahoori"], "year": 2018, "MAG papers": [{"PaperId": 2798781612, "PaperTitle": "an inside job remote power analysis attacks on fpgas", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ruhr university bochum", "ruhr university bochum", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Confident leakage assessment - A side-channel evaluation framework based on confidence intervals.", "DBLP authors": ["Florian Bache", "Christina Plump", "Tim G\u00fcneysu"], "year": 2018, "MAG papers": [{"PaperId": 2798819443, "PaperTitle": "confident leakage assessment a side channel evaluation framework based on confidence intervals", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ruhr university bochum", "university of bremen", "ruhr university bochum"]}], "source": "ES"}, {"DBLP title": "\u00d8zone: Efficient execution with zero timing leakage for modern microarchitectures.", "DBLP authors": ["Zelalem Birhanu Aweke", "Todd M. Austin"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "SCADPA: Side-channel assisted differential-plaintext attack on bit permutation based ciphers.", "DBLP authors": ["Jakub Breier", "Dirmanto Jap", "Shivam Bhasin"], "year": 2018, "MAG papers": [{"PaperId": 2770059009, "PaperTitle": "scadpa side channel assisted differential plaintext attack on bit permutation based ciphers", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Efficient mapping of quantum circuits to the IBM QX architectures.", "DBLP authors": ["Alwin Zulehner", "Alexandru Paler", "Robert Wille"], "year": 2018, "MAG papers": [{"PaperId": 2771244980, "PaperTitle": "efficient mapping of quantum circuits to the ibm qx architectures", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["johannes kepler university of linz", "johannes kepler university of linz", "johannes kepler university of linz"]}], "source": "ES"}, {"DBLP title": "Parallel code generation of synchronous programs for a many-core architecture.", "DBLP authors": ["Amaury Graillat", "Matthieu Moy", "Pascal Raymond", "Beno\u00eet Dupont de Dinechin"], "year": 2018, "MAG papers": [{"PaperId": 2779109543, "PaperTitle": "parallel code generation of synchronous programs for a many core architecture", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "SOCRATES - A seamless online compiler and system runtime autotuning framework for energy-aware applications.", "DBLP authors": ["Davide Gadioli", "Ricardo Nobre", "Pedro Pinto", "Emanuele Vitali", "Amir H. Ashouri", "Gianluca Palermo", "Jo\u00e3o M. P. Cardoso", "Cristina Silvano"], "year": 2018, "MAG papers": [{"PaperId": 2798389807, "PaperTitle": "socrates a seamless online compiler and system runtime autotuning framework for energy aware applications", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan", "university of toronto", "university of porto", "university of toronto", "polytechnic university of milan", "university of porto"]}], "source": "ES"}, {"DBLP title": "Non-intrusive program tracing of non-preemptive multitasking systems using power consumption.", "DBLP authors": ["Kamal Lamichhane", "Carlos Moreno", "Sebastian Fischmeister"], "year": 2018, "MAG papers": [{"PaperId": 2778969831, "PaperTitle": "non intrusive program tracing of non preemptive multitasking systems using power consumption", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of waterloo", "university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Energy-performance design exploration of a low-power microprogrammed deep-learning accelerator.", "DBLP authors": ["Giulia Santoro", "Mario R. Casu", "Valentino Peluso", "Andrea Calimera", "Massimo Alioto"], "year": 2018, "MAG papers": [{"PaperId": 2798388649, "PaperTitle": "energy performance design exploration of a low power microprogrammed deep learning accelerator", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "national university of singapore", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "GenPIM: Generalized processing in-memory to accelerate data intensive applications.", "DBLP authors": ["Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "year": 2018, "MAG papers": [{"PaperId": 2799257450, "PaperTitle": "genpim generalized processing in memory to accelerate data intensive applications", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Universal number posit arithmetic generator on FPGA.", "DBLP authors": ["Manish Kumar Jaiswal", "Hayden Kwok-Hay So"], "year": 2018, "MAG papers": [{"PaperId": 2799131675, "PaperTitle": "universal number posit arithmetic generator on fpga", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of hong kong", "university of hong kong"]}], "source": "ES"}, {"DBLP title": "Block convolution: Towards memory-efficient inference of large-scale CNNs on FPGA.", "DBLP authors": ["Gang Li", "Fanrong Li", "Tianli Zhao", "Jian Cheng"], "year": 2018, "MAG papers": [{"PaperId": 2799117673, "PaperTitle": "block convolution towards memory efficient inference of large scale cnns on fpga", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Examining the consequences of high-level synthesis optimizations on power side-channel.", "DBLP authors": ["Lu Zhang", "Wei Hu", "Armaiti Ardeshiricham", "Yu Tai", "Jeremy Blackstone", "Dejun Mu", "Ryan Kastner"], "year": 2018, "MAG papers": [{"PaperId": 2798963228, "PaperTitle": "examining the consequences of high level synthesis optimizations on power side channel", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northwestern polytechnical university", "northwestern polytechnical university", "northwestern polytechnical university", "university of california san diego", "northwestern polytechnical university", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "DFARPA: Differential fault attack resistant physical design automation.", "DBLP authors": ["Mustafa Khairallah", "Rajat Sadhukhan", "Radhamanjari Samanta", "Jakub Breier", "Shivam Bhasin", "Rajat Subhra Chakraborty", "Anupam Chattopadhyay", "Debdeep Mukhopadhyay"], "year": 2018, "MAG papers": [{"PaperId": 2798600174, "PaperTitle": "dfarpa differential fault attack resistant physical design automation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "nanyang technological university", "nanyang technological university", "indian institute of technology kharagpur", "nanyang technological university", "indian institute of technology kharagpur", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "An energy-efficient stochastic computational deep belief network.", "DBLP authors": ["Yidong Liu", "Yanzhi Wang", "Fabrizio Lombardi", "Jie Han"], "year": 2018, "MAG papers": [{"PaperId": 2799069698, "PaperTitle": "an energy efficient stochastic computational deep belief network", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["syracuse university", "university of alberta", "syracuse university", "university of alberta"]}], "source": "ES"}, {"DBLP title": "Pushing the number of qubits below the \"minimum\": Realizing compact boolean components for quantum logic.", "DBLP authors": ["Alwin Zulehner", "Robert Wille"], "year": 2018, "MAG papers": [{"PaperId": 2799249475, "PaperTitle": "pushing the number of qubits below the minimum realizing compact boolean components for quantum logic", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["johannes kepler university of linz", "johannes kepler university of linz"]}], "source": "ES"}, {"DBLP title": "Power optimization through peripheral circuit reusing integrated with loop tiling for RRAM crossbar-based CNN.", "DBLP authors": ["Yuanhui Ni", "Weiwen Chen", "Wenjuan Cui", "Yuanchun Zhou", "Keni Qiu"], "year": 2018, "MAG papers": [{"PaperId": 2799063839, "PaperTitle": "power optimization through peripheral circuit reusing integrated with loop tiling for rram crossbar based cnn", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["capital normal university", "capital normal university", "chinese academy of sciences", "chinese academy of sciences", "capital normal university"]}], "source": "ES"}, {"DBLP title": "ORIENT: Organized interleaved ECCs for new STT-MRAM caches.", "DBLP authors": ["Zahra Azad", "Hamed Farbeh", "Amir Mahdi Hosseini Monazzah"], "year": 2018, "MAG papers": [{"PaperId": 2798566060, "PaperTitle": "orient organized interleaved eccs for new stt mram caches", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "ERASMUS: Efficient remote attestation via self-measurement for unattended settings.", "DBLP authors": ["Xavier Carpent", "Gene Tsudik", "Norrathep Rattanavipanon"], "year": 2018, "MAG papers": [{"PaperId": 2741580233, "PaperTitle": "erasmus efficient remote attestation via self measurement for unattended settings", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "End-to-end latency analysis of cause-effect chains in an engine management system.", "DBLP authors": ["Junchul Choi", "Donghyun Kang", "Soonhoi Ha"], "year": 2018, "MAG papers": [{"PaperId": 2798901299, "PaperTitle": "end to end latency analysis of cause effect chains in an engine management system", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "General floorplanning methodology for 3D ICs with an arbitrary bonding style.", "DBLP authors": ["Jai-Ming Lin", "Chien-Yu Huang"], "year": 2018, "MAG papers": [{"PaperId": 2799011976, "PaperTitle": "general floorplanning methodology for 3d ics with an arbitrary bonding style", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Design and optimization of FeFET-based crossbars for binary convolution neural networks.", "DBLP authors": ["Xiaoming Chen", "Xunzhao Yin", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2018, "MAG papers": [{"PaperId": 2798654995, "PaperTitle": "design and optimization of fefet based crossbars for binary convolution neural networks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of notre dame", "university of notre dame", "university of notre dame", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "Low-power 3D integration using inductive coupling links for neurotechnology applications.", "DBLP authors": ["Benjamin J. Fletcher", "Shidhartha Das", "Chi-Sang Poon", "Terrence S. T. Mak"], "year": 2018, "MAG papers": [{"PaperId": 2786281321, "PaperTitle": "low power 3d integration using inductive coupling links for neurotechnology applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southampton", "massachusetts institute of technology", "university of southampton", null]}], "source": "ES"}, {"DBLP title": "Mapping of local and global synapses on spiking neuromorphic hardware.", "DBLP authors": ["Anup Das", "Yuefeng Wu", "Khanh Huynh", "Francesco Dell'Anna", "Francky Catthoor", "Siebren Schaafsma"], "year": 2018, "MAG papers": [{"PaperId": 2798616014, "PaperTitle": "mapping of local and global synapses on spiking neuromorphic hardware", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["imec", "imec", "drexel university", "imec", "imec", "imec"]}], "source": "ES"}, {"DBLP title": "Energy-efficient neural networks using approximate computation reuse.", "DBLP authors": ["Xun Jiao", "Vahideh Akhlaghi", "Yu Jiang", "Rajesh K. Gupta"], "year": 2018, "MAG papers": [{"PaperId": 2799131456, "PaperTitle": "energy efficient neural networks using approximate computation reuse", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Multi-bit non-volatile spintronic flip-flop.", "DBLP authors": ["Christopher M\u00fcnch", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2018, "MAG papers": [{"PaperId": 2798683687, "PaperTitle": "multi bit non volatile spintronic flip flop", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "ADAM: Architecture for write disturbance mitigation in scaled phase change memory.", "DBLP authors": ["Shivam Swami", "Kartik Mohanram"], "year": 2018, "MAG papers": [{"PaperId": 2798321423, "PaperTitle": "adam architecture for write disturbance mitigation in scaled phase change memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Program error rate-based wear leveling for NAND flash memory.", "DBLP authors": ["Xin Shi", "Fei Wu", "Shunzhuo Wang", "Changsheng Xie", "Zhonghai Lu"], "year": 2018, "MAG papers": [{"PaperId": 2798575484, "PaperTitle": "program error rate based wear leveling for nand flash memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "royal institute of technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "ShadowGC: Cooperative garbage collection with multi-level buffer for performance improvement in NAND flash-based SSDs.", "DBLP authors": ["Jinhua Cui", "Youtao Zhang", "Jianhang Huang", "Weiguo Wu", "Jun Yang"], "year": 2018, "MAG papers": [{"PaperId": 2799022171, "PaperTitle": "shadowgc cooperative garbage collection with multi level buffer for performance improvement in nand flash based ssds", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pittsburgh", "xi an jiaotong university", "xi an jiaotong university", "xi an jiaotong university", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Binary Ring-LWE hardware with power side-channel countermeasures.", "DBLP authors": ["Aydin Aysu", "Michael Orshansky", "Mohit Tiwari"], "year": 2018, "MAG papers": [{"PaperId": 2798882964, "PaperTitle": "binary ring lwe hardware with power side channel countermeasures", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "High speed ASIC implementations of leakage-resilient cryptography.", "DBLP authors": ["Robert Schilling", "Thomas Unterluggauer", "Stefan Mangard", "Frank K. G\u00fcrkaynak", "Michael Muehlberghuber", "Luca Benini"], "year": 2018, "MAG papers": [{"PaperId": 2798772400, "PaperTitle": "high speed asic implementations of leakage resilient cryptography", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["graz university of technology", "eth zurich", "eth zurich", "graz university of technology", "graz university of technology", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Optimization of the PLL configuration in a PLL-based TRNG design.", "DBLP authors": ["Elie Noumon Allini", "Oto Petura", "Viktor Fischer", "Florent Bernard"], "year": 2018, "MAG papers": [{"PaperId": 2799244987, "PaperTitle": "optimization of the pll configuration in a pll based trng design", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Availability enhancement and analysis for mixed-criticality systems on multi-core.", "DBLP authors": ["Roberto Medina", "Etienne Borde", "Laurent Pautet"], "year": 2018, "MAG papers": [{"PaperId": 2798782508, "PaperTitle": "availability enhancement and analysis for mixed criticality systems on multi core", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["universite paris saclay", "universite paris saclay", "universite paris saclay"]}], "source": "ES"}, {"DBLP title": "Mixed-criticality scheduling with memory bandwidth regulation.", "DBLP authors": ["Muhammad Ali Awan", "Pedro F. Souto", "Konstantinos Bletsas", "Benny Akesson", "Eduardo Tovar"], "year": 2018, "MAG papers": [{"PaperId": 2775601888, "PaperTitle": "mixed criticality scheduling with memory bandwidth regulation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of porto", "international student exchange programs", "international student exchange programs", "international student exchange programs", "international student exchange programs"]}], "source": "ES"}, {"DBLP title": "Design and validation of fault-tolerant embedded controllers.", "DBLP authors": ["Saurav Kumar Ghosh", "Soumyajit Dey", "Dip Goswami", "Daniel Mueller-Gritschneder", "Samarjit Chakraborty"], "year": 2018, "MAG papers": [{"PaperId": 2798542520, "PaperTitle": "design and validation of fault tolerant embedded controllers", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology kharagpur", "eindhoven university of technology", "indian institute of technology kharagpur", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Computing with ferroelectric FETs: Devices, models, systems, and applications.", "DBLP authors": ["Ahmedullah Aziz", "Evelyn T. Breyer", "An Chen", "Xiaoming Chen", "Suman Datta", "Sumeet Kumar Gupta", "Michael Hoffmann", "Xiaobo Sharon Hu", "Adrian M. Ionescu", "Matthew Jerry", "Thomas Mikolajick", "Halid Mulaosmanovic", "Kai Ni", "Michael T. Niemier", "Ian O'Connor", "Atanu Saha", "Stefan Slesazeck", "Sandeep Krishna Thirumala", "Xunzhao Yin"], "year": 2018, "MAG papers": [{"PaperId": 2799043997, "PaperTitle": "computing with ferroelectric fets devices models systems and applications", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of notre dame", "ecole polytechnique federale de lausanne", null, null, "purdue university", "purdue university", "purdue university", "chinese academy of sciences", null, "university of notre dame", "ecole centrale de lyon", "semiconductor research corporation", "university of notre dame", null, null, "purdue university", "university of notre dame", "university of notre dame", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "The CAMEL approach to stacked sensor smart cameras.", "DBLP authors": ["Saibal Mudhopadhyay", "Marilyn Wolf", "Mohammed F. Amir", "Evan Gebhardt", "Jong Hwan Ko", "Jaeha Kung", "Burhan Ahmad Musassar"], "year": 2018, "MAG papers": [{"PaperId": 2798354639, "PaperTitle": "the camel approach to stacked sensor smart cameras", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A design tool for high performance image processing on multicore platforms.", "DBLP authors": ["Jiahao Wu", "Timothy Blattner", "Walid Keyrouz", "Shuvra S. Bhattacharyya"], "year": 2018, "MAG papers": [{"PaperId": 2799122178, "PaperTitle": "a design tool for high performance image processing on multicore platforms", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national institute of standards and technology", "national institute of standards and technology", "university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Quasar, a high-level programming language and development environment for designing smart vision systems on embedded platforms.", "DBLP authors": ["Bart Goossens", "Hi\u00eap Quang Luong", "Jan Aelterman", "Wilfried Philips"], "year": 2018, "MAG papers": [{"PaperId": 2798653305, "PaperTitle": "quasar a high level programming language and development environment for designing smart vision systems on embedded platforms", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ghent university", "ghent university", "ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Concurrent focal-plane generation of compressed samples from time-encoded pixel values.", "DBLP authors": ["Marco Trevisi", "H. C. Bandala", "Jorge Fern\u00e1ndez-Berni", "Ricardo Carmona-Gal\u00e1n", "\u00c1ngel Rodr\u00edguez-V\u00e1zquez"], "year": 2018, "MAG papers": [{"PaperId": 2798875106, "PaperTitle": "concurrent focal plane generation of compressed samples from time encoded pixel values", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["spanish national research council", "spanish national research council", "spanish national research council", null, "spanish national research council"]}], "source": "ES"}, {"DBLP title": "Contactless finger and face capturing on a secure handheld embedded device.", "DBLP authors": ["Axel Weissenfeld", "Bernhard Strobl", "Franz Daubner"], "year": 2018, "MAG papers": [{"PaperId": 2798687808, "PaperTitle": "contactless finger and face capturing on a secure handheld embedded device", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["austrian institute of technology", "austrian institute of technology", "austrian institute of technology"]}], "source": "ES"}, {"DBLP title": "A faithful binary circuit model with adversarial noise.", "DBLP authors": ["Matthias F\u00fcgger", "J\u00fcrgen Maier", "Robert Najvirt", "Thomas Nowak", "Ulrich Schmid"], "year": 2018, "MAG papers": [{"PaperId": 2798549741, "PaperTitle": "a faithful binary circuit model with adversarial noise", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["vienna university of technology", "ecole normale superieure", "vienna university of technology", "university of paris sud", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "EVT-based worst case delay estimation under process variation.", "DBLP authors": ["Charalampos Antoniadis", "Dimitrios Garyfallou", "Nestor E. Evmorfopoulos", "Georgios I. Stamoulis"], "year": 2018, "MAG papers": [{"PaperId": 2798600617, "PaperTitle": "evt based worst case delay estimation under process variation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of thessaly", "university of thessaly", "university of thessaly", "university of thessaly"]}], "source": "ES"}, {"DBLP title": "Co-synthesis of floorplanning and powerplanning in 3D ICs for multiple supply voltage designs.", "DBLP authors": ["Jai-Ming Lin", "Chien-Yu Huang", "Jhih-Ying Yang"], "year": 2018, "MAG papers": [{"PaperId": 2798411461, "PaperTitle": "co synthesis of floorplanning and powerplanning in 3d ics for multiple supply voltage designs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national cheng kung university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Accelerate analytical placement with GPU: A generic approach.", "DBLP authors": ["Chun-Xun Lin", "Martin D. F. Wong"], "year": 2018, "MAG papers": [{"PaperId": 2799178840, "PaperTitle": "accelerate analytical placement with gpu a generic approach", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "High performance collective communication-aware 3D Network-on-Chip architectures.", "DBLP authors": ["Biresh Kumar Joardar", "Karthi Duraisamy", "Partha Pratim Pande"], "year": 2018, "MAG papers": [{"PaperId": 2798889142, "PaperTitle": "high performance collective communication aware 3d network on chip architectures", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["washington state university", "washington state university", "washington state university"]}], "source": "ES"}, {"DBLP title": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "DBLP authors": ["Alexandre Coelho", "Amir Charif", "Nacer-Eddine Zergainoh", "Juan A. Fraire", "Raoul Velazco"], "year": 2018, "MAG papers": [{"PaperId": 2798776715, "PaperTitle": "a soft error resilient route computation unit for 3d networks on chips", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "SPA: Simple pool architecture for application resource allocation in many-core systems.", "DBLP authors": ["Jayasimha Sai Koduri", "Iraklis Anagnostopoulos"], "year": 2018, "MAG papers": [{"PaperId": 2789883383, "PaperTitle": "spa simple pool architecture for application resource allocation in many core systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["southern illinois university carbondale", "southern illinois university carbondale"]}], "source": "ES"}, {"DBLP title": "RSON: An inter/intra-chip silicon photonic network for rack-scale computing systems.", "DBLP authors": ["Peng Yang", "Zhengbin Pang", "Zhifei Wang", "Zhehui Wang", "Min Xie", "Xuanqi Chen", "Luan H. K. Duong", "Jiang Xu"], "year": 2018, "MAG papers": [{"PaperId": 2798549144, "PaperTitle": "rson an inter intra chip silicon photonic network for rack scale computing systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "national university of defense technology", "hong kong university of science and technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "HME: A lightweight emulator for hybrid memory.", "DBLP authors": ["Zhuohui Duan", "Haikun Liu", "Xiaofei Liao", "Hai Jin"], "year": 2018, "MAG papers": [{"PaperId": 2798794597, "PaperTitle": "hme a lightweight emulator for hybrid memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "VerC3: A library for explicit state synthesis of concurrent systems.", "DBLP authors": ["Marco Elver", "Christopher J. Banks", "Paul Jackson", "Vijay Nagarajan"], "year": 2018, "MAG papers": [{"PaperId": 2798867273, "PaperTitle": "verc3 a library for explicit state synthesis of concurrent systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of edinburgh", "university of edinburgh", "university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Prometheus: Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "DBLP authors": ["Yao Xiao", "Shahin Nazarian", "Paul Bogdan"], "year": 2018, "MAG papers": [{"PaperId": 2798370135, "PaperTitle": "prometheus processing in memory heterogeneous architecture design from a multi layer network theoretic strategy", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Advancing source-level timing simulation using loop acceleration.", "DBLP authors": ["Joscha Benz", "Christoph Gerum", "Oliver Bringmann"], "year": 2018, "MAG papers": [{"PaperId": 2798287626, "PaperTitle": "advancing source level timing simulation using loop acceleration", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tubingen", "university of tubingen", "university of tubingen"]}], "source": "ES"}, {"DBLP title": "Storage-aware sample preparation using flow-based microfluidic Labs-on-Chip.", "DBLP authors": ["Sukanta Bhattacharjee", "Robert Wille", "Juinn-Dar Huang", "Bhargab B. Bhattacharya"], "year": 2018, "MAG papers": [{"PaperId": 2798351319, "PaperTitle": "storage aware sample preparation using flow based microfluidic labs on chip", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian statistical institute", "new york university abu dhabi", "national chiao tung university", "johannes kepler university of linz"]}], "source": "ES"}, {"DBLP title": "Pump-aware flow routing algorithm for programmable microfluidic devices.", "DBLP authors": ["Guan-Ru Lai", "Chun-Yu Lin", "Tsung-Yi Ho"], "year": 2018, "MAG papers": [{"PaperId": 2799097785, "PaperTitle": "pump aware flow routing algorithm for programmable microfluidic devices", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Adaptive approximation in arithmetic circuits: A low-power unsigned divider design.", "DBLP authors": ["Honglan Jiang", "Leibo Liu", "Fabrizio Lombardi", "Jie Han"], "year": 2018, "MAG papers": [{"PaperId": 2798894566, "PaperTitle": "adaptive approximation in arithmetic circuits a low power unsigned divider design", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of alberta", "northeastern university", "university of alberta", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Correlation manipulating circuits for stochastic computing.", "DBLP authors": ["Vincent T. Lee", "Armin Alaghi", "Luis Ceze"], "year": 2018, "MAG papers": [{"PaperId": 2791472807, "PaperTitle": "correlation manipulating circuits for stochastic computing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of washington", "university of washington", "university of washington"]}], "source": "ES"}, {"DBLP title": "XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks.", "DBLP authors": ["Xiaoyu Sun", "Shihui Yin", "Xiaochen Peng", "Rui Liu", "Jae-sun Seo", "Shimeng Yu"], "year": 2018, "MAG papers": [{"PaperId": 2798554798, "PaperTitle": "xnor rram a scalable and parallel resistive synaptic architecture for binary neural networks", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["arizona state university", "arizona state university", "arizona state university", "arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "A novel fault tolerant cache architecture based on orthogonal latin squares theory.", "DBLP authors": ["Filippos Filippou", "Georgios Keramidas", "Michail Mavropoulos", "Dimitris Nikolos"], "year": 2018, "MAG papers": [{"PaperId": 2799075612, "PaperTitle": "a novel fault tolerant cache architecture based on orthogonal latin squares theory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of patras", "university of patras", null, "university of patras"]}], "source": "ES"}, {"DBLP title": "Technology-aware logic synthesis for ReRAM based in-memory computing.", "DBLP authors": ["Debjyoti Bhattacharjee", "Luca Amar\u00f9", "Anupam Chattopadhyay"], "year": 2018, "MAG papers": [{"PaperId": 2798307830, "PaperTitle": "technology aware logic synthesis for reram based in memory computing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanyang technological university", "nanyang technological university", "synopsys"]}], "source": "ES"}, {"DBLP title": "Leveraging thermally-aware chiplet organization in 2.5D systems to reclaim dark silicon.", "DBLP authors": ["Furkan Eris", "Ajay Joshi", "Andrew B. Kahng", "Yenai Ma", "Saiful A. Mojumder", "Tiansheng Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2798407471, "PaperTitle": "leveraging thermally aware chiplet organization in 2 5d systems to reclaim dark silicon", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california san diego", "boston university", "boston university", "boston university", "boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Ising-PUF: A machine learning attack resistant PUF featuring lattice like arrangement of Arbiter-PUFs.", "DBLP authors": ["Hiromitsu Awano", "Takashi Sato"], "year": 2018, "MAG papers": [{"PaperId": 2798771587, "PaperTitle": "ising puf a machine learning attack resistant puf featuring lattice like arrangement of arbiter pufs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kyoto university", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "Efficient helper data reduction in SRAM PUFs via lossy compression.", "DBLP authors": ["Ye Wang", "Michael Orshansky"], "year": 2018, "MAG papers": [{"PaperId": 2798748261, "PaperTitle": "efficient helper data reduction in sram pufs via lossy compression", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Improving the efficiency of thermal covert channels in multi-/many-core systems.", "DBLP authors": ["Zijun Long", "Xiaohang Wang", "Yingtao Jiang", "Guofeng Cui", "Li Zhang", "Terrence S. T. Mak"], "year": 2018, "MAG papers": [{"PaperId": 2798507687, "PaperTitle": "improving the efficiency of thermal covert channels in multi many core systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of nevada las vegas", "south china university of technology", "south china university of technology", "south china university of technology", "university of southampton", "south china university of technology"]}], "source": "ES"}, {"DBLP title": "A placement algorithm for superconducting logic circuits based on cell grouping and super-cell placement.", "DBLP authors": ["Soheil Nazar Shahsavani", "Alireza Shafaei", "Massoud Pedram"], "year": 2018, "MAG papers": [{"PaperId": 2798949331, "PaperTitle": "a placement algorithm for superconducting logic circuits based on cell grouping and super cell placement", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Abax: 2D/3D legaliser supporting look-ahead legalisation and blockage strategies.", "DBLP authors": ["Nikolaos Sketopoulos", "Christos P. Sotiriou", "Stavros Simoglou"], "year": 2018, "MAG papers": [{"PaperId": 2798423199, "PaperTitle": "abax 2d 3d legaliser supporting look ahead legalisation and blockage strategies", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of thessaly", "university of thessaly", "university of thessaly"]}], "source": "ES"}, {"DBLP title": "LESAR: A dynamic line-end spacing aware detailed router.", "DBLP authors": ["Ying-Chi Wei", "Radhamanjari Samanta", "Yih-Lang Li"], "year": 2018, "MAG papers": [{"PaperId": 2798791865, "PaperTitle": "lesar a dynamic line end spacing aware detailed router", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Understanding turn models for adaptive routing: The modular approach.", "DBLP authors": ["Edoardo Fusella", "Alessandro Cilardo"], "year": 2018, "MAG papers": [{"PaperId": 2798374613, "PaperTitle": "understanding turn models for adaptive routing the modular approach", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of naples federico ii", "university of naples federico ii"]}], "source": "ES"}, {"DBLP title": "Fault-tolerant valve-based microfluidic routing fabric for droplet barcoding in single-cell analysis.", "DBLP authors": ["Yasamin Moradi", "Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "year": 2018, "MAG papers": [{"PaperId": 2782499489, "PaperTitle": "fault tolerant valve based microfluidic routing fabric for droplet barcoding in single cell analysis", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["duke university", "duke university", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Optimizing power-accuracy trade-off in approximate adders.", "DBLP authors": ["D. Celia", "Vinita Vasudevan", "Nitin Chandrachoodan"], "year": 2018, "MAG papers": [{"PaperId": 2799132243, "PaperTitle": "optimizing power accuracy trade off in approximate adders", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology madras", "indian institute of technology madras", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "Improving the error behavior of DRAM by exploiting its Z-channel property.", "DBLP authors": ["Kira Kraft", "Chirag Sudarshan", "Deepak M. Mathew", "Christian Weis", "Norbert Wehn", "Matthias Jung"], "year": 2018, "MAG papers": [{"PaperId": 2798670698, "PaperTitle": "improving the error behavior of dram by exploiting its z channel property", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["fraunhofer society", "kaiserslautern university of technology", "kaiserslautern university of technology", "kaiserslautern university of technology", "kaiserslautern university of technology", "kaiserslautern university of technology"]}], "source": "ES"}, {"DBLP title": "Architecture and optimization of associative memories used for the implementation of logic functions based on nanoelectronic 1S1R cells.", "DBLP authors": ["Arne Heittmann", "Tobias G. Noll"], "year": 2018, "MAG papers": [{"PaperId": 2799134255, "PaperTitle": "architecture and optimization of associative memories used for the implementation of logic functions based on nanoelectronic 1s1r cells", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "Accurate prediction of smartphones' skin temperature by considering exothermic components.", "DBLP authors": ["Jihoon Park", "Seokjun Lee", "Hojung Cha"], "year": 2018, "MAG papers": [{"PaperId": 2798675311, "PaperTitle": "accurate prediction of smartphones skin temperature by considering exothermic components", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Trustworthy proofs for sensor data using FPGA based physically unclonable functions.", "DBLP authors": ["Urbi Chatterjee", "Durga Prasad Sahoo", "Debdeep Mukhopadhyay", "Rajat Subhra Chakraborty"], "year": 2018, "MAG papers": [{"PaperId": 2798357646, "PaperTitle": "trustworthy proofs for sensor data using fpga based physically unclonable functions", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur", "bosch"]}], "source": "ES"}, {"DBLP title": "Towards fully automated TLM-to-RTL property refinement.", "DBLP authors": ["Vladimir Herdt", "Hoang M. Le", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2018, "MAG papers": [{"PaperId": 2799167714, "PaperTitle": "towards fully automated tlm to rtl property refinement", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bremen", "university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "In-memory computing using paths-based logic and heterogeneous components.", "DBLP authors": ["Alvaro Velasquez", "Sumit Kumar Jha"], "year": 2018, "MAG papers": [{"PaperId": 2799195867, "PaperTitle": "in memory computing using paths based logic and heterogeneous components", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of central florida", "university of central florida"]}], "source": "ES"}, {"DBLP title": "Non-intrusive testing technique for detection of Trojans in asynchronous circuits.", "DBLP authors": ["Leonel Acunha Guimaraes", "Thiago Ferreira de Paiva Leite", "Rodrigo Possamai Bastos", "Laurent Fesquet"], "year": 2018, "MAG papers": [{"PaperId": 2798825511, "PaperTitle": "non intrusive testing technique for detection of trojans in asynchronous circuits", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Towards inter-vendor compatibility of true random number generators for FPGAs.", "DBLP authors": ["Milos Grujic", "Bohan Yang", "Vladimir Rozic", "Ingrid Verbauwhede"], "year": 2018, "MAG papers": [{"PaperId": 2798501651, "PaperTitle": "towards inter vendor compatibility of true random number generators for fpgas", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Efficient wear leveling for inodes of file systems on persistent memories.", "DBLP authors": ["Xianzhang Chen", "Edwin Hsing-Mean Sha", "Yuansong Zeng", "Chaoshu Yang", "Weiwen Jiang", "Qingfeng Zhuge"], "year": 2018, "MAG papers": [{"PaperId": 2798630628, "PaperTitle": "efficient wear leveling for inodes of file systems on persistent memories", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chongqing university", "chongqing university", "chongqing university", "chongqing university", "chongqing university", "east china normal university"]}], "source": "ES"}, {"DBLP title": "Exploring non-volatile main memory architectures for handheld devices.", "DBLP authors": ["Sneha N. Ved", "Manu Awasthi"], "year": 2018, "MAG papers": [{"PaperId": 2799161038, "PaperTitle": "exploring non volatile main memory architectures for handheld devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology gandhinagar", "indian institute of technology gandhinagar"]}], "source": "ES"}, {"DBLP title": "Design methodologies for enabling self-awareness in autonomous systems.", "DBLP authors": ["Armin Sadighi", "Bryan Donyanavard", "Thawra Kadeed", "Kasra Moazzemi", "Tiago M\u00fcck", "Ahmed Nassar", "Amir M. Rahmani", "Thomas Wild", "Nikil D. Dutt", "Rolf Ernst", "Andreas Herkersdorf", "Fadi J. Kurdahi"], "year": 2018, "MAG papers": [{"PaperId": 2798283048, "PaperTitle": "design methodologies for enabling self awareness in autonomous systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "technische universitat munchen", "technische universitat munchen", "technische universitat munchen", "university of california irvine", "braunschweig university of technology", "university of california irvine", "university of california irvine", "braunschweig university of technology", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Directed test generation using concolic testing on RTL models.", "DBLP authors": ["Alif Ahmed", "Farimah Farahmandi", "Prabhat Mishra"], "year": 2018, "MAG papers": [{"PaperId": 2798776451, "PaperTitle": "directed test generation using concolic testing on rtl models", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Suspect set prediction in RTL bug hunting.", "DBLP authors": ["Neil Veira", "Zissis Poulos", "Andreas G. Veneris"], "year": 2018, "MAG papers": [{"PaperId": 2798496775, "PaperTitle": "suspect set prediction in rtl bug hunting", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Symbolic assertion mining for security validation.", "DBLP authors": ["Alessandro Danese", "Valeria Bertacco", "Graziano Pravadelli"], "year": 2018, "MAG papers": [{"PaperId": 2798685455, "PaperTitle": "symbolic assertion mining for security validation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of verona", "university of michigan", "university of verona"]}], "source": "ES"}, {"DBLP title": "Improving and extending the algebraic approach for verifying gate-level multipliers.", "DBLP authors": ["Daniela Ritirc", "Armin Biere", "Manuel Kauers"], "year": 2018, "MAG papers": [{"PaperId": 2798446820, "PaperTitle": "improving and extending the algebraic approach for verifying gate level multipliers", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["johannes kepler university of linz", "johannes kepler university of linz", "johannes kepler university of linz"]}], "source": "ES"}, {"DBLP title": "Reconfigurable asynchronous pipelines: From formal models to silicon.", "DBLP authors": ["Danil Sokolov", "Alessandro de Gennaro", "Andrey Mokhov"], "year": 2018, "MAG papers": [{"PaperId": 2786033663, "PaperTitle": "reconfigurable asynchronous pipelines from formal models to silicon", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["newcastle university", "newcastle university", "newcastle university"]}], "source": "ES"}, {"DBLP title": "Automatic generation of hardware checkers from formal micro-architectural specifications.", "DBLP authors": ["Alexander Fedotov", "Julien Schmaltz"], "year": 2018, "MAG papers": [{"PaperId": 2799000927, "PaperTitle": "automatic generation of hardware checkers from formal micro architectural specifications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Specification decomposition for synthesis from libraries of LTL Assume/Guarantee contracts.", "DBLP authors": ["Antonio Iannopollo", "Stavros Tripakis", "Alberto L. Sangiovanni-Vincentelli"], "year": 2018, "MAG papers": [{"PaperId": 2798561501, "PaperTitle": "specification decomposition for synthesis from libraries of ltl assume guarantee contracts", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Hardware-assisted rootkit detection via on-line statistical fingerprinting of process execution.", "DBLP authors": ["Liwei Zhou", "Yiorgos Makris"], "year": 2018, "MAG papers": [{"PaperId": 2798446790, "PaperTitle": "hardware assisted rootkit detection via on line statistical fingerprinting of process execution", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at dallas", "university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "Securing conditional branches in the presence of fault attacks.", "DBLP authors": ["Robert Schilling", "Mario Werner", "Stefan Mangard"], "year": 2018, "MAG papers": [{"PaperId": 2791405319, "PaperTitle": "securing conditional branches in the presence of fault attacks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["graz university of technology", "graz university of technology", "graz university of technology"]}], "source": "ES"}, {"DBLP title": "Towards provably-secure performance locking.", "DBLP authors": ["Monir Zaman", "Abhrajit Sengupta", "Danqing Liu", "Ozgur Sinanoglu", "Yiorgos Makris", "Jeyavijayan J. V. Rajendran"], "year": 2018, "MAG papers": [{"PaperId": 2798766313, "PaperTitle": "towards provably secure performance locking", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at dallas", "university of texas at dallas", "new york university abu dhabi", "texas a m university", "new york university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "An automated configurable Trojan insertion framework for dynamic trust benchmarks.", "DBLP authors": ["Jonathan Cruz", "Yuanwen Huang", "Prabhat Mishra", "Swarup Bhunia"], "year": 2018, "MAG papers": [{"PaperId": 2798312912, "PaperTitle": "an automated configurable trojan insertion framework for dynamic trust benchmarks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of florida", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Extending the lifetime of NVMs with compression.", "DBLP authors": ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li"], "year": 2018, "MAG papers": [{"PaperId": 2798514405, "PaperTitle": "extending the lifetime of nvms with compression", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Heterogeneous PCM array architecture for reliability, performance and lifetime enhancement.", "DBLP authors": ["Taehyun Kwon", "Muhammad Imran", "Jung Min You", "Joon-Sung Yang"], "year": 2018, "MAG papers": [{"PaperId": 2798696633, "PaperTitle": "heterogeneous pcm array architecture for reliability performance and lifetime enhancement", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university"]}], "source": "ES"}, {"DBLP title": "An efficient PCM-based main memory system via exploiting fine-grained dirtiness of cachelines.", "DBLP authors": ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li", "Zheng Li"], "year": 2018, "MAG papers": [{"PaperId": 2798565778, "PaperTitle": "an efficient pcm based main memory system via exploiting fine grained dirtiness of cachelines", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "DFPC: A dynamic frequent pattern compression scheme in NVM-based main memory.", "DBLP authors": ["Yuncheng Guo", "Yu Hua", "Pengfei Zuo"], "year": 2018, "MAG papers": [{"PaperId": 2799118469, "PaperTitle": "dfpc a dynamic frequent pattern compression scheme in nvm based main memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Practical challenges in delivering the promises of real processing-in-memory machines.", "DBLP authors": ["Nishil Talati", "Ameer Haj Ali", "Rotem Ben Hur", "Nimrod Wald", "Ronny Ronen", "Pierre-Emmanuel Gaillardon", "Shahar Kvatinsky"], "year": 2018, "MAG papers": [{"PaperId": 2799046832, "PaperTitle": "practical challenges in delivering the promises of real processing in memory machines", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology", "university of utah", "technion israel institute of technology"]}], "source": "ES"}, {"DBLP title": "Smart instruction codes for in-memory computing architectures compatible with standard SRAM interfaces.", "DBLP authors": ["Maha Kooli", "Henri-Pierre Charles", "Cl\u00e9ment Touzet", "Bastien Giraud", "Jean-Philippe Noel"], "year": 2018, "MAG papers": [{"PaperId": 2796470122, "PaperTitle": "smart instruction codes for in memory computing architectures compatible with standard sram interfaces", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Computing-in-memory with spintronics.", "DBLP authors": ["Shubham Jain", "Sachin S. Sapatnekar", "Jianping Wang", "Kaushik Roy", "Anand Raghunathan"], "year": 2018, "MAG papers": [{"PaperId": 2798616445, "PaperTitle": "computing in memory with spintronics", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of minnesota", "purdue university", "purdue university", "university of minnesota", "purdue university"]}], "source": "ES"}, {"DBLP title": "Memristive devices for computation-in-memory.", "DBLP authors": ["Jintao Yu", "Hoang Anh Du Nguyen", "Lei Xie", "Mottaqiallah Taouil", "Said Hamdioui"], "year": 2018, "MAG papers": [{"PaperId": 2798476846, "PaperTitle": "memristive devices for computation in memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Energy-secure swarm power management.", "DBLP authors": ["Augusto Vega", "Alper Buyuktosunoglu", "Pradip Bose"], "year": 2018, "MAG papers": [{"PaperId": 2798461320, "PaperTitle": "energy secure swarm power management", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "SMARTag: Error Correction in Cache Tag Array by Exploiting Address Locality.", "DBLP authors": ["Seyedeh Golsana Ghaemi", "Iman Ahmadpour", "Mehdi Ardebili", "Hamed Farbeh"], "year": 2018, "MAG papers": [{"PaperId": 2889722688, "PaperTitle": "smartag error correction in cache tag array by exploiting address locality", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tehran", "sharif university of technology", "sharif university of technology", null]}], "source": "ES"}]