
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -source design_1_wrapper.tcl


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir L:/ESDC/LAB2/project_1/project_1.cache/wt [current_project]
# set_property parent.project_path L:/ESDC/LAB2/project_1/project_1.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
# set_property ip_repo_paths {
#   l:/esdc/lab2/comparator
#   L:/ESDC/LAB2/VGA_SYNC
#   l:/esdc/lab2/f_div5
#   l:/esdc/lab2/session3
# } [current_project]
# add_files L:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc/lab2/comparator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/ESDC/LAB2/VGA_SYNC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc/lab2/f_div5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc/lab2/session3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3.1/data/ip'.
# set_property used_in_implementation false [get_files -all L:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_property is_locked true [get_files L:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog -library xil_defaultlib L:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
# read_xdc L:/ESDC/LAB2/project_1/project_1.srcs/constrs_1/imports/LAB2/zyboVGA.xdc
# set_property used_in_implementation false [get_files L:/ESDC/LAB2/project_1/project_1.srcs/constrs_1/imports/LAB2/zyboVGA.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file design_1_wrapper.hwdef }
# synth_design -top design_1_wrapper -part xc7z010clg400-1
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 244.234 ; gain = 86.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [L:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [L:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_VGA_SYNC_0_1' [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_VGA_SYNC_0_1/synth/design_1_VGA_SYNC_0_1.vhd:70]
INFO: [Synth 8-3491] module 'VGA_SYNC' declared at 'l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/VGA_SYNC_v1_0/016fb612/VGA_SYNC.VHD:24' bound to instance 'U0' of component 'VGA_SYNC' [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_VGA_SYNC_0_1/synth/design_1_VGA_SYNC_0_1.vhd:94]
INFO: [Synth 8-638] synthesizing module 'VGA_SYNC' [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/VGA_SYNC_v1_0/016fb612/VGA_SYNC.VHD:35]
INFO: [Synth 8-256] done synthesizing module 'VGA_SYNC' (1#1) [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/VGA_SYNC_v1_0/016fb612/VGA_SYNC.VHD:35]
INFO: [Synth 8-256] done synthesizing module 'design_1_VGA_SYNC_0_1' (2#1) [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_VGA_SYNC_0_1/synth/design_1_VGA_SYNC_0_1.vhd:70]
INFO: [Synth 8-638] synthesizing module 'design_1_comparator_0_0' [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_comparator_0_0/synth/design_1_comparator_0_0.vhd:69]
INFO: [Synth 8-3491] module 'comparator' declared at 'l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/comparator_v1_0/e67a4327/comparator.vhd:10' bound to instance 'U0' of component 'comparator' [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_comparator_0_0/synth/design_1_comparator_0_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'comparator' [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/comparator_v1_0/e67a4327/comparator.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'comparator' (3#1) [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/comparator_v1_0/e67a4327/comparator.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_1_comparator_0_0' (4#1) [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_comparator_0_0/synth/design_1_comparator_0_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_1_f_div5_0_0' [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_f_div5_0_0/synth/design_1_f_div5_0_0.vhd:63]
INFO: [Synth 8-3491] module 'f_div5' declared at 'l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/f_div5_v1_0/186e4097/f_div5.vhd:8' bound to instance 'U0' of component 'f_div5' [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_f_div5_0_0/synth/design_1_f_div5_0_0.vhd:80]
INFO: [Synth 8-638] synthesizing module 'f_div5' [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/f_div5_v1_0/186e4097/f_div5.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'f_div5' (5#1) [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/f_div5_v1_0/186e4097/f_div5.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_f_div5_0_0' (6#1) [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_f_div5_0_0/synth/design_1_f_div5_0_0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'design_1_session3_0_0' [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_session3_0_0/synth/design_1_session3_0_0.vhd:70]
INFO: [Synth 8-3491] module 'session3' declared at 'l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/session3_v1_0/7b51daa2/session3.vhd:5' bound to instance 'U0' of component 'session3' [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_session3_0_0/synth/design_1_session3_0_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'session3' [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/session3_v1_0/7b51daa2/session3.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'session3' (7#1) [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/session3_v1_0/7b51daa2/session3.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_session3_0_0' (8#1) [l:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_session3_0_0/synth/design_1_session3_0_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'design_1' (9#1) [L:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (10#1) [L:/ESDC/LAB2/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 277.453 ; gain = 119.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 277.453 ; gain = 119.379
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [L:/ESDC/LAB2/project_1/project_1.srcs/constrs_1/imports/LAB2/zyboVGA.xdc]
Finished Parsing XDC File [L:/ESDC/LAB2/project_1/project_1.srcs/constrs_1/imports/LAB2/zyboVGA.xdc]
Parsing XDC File [L:/ESDC/LAB2/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [L:/ESDC/LAB2/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 590.809 ; gain = 0.035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  L:/ESDC/LAB2/project_1/project_1.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for design_1_i/comparator_0. (constraint file  L:/ESDC/LAB2/project_1/project_1.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for design_1_i/session3_0. (constraint file  L:/ESDC/LAB2/project_1/project_1.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for design_1_i/f_div5_0. (constraint file  L:/ESDC/LAB2/project_1/project_1.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for design_1_i/VGA_SYNC_0. (constraint file  L:/ESDC/LAB2/project_1/project_1.runs/synth_1/dont_touch.xdc, line 19).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'session3'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'session3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module design_1_wrapper 
Detailed RTL Component Info : 
Module VGA_SYNC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 12    
Module design_1_VGA_SYNC_0_1 
Detailed RTL Component Info : 
Module comparator 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_comparator_0_0 
Detailed RTL Component Info : 
Module f_div5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module design_1_f_div5_0_0 
Detailed RTL Component Info : 
Module session3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 4     
Module design_1_session3_0_0 
Detailed RTL Component Info : 
Module design_1 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 590.809 ; gain = 432.734

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 590.809 ; gain = 432.734

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/pixel_color_reg[0] ) is unused and will be removed from module design_1_comparator_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     6|
|4     |LUT2   |    29|
|5     |LUT3   |    11|
|6     |LUT4   |    48|
|7     |LUT5   |    26|
|8     |LUT6   |    20|
|9     |FDRE   |    80|
|10    |FDSE   |     4|
|11    |IBUF   |     9|
|12    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+------------------------+------+
|      |Instance         |Module                  |Cells |
+------+-----------------+------------------------+------+
|1     |top              |                        |   270|
|2     |  design_1_i     |design_1                |   238|
|3     |    VGA_SYNC_0   |design_1_VGA_SYNC_0_1   |   100|
|4     |      U0         |VGA_SYNC                |   100|
|5     |    comparator_0 |design_1_comparator_0_0 |    52|
|6     |      U0         |comparator              |     4|
|7     |    f_div5_0     |design_1_f_div5_0_0     |     8|
|8     |      U0         |f_div5                  |     8|
|9     |    session3_0   |design_1_session3_0_0   |    78|
|10    |      U0         |session3                |    78|
+------+-----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 590.809 ; gain = 432.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 590.809 ; gain = 81.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 590.809 ; gain = 432.734
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 590.809 ; gain = 394.512
# write_checkpoint design_1_wrapper.dcp
# catch { report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 590.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 25 13:48:32 2018...
