$comment
	File created using the following command:
		vcd file REM.msim.vcd -direction
$end
$date
	Thu Jul 27 21:24:49 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module REM_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % CLK $end
$var reg 1 & LM $end
$var wire 1 ' Q0 $end
$var wire 1 ( Q1 $end
$var wire 1 ) Q2 $end
$var wire 1 * Q3 $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 2 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 3 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 4 Q0~output_o $end
$var wire 1 5 Q1~output_o $end
$var wire 1 6 Q2~output_o $end
$var wire 1 7 Q3~output_o $end
$var wire 1 8 CLK~input_o $end
$var wire 1 9 CLK~inputclkctrl_outclk $end
$var wire 1 : A0~input_o $end
$var wire 1 ; LM~input_o $end
$var wire 1 < inst|inst20~q $end
$var wire 1 = A1~input_o $end
$var wire 1 > inst|inst21~feeder_combout $end
$var wire 1 ? inst|inst21~q $end
$var wire 1 @ A2~input_o $end
$var wire 1 A inst|inst22~q $end
$var wire 1 B A3~input_o $end
$var wire 1 C inst|inst23~feeder_combout $end
$var wire 1 D inst|inst23~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
1,
x-
1.
1/
10
01
z2
z3
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
$end
#10000
1%
18
19
#20000
0%
08
09
#30000
1%
18
19
#40000
0%
08
09
#50000
1%
18
19
#60000
0%
08
09
#70000
1%
18
19
#80000
0%
08
09
#90000
1%
18
19
#100000
1!
1"
1#
1$
0%
08
1B
1@
1=
1:
09
1C
1>
#110000
1%
18
19
1D
1A
1?
1<
14
15
16
17
1*
1)
1(
1'
#120000
0%
08
09
#130000
1%
18
19
#140000
0%
08
09
#150000
1%
18
19
#160000
0%
08
09
#170000
1%
18
19
#180000
0%
08
09
#190000
1%
18
19
#200000
0%
08
09
#210000
1%
18
19
#220000
0%
08
09
#230000
1%
18
19
#240000
0%
08
09
#250000
1%
18
19
#260000
0!
0#
0%
08
0@
0:
09
#270000
1%
18
19
0A
0<
04
06
0)
0'
#280000
0%
08
09
#290000
1%
18
19
#300000
0%
08
09
#310000
1%
18
19
#320000
0%
08
09
#330000
1%
18
19
#340000
0%
08
09
#350000
1%
18
19
#360000
0"
0%
08
0=
09
0>
#370000
1%
18
19
0?
05
0(
#380000
0%
08
09
#390000
1%
18
19
#400000
0%
08
09
#410000
1%
18
19
#420000
0%
08
09
#430000
1%
18
19
#440000
1&
0%
08
1;
09
#450000
0$
1%
18
0B
19
0C
#460000
0%
08
09
#470000
1%
18
19
#480000
0%
08
09
#490000
1%
18
19
#500000
0%
08
09
#510000
1%
18
19
#520000
0%
08
09
#530000
1%
18
19
#540000
0%
08
09
#550000
1!
1%
18
1:
19
#560000
0%
08
09
#570000
1%
18
19
#580000
0%
08
09
#590000
1%
18
19
#600000
0%
08
09
#610000
1%
18
19
#620000
1#
0%
08
1@
09
#630000
1%
18
19
#640000
0%
08
09
#650000
0!
1%
18
0:
19
#660000
0%
08
09
#670000
1%
18
19
#680000
0%
08
09
#690000
1%
18
19
#700000
0&
0%
08
0;
09
#710000
1%
18
19
0D
1A
16
07
0*
1)
#720000
0%
08
09
#730000
1%
18
19
#740000
0%
08
09
#750000
1%
18
19
#760000
0%
08
09
#770000
1%
18
19
#780000
0%
08
09
#790000
1%
18
19
#800000
0%
08
09
#810000
1%
18
19
#820000
0%
08
09
#830000
1%
18
19
#840000
0%
08
09
#850000
1%
18
19
#860000
0%
08
09
#870000
1%
18
19
#880000
0%
08
09
#890000
1%
18
19
#900000
0%
08
09
#910000
1%
18
19
#920000
0%
08
09
#930000
1%
18
19
#940000
0%
08
09
#950000
1%
18
19
#960000
0%
08
09
#970000
1%
18
19
#980000
0%
08
09
#990000
1%
18
19
#1000000
