(edif verilog
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2022 11 11 3 53 42)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure verilog.ngc verilog.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library verilog_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell verilog
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port vga_h_sync
              (direction OUTPUT)
            )
            (port vga_v_sync
              (direction OUTPUT)
            )
            (port vga_R
              (direction OUTPUT)
            )
            (port vga_G
              (direction OUTPUT)
            )
            (port vga_B
              (direction OUTPUT)
            )
            (designator "xc6slx9-3-tqg144")
            (property TYPE (string "verilog") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "verilog_verilog") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_0___renamed_1 "processor/Mcount_r_HPos_in_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_xor_0__ "processor/Mcount_r_HPos_in_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_1___renamed_2 "processor/Mcount_r_HPos_in_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_xor_1__ "processor/Mcount_r_HPos_in_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_2___renamed_3 "processor/Mcount_r_HPos_in_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_xor_2__ "processor/Mcount_r_HPos_in_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_3___renamed_4 "processor/Mcount_r_HPos_in_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_xor_3__ "processor/Mcount_r_HPos_in_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_4___renamed_5 "processor/Mcount_r_HPos_in_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_xor_4__ "processor/Mcount_r_HPos_in_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_5___renamed_6 "processor/Mcount_r_HPos_in_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_xor_5__ "processor/Mcount_r_HPos_in_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_6___renamed_7 "processor/Mcount_r_HPos_in_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_xor_6__ "processor/Mcount_r_HPos_in_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_7___renamed_8 "processor/Mcount_r_HPos_in_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_xor_7__ "processor/Mcount_r_HPos_in_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_8___renamed_9 "processor/Mcount_r_HPos_in_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_xor_8__ "processor/Mcount_r_HPos_in_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_xor_9__ "processor/Mcount_r_HPos_in_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_0___renamed_10 "processor/Mcount_r_VPos_in_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_xor_0__ "processor/Mcount_r_VPos_in_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_1___renamed_11 "processor/Mcount_r_VPos_in_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_xor_1__ "processor/Mcount_r_VPos_in_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_2___renamed_12 "processor/Mcount_r_VPos_in_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_xor_2__ "processor/Mcount_r_VPos_in_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_3___renamed_13 "processor/Mcount_r_VPos_in_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_xor_3__ "processor/Mcount_r_VPos_in_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_4___renamed_14 "processor/Mcount_r_VPos_in_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_xor_4__ "processor/Mcount_r_VPos_in_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_5___renamed_15 "processor/Mcount_r_VPos_in_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_xor_5__ "processor/Mcount_r_VPos_in_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_6___renamed_16 "processor/Mcount_r_VPos_in_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_xor_6__ "processor/Mcount_r_VPos_in_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_7___renamed_17 "processor/Mcount_r_VPos_in_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_xor_7__ "processor/Mcount_r_VPos_in_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_8___renamed_18 "processor/Mcount_r_VPos_in_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_xor_8__ "processor/Mcount_r_VPos_in_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_xor_9__ "processor/Mcount_r_VPos_in_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename GND_1_o_r_VPos_15__LessThan_8_o231 "GND_1_o_r_VPos[15]_LessThan_8_o231")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_15__GND_2_o_LessThan_2_o2121 "processor/r_HPos_in[15]_GND_2_o_LessThan_2_o2121")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "01") (owner "Xilinx"))
            )
            (instance vga_v_sync2
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___processor/r_HPos_in_9_rstpot") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_SW0 "processor/r_HPos_in[15]_GND_2_o_LessThan_2_o_inv_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_renamed_19 "processor/r_HPos_in[15]_GND_2_o_LessThan_2_o_inv")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80000000F000F000") (owner "Xilinx"))
            )
            (instance vga_v_sync1_SW0
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___vga_v_sync1_SW0") (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename vga_v_sync1_renamed_20 "vga_v_sync1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000100010001") (owner "Xilinx"))
            )
            (instance (rename vga_R1_renamed_21 "vga_R1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAA8AAA8AAA8") (owner "Xilinx"))
            )
            (instance (rename vga_R3_renamed_22 "vga_R3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5555555544444440") (owner "Xilinx"))
            )
            (instance vga_R4
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "DDD8DDD8DDD80000") (owner "Xilinx"))
            )
            (instance (rename vga_h_sync1_renamed_23 "vga_h_sync1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8888888888888880") (owner "Xilinx"))
            )
            (instance (rename vga_h_sync2_renamed_24 "vga_h_sync2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5555555555555557") (owner "Xilinx"))
            )
            (instance vga_h_sync3
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF01000101") (owner "Xilinx"))
            )
            (instance (rename vga_h_sync_OBUF_renamed_25 "vga_h_sync_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_v_sync_OBUF_renamed_26 "vga_v_sync_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance vga_R_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance vga_G_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_B_OBUF_renamed_27 "vga_B_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_1__rt_renamed_28 "processor/Mcount_r_HPos_in_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_2__rt_renamed_29 "processor/Mcount_r_HPos_in_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_3__rt_renamed_30 "processor/Mcount_r_HPos_in_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_4__rt_renamed_31 "processor/Mcount_r_HPos_in_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_5__rt_renamed_32 "processor/Mcount_r_HPos_in_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_6__rt_renamed_33 "processor/Mcount_r_HPos_in_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_7__rt_renamed_34 "processor/Mcount_r_HPos_in_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_cy_8__rt_renamed_35 "processor/Mcount_r_HPos_in_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_1__rt_renamed_36 "processor/Mcount_r_VPos_in_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_2__rt_renamed_37 "processor/Mcount_r_VPos_in_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_3__rt_renamed_38 "processor/Mcount_r_VPos_in_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_4__rt_renamed_39 "processor/Mcount_r_VPos_in_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_5__rt_renamed_40 "processor/Mcount_r_VPos_in_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_6__rt_renamed_41 "processor/Mcount_r_VPos_in_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_7__rt_renamed_42 "processor/Mcount_r_VPos_in_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_cy_8__rt_renamed_43 "processor/Mcount_r_VPos_in_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_xor_9__rt_renamed_44 "processor/Mcount_r_HPos_in_xor<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_xor_9__rt_renamed_45 "processor/Mcount_r_VPos_in_xor<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor__n0022_SW0_SW0 "processor/_n0022_SW0_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_1 "processor/r_VPos_in_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_2 "processor/r_VPos_in_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_3 "processor/r_VPos_in_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_4 "processor/r_VPos_in_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_5 "processor/r_VPos_in_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_6 "processor/r_VPos_in_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_7 "processor/r_VPos_in_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_8 "processor/r_VPos_in_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_9 "processor/r_VPos_in_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_1_rstpot_renamed_46 "processor/r_VPos_in_1_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "303030F0AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_2_rstpot_renamed_47 "processor/r_VPos_in_2_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "303030F0AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_3_rstpot_renamed_48 "processor/r_VPos_in_3_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "303030F0AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_4_rstpot_renamed_49 "processor/r_VPos_in_4_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "33003700AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_5_rstpot_renamed_50 "processor/r_VPos_in_5_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "33370000AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_6_rstpot_renamed_51 "processor/r_VPos_in_6_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "33003F00AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_7_rstpot_renamed_52 "processor/r_VPos_in_7_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "33003F00AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_8_rstpot_renamed_53 "processor/r_VPos_in_8_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "33003F00AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename processor__n0022_SW8 "processor/_n0022_SW8")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_9_rstpot_renamed_54 "processor/r_VPos_in_9_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "55570000AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_0 "processor/r_VPos_in_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_VPos_in_0_rstpot1_renamed_55 "processor/r_VPos_in_0_rstpot1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "303030F0AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename processor__n0022_SW0 "processor/_n0022_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___processor/_n0022_SW0") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename processor__n0022_SW3 "processor/_n0022_SW3")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___vga_v_sync1_SW0") (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename processor__n0022_SW4 "processor/_n0022_SW4")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___processor/_n0022_SW0") (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename vga_R2_renamed_56 "vga_R2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_0_rstpot_renamed_57 "processor/r_HPos_in_0_rstpot")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_0 "processor/r_HPos_in_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_1_rstpot_renamed_58 "processor/r_HPos_in_1_rstpot")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_1 "processor/r_HPos_in_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_2_rstpot_renamed_59 "processor/r_HPos_in_2_rstpot")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_2 "processor/r_HPos_in_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_3_rstpot_renamed_60 "processor/r_HPos_in_3_rstpot")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_3 "processor/r_HPos_in_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_4_rstpot_renamed_61 "processor/r_HPos_in_4_rstpot")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_4 "processor/r_HPos_in_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_5_rstpot_renamed_62 "processor/r_HPos_in_5_rstpot")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_5 "processor/r_HPos_in_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_6_rstpot_renamed_63 "processor/r_HPos_in_6_rstpot")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_6 "processor/r_HPos_in_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_7_rstpot_renamed_64 "processor/r_HPos_in_7_rstpot")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_7 "processor/r_HPos_in_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_8_rstpot_renamed_65 "processor/r_HPos_in_8_rstpot")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_8 "processor/r_HPos_in_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_9_rstpot_renamed_66 "processor/r_HPos_in_9_rstpot")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___processor/r_HPos_in_9_rstpot") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_9 "processor/r_HPos_in_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_1 "processor/r_HPos_in[15]_GND_2_o_LessThan_2_o_inv_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80000000F000F000") (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_67 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_HPos_in_lut_0__INV_0 "processor/Mcount_r_HPos_in_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename processor_Mcount_r_VPos_in_lut_0__INV_0 "processor/Mcount_r_VPos_in_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef processor_r_VPos_in_1))
                (portRef C (instanceRef processor_r_VPos_in_2))
                (portRef C (instanceRef processor_r_VPos_in_3))
                (portRef C (instanceRef processor_r_VPos_in_4))
                (portRef C (instanceRef processor_r_VPos_in_5))
                (portRef C (instanceRef processor_r_VPos_in_6))
                (portRef C (instanceRef processor_r_VPos_in_7))
                (portRef C (instanceRef processor_r_VPos_in_8))
                (portRef C (instanceRef processor_r_VPos_in_9))
                (portRef C (instanceRef processor_r_VPos_in_0))
                (portRef C (instanceRef processor_r_HPos_in_0))
                (portRef C (instanceRef processor_r_HPos_in_1))
                (portRef C (instanceRef processor_r_HPos_in_2))
                (portRef C (instanceRef processor_r_HPos_in_3))
                (portRef C (instanceRef processor_r_HPos_in_4))
                (portRef C (instanceRef processor_r_HPos_in_5))
                (portRef C (instanceRef processor_r_HPos_in_6))
                (portRef C (instanceRef processor_r_HPos_in_7))
                (portRef C (instanceRef processor_r_HPos_in_8))
                (portRef C (instanceRef processor_r_HPos_in_9))
                (portRef O (instanceRef clk_BUFGP_renamed_67))
              )
            )
            (net (rename r_HPos_10__ "r_HPos<10>")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_cy_0___renamed_1))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_xor_0__))
                (portRef DI (instanceRef processor_Mcount_r_HPos_in_cy_1___renamed_2))
                (portRef DI (instanceRef processor_Mcount_r_HPos_in_cy_2___renamed_3))
                (portRef DI (instanceRef processor_Mcount_r_HPos_in_cy_3___renamed_4))
                (portRef DI (instanceRef processor_Mcount_r_HPos_in_cy_4___renamed_5))
                (portRef DI (instanceRef processor_Mcount_r_HPos_in_cy_5___renamed_6))
                (portRef DI (instanceRef processor_Mcount_r_HPos_in_cy_6___renamed_7))
                (portRef DI (instanceRef processor_Mcount_r_HPos_in_cy_7___renamed_8))
                (portRef DI (instanceRef processor_Mcount_r_HPos_in_cy_8___renamed_9))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_cy_0___renamed_10))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_xor_0__))
                (portRef DI (instanceRef processor_Mcount_r_VPos_in_cy_1___renamed_11))
                (portRef DI (instanceRef processor_Mcount_r_VPos_in_cy_2___renamed_12))
                (portRef DI (instanceRef processor_Mcount_r_VPos_in_cy_3___renamed_13))
                (portRef DI (instanceRef processor_Mcount_r_VPos_in_cy_4___renamed_14))
                (portRef DI (instanceRef processor_Mcount_r_VPos_in_cy_5___renamed_15))
                (portRef DI (instanceRef processor_Mcount_r_VPos_in_cy_6___renamed_16))
                (portRef DI (instanceRef processor_Mcount_r_VPos_in_cy_7___renamed_17))
                (portRef DI (instanceRef processor_Mcount_r_VPos_in_cy_8___renamed_18))
              )
            )
            (net (rename processor_r_HPos_in_9__ "processor/r_HPos_in<9>")
              (joined
                (portRef I5 (instanceRef vga_R3_renamed_22))
                (portRef I1 (instanceRef vga_h_sync1_renamed_23))
                (portRef I1 (instanceRef vga_h_sync3))
                (portRef I0 (instanceRef processor_Mcount_r_HPos_in_xor_9__rt_renamed_44))
                (portRef I5 (instanceRef vga_R2_renamed_56))
                (portRef Q (instanceRef processor_r_HPos_in_9))
                (portRef I2 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_renamed_19))
                (portRef I2 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_1))
              )
            )
            (net (rename processor_r_HPos_in_8__ "processor/r_HPos_in<8>")
              (joined
                (portRef I0 (instanceRef vga_R3_renamed_22))
                (portRef I0 (instanceRef vga_h_sync1_renamed_23))
                (portRef I0 (instanceRef vga_h_sync3))
                (portRef I0 (instanceRef processor_Mcount_r_HPos_in_cy_8__rt_renamed_35))
                (portRef I0 (instanceRef vga_R2_renamed_56))
                (portRef Q (instanceRef processor_r_HPos_in_8))
                (portRef I3 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_renamed_19))
                (portRef I3 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_1))
              )
            )
            (net (rename processor_r_HPos_in_7__ "processor/r_HPos_in<7>")
              (joined
                (portRef I0 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o2121))
                (portRef I1 (instanceRef vga_R3_renamed_22))
                (portRef I3 (instanceRef vga_h_sync1_renamed_23))
                (portRef I2 (instanceRef vga_h_sync3))
                (portRef I0 (instanceRef processor_Mcount_r_HPos_in_cy_7__rt_renamed_34))
                (portRef I2 (instanceRef vga_R2_renamed_56))
                (portRef Q (instanceRef processor_r_HPos_in_7))
              )
            )
            (net (rename processor_r_HPos_in_6__ "processor/r_HPos_in<6>")
              (joined
                (portRef I1 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o2121))
                (portRef I3 (instanceRef vga_R3_renamed_22))
                (portRef I2 (instanceRef vga_h_sync1_renamed_23))
                (portRef I0 (instanceRef vga_h_sync2_renamed_24))
                (portRef I0 (instanceRef processor_Mcount_r_HPos_in_cy_6__rt_renamed_33))
                (portRef I3 (instanceRef vga_R2_renamed_56))
                (portRef Q (instanceRef processor_r_HPos_in_6))
              )
            )
            (net (rename processor_r_HPos_in_5__ "processor/r_HPos_in<5>")
              (joined
                (portRef I2 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o2121))
                (portRef I2 (instanceRef vga_R3_renamed_22))
                (portRef I5 (instanceRef vga_h_sync1_renamed_23))
                (portRef I4 (instanceRef vga_h_sync3))
                (portRef I0 (instanceRef processor_Mcount_r_HPos_in_cy_5__rt_renamed_32))
                (portRef I4 (instanceRef vga_R2_renamed_56))
                (portRef Q (instanceRef processor_r_HPos_in_5))
              )
            )
            (net (rename processor_r_HPos_in_4__ "processor/r_HPos_in<4>")
              (joined
                (portRef I4 (instanceRef vga_R3_renamed_22))
                (portRef I4 (instanceRef vga_h_sync1_renamed_23))
                (portRef I1 (instanceRef vga_h_sync2_renamed_24))
                (portRef I0 (instanceRef processor_Mcount_r_HPos_in_cy_4__rt_renamed_31))
                (portRef I1 (instanceRef vga_R2_renamed_56))
                (portRef Q (instanceRef processor_r_HPos_in_4))
                (portRef I1 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_renamed_19))
                (portRef I1 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_1))
              )
            )
            (net (rename processor_r_HPos_in_3__ "processor/r_HPos_in<3>")
              (joined
                (portRef I5 (instanceRef vga_h_sync2_renamed_24))
                (portRef I0 (instanceRef processor_Mcount_r_HPos_in_cy_3__rt_renamed_30))
                (portRef Q (instanceRef processor_r_HPos_in_3))
                (portRef I0 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_renamed_19))
                (portRef I0 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_1))
              )
            )
            (net (rename processor_r_HPos_in_2__ "processor/r_HPos_in<2>")
              (joined
                (portRef I0 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_SW0))
                (portRef I2 (instanceRef vga_h_sync2_renamed_24))
                (portRef I0 (instanceRef processor_Mcount_r_HPos_in_cy_2__rt_renamed_29))
                (portRef Q (instanceRef processor_r_HPos_in_2))
              )
            )
            (net (rename processor_r_HPos_in_1__ "processor/r_HPos_in<1>")
              (joined
                (portRef I1 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_SW0))
                (portRef I3 (instanceRef vga_h_sync2_renamed_24))
                (portRef I0 (instanceRef processor_Mcount_r_HPos_in_cy_1__rt_renamed_28))
                (portRef Q (instanceRef processor_r_HPos_in_1))
              )
            )
            (net (rename processor_r_HPos_in_0__ "processor/r_HPos_in<0>")
              (joined
                (portRef I2 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_SW0))
                (portRef I4 (instanceRef vga_h_sync2_renamed_24))
                (portRef Q (instanceRef processor_r_HPos_in_0))
                (portRef I (instanceRef processor_Mcount_r_HPos_in_lut_0__INV_0))
              )
            )
            (net (rename processor_r_VPos_in_9__ "processor/r_VPos_in<9>")
              (joined
                (portRef I0 (instanceRef vga_v_sync2))
                (portRef I0 (instanceRef vga_R4))
                (portRef I0 (instanceRef processor_Mcount_r_VPos_in_xor_9__rt_renamed_45))
                (portRef Q (instanceRef processor_r_VPos_in_9))
                (portRef I1 (instanceRef processor_r_VPos_in_1_rstpot_renamed_46))
                (portRef I1 (instanceRef processor_r_VPos_in_2_rstpot_renamed_47))
                (portRef I1 (instanceRef processor_r_VPos_in_3_rstpot_renamed_48))
                (portRef I1 (instanceRef processor_r_VPos_in_4_rstpot_renamed_49))
                (portRef I1 (instanceRef processor_r_VPos_in_5_rstpot_renamed_50))
                (portRef I1 (instanceRef processor_r_VPos_in_6_rstpot_renamed_51))
                (portRef I1 (instanceRef processor_r_VPos_in_7_rstpot_renamed_52))
                (portRef I1 (instanceRef processor_r_VPos_in_8_rstpot_renamed_53))
                (portRef I0 (instanceRef processor_r_VPos_in_9_rstpot_renamed_54))
                (portRef I1 (instanceRef processor_r_VPos_in_0_rstpot1_renamed_55))
              )
            )
            (net (rename processor_r_VPos_in_8__ "processor/r_VPos_in<8>")
              (joined
                (portRef I0 (instanceRef GND_1_o_r_VPos_15__LessThan_8_o231))
                (portRef I0 (instanceRef vga_v_sync1_renamed_20))
                (portRef I0 (instanceRef processor_Mcount_r_VPos_in_cy_8__rt_renamed_43))
                (portRef Q (instanceRef processor_r_VPos_in_8))
                (portRef I0 (instanceRef processor__n0022_SW0))
                (portRef I0 (instanceRef processor__n0022_SW3))
                (portRef I0 (instanceRef processor__n0022_SW4))
                (portRef I0 (instanceRef processor_r_VPos_in_8_rstpot_renamed_53))
              )
            )
            (net (rename processor_r_VPos_in_7__ "processor/r_VPos_in<7>")
              (joined
                (portRef I2 (instanceRef GND_1_o_r_VPos_15__LessThan_8_o231))
                (portRef I1 (instanceRef vga_v_sync1_SW0))
                (portRef I0 (instanceRef processor_Mcount_r_VPos_in_cy_7__rt_renamed_42))
                (portRef Q (instanceRef processor_r_VPos_in_7))
                (portRef I2 (instanceRef processor__n0022_SW0))
                (portRef I2 (instanceRef processor__n0022_SW3))
                (portRef I2 (instanceRef processor__n0022_SW4))
                (portRef I0 (instanceRef processor_r_VPos_in_7_rstpot_renamed_52))
              )
            )
            (net (rename processor_r_VPos_in_6__ "processor/r_VPos_in<6>")
              (joined
                (portRef I1 (instanceRef GND_1_o_r_VPos_15__LessThan_8_o231))
                (portRef I0 (instanceRef vga_v_sync1_SW0))
                (portRef I0 (instanceRef processor_Mcount_r_VPos_in_cy_6__rt_renamed_41))
                (portRef Q (instanceRef processor_r_VPos_in_6))
                (portRef I1 (instanceRef processor__n0022_SW0))
                (portRef I1 (instanceRef processor__n0022_SW3))
                (portRef I1 (instanceRef processor__n0022_SW4))
                (portRef I0 (instanceRef processor_r_VPos_in_6_rstpot_renamed_51))
              )
            )
            (net (rename processor_r_VPos_in_5__ "processor/r_VPos_in<5>")
              (joined
                (portRef I3 (instanceRef vga_v_sync1_SW0))
                (portRef I0 (instanceRef vga_R1_renamed_21))
                (portRef I0 (instanceRef processor_Mcount_r_VPos_in_cy_5__rt_renamed_40))
                (portRef Q (instanceRef processor_r_VPos_in_5))
                (portRef I1 (instanceRef processor__n0022_SW8))
                (portRef I4 (instanceRef processor__n0022_SW0))
                (portRef I3 (instanceRef processor__n0022_SW3))
                (portRef I0 (instanceRef processor_r_VPos_in_5_rstpot_renamed_50))
              )
            )
            (net (rename processor_r_VPos_in_4__ "processor/r_VPos_in<4>")
              (joined
                (portRef I1 (instanceRef vga_v_sync1_renamed_20))
                (portRef I3 (instanceRef vga_R1_renamed_21))
                (portRef I0 (instanceRef processor_Mcount_r_VPos_in_cy_4__rt_renamed_39))
                (portRef Q (instanceRef processor_r_VPos_in_4))
                (portRef I0 (instanceRef processor__n0022_SW8))
                (portRef I3 (instanceRef processor__n0022_SW0))
                (portRef I3 (instanceRef processor__n0022_SW4))
                (portRef I0 (instanceRef processor_r_VPos_in_4_rstpot_renamed_49))
              )
            )
            (net (rename processor_r_VPos_in_3__ "processor/r_VPos_in<3>")
              (joined
                (portRef I2 (instanceRef vga_v_sync1_renamed_20))
                (portRef I2 (instanceRef vga_R1_renamed_21))
                (portRef I0 (instanceRef processor_Mcount_r_VPos_in_cy_3__rt_renamed_38))
                (portRef I0 (instanceRef processor__n0022_SW0_SW0))
                (portRef Q (instanceRef processor_r_VPos_in_3))
                (portRef I0 (instanceRef processor_r_VPos_in_3_rstpot_renamed_48))
              )
            )
            (net (rename processor_r_VPos_in_2__ "processor/r_VPos_in<2>")
              (joined
                (portRef I2 (instanceRef vga_v_sync1_SW0))
                (portRef I1 (instanceRef vga_R1_renamed_21))
                (portRef I0 (instanceRef processor_Mcount_r_VPos_in_cy_2__rt_renamed_37))
                (portRef I1 (instanceRef processor__n0022_SW0_SW0))
                (portRef Q (instanceRef processor_r_VPos_in_2))
                (portRef I0 (instanceRef processor_r_VPos_in_2_rstpot_renamed_47))
              )
            )
            (net (rename processor_r_VPos_in_1__ "processor/r_VPos_in<1>")
              (joined
                (portRef I4 (instanceRef vga_v_sync1_renamed_20))
                (portRef I5 (instanceRef vga_R1_renamed_21))
                (portRef I0 (instanceRef processor_Mcount_r_VPos_in_cy_1__rt_renamed_36))
                (portRef Q (instanceRef processor_r_VPos_in_1))
                (portRef I0 (instanceRef processor_r_VPos_in_1_rstpot_renamed_46))
              )
            )
            (net (rename processor_r_VPos_in_0__ "processor/r_VPos_in<0>")
              (joined
                (portRef I5 (instanceRef vga_v_sync1_renamed_20))
                (portRef I4 (instanceRef vga_R1_renamed_21))
                (portRef Q (instanceRef processor_r_VPos_in_0))
                (portRef I (instanceRef processor_Mcount_r_VPos_in_lut_0__INV_0))
                (portRef I0 (instanceRef processor_r_VPos_in_0_rstpot1_renamed_55))
              )
            )
            (net vga_h_sync_OBUF
              (joined
                (portRef O (instanceRef vga_h_sync3))
                (portRef I (instanceRef vga_h_sync_OBUF_renamed_25))
              )
            )
            (net vga_B_OBUF
              (joined
                (portRef O (instanceRef vga_R4))
                (portRef I (instanceRef vga_R_OBUF))
                (portRef I (instanceRef vga_G_OBUF))
                (portRef I (instanceRef vga_B_OBUF_renamed_27))
              )
            )
            (net vga_v_sync_OBUF
              (joined
                (portRef O (instanceRef vga_v_sync2))
                (portRef I (instanceRef vga_v_sync_OBUF_renamed_26))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef DI (instanceRef processor_Mcount_r_HPos_in_cy_0___renamed_1))
                (portRef DI (instanceRef processor_Mcount_r_VPos_in_cy_0___renamed_10))
              )
            )
            (net (rename processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv "processor/r_HPos_in[15]_GND_2_o_LessThan_2_o_inv")
              (joined
                (portRef O (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_renamed_19))
                (portRef I1 (instanceRef processor_r_HPos_in_0_rstpot_renamed_57))
                (portRef I5 (instanceRef processor_r_VPos_in_1_rstpot_renamed_46))
                (portRef I5 (instanceRef processor_r_VPos_in_2_rstpot_renamed_47))
                (portRef I5 (instanceRef processor_r_VPos_in_3_rstpot_renamed_48))
                (portRef I5 (instanceRef processor_r_VPos_in_4_rstpot_renamed_49))
                (portRef I5 (instanceRef processor_r_VPos_in_5_rstpot_renamed_50))
                (portRef I5 (instanceRef processor_r_VPos_in_6_rstpot_renamed_51))
                (portRef I5 (instanceRef processor_r_VPos_in_7_rstpot_renamed_52))
                (portRef I5 (instanceRef processor_r_VPos_in_8_rstpot_renamed_53))
                (portRef I5 (instanceRef processor_r_VPos_in_9_rstpot_renamed_54))
                (portRef I5 (instanceRef processor_r_VPos_in_0_rstpot1_renamed_55))
              )
            )
            (net (rename Result_0__ "Result<0>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_xor_0__))
                (portRef I0 (instanceRef processor_r_HPos_in_0_rstpot_renamed_57))
              )
            )
            (net (rename Result_1__ "Result<1>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_xor_1__))
                (portRef I0 (instanceRef processor_r_HPos_in_1_rstpot_renamed_58))
              )
            )
            (net (rename Result_2__ "Result<2>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_xor_2__))
                (portRef I0 (instanceRef processor_r_HPos_in_2_rstpot_renamed_59))
              )
            )
            (net (rename Result_3__ "Result<3>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_xor_3__))
                (portRef I0 (instanceRef processor_r_HPos_in_3_rstpot_renamed_60))
              )
            )
            (net (rename Result_4__ "Result<4>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_xor_4__))
                (portRef I0 (instanceRef processor_r_HPos_in_4_rstpot_renamed_61))
              )
            )
            (net (rename Result_5__ "Result<5>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_xor_5__))
                (portRef I0 (instanceRef processor_r_HPos_in_5_rstpot_renamed_62))
              )
            )
            (net (rename Result_6__ "Result<6>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_xor_6__))
                (portRef I0 (instanceRef processor_r_HPos_in_6_rstpot_renamed_63))
              )
            )
            (net (rename Result_7__ "Result<7>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_xor_7__))
                (portRef I0 (instanceRef processor_r_HPos_in_7_rstpot_renamed_64))
              )
            )
            (net (rename Result_8__ "Result<8>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_xor_8__))
                (portRef I0 (instanceRef processor_r_HPos_in_8_rstpot_renamed_65))
              )
            )
            (net (rename Result_9__ "Result<9>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_xor_9__))
                (portRef I0 (instanceRef processor_r_HPos_in_9_rstpot_renamed_66))
              )
            )
            (net (rename Result_0_1 "Result<0>1")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_xor_0__))
                (portRef I2 (instanceRef processor_r_VPos_in_0_rstpot1_renamed_55))
              )
            )
            (net (rename Result_1_1 "Result<1>1")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_xor_1__))
                (portRef I2 (instanceRef processor_r_VPos_in_1_rstpot_renamed_46))
              )
            )
            (net (rename Result_2_1 "Result<2>1")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_xor_2__))
                (portRef I2 (instanceRef processor_r_VPos_in_2_rstpot_renamed_47))
              )
            )
            (net (rename Result_3_1 "Result<3>1")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_xor_3__))
                (portRef I2 (instanceRef processor_r_VPos_in_3_rstpot_renamed_48))
              )
            )
            (net (rename Result_4_1 "Result<4>1")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_xor_4__))
                (portRef I3 (instanceRef processor_r_VPos_in_4_rstpot_renamed_49))
              )
            )
            (net (rename Result_5_1 "Result<5>1")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_xor_5__))
                (portRef I4 (instanceRef processor_r_VPos_in_5_rstpot_renamed_50))
              )
            )
            (net (rename Result_6_1 "Result<6>1")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_xor_6__))
                (portRef I3 (instanceRef processor_r_VPos_in_6_rstpot_renamed_51))
              )
            )
            (net (rename Result_7_1 "Result<7>1")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_xor_7__))
                (portRef I3 (instanceRef processor_r_VPos_in_7_rstpot_renamed_52))
              )
            )
            (net (rename Result_8_1 "Result<8>1")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_xor_8__))
                (portRef I3 (instanceRef processor_r_VPos_in_8_rstpot_renamed_53))
              )
            )
            (net (rename Result_9_1 "Result<9>1")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_xor_9__))
                (portRef I4 (instanceRef processor_r_VPos_in_9_rstpot_renamed_54))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_lut_0__ "processor/Mcount_r_HPos_in_lut<0>")
              (joined
                (portRef S (instanceRef processor_Mcount_r_HPos_in_cy_0___renamed_1))
                (portRef LI (instanceRef processor_Mcount_r_HPos_in_xor_0__))
                (portRef O (instanceRef processor_Mcount_r_HPos_in_lut_0__INV_0))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_0__ "processor/Mcount_r_HPos_in_cy<0>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_0___renamed_1))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_cy_1___renamed_2))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_xor_1__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_1__ "processor/Mcount_r_HPos_in_cy<1>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_1___renamed_2))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_cy_2___renamed_3))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_xor_2__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_2__ "processor/Mcount_r_HPos_in_cy<2>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_2___renamed_3))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_cy_3___renamed_4))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_xor_3__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_3__ "processor/Mcount_r_HPos_in_cy<3>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_3___renamed_4))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_cy_4___renamed_5))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_xor_4__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_4__ "processor/Mcount_r_HPos_in_cy<4>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_4___renamed_5))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_cy_5___renamed_6))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_xor_5__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_5__ "processor/Mcount_r_HPos_in_cy<5>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_5___renamed_6))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_cy_6___renamed_7))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_xor_6__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_6__ "processor/Mcount_r_HPos_in_cy<6>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_6___renamed_7))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_cy_7___renamed_8))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_xor_7__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_7__ "processor/Mcount_r_HPos_in_cy<7>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_7___renamed_8))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_cy_8___renamed_9))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_xor_8__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_8__ "processor/Mcount_r_HPos_in_cy<8>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_8___renamed_9))
                (portRef CI (instanceRef processor_Mcount_r_HPos_in_xor_9__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_lut_0__ "processor/Mcount_r_VPos_in_lut<0>")
              (joined
                (portRef S (instanceRef processor_Mcount_r_VPos_in_cy_0___renamed_10))
                (portRef LI (instanceRef processor_Mcount_r_VPos_in_xor_0__))
                (portRef O (instanceRef processor_Mcount_r_VPos_in_lut_0__INV_0))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_0__ "processor/Mcount_r_VPos_in_cy<0>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_0___renamed_10))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_cy_1___renamed_11))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_xor_1__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_1__ "processor/Mcount_r_VPos_in_cy<1>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_1___renamed_11))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_cy_2___renamed_12))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_xor_2__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_2__ "processor/Mcount_r_VPos_in_cy<2>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_2___renamed_12))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_cy_3___renamed_13))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_xor_3__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_3__ "processor/Mcount_r_VPos_in_cy<3>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_3___renamed_13))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_cy_4___renamed_14))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_xor_4__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_4__ "processor/Mcount_r_VPos_in_cy<4>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_4___renamed_14))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_cy_5___renamed_15))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_xor_5__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_5__ "processor/Mcount_r_VPos_in_cy<5>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_5___renamed_15))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_cy_6___renamed_16))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_xor_6__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_6__ "processor/Mcount_r_VPos_in_cy<6>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_6___renamed_16))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_cy_7___renamed_17))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_xor_7__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_7__ "processor/Mcount_r_VPos_in_cy<7>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_7___renamed_17))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_cy_8___renamed_18))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_xor_8__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_8__ "processor/Mcount_r_VPos_in_cy<8>")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_8___renamed_18))
                (portRef CI (instanceRef processor_Mcount_r_VPos_in_xor_9__))
              )
            )
            (net vga_v_sync1
              (joined
                (portRef I1 (instanceRef vga_v_sync2))
                (portRef O (instanceRef vga_v_sync1_renamed_20))
                (portRef I1 (instanceRef vga_R4))
              )
            )
            (net (rename GND_1_o_r_VPos_15__LessThan_8_o23 "GND_1_o_r_VPos[15]_LessThan_8_o23")
              (joined
                (portRef O (instanceRef GND_1_o_r_VPos_15__LessThan_8_o231))
                (portRef I2 (instanceRef vga_R4))
                (portRef I2 (instanceRef processor_r_VPos_in_9_rstpot_renamed_54))
              )
            )
            (net (rename processor_r_HPos_in_15__GND_2_o_LessThan_2_o212 "processor/r_HPos_in[15]_GND_2_o_LessThan_2_o212")
              (joined
                (portRef O (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o2121))
                (portRef I5 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_renamed_19))
                (portRef I5 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_1))
              )
            )
            (net N01
              (joined
                (portRef O (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_SW0))
                (portRef I4 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_renamed_19))
                (portRef I4 (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_1))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef vga_v_sync1_SW0))
                (portRef I3 (instanceRef vga_v_sync1_renamed_20))
              )
            )
            (net (rename vga_R_renamed_0 "vga_R")
              (joined
                (portRef O (instanceRef vga_R1_renamed_21))
                (portRef I3 (instanceRef vga_R4))
              )
            )
            (net vga_R1
              (joined
                (portRef I4 (instanceRef vga_R4))
                (portRef O (instanceRef vga_R2_renamed_56))
              )
            )
            (net vga_R2
              (joined
                (portRef O (instanceRef vga_R3_renamed_22))
                (portRef I5 (instanceRef vga_R4))
              )
            )
            (net vga_h_sync1
              (joined
                (portRef O (instanceRef vga_h_sync1_renamed_23))
                (portRef I5 (instanceRef vga_h_sync3))
              )
            )
            (net vga_h_sync2
              (joined
                (portRef O (instanceRef vga_h_sync2_renamed_24))
                (portRef I3 (instanceRef vga_h_sync3))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_67))
              )
            )
            (net vga_h_sync
              (joined
                (portRef vga_h_sync)
                (portRef O (instanceRef vga_h_sync_OBUF_renamed_25))
              )
            )
            (net vga_v_sync
              (joined
                (portRef vga_v_sync)
                (portRef O (instanceRef vga_v_sync_OBUF_renamed_26))
              )
            )
            (net vga_R3
              (joined
                (portRef vga_R)
                (portRef O (instanceRef vga_R_OBUF))
              )
            )
            (net vga_G
              (joined
                (portRef vga_G)
                (portRef O (instanceRef vga_G_OBUF))
              )
            )
            (net vga_B
              (joined
                (portRef vga_B)
                (portRef O (instanceRef vga_B_OBUF_renamed_27))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_1__rt "processor/Mcount_r_HPos_in_cy<1>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_1__rt_renamed_28))
                (portRef S (instanceRef processor_Mcount_r_HPos_in_cy_1___renamed_2))
                (portRef LI (instanceRef processor_Mcount_r_HPos_in_xor_1__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_2__rt "processor/Mcount_r_HPos_in_cy<2>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_2__rt_renamed_29))
                (portRef S (instanceRef processor_Mcount_r_HPos_in_cy_2___renamed_3))
                (portRef LI (instanceRef processor_Mcount_r_HPos_in_xor_2__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_3__rt "processor/Mcount_r_HPos_in_cy<3>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_3__rt_renamed_30))
                (portRef S (instanceRef processor_Mcount_r_HPos_in_cy_3___renamed_4))
                (portRef LI (instanceRef processor_Mcount_r_HPos_in_xor_3__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_4__rt "processor/Mcount_r_HPos_in_cy<4>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_4__rt_renamed_31))
                (portRef S (instanceRef processor_Mcount_r_HPos_in_cy_4___renamed_5))
                (portRef LI (instanceRef processor_Mcount_r_HPos_in_xor_4__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_5__rt "processor/Mcount_r_HPos_in_cy<5>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_5__rt_renamed_32))
                (portRef S (instanceRef processor_Mcount_r_HPos_in_cy_5___renamed_6))
                (portRef LI (instanceRef processor_Mcount_r_HPos_in_xor_5__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_6__rt "processor/Mcount_r_HPos_in_cy<6>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_6__rt_renamed_33))
                (portRef S (instanceRef processor_Mcount_r_HPos_in_cy_6___renamed_7))
                (portRef LI (instanceRef processor_Mcount_r_HPos_in_xor_6__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_7__rt "processor/Mcount_r_HPos_in_cy<7>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_7__rt_renamed_34))
                (portRef S (instanceRef processor_Mcount_r_HPos_in_cy_7___renamed_8))
                (portRef LI (instanceRef processor_Mcount_r_HPos_in_xor_7__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_cy_8__rt "processor/Mcount_r_HPos_in_cy<8>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_cy_8__rt_renamed_35))
                (portRef S (instanceRef processor_Mcount_r_HPos_in_cy_8___renamed_9))
                (portRef LI (instanceRef processor_Mcount_r_HPos_in_xor_8__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_1__rt "processor/Mcount_r_VPos_in_cy<1>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_1__rt_renamed_36))
                (portRef S (instanceRef processor_Mcount_r_VPos_in_cy_1___renamed_11))
                (portRef LI (instanceRef processor_Mcount_r_VPos_in_xor_1__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_2__rt "processor/Mcount_r_VPos_in_cy<2>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_2__rt_renamed_37))
                (portRef S (instanceRef processor_Mcount_r_VPos_in_cy_2___renamed_12))
                (portRef LI (instanceRef processor_Mcount_r_VPos_in_xor_2__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_3__rt "processor/Mcount_r_VPos_in_cy<3>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_3__rt_renamed_38))
                (portRef S (instanceRef processor_Mcount_r_VPos_in_cy_3___renamed_13))
                (portRef LI (instanceRef processor_Mcount_r_VPos_in_xor_3__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_4__rt "processor/Mcount_r_VPos_in_cy<4>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_4__rt_renamed_39))
                (portRef S (instanceRef processor_Mcount_r_VPos_in_cy_4___renamed_14))
                (portRef LI (instanceRef processor_Mcount_r_VPos_in_xor_4__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_5__rt "processor/Mcount_r_VPos_in_cy<5>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_5__rt_renamed_40))
                (portRef S (instanceRef processor_Mcount_r_VPos_in_cy_5___renamed_15))
                (portRef LI (instanceRef processor_Mcount_r_VPos_in_xor_5__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_6__rt "processor/Mcount_r_VPos_in_cy<6>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_6__rt_renamed_41))
                (portRef S (instanceRef processor_Mcount_r_VPos_in_cy_6___renamed_16))
                (portRef LI (instanceRef processor_Mcount_r_VPos_in_xor_6__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_7__rt "processor/Mcount_r_VPos_in_cy<7>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_7__rt_renamed_42))
                (portRef S (instanceRef processor_Mcount_r_VPos_in_cy_7___renamed_17))
                (portRef LI (instanceRef processor_Mcount_r_VPos_in_xor_7__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_cy_8__rt "processor/Mcount_r_VPos_in_cy<8>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_cy_8__rt_renamed_43))
                (portRef S (instanceRef processor_Mcount_r_VPos_in_cy_8___renamed_18))
                (portRef LI (instanceRef processor_Mcount_r_VPos_in_xor_8__))
              )
            )
            (net (rename processor_Mcount_r_HPos_in_xor_9__rt "processor/Mcount_r_HPos_in_xor<9>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_HPos_in_xor_9__rt_renamed_44))
                (portRef LI (instanceRef processor_Mcount_r_HPos_in_xor_9__))
              )
            )
            (net (rename processor_Mcount_r_VPos_in_xor_9__rt "processor/Mcount_r_VPos_in_xor<9>_rt")
              (joined
                (portRef O (instanceRef processor_Mcount_r_VPos_in_xor_9__rt_renamed_45))
                (portRef LI (instanceRef processor_Mcount_r_VPos_in_xor_9__))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef processor__n0022_SW0_SW0))
                (portRef I3 (instanceRef processor_r_VPos_in_1_rstpot_renamed_46))
                (portRef I3 (instanceRef processor_r_VPos_in_2_rstpot_renamed_47))
                (portRef I3 (instanceRef processor_r_VPos_in_3_rstpot_renamed_48))
                (portRef I4 (instanceRef processor_r_VPos_in_4_rstpot_renamed_49))
                (portRef I3 (instanceRef processor_r_VPos_in_0_rstpot1_renamed_55))
                (portRef I3 (instanceRef processor_r_VPos_in_5_rstpot_renamed_50))
                (portRef I2 (instanceRef processor_r_VPos_in_6_rstpot_renamed_51))
                (portRef I2 (instanceRef processor_r_VPos_in_7_rstpot_renamed_52))
                (portRef I2 (instanceRef processor_r_VPos_in_8_rstpot_renamed_53))
                (portRef I3 (instanceRef processor_r_VPos_in_9_rstpot_renamed_54))
              )
            )
            (net (rename processor_r_VPos_in_1_rstpot "processor/r_VPos_in_1_rstpot")
              (joined
                (portRef D (instanceRef processor_r_VPos_in_1))
                (portRef O (instanceRef processor_r_VPos_in_1_rstpot_renamed_46))
              )
            )
            (net (rename processor_r_VPos_in_2_rstpot "processor/r_VPos_in_2_rstpot")
              (joined
                (portRef D (instanceRef processor_r_VPos_in_2))
                (portRef O (instanceRef processor_r_VPos_in_2_rstpot_renamed_47))
              )
            )
            (net (rename processor_r_VPos_in_3_rstpot "processor/r_VPos_in_3_rstpot")
              (joined
                (portRef D (instanceRef processor_r_VPos_in_3))
                (portRef O (instanceRef processor_r_VPos_in_3_rstpot_renamed_48))
              )
            )
            (net (rename processor_r_VPos_in_4_rstpot "processor/r_VPos_in_4_rstpot")
              (joined
                (portRef D (instanceRef processor_r_VPos_in_4))
                (portRef O (instanceRef processor_r_VPos_in_4_rstpot_renamed_49))
              )
            )
            (net (rename processor_r_VPos_in_5_rstpot "processor/r_VPos_in_5_rstpot")
              (joined
                (portRef D (instanceRef processor_r_VPos_in_5))
                (portRef O (instanceRef processor_r_VPos_in_5_rstpot_renamed_50))
              )
            )
            (net (rename processor_r_VPos_in_6_rstpot "processor/r_VPos_in_6_rstpot")
              (joined
                (portRef D (instanceRef processor_r_VPos_in_6))
                (portRef O (instanceRef processor_r_VPos_in_6_rstpot_renamed_51))
              )
            )
            (net (rename processor_r_VPos_in_7_rstpot "processor/r_VPos_in_7_rstpot")
              (joined
                (portRef D (instanceRef processor_r_VPos_in_7))
                (portRef O (instanceRef processor_r_VPos_in_7_rstpot_renamed_52))
              )
            )
            (net (rename processor_r_VPos_in_8_rstpot "processor/r_VPos_in_8_rstpot")
              (joined
                (portRef D (instanceRef processor_r_VPos_in_8))
                (portRef O (instanceRef processor_r_VPos_in_8_rstpot_renamed_53))
              )
            )
            (net (rename processor_r_VPos_in_9_rstpot "processor/r_VPos_in_9_rstpot")
              (joined
                (portRef D (instanceRef processor_r_VPos_in_9))
                (portRef O (instanceRef processor_r_VPos_in_9_rstpot_renamed_54))
              )
            )
            (net N8
              (joined
                (portRef O (instanceRef processor__n0022_SW0))
                (portRef I4 (instanceRef processor_r_VPos_in_1_rstpot_renamed_46))
                (portRef I4 (instanceRef processor_r_VPos_in_2_rstpot_renamed_47))
                (portRef I4 (instanceRef processor_r_VPos_in_3_rstpot_renamed_48))
                (portRef I4 (instanceRef processor_r_VPos_in_6_rstpot_renamed_51))
                (portRef I4 (instanceRef processor_r_VPos_in_7_rstpot_renamed_52))
                (portRef I4 (instanceRef processor_r_VPos_in_8_rstpot_renamed_53))
                (portRef I4 (instanceRef processor_r_VPos_in_0_rstpot1_renamed_55))
              )
            )
            (net N14
              (joined
                (portRef I2 (instanceRef processor_r_VPos_in_4_rstpot_renamed_49))
                (portRef O (instanceRef processor__n0022_SW3))
              )
            )
            (net N16
              (joined
                (portRef I2 (instanceRef processor_r_VPos_in_5_rstpot_renamed_50))
                (portRef O (instanceRef processor__n0022_SW4))
              )
            )
            (net N24
              (joined
                (portRef O (instanceRef processor__n0022_SW8))
                (portRef I1 (instanceRef processor_r_VPos_in_9_rstpot_renamed_54))
              )
            )
            (net (rename processor_r_VPos_in_0_rstpot1 "processor/r_VPos_in_0_rstpot1")
              (joined
                (portRef D (instanceRef processor_r_VPos_in_0))
                (portRef O (instanceRef processor_r_VPos_in_0_rstpot1_renamed_55))
              )
            )
            (net (rename processor_r_HPos_in_0_rstpot "processor/r_HPos_in_0_rstpot")
              (joined
                (portRef O (instanceRef processor_r_HPos_in_0_rstpot_renamed_57))
                (portRef D (instanceRef processor_r_HPos_in_0))
              )
            )
            (net (rename processor_r_HPos_in_1_rstpot "processor/r_HPos_in_1_rstpot")
              (joined
                (portRef O (instanceRef processor_r_HPos_in_1_rstpot_renamed_58))
                (portRef D (instanceRef processor_r_HPos_in_1))
              )
            )
            (net (rename processor_r_HPos_in_2_rstpot "processor/r_HPos_in_2_rstpot")
              (joined
                (portRef O (instanceRef processor_r_HPos_in_2_rstpot_renamed_59))
                (portRef D (instanceRef processor_r_HPos_in_2))
              )
            )
            (net (rename processor_r_HPos_in_3_rstpot "processor/r_HPos_in_3_rstpot")
              (joined
                (portRef O (instanceRef processor_r_HPos_in_3_rstpot_renamed_60))
                (portRef D (instanceRef processor_r_HPos_in_3))
              )
            )
            (net (rename processor_r_HPos_in_4_rstpot "processor/r_HPos_in_4_rstpot")
              (joined
                (portRef O (instanceRef processor_r_HPos_in_4_rstpot_renamed_61))
                (portRef D (instanceRef processor_r_HPos_in_4))
              )
            )
            (net (rename processor_r_HPos_in_5_rstpot "processor/r_HPos_in_5_rstpot")
              (joined
                (portRef O (instanceRef processor_r_HPos_in_5_rstpot_renamed_62))
                (portRef D (instanceRef processor_r_HPos_in_5))
              )
            )
            (net (rename processor_r_HPos_in_6_rstpot "processor/r_HPos_in_6_rstpot")
              (joined
                (portRef O (instanceRef processor_r_HPos_in_6_rstpot_renamed_63))
                (portRef D (instanceRef processor_r_HPos_in_6))
              )
            )
            (net (rename processor_r_HPos_in_7_rstpot "processor/r_HPos_in_7_rstpot")
              (joined
                (portRef O (instanceRef processor_r_HPos_in_7_rstpot_renamed_64))
                (portRef D (instanceRef processor_r_HPos_in_7))
              )
            )
            (net (rename processor_r_HPos_in_8_rstpot "processor/r_HPos_in_8_rstpot")
              (joined
                (portRef O (instanceRef processor_r_HPos_in_8_rstpot_renamed_65))
                (portRef D (instanceRef processor_r_HPos_in_8))
              )
            )
            (net (rename processor_r_HPos_in_9_rstpot "processor/r_HPos_in_9_rstpot")
              (joined
                (portRef O (instanceRef processor_r_HPos_in_9_rstpot_renamed_66))
                (portRef D (instanceRef processor_r_HPos_in_9))
              )
            )
            (net (rename processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv1 "processor/r_HPos_in[15]_GND_2_o_LessThan_2_o_inv1")
              (joined
                (portRef O (instanceRef processor_r_HPos_in_15__GND_2_o_LessThan_2_o_inv_1))
                (portRef I1 (instanceRef processor_r_HPos_in_1_rstpot_renamed_58))
                (portRef I1 (instanceRef processor_r_HPos_in_2_rstpot_renamed_59))
                (portRef I1 (instanceRef processor_r_HPos_in_3_rstpot_renamed_60))
                (portRef I1 (instanceRef processor_r_HPos_in_4_rstpot_renamed_61))
                (portRef I1 (instanceRef processor_r_HPos_in_5_rstpot_renamed_62))
                (portRef I1 (instanceRef processor_r_HPos_in_6_rstpot_renamed_63))
                (portRef I1 (instanceRef processor_r_HPos_in_7_rstpot_renamed_64))
                (portRef I1 (instanceRef processor_r_HPos_in_8_rstpot_renamed_65))
                (portRef I1 (instanceRef processor_r_HPos_in_9_rstpot_renamed_66))
              )
            )
          )
      )
    )
  )

  (design verilog
    (cellRef verilog
      (libraryRef verilog_lib)
    )
    (property PART (string "xc6slx9-3-tqg144") (owner "Xilinx"))
  )
)

