sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
10.244319
instruction cache misses l2

  l2 cache instruction misses                                 4610000

