$date
	Wed Oct 01 19:22:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ring_counter_4bit_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$scope module ring_counter_4bit_ins $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var reg 4 $ Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 $
1#
0"
b1000 !
$end
#2
1"
#4
0"
0#
#6
b100 !
b100 $
1"
#8
0"
#10
b10 !
b10 $
1"
#12
0"
#14
b1 !
b1 $
1"
#16
0"
#18
b1000 !
b1000 $
1"
#20
0"
#22
b100 !
b100 $
1"
#24
0"
#26
b10 !
b10 $
1"
#28
0"
#30
b1 !
b1 $
1"
#32
0"
#34
b1000 !
b1000 $
1"
