Analysis & Synthesis report for VHDL
Fri Nov 06 01:20:28 2015
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Port Connectivity Checks: "AREXTNDR:\ALU4_GEN:3:AREXTNDRX|MUX8TO1:MUX8_0"
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 06 01:20:28 2015      ;
; Quartus II 64-Bit Version       ; 15.0.2 Build 153 07/15/2015 SJ Web Edition ;
; Revision Name                   ; VHDL                                       ;
; Top-level Entity Name           ; ALU4                                       ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 0                                          ;
; Total pins                      ; 17                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; ALU4               ; VHDL               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+-------------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                  ; Library ;
+-------------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------+---------+
; custom_libraries/multiplexers/MUX2TO1.vhd ; yes             ; User VHDL File  ; C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX2TO1.vhd ;         ;
; custom_libraries/adders/halfadder.vhd     ; yes             ; User VHDL File  ; C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/halfadder.vhd     ;         ;
; custom_libraries/adders/fulladder.vhd     ; yes             ; User VHDL File  ; C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/fulladder.vhd     ;         ;
; custom_libraries/multiplexers/MUX8TO1.vhd ; yes             ; User VHDL File  ; C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX8TO1.vhd ;         ;
; custom_libraries/ALU4/LEXTNDR.vhd         ; yes             ; User VHDL File  ; C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/LEXTNDR.vhd         ;         ;
; custom_libraries/ALU4/AREXTNDR.vhd        ; yes             ; User VHDL File  ; C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/AREXTNDR.vhd        ;         ;
; custom_libraries/ALU4/CREXTNDR.vhd        ; yes             ; User VHDL File  ; C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/CREXTNDR.vhd        ;         ;
; custom_libraries/ALU4/ALU4.vhd            ; yes             ; User VHDL File  ; C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/ALU4.vhd            ;         ;
+-------------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimate of Logic utilization (ALMs needed) ; 8          ;
;                                             ;            ;
; Combinational ALUT usage for logic          ; 14         ;
;     -- 7 input functions                    ; 0          ;
;     -- 6 input functions                    ; 2          ;
;     -- 5 input functions                    ; 6          ;
;     -- 4 input functions                    ; 5          ;
;     -- <=3 input functions                  ; 1          ;
;                                             ;            ;
; Dedicated logic registers                   ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 17         ;
;                                             ;            ;
; Total DSP Blocks                            ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; S[1]~input ;
; Maximum fan-out                             ; 11         ;
; Total fan-out                               ; 87         ;
; Average fan-out                             ; 1.81       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                ;
+-------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                 ; Library Name ;
+-------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------+--------------+
; |ALU4                               ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 17   ; 0            ; |ALU4                                               ; work         ;
;    |AREXTNDR:\ALU4_GEN:0:AREXTNDRX| ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|AREXTNDR:\ALU4_GEN:0:AREXTNDRX                ; work         ;
;       |MUX8TO1:MUX8_0|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|AREXTNDR:\ALU4_GEN:0:AREXTNDRX|MUX8TO1:MUX8_0 ; work         ;
;    |AREXTNDR:\ALU4_GEN:1:AREXTNDRX| ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|AREXTNDR:\ALU4_GEN:1:AREXTNDRX                ; work         ;
;       |MUX8TO1:MUX8_0|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|AREXTNDR:\ALU4_GEN:1:AREXTNDRX|MUX8TO1:MUX8_0 ; work         ;
;    |AREXTNDR:\ALU4_GEN:2:AREXTNDRX| ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|AREXTNDR:\ALU4_GEN:2:AREXTNDRX                ; work         ;
;       |MUX8TO1:MUX8_0|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|AREXTNDR:\ALU4_GEN:2:AREXTNDRX|MUX8TO1:MUX8_0 ; work         ;
;    |AREXTNDR:\ALU4_GEN:3:AREXTNDRX| ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|AREXTNDR:\ALU4_GEN:3:AREXTNDRX                ; work         ;
;       |MUX8TO1:MUX8_0|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|AREXTNDR:\ALU4_GEN:3:AREXTNDRX|MUX8TO1:MUX8_0 ; work         ;
;    |LEXTNDR:\ALU4_GEN:0:LEXTNDRX|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|LEXTNDR:\ALU4_GEN:0:LEXTNDRX                  ; work         ;
;       |MUX8TO1:MUX8_0|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|LEXTNDR:\ALU4_GEN:0:LEXTNDRX|MUX8TO1:MUX8_0   ; work         ;
;    |LEXTNDR:\ALU4_GEN:1:LEXTNDRX|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|LEXTNDR:\ALU4_GEN:1:LEXTNDRX                  ; work         ;
;       |MUX8TO1:MUX8_0|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|LEXTNDR:\ALU4_GEN:1:LEXTNDRX|MUX8TO1:MUX8_0   ; work         ;
;    |LEXTNDR:\ALU4_GEN:2:LEXTNDRX|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|LEXTNDR:\ALU4_GEN:2:LEXTNDRX                  ; work         ;
;       |MUX8TO1:MUX8_0|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|LEXTNDR:\ALU4_GEN:2:LEXTNDRX|MUX8TO1:MUX8_0   ; work         ;
;    |LEXTNDR:\ALU4_GEN:3:LEXTNDRX|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|LEXTNDR:\ALU4_GEN:3:LEXTNDRX                  ; work         ;
;       |MUX8TO1:MUX8_0|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|LEXTNDR:\ALU4_GEN:3:LEXTNDRX|MUX8TO1:MUX8_0   ; work         ;
;    |fulladder:\ALU4_GEN:0:FADDRX|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|fulladder:\ALU4_GEN:0:FADDRX                  ; work         ;
;       |halfadder:HA2|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|fulladder:\ALU4_GEN:0:FADDRX|halfadder:HA2    ; work         ;
;    |fulladder:\ALU4_GEN:1:FADDRX|   ; 2 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|fulladder:\ALU4_GEN:1:FADDRX                  ; work         ;
;       |halfadder:HA2|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|fulladder:\ALU4_GEN:1:FADDRX|halfadder:HA2    ; work         ;
;    |fulladder:\ALU4_GEN:2:FADDRX|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|fulladder:\ALU4_GEN:2:FADDRX                  ; work         ;
;       |halfadder:HA2|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|fulladder:\ALU4_GEN:2:FADDRX|halfadder:HA2    ; work         ;
;    |fulladder:\ALU4_GEN:3:FADDRX|   ; 2 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|fulladder:\ALU4_GEN:3:FADDRX                  ; work         ;
;       |halfadder:HA2|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU4|fulladder:\ALU4_GEN:3:FADDRX|halfadder:HA2    ; work         ;
+-------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ALU4|AREXTNDR:\ALU4_GEN:0:AREXTNDRX|MUX8TO1:MUX8_0|Y ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |ALU4|LEXTNDR:\ALU4_GEN:0:LEXTNDRX|MUX8TO1:MUX8_0|Y   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "AREXTNDR:\ALU4_GEN:3:AREXTNDRX|MUX8TO1:MUX8_0" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; d0   ; Input ; Info     ; Stuck at GND                                    ;
; d3   ; Input ; Info     ; Stuck at GND                                    ;
; d4   ; Input ; Info     ; Stuck at VCC                                    ;
; d5   ; Input ; Info     ; Stuck at GND                                    ;
; d6   ; Input ; Info     ; Stuck at GND                                    ;
; d7   ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 15                          ;
;     normal            ; 15                          ;
;         0 data inputs ; 1                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 6                           ;
;         6 data inputs ; 2                           ;
; boundary_port         ; 17                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Web Edition
    Info: Processing started: Fri Nov 06 01:20:11 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL -c VHDL
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/adders/carry_la/clc.vhd
    Info (12022): Found design unit 1: CLC-dataflow
    Info (12023): Found entity 1: CLC
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/multiplexers/mux4to1.vhd
    Info (12022): Found design unit 1: MUX4TO1-DEFAULT
    Info (12023): Found entity 1: MUX4TO1
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/multiplexers/mux2to1.vhd
    Info (12022): Found design unit 1: MUX2TO1-DEFAULT
    Info (12023): Found entity 1: MUX2TO1
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/adders/halfadder.vhd
    Info (12022): Found design unit 1: halfadder-behavioural
    Info (12023): Found entity 1: halfadder
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/adders/fulladder.vhd
    Info (12022): Found design unit 1: fulladder-behavioural
    Info (12023): Found entity 1: fulladder
Info (12021): Found 2 design units, including 1 entities, in source file labs/lab_week6/prelab1.vhd
    Info (12022): Found design unit 1: Prelab1-behavioural
    Info (12023): Found entity 1: Prelab1
Info (12021): Found 2 design units, including 1 entities, in source file labs/lab_week6/palendrome.vhd
    Info (12022): Found design unit 1: Palendrome-behavioural
    Info (12023): Found entity 1: Palendrome
Info (12021): Found 2 design units, including 1 entities, in source file labs/lab_week6/lab.vhd
    Info (12022): Found design unit 1: Lab-dataflow
    Info (12023): Found entity 1: Lab
Info (12021): Found 2 design units, including 1 entities, in source file labs/lab_week6/energypack.vhd
    Info (12022): Found design unit 1: EnergyPack-behavioural
    Info (12023): Found entity 1: EnergyPack
Info (12021): Found 2 design units, including 1 entities, in source file labs/lab_week6/energy.vhd
    Info (12022): Found design unit 1: Energy-behavioural
    Info (12023): Found entity 1: Energy
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/multiplexers/mux8to1.vhd
    Info (12022): Found design unit 1: MUX8TO1-structural
    Info (12023): Found entity 1: MUX8TO1
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/multiplexers/mux16to1.vhd
    Info (12022): Found design unit 1: MUX16TO1-structural
    Info (12023): Found entity 1: MUX16TO1
Info (12021): Found 2 design units, including 1 entities, in source file labs/lab_week7/lab7.vhd
    Info (12022): Found design unit 1: lab7-structural
    Info (12023): Found entity 1: lab7
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/adders/ripple_carry/rca4.vhd
    Info (12022): Found design unit 1: RCA4-STRUCTURAL
    Info (12023): Found entity 1: RCA4
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/adders/ripple_carry/rca8.vhd
    Info (12022): Found design unit 1: RCA8-STRUCTURAL
    Info (12023): Found entity 1: RCA8
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/adders/ripple_carry/rca32.vhd
    Info (12022): Found design unit 1: RCA32-STRUCTURAL
    Info (12023): Found entity 1: RCA32
Info (12021): Found 2 design units, including 1 entities, in source file labs/lab_week8/prelab.vhd
    Info (12022): Found design unit 1: Prelab-structural
    Info (12023): Found entity 1: Prelab
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/adders/carry_la/cla4.vhd
    Info (12022): Found design unit 1: CLA4-structural
    Info (12023): Found entity 1: CLA4
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/adders/carry_sel/csa8.vhd
    Info (12022): Found design unit 1: CSA8-structural
    Info (12023): Found entity 1: CSA8
Info (12021): Found 2 design units, including 1 entities, in source file labs/lab_week9/prelab9.vhd
    Info (12022): Found design unit 1: Prelab9-structural
    Info (12023): Found entity 1: Prelab9
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/alu4/lextndr.vhd
    Info (12022): Found design unit 1: LEXTNDR-STRUCTURAL
    Info (12023): Found entity 1: LEXTNDR
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/alu4/arextndr.vhd
    Info (12022): Found design unit 1: AREXTNDR-STRUCTURAL
    Info (12023): Found entity 1: AREXTNDR
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/alu4/crextndr.vhd
    Info (12022): Found design unit 1: CREXTNDR-DATAFLOW
    Info (12023): Found entity 1: CREXTNDR
Info (12021): Found 2 design units, including 1 entities, in source file custom_libraries/alu4/alu4.vhd
    Info (12022): Found design unit 1: ALU4-STRUCTURAL
    Info (12023): Found entity 1: ALU4
Info (12127): Elaborating entity "ALU4" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at ALU4.vhd(10): used implicit default value for signal "OVFLW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "CREXTNDR" for hierarchy "CREXTNDR:CREXTNDR"
Info (12128): Elaborating entity "LEXTNDR" for hierarchy "LEXTNDR:\ALU4_GEN:3:LEXTNDRX"
Info (12128): Elaborating entity "MUX8TO1" for hierarchy "LEXTNDR:\ALU4_GEN:3:LEXTNDRX|MUX8TO1:MUX8_0"
Info (12128): Elaborating entity "MUX2TO1" for hierarchy "LEXTNDR:\ALU4_GEN:3:LEXTNDRX|MUX8TO1:MUX8_0|MUX2TO1:MUX0"
Info (12128): Elaborating entity "AREXTNDR" for hierarchy "AREXTNDR:\ALU4_GEN:3:AREXTNDRX"
Info (12128): Elaborating entity "fulladder" for hierarchy "fulladder:\ALU4_GEN:3:FADDRX"
Info (12128): Elaborating entity "halfadder" for hierarchy "fulladder:\ALU4_GEN:3:FADDRX|halfadder:HA1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OVFLW" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 31 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 14 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 783 megabytes
    Info: Processing ended: Fri Nov 06 01:20:29 2015
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:41


