{"files":[{"patch":"@@ -1658,1 +1658,1 @@\n-void MacroAssembler::andnr(Register Rd, Register Rs1, Register Rs2) {\n+void MacroAssembler::andn(Register Rd, Register Rs1, Register Rs2) {\n@@ -1660,1 +1660,1 @@\n-    andn(Rd, Rs1, Rs2);\n+    Assembler::andn(Rd, Rs1, Rs2);\n@@ -1669,1 +1669,1 @@\n-void MacroAssembler::ornr(Register Rd, Register Rs1, Register Rs2) {\n+void MacroAssembler::orn(Register Rd, Register Rs1, Register Rs2) {\n@@ -1671,1 +1671,1 @@\n-    orn(Rd, Rs1, Rs2);\n+    Assembler::orn(Rd, Rs1, Rs2);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -767,2 +767,2 @@\n-  void andnr(Register Rd, Register Rs1, Register Rs2);\n-  void ornr(Register Rd, Register Rs1, Register Rs2);\n+  void andn(Register Rd, Register Rs1, Register Rs2);\n+  void orn(Register Rd, Register Rs1, Register Rs2);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -3984,1 +3984,1 @@\n-    __ andnr(rtmp2, d, b);\n+    __ andn(rtmp2, d, b);\n@@ -4003,1 +4003,1 @@\n-    __ andnr(rtmp2, c, d);\n+    __ andn(rtmp2, c, d);\n@@ -4033,2 +4033,2 @@\n-    __ ornr(rtmp2, b, d);\n-    __ xorr(rtmp1, c, rtmp2);\n+    __ orn(rtmp1, b, d);\n+    __ xorr(rtmp1, c, rtmp1);\n","filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"}]}