<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-tegra › include › mach › iomap.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>iomap.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-tegra/include/mach/iomap.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Google, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Author:</span>
<span class="cm"> *	Colin Cross &lt;ccross@google.com&gt;</span>
<span class="cm"> *	Erik Gilling &lt;konkers@google.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This software is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2, as published by the Free Software Foundation, and</span>
<span class="cm"> * may be copied, distributed, and modified under those terms.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __MACH_TEGRA_IOMAP_H</span>
<span class="cp">#define __MACH_TEGRA_IOMAP_H</span>

<span class="cp">#include &lt;asm/sizes.h&gt;</span>

<span class="cp">#define TEGRA_IRAM_BASE			0x40000000</span>
<span class="cp">#define TEGRA_IRAM_SIZE			SZ_256K</span>

<span class="cp">#define TEGRA_HOST1X_BASE		0x50000000</span>
<span class="cp">#define TEGRA_HOST1X_SIZE		0x24000</span>

<span class="cp">#define TEGRA_ARM_PERIF_BASE		0x50040000</span>
<span class="cp">#define TEGRA_ARM_PERIF_SIZE		SZ_8K</span>

<span class="cp">#define TEGRA_ARM_PL310_BASE		0x50043000</span>
<span class="cp">#define TEGRA_ARM_PL310_SIZE		SZ_4K</span>

<span class="cp">#define TEGRA_ARM_INT_DIST_BASE		0x50041000</span>
<span class="cp">#define TEGRA_ARM_INT_DIST_SIZE		SZ_4K</span>

<span class="cp">#define TEGRA_MPE_BASE			0x54040000</span>
<span class="cp">#define TEGRA_MPE_SIZE			SZ_256K</span>

<span class="cp">#define TEGRA_VI_BASE			0x54080000</span>
<span class="cp">#define TEGRA_VI_SIZE			SZ_256K</span>

<span class="cp">#define TEGRA_ISP_BASE			0x54100000</span>
<span class="cp">#define TEGRA_ISP_SIZE			SZ_256K</span>

<span class="cp">#define TEGRA_DISPLAY_BASE		0x54200000</span>
<span class="cp">#define TEGRA_DISPLAY_SIZE		SZ_256K</span>

<span class="cp">#define TEGRA_DISPLAY2_BASE		0x54240000</span>
<span class="cp">#define TEGRA_DISPLAY2_SIZE		SZ_256K</span>

<span class="cp">#define TEGRA_HDMI_BASE			0x54280000</span>
<span class="cp">#define TEGRA_HDMI_SIZE			SZ_256K</span>

<span class="cp">#define TEGRA_GART_BASE			0x58000000</span>
<span class="cp">#define TEGRA_GART_SIZE			SZ_32M</span>

<span class="cp">#define TEGRA_RES_SEMA_BASE		0x60001000</span>
<span class="cp">#define TEGRA_RES_SEMA_SIZE		SZ_4K</span>

<span class="cp">#define TEGRA_PRIMARY_ICTLR_BASE	0x60004000</span>
<span class="cp">#define TEGRA_PRIMARY_ICTLR_SIZE	SZ_64</span>

<span class="cp">#define TEGRA_SECONDARY_ICTLR_BASE	0x60004100</span>
<span class="cp">#define TEGRA_SECONDARY_ICTLR_SIZE	SZ_64</span>

<span class="cp">#define TEGRA_TERTIARY_ICTLR_BASE	0x60004200</span>
<span class="cp">#define TEGRA_TERTIARY_ICTLR_SIZE	SZ_64</span>

<span class="cp">#define TEGRA_QUATERNARY_ICTLR_BASE	0x60004300</span>
<span class="cp">#define TEGRA_QUATERNARY_ICTLR_SIZE	SZ_64</span>

<span class="cp">#define TEGRA_QUINARY_ICTLR_BASE	0x60004400</span>
<span class="cp">#define TEGRA_QUINARY_ICTLR_SIZE	SZ_64</span>

<span class="cp">#define TEGRA_TMR1_BASE			0x60005000</span>
<span class="cp">#define TEGRA_TMR1_SIZE			SZ_8</span>

<span class="cp">#define TEGRA_TMR2_BASE			0x60005008</span>
<span class="cp">#define TEGRA_TMR2_SIZE			SZ_8</span>

<span class="cp">#define TEGRA_TMRUS_BASE		0x60005010</span>
<span class="cp">#define TEGRA_TMRUS_SIZE		SZ_64</span>

<span class="cp">#define TEGRA_TMR3_BASE			0x60005050</span>
<span class="cp">#define TEGRA_TMR3_SIZE			SZ_8</span>

<span class="cp">#define TEGRA_TMR4_BASE			0x60005058</span>
<span class="cp">#define TEGRA_TMR4_SIZE			SZ_8</span>

<span class="cp">#define TEGRA_CLK_RESET_BASE		0x60006000</span>
<span class="cp">#define TEGRA_CLK_RESET_SIZE		SZ_4K</span>

<span class="cp">#define TEGRA_FLOW_CTRL_BASE		0x60007000</span>
<span class="cp">#define TEGRA_FLOW_CTRL_SIZE		20</span>

<span class="cp">#define TEGRA_AHB_DMA_BASE		0x60008000</span>
<span class="cp">#define TEGRA_AHB_DMA_SIZE		SZ_4K</span>

<span class="cp">#define TEGRA_AHB_DMA_CH0_BASE		0x60009000</span>
<span class="cp">#define TEGRA_AHB_DMA_CH0_SIZE		32</span>

<span class="cp">#define TEGRA_APB_DMA_BASE		0x6000A000</span>
<span class="cp">#define TEGRA_APB_DMA_SIZE		SZ_4K</span>

<span class="cp">#define TEGRA_APB_DMA_CH0_BASE		0x6000B000</span>
<span class="cp">#define TEGRA_APB_DMA_CH0_SIZE		32</span>

<span class="cp">#define TEGRA_AHB_GIZMO_BASE		0x6000C004</span>
<span class="cp">#define TEGRA_AHB_GIZMO_SIZE		0x10C</span>

<span class="cp">#define TEGRA_SB_BASE			0x6000C200</span>
<span class="cp">#define TEGRA_SB_SIZE			256</span>

<span class="cp">#define TEGRA_STATMON_BASE		0x6000C400</span>
<span class="cp">#define TEGRA_STATMON_SIZE		SZ_1K</span>

<span class="cp">#define TEGRA_GPIO_BASE			0x6000D000</span>
<span class="cp">#define TEGRA_GPIO_SIZE			SZ_4K</span>

<span class="cp">#define TEGRA_EXCEPTION_VECTORS_BASE    0x6000F000</span>
<span class="cp">#define TEGRA_EXCEPTION_VECTORS_SIZE    SZ_4K</span>

<span class="cp">#define TEGRA_APB_MISC_BASE		0x70000000</span>
<span class="cp">#define TEGRA_APB_MISC_SIZE		SZ_4K</span>

<span class="cp">#define TEGRA_APB_MISC_DAS_BASE		0x70000c00</span>
<span class="cp">#define TEGRA_APB_MISC_DAS_SIZE		SZ_128</span>

<span class="cp">#define TEGRA_AC97_BASE			0x70002000</span>
<span class="cp">#define TEGRA_AC97_SIZE			SZ_512</span>

<span class="cp">#define TEGRA_SPDIF_BASE		0x70002400</span>
<span class="cp">#define TEGRA_SPDIF_SIZE		SZ_512</span>

<span class="cp">#define TEGRA_I2S1_BASE			0x70002800</span>
<span class="cp">#define TEGRA_I2S1_SIZE			SZ_256</span>

<span class="cp">#define TEGRA_I2S2_BASE			0x70002A00</span>
<span class="cp">#define TEGRA_I2S2_SIZE			SZ_256</span>

<span class="cp">#define TEGRA_UARTA_BASE		0x70006000</span>
<span class="cp">#define TEGRA_UARTA_SIZE		SZ_64</span>

<span class="cp">#define TEGRA_UARTB_BASE		0x70006040</span>
<span class="cp">#define TEGRA_UARTB_SIZE		SZ_64</span>

<span class="cp">#define TEGRA_UARTC_BASE		0x70006200</span>
<span class="cp">#define TEGRA_UARTC_SIZE		SZ_256</span>

<span class="cp">#define TEGRA_UARTD_BASE		0x70006300</span>
<span class="cp">#define TEGRA_UARTD_SIZE		SZ_256</span>

<span class="cp">#define TEGRA_UARTE_BASE		0x70006400</span>
<span class="cp">#define TEGRA_UARTE_SIZE		SZ_256</span>

<span class="cp">#define TEGRA_NAND_BASE			0x70008000</span>
<span class="cp">#define TEGRA_NAND_SIZE			SZ_256</span>

<span class="cp">#define TEGRA_HSMMC_BASE		0x70008500</span>
<span class="cp">#define TEGRA_HSMMC_SIZE		SZ_256</span>

<span class="cp">#define TEGRA_SNOR_BASE			0x70009000</span>
<span class="cp">#define TEGRA_SNOR_SIZE			SZ_4K</span>

<span class="cp">#define TEGRA_PWFM_BASE			0x7000A000</span>
<span class="cp">#define TEGRA_PWFM_SIZE			SZ_256</span>

<span class="cp">#define TEGRA_PWFM0_BASE		0x7000A000</span>
<span class="cp">#define TEGRA_PWFM0_SIZE		4</span>

<span class="cp">#define TEGRA_PWFM1_BASE		0x7000A010</span>
<span class="cp">#define TEGRA_PWFM1_SIZE		4</span>

<span class="cp">#define TEGRA_PWFM2_BASE		0x7000A020</span>
<span class="cp">#define TEGRA_PWFM2_SIZE		4</span>

<span class="cp">#define TEGRA_PWFM3_BASE		0x7000A030</span>
<span class="cp">#define TEGRA_PWFM3_SIZE		4</span>

<span class="cp">#define TEGRA_MIPI_BASE			0x7000B000</span>
<span class="cp">#define TEGRA_MIPI_SIZE			SZ_256</span>

<span class="cp">#define TEGRA_I2C_BASE			0x7000C000</span>
<span class="cp">#define TEGRA_I2C_SIZE			SZ_256</span>

<span class="cp">#define TEGRA_TWC_BASE			0x7000C100</span>
<span class="cp">#define TEGRA_TWC_SIZE			SZ_256</span>

<span class="cp">#define TEGRA_SPI_BASE			0x7000C380</span>
<span class="cp">#define TEGRA_SPI_SIZE			48</span>

<span class="cp">#define TEGRA_I2C2_BASE			0x7000C400</span>
<span class="cp">#define TEGRA_I2C2_SIZE			SZ_256</span>

<span class="cp">#define TEGRA_I2C3_BASE			0x7000C500</span>
<span class="cp">#define TEGRA_I2C3_SIZE			SZ_256</span>

<span class="cp">#define TEGRA_OWR_BASE			0x7000C600</span>
<span class="cp">#define TEGRA_OWR_SIZE			80</span>

<span class="cp">#define TEGRA_DVC_BASE			0x7000D000</span>
<span class="cp">#define TEGRA_DVC_SIZE			SZ_512</span>

<span class="cp">#define TEGRA_SPI1_BASE			0x7000D400</span>
<span class="cp">#define TEGRA_SPI1_SIZE			SZ_512</span>

<span class="cp">#define TEGRA_SPI2_BASE			0x7000D600</span>
<span class="cp">#define TEGRA_SPI2_SIZE			SZ_512</span>

<span class="cp">#define TEGRA_SPI3_BASE			0x7000D800</span>
<span class="cp">#define TEGRA_SPI3_SIZE			SZ_512</span>

<span class="cp">#define TEGRA_SPI4_BASE			0x7000DA00</span>
<span class="cp">#define TEGRA_SPI4_SIZE			SZ_512</span>

<span class="cp">#define TEGRA_RTC_BASE			0x7000E000</span>
<span class="cp">#define TEGRA_RTC_SIZE			SZ_256</span>

<span class="cp">#define TEGRA_KBC_BASE			0x7000E200</span>
<span class="cp">#define TEGRA_KBC_SIZE			SZ_256</span>

<span class="cp">#define TEGRA_PMC_BASE			0x7000E400</span>
<span class="cp">#define TEGRA_PMC_SIZE			SZ_256</span>

<span class="cp">#define TEGRA_MC_BASE			0x7000F000</span>
<span class="cp">#define TEGRA_MC_SIZE			SZ_1K</span>

<span class="cp">#define TEGRA_EMC_BASE			0x7000F400</span>
<span class="cp">#define TEGRA_EMC_SIZE			SZ_1K</span>

<span class="cp">#define TEGRA_FUSE_BASE			0x7000F800</span>
<span class="cp">#define TEGRA_FUSE_SIZE			SZ_1K</span>

<span class="cp">#define TEGRA_KFUSE_BASE		0x7000FC00</span>
<span class="cp">#define TEGRA_KFUSE_SIZE		SZ_1K</span>

<span class="cp">#define TEGRA_CSITE_BASE		0x70040000</span>
<span class="cp">#define TEGRA_CSITE_SIZE		SZ_256K</span>

<span class="cp">#define TEGRA_USB_BASE			0xC5000000</span>
<span class="cp">#define TEGRA_USB_SIZE			SZ_16K</span>

<span class="cp">#define TEGRA_USB2_BASE			0xC5004000</span>
<span class="cp">#define TEGRA_USB2_SIZE			SZ_16K</span>

<span class="cp">#define TEGRA_USB3_BASE			0xC5008000</span>
<span class="cp">#define TEGRA_USB3_SIZE			SZ_16K</span>

<span class="cp">#define TEGRA_SDMMC1_BASE		0xC8000000</span>
<span class="cp">#define TEGRA_SDMMC1_SIZE		SZ_512</span>

<span class="cp">#define TEGRA_SDMMC2_BASE		0xC8000200</span>
<span class="cp">#define TEGRA_SDMMC2_SIZE		SZ_512</span>

<span class="cp">#define TEGRA_SDMMC3_BASE		0xC8000400</span>
<span class="cp">#define TEGRA_SDMMC3_SIZE		SZ_512</span>

<span class="cp">#define TEGRA_SDMMC4_BASE		0xC8000600</span>
<span class="cp">#define TEGRA_SDMMC4_SIZE		SZ_512</span>

<span class="cp">#if defined(CONFIG_TEGRA_DEBUG_UART_NONE)</span>
<span class="cp"># define TEGRA_DEBUG_UART_BASE 0</span>
<span class="cp">#elif defined(CONFIG_TEGRA_DEBUG_UARTA)</span>
<span class="cp"># define TEGRA_DEBUG_UART_BASE TEGRA_UARTA_BASE</span>
<span class="cp">#elif defined(CONFIG_TEGRA_DEBUG_UARTB)</span>
<span class="cp"># define TEGRA_DEBUG_UART_BASE TEGRA_UARTB_BASE</span>
<span class="cp">#elif defined(CONFIG_TEGRA_DEBUG_UARTC)</span>
<span class="cp"># define TEGRA_DEBUG_UART_BASE TEGRA_UARTC_BASE</span>
<span class="cp">#elif defined(CONFIG_TEGRA_DEBUG_UARTD)</span>
<span class="cp"># define TEGRA_DEBUG_UART_BASE TEGRA_UARTD_BASE</span>
<span class="cp">#elif defined(CONFIG_TEGRA_DEBUG_UARTE)</span>
<span class="cp"># define TEGRA_DEBUG_UART_BASE TEGRA_UARTE_BASE</span>
<span class="cp">#endif</span>

<span class="cm">/* On TEGRA, many peripherals are very closely packed in</span>
<span class="cm"> * two 256MB io windows (that actually only use about 64KB</span>
<span class="cm"> * at the start of each).</span>
<span class="cm"> *</span>
<span class="cm"> * We will just map the first 1MB of each window (to minimize</span>
<span class="cm"> * pt entries needed) and provide a macro to transform physical</span>
<span class="cm"> * io addresses to an appropriate void __iomem *.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define IO_IRAM_PHYS	0x40000000</span>
<span class="cp">#define IO_IRAM_VIRT	IOMEM(0xFE400000)</span>
<span class="cp">#define IO_IRAM_SIZE	SZ_256K</span>

<span class="cp">#define IO_CPU_PHYS     0x50040000</span>
<span class="cp">#define IO_CPU_VIRT     IOMEM(0xFE000000)</span>
<span class="cp">#define IO_CPU_SIZE	SZ_16K</span>

<span class="cp">#define IO_PPSB_PHYS	0x60000000</span>
<span class="cp">#define IO_PPSB_VIRT	IOMEM(0xFE200000)</span>
<span class="cp">#define IO_PPSB_SIZE	SZ_1M</span>

<span class="cp">#define IO_APB_PHYS	0x70000000</span>
<span class="cp">#define IO_APB_VIRT	IOMEM(0xFE300000)</span>
<span class="cp">#define IO_APB_SIZE	SZ_1M</span>

<span class="cp">#define IO_TO_VIRT_BETWEEN(p, st, sz)	((p) &gt;= (st) &amp;&amp; (p) &lt; ((st) + (sz)))</span>
<span class="cp">#define IO_TO_VIRT_XLATE(p, pst, vst)	(((p) - (pst) + (vst)))</span>

<span class="cp">#define IO_TO_VIRT(n) ( \</span>
<span class="cp">	IO_TO_VIRT_BETWEEN((n), IO_PPSB_PHYS, IO_PPSB_SIZE) ?		\</span>
<span class="cp">		IO_TO_VIRT_XLATE((n), IO_PPSB_PHYS, IO_PPSB_VIRT) :	\</span>
<span class="cp">	IO_TO_VIRT_BETWEEN((n), IO_APB_PHYS, IO_APB_SIZE) ?		\</span>
<span class="cp">		IO_TO_VIRT_XLATE((n), IO_APB_PHYS, IO_APB_VIRT) :	\</span>
<span class="cp">	IO_TO_VIRT_BETWEEN((n), IO_CPU_PHYS, IO_CPU_SIZE) ?		\</span>
<span class="cp">		IO_TO_VIRT_XLATE((n), IO_CPU_PHYS, IO_CPU_VIRT) :	\</span>
<span class="cp">	IO_TO_VIRT_BETWEEN((n), IO_IRAM_PHYS, IO_IRAM_SIZE) ?		\</span>
<span class="cp">		IO_TO_VIRT_XLATE((n), IO_IRAM_PHYS, IO_IRAM_VIRT) :	\</span>
<span class="cp">	NULL)</span>

<span class="cp">#define IO_ADDRESS(n) (IO_TO_VIRT(n))</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
