<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/**</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct">  ******************************************************************************</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct">  * @file    stm32f4xx_rcc.c</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct">  * @author  MCD Application Team</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct">  * @version V1.0.0</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct">  * @date    30-September-2011</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct">  * @brief   This file provides firmware functions to manage the following </span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct">  *          functionalities of the Reset and clock control (RCC) peripheral:</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct">  *           - Internal/external clocks, PLL, CSS and MCO configuration</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct">  *           - System, AHB and APB busses clocks configuration</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct">  *           - Peripheral clocks configuration</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct">  *           - Interrupts and flags management</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="ct">  *</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct">  *  @verbatim</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct">  *               </span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct">  *          ===================================================================</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct">  *                               RCC specific features</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td><span class="ct">  *          ===================================================================</span></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="ct">  *    </span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="ct">  *          After reset the device is running from Internal High Speed oscillator </span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="ct">  *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache </span></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="ct">  *          and I-Cache are disabled, and all peripherals are off except internal</span></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="ct">  *          SRAM, Flash and JTAG.</span></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td><span class="ct">  *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;</span></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="ct">  *             all peripherals mapped on these busses are running at HSI speed.</span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="ct">  *       	  - The clock for all peripherals is switched off, except the SRAM and FLASH.</span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="ct">  *           - All GPIOs are in input floating state, except the JTAG pins which</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td><span class="ct">  *             are assigned to be used for debug purpose.</span></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td><span class="ct">  *        </span></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><span class="ct">  *          Once the device started from reset, the user application has to:        </span></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="ct">  *           - Configure the clock source to be used to drive the System clock</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="ct">  *             (if the application needs higher frequency/performance)</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><span class="ct">  *           - Configure the System clock frequency and Flash settings  </span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td><span class="ct">  *           - Configure the AHB and APB busses prescalers</span></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><span class="ct">  *           - Enable the clock for the peripheral(s) to be used</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td><span class="ct">  *           - Configure the clock source(s) for peripherals which clocks are not</span></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td><span class="ct">  *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      </span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><span class="ct">  *                        </span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td><span class="ct">  *  @endverbatim</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td><span class="ct">  *    </span></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td><span class="ct">  ******************************************************************************</span></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td><span class="ct">  * @attention</span></td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td><span class="ct">  *</span></td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td><span class="ct">  * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS</span></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td><span class="ct">  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE</span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="ct">  * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td><span class="ct">  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td><span class="ct">  * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE</span></td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td><span class="ct">  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</span></td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td><span class="ct">  *</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td><span class="ct">  * &lt;h2&gt;&lt;center&gt;&amp;copy; COPYRIGHT 2011 STMicroelectronics&lt;/center&gt;&lt;/h2&gt;</span></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td><span class="ct">  ******************************************************************************</span></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td><span class="ct">  */</span></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td><span class="ct">/* Includes ------------------------------------------------------------------*/</span></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><span class="pp">#include "stm32f4xx_rcc.h"</span></td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td><span class="ct">/** @addtogroup STM32F4xx_StdPeriph_Driver</span></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td><span class="ct">  */</span></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td></td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td><span class="ct">/** @defgroup RCC </span></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td><span class="ct">  * @brief RCC driver modules</span></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td><span class="ct">  */</span> </td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td><span class="ct">/* Private typedef -----------------------------------------------------------*/</span></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td><span class="ct">/* Private define ------------------------------------------------------------*/</span></td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td><span class="ct">/* ------------ RCC registers bit address in the alias region ----------- */</span></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td><span class="pp">#define</span> <a id="70c9" class="tk">RCC_OFFSET</a>                (<a id="70c36" class="tk">RCC_BASE</a> <a id="70c45" class="tk">-</a> <a id="70c47" class="tk">PERIPH_BASE</a>)</td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td><span class="ct">/* --- CR Register ---*/</span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="ct">/* Alias word address of HSION bit */</span></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td><span class="pp">#define</span> <a id="73c9" class="tk">CR_OFFSET</a>                 (<a id="73c36" class="tk">RCC_OFFSET</a> <a id="73c47" class="tk">+</a> 0x00)</td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td><span class="pp">#define</span> <a id="74c9" class="tk">HSION_BitNumber</a>           0x00</td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td><span class="pp">#define</span> <a id="75c9" class="tk">CR_HSION_BB</a>               (<a id="75c36" class="tk">PERIPH_BB_BASE</a> <a id="75c51" class="tk">+</a> (<a id="75c54" class="tk">CR_OFFSET</a> <a id="75c64" class="tk">*</a> 32) <a id="75c70" class="tk">+</a> (<a id="75c73" class="tk">HSION_BitNumber</a> <a id="75c89" class="tk">*</a> 4))</td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td><span class="ct">/* Alias word address of CSSON bit */</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><span class="pp">#define</span> <a id="77c9" class="tk">CSSON_BitNumber</a>           0x13</td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td><span class="pp">#define</span> <a id="78c9" class="tk">CR_CSSON_BB</a>               (<a id="78c36" class="tk">PERIPH_BB_BASE</a> <a id="78c51" class="tk">+</a> (<a id="78c54" class="tk">CR_OFFSET</a> <a id="78c64" class="tk">*</a> 32) <a id="78c70" class="tk">+</a> (<a id="78c73" class="tk">CSSON_BitNumber</a> <a id="78c89" class="tk">*</a> 4))</td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td><span class="ct">/* Alias word address of PLLON bit */</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td><span class="pp">#define</span> <a id="80c9" class="tk">PLLON_BitNumber</a>           0x18</td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td><span class="pp">#define</span> <a id="81c9" class="tk">CR_PLLON_BB</a>               (<a id="81c36" class="tk">PERIPH_BB_BASE</a> <a id="81c51" class="tk">+</a> (<a id="81c54" class="tk">CR_OFFSET</a> <a id="81c64" class="tk">*</a> 32) <a id="81c70" class="tk">+</a> (<a id="81c73" class="tk">PLLON_BitNumber</a> <a id="81c89" class="tk">*</a> 4))</td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td><span class="ct">/* Alias word address of PLLI2SON bit */</span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td><span class="pp">#define</span> <a id="83c9" class="tk">PLLI2SON_BitNumber</a>        0x1A</td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td><span class="pp">#define</span> <a id="84c9" class="tk">CR_PLLI2SON_BB</a>            (<a id="84c36" class="tk">PERIPH_BB_BASE</a> <a id="84c51" class="tk">+</a> (<a id="84c54" class="tk">CR_OFFSET</a> <a id="84c64" class="tk">*</a> 32) <a id="84c70" class="tk">+</a> (<a id="84c73" class="tk">PLLI2SON_BitNumber</a> <a id="84c92" class="tk">*</a> 4))</td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td><span class="ct">/* --- CFGR Register ---*/</span></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><span class="ct">/* Alias word address of I2SSRC bit */</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td><span class="pp">#define</span> <a id="88c9" class="tk">CFGR_OFFSET</a>               (<a id="88c36" class="tk">RCC_OFFSET</a> <a id="88c47" class="tk">+</a> 0x08)</td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td><span class="pp">#define</span> <a id="89c9" class="tk">I2SSRC_BitNumber</a>          0x17</td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td><span class="pp">#define</span> <a id="90c9" class="tk">CFGR_I2SSRC_BB</a>            (<a id="90c36" class="tk">PERIPH_BB_BASE</a> <a id="90c51" class="tk">+</a> (<a id="90c54" class="tk">CFGR_OFFSET</a> <a id="90c66" class="tk">*</a> 32) <a id="90c72" class="tk">+</a> (<a id="90c75" class="tk">I2SSRC_BitNumber</a> <a id="90c92" class="tk">*</a> 4))</td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td><span class="ct">/* --- BDCR Register ---*/</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td><span class="ct">/* Alias word address of RTCEN bit */</span></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td><span class="pp">#define</span> <a id="94c9" class="tk">BDCR_OFFSET</a>               (<a id="94c36" class="tk">RCC_OFFSET</a> <a id="94c47" class="tk">+</a> 0x70)</td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td><span class="pp">#define</span> <a id="95c9" class="tk">RTCEN_BitNumber</a>           0x0F</td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td><span class="pp">#define</span> <a id="96c9" class="tk">BDCR_RTCEN_BB</a>             (<a id="96c36" class="tk">PERIPH_BB_BASE</a> <a id="96c51" class="tk">+</a> (<a id="96c54" class="tk">BDCR_OFFSET</a> <a id="96c66" class="tk">*</a> 32) <a id="96c72" class="tk">+</a> (<a id="96c75" class="tk">RTCEN_BitNumber</a> <a id="96c91" class="tk">*</a> 4))</td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td><span class="ct">/* Alias word address of BDRST bit */</span></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td><span class="pp">#define</span> <a id="98c9" class="tk">BDRST_BitNumber</a>           0x10</td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td><span class="pp">#define</span> <a id="99c9" class="tk">BDCR_BDRST_BB</a>             (<a id="99c36" class="tk">PERIPH_BB_BASE</a> <a id="99c51" class="tk">+</a> (<a id="99c54" class="tk">BDCR_OFFSET</a> <a id="99c66" class="tk">*</a> 32) <a id="99c72" class="tk">+</a> (<a id="99c75" class="tk">BDRST_BitNumber</a> <a id="99c91" class="tk">*</a> 4))</td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td><span class="ct">/* --- CSR Register ---*/</span></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td><span class="ct">/* Alias word address of LSION bit */</span></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td><span class="pp">#define</span> <a id="102c9" class="tk">CSR_OFFSET</a>                (<a id="102c36" class="tk">RCC_OFFSET</a> <a id="102c47" class="tk">+</a> 0x74)</td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td><span class="pp">#define</span> <a id="103c9" class="tk">LSION_BitNumber</a>           0x00</td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td><span class="pp">#define</span> <a id="104c9" class="tk">CSR_LSION_BB</a>              (<a id="104c36" class="tk">PERIPH_BB_BASE</a> <a id="104c51" class="tk">+</a> (<a id="104c54" class="tk">CSR_OFFSET</a> <a id="104c65" class="tk">*</a> 32) <a id="104c71" class="tk">+</a> (<a id="104c74" class="tk">LSION_BitNumber</a> <a id="104c90" class="tk">*</a> 4))</td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td><span class="ct">/* ---------------------- RCC registers bit mask ------------------------ */</span></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td><span class="ct">/* CFGR register bit mask */</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td><span class="pp">#define</span> <a id="107c9" class="tk">CFGR_MCO2_RESET_MASK</a>      ((<a id="107c37" class="tk">uint32_t</a>)0x07FFFFFF)</td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td><span class="pp">#define</span> <a id="108c9" class="tk">CFGR_MCO1_RESET_MASK</a>      ((<a id="108c37" class="tk">uint32_t</a>)0xF89FFFFF)</td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td><span class="ct">/* RCC Flag Mask */</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><span class="pp">#define</span> <a id="111c9" class="tk">FLAG_MASK</a>                 ((<a id="111c37" class="tk">uint8_t</a>)0x1F)</td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td><span class="ct">/* CR register byte 3 (Bits[23:16]) base address */</span></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td><span class="pp">#define</span> <a id="114c9" class="tk">CR_BYTE3_ADDRESS</a>          ((<a id="114c37" class="tk">uint32_t</a>)0x40023802)</td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td><span class="ct">/* CIR register byte 2 (Bits[15:8]) base address */</span></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td><span class="pp">#define</span> <a id="117c9" class="tk">CIR_BYTE2_ADDRESS</a>         ((<a id="117c37" class="tk">uint32_t</a>)(<a id="117c47" class="tk">RCC_BASE</a> <a id="117c56" class="tk">+</a> 0x0C <a id="117c63" class="tk">+</a> 0x01))</td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td><span class="ct">/* CIR register byte 3 (Bits[23:16]) base address */</span></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td><span class="pp">#define</span> <a id="120c9" class="tk">CIR_BYTE3_ADDRESS</a>         ((<a id="120c37" class="tk">uint32_t</a>)(<a id="120c47" class="tk">RCC_BASE</a> <a id="120c56" class="tk">+</a> 0x0C <a id="120c63" class="tk">+</a> 0x02))</td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td></td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td><span class="ct">/* BDCR register base address */</span></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td><span class="pp">#define</span> <a id="123c9" class="tk">BDCR_ADDRESS</a>              (<a id="123c36" class="tk">PERIPH_BASE</a> <a id="123c48" class="tk">+</a> <a id="123c50" class="tk">BDCR_OFFSET</a>)</td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td><span class="ct">/* Private macro -------------------------------------------------------------*/</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><span class="ct">/* Private variables ---------------------------------------------------------*/</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td><span class="kw">static</span> <a id="127c8" class="tk">__I</a> <a id="127c12" class="tk">uint8_t</a> <a id="127c20" class="tk">APBAHBPrescTable</a>[16] = <span class="br">{</span>0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9<span class="br">}</span>;</td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><span class="ct">/* Private function prototypes -----------------------------------------------*/</span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td><span class="ct">/* Private functions ---------------------------------------------------------*/</span></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td><span class="ct">/** @defgroup RCC_Private_Functions</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td><span class="ct">  */</span> </td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td><span class="ct">/** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions</span></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td><span class="ct"> *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions </span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><span class="ct"> *</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td><span class="ct">      Internal/external clocks, PLL, CSS and MCO configuration functions</span></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td><span class="ct"></span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td><span class="ct">  This section provide functions allowing to configure the internal/external clocks,</span></td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td><span class="ct">  PLLs, CSS and MCO pins.</span></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td><span class="ct">  </span></td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td><span class="ct">  1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through</span></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td><span class="ct">     the PLL as System clock source.</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td><span class="ct"></span></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td><span class="ct">  2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC</span></td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td><span class="ct">     clock source.</span></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td><span class="ct"></span></td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td><span class="ct">  3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or</span></td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td><span class="ct">     through the PLL as System clock source. Can be used also as RTC clock source.</span></td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td><span class="ct"></span></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td><span class="ct">  4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   </span></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td><span class="ct"></span></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td><span class="ct">  5. PLL (clocked by HSI or HSE), featuring two different output clocks:</span></td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td><span class="ct">      - The first output is used to generate the high speed system clock (up to 168 MHz)</span></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td><span class="ct">      - The second output is used to generate the clock for the USB OTG FS (48 MHz),</span></td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td><span class="ct">        the random analog generator (&lt;=48 MHz) and the SDIO (&lt;= 48 MHz).</span></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td><span class="ct"></span></td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td><span class="ct">  6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve </span></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td><span class="ct">     high-quality audio performance on the I2S interface.</span></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td><span class="ct">  </span></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td><span class="ct">  7. CSS (Clock security system), once enable and if a HSE clock failure occurs </span></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td><span class="ct">     (HSE used directly or through PLL as System clock source), the System clock</span></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td><span class="ct">     is automatically switched to HSI and an interrupt is generated if enabled. </span></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td><span class="ct">     The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) </span></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td><span class="ct">     exception vector.   </span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td><span class="ct"></span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td><span class="ct">  8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td><span class="ct">     clock (through a configurable prescaler) on PA8 pin.</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td><span class="ct"></span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td><span class="ct">  9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S</span></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td><span class="ct">     clock (through a configurable prescaler) on PC9 pin.</span></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td><span class="ct"></span></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td><span class="ct">  */</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td><span class="ct">/**</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td><span class="ct">  * @brief  Resets the RCC clock configuration to the default reset state.</span></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td><span class="ct">  * @note   The default reset state of the clock configuration is given below:</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td><span class="ct">  *            - HSI ON and used as system clock source</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td><span class="ct">  *            - HSE, PLL and PLLI2S OFF</span></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td><span class="ct">  *            - AHB, APB1 and APB2 prescaler set to 1.</span></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td><span class="ct">  *            - CSS, MCO1 and MCO2 OFF</span></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td><span class="ct">  *            - All interrupts disabled</span></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td><span class="ct">  * @note   This function doesn't modify the configuration of the</span></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td><span class="ct">  *            - Peripheral clocks</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td><span class="ct">  *            - LSI, LSE and RTC clocks </span></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td><span class="ct">  * @param  None</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td><span class="ct">  */</span></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td><span class="kw">void</span> <a id="196c6" class="tk">RCC_DeInit</a>(<span class="kw">void</span>)</td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td><span class="br">{</span></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td>  <span class="ct">/* Set HSION bit */</span></td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td>  <a id="199c3" class="tk">RCC</a>-&gt;<a id="199c8" class="tk">CR</a> <a id="199c11" class="tk">|=</a> (<a id="199c15" class="tk">uint32_t</a>)0x00000001;</td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td>  <span class="ct">/* Reset CFGR register */</span></td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td>  <a id="202c3" class="tk">RCC</a>-&gt;<a id="202c8" class="tk">CFGR</a> = 0x00000000;</td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td></td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td>  <span class="ct">/* Reset HSEON, CSSON and PLLON bits */</span></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td>  <a id="205c3" class="tk">RCC</a>-&gt;<a id="205c8" class="tk">CR</a> <a id="205c11" class="tk">&amp;=</a> (<a id="205c15" class="tk">uint32_t</a>)0xFEF6FFFF;</td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td>  <span class="ct">/* Reset PLLCFGR register */</span></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td>  <a id="208c3" class="tk">RCC</a>-&gt;<a id="208c8" class="tk">PLLCFGR</a> = 0x24003010;</td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td></td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td>  <span class="ct">/* Reset HSEBYP bit */</span></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td>  <a id="211c3" class="tk">RCC</a>-&gt;<a id="211c8" class="tk">CR</a> <a id="211c11" class="tk">&amp;=</a> (<a id="211c15" class="tk">uint32_t</a>)0xFFFBFFFF;</td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td>  <span class="ct">/* Disable all interrupts */</span></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td>  <a id="214c3" class="tk">RCC</a>-&gt;<a id="214c8" class="tk">CIR</a> = 0x00000000;</td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td><span class="br">}</span></td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td><span class="ct">/**</span></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td><span class="ct">  * @brief  Configures the External High Speed oscillator (HSE).</span></td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td><span class="ct">  * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td><span class="ct">  *         software should wait on HSERDY flag to be set indicating that HSE clock</span></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td><span class="ct">  *         is stable and can be used to clock the PLL and/or system clock.</span></td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td><span class="ct">  * @note   HSE state can not be changed if it is used directly or through the</span></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td><span class="ct">  *         PLL as system clock. In this case, you have to select another source</span></td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td><span class="ct">  *         of the system clock then change the HSE state (ex. disable it).</span></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td><span class="ct">  * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  </span></td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td><span class="ct">  * @note   This function reset the CSSON bit, so if the Clock security system(CSS)</span></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td><span class="ct">  *         was previously enabled you have to enable it again after calling this</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td><span class="ct">  *         function.    </span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td><span class="ct">  * @param  RCC_HSE: specifies the new state of the HSE.</span></td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td><span class="ct">  *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after</span></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td><span class="ct">  *                              6 HSE oscillator clock cycles.</span></td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td><span class="ct">  *            @arg RCC_HSE_ON: turn ON the HSE oscillator</span></td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td><span class="ct">  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock</span></td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td><span class="ct">  */</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td><span class="kw">void</span> <a id="237c6" class="tk">RCC_HSEConfig</a>(<a id="237c20" class="tk">uint8_t</a> <a id="237c28" class="tk">RCC_HSE</a>)</td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td><span class="br">{</span></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td>  <a id="240c3" class="tk">assert_param</a>(<a id="240c16" class="tk">IS_RCC_HSE</a>(<a id="240c27" class="tk">RCC_HSE</a>));</td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td>  <span class="ct">/* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/</span></td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td>  <a id="243c3" class="tk">*</a>(<a id="243c5" class="tk">__IO</a> <a id="243c10" class="tk">uint8_t</a> <a id="243c18" class="tk">*</a>) <a id="243c21" class="tk">CR_BYTE3_ADDRESS</a> = <a id="243c40" class="tk">RCC_HSE_OFF</a>;</td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td></td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td>  <span class="ct">/* Set the new HSE configuration -------------------------------------------*/</span></td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td>  <a id="246c3" class="tk">*</a>(<a id="246c5" class="tk">__IO</a> <a id="246c10" class="tk">uint8_t</a> <a id="246c18" class="tk">*</a>) <a id="246c21" class="tk">CR_BYTE3_ADDRESS</a> = <a id="246c40" class="tk">RCC_HSE</a>;</td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td><span class="br">}</span></td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td><span class="ct">/**</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td><span class="ct">  * @brief  Waits for HSE start-up.</span></td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td><span class="ct">  * @note   This functions waits on HSERDY flag to be set and return SUCCESS if </span></td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td><span class="ct">  *         this flag is set, otherwise returns ERROR if the timeout is reached </span></td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td><span class="ct">  *         and this flag is not set. The timeout value is defined by the constant</span></td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td><span class="ct">  *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending</span></td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td><span class="ct">  *         on the HSE crystal used in your application. </span></td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td><span class="ct">  * @param  None</span></td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td><span class="ct">  * @retval An ErrorStatus enumeration value:</span></td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td><span class="ct">  *          - SUCCESS: HSE oscillator is stable and ready to use</span></td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td><span class="ct">  *          - ERROR: HSE oscillator not yet ready</span></td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td><span class="ct">  */</span></td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td><a id="261c1" class="tk">ErrorStatus</a> <a id="261c13" class="tk">RCC_WaitForHSEStartUp</a>(<span class="kw">void</span>)</td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td><span class="br">{</span></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td>  <a id="263c3" class="tk">__IO</a> <a id="263c8" class="tk">uint32_t</a> <a id="263c17" class="tk">startupcounter</a> = 0;</td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td>  <a id="264c3" class="tk">ErrorStatus</a> <a id="264c15" class="tk">status</a> = <a id="264c24" class="tk">ERROR</a>;</td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td>  <a id="265c3" class="tk">FlagStatus</a> <a id="265c14" class="tk">hsestatus</a> = <a id="265c26" class="tk">RESET</a>;</td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td>  <span class="ct">/* Wait till HSE is ready and if Time out is reached exit */</span></td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td>  <span class="kw">do</span></td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td>  <span class="br">{</span></td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td>    <a id="269c5" class="tk">hsestatus</a> = <a id="269c17" class="tk">RCC_GetFlagStatus</a>(<a id="269c35" class="tk">RCC_FLAG_HSERDY</a>);</td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td>    <a id="270c5" class="tk">startupcounter</a><a id="270c19" class="tk">++</a>;</td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td>  <span class="br">}</span> <span class="kw">while</span>((<a id="271c12" class="tk">startupcounter</a> <a id="271c27" class="tk">!=</a> <a id="271c30" class="tk">HSE_STARTUP_TIMEOUT</a>) <a id="271c51" class="tk">&amp;&amp;</a> (<a id="271c55" class="tk">hsestatus</a> <a id="271c65" class="tk">==</a> <a id="271c68" class="tk">RESET</a>));</td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td></td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td>  <span class="kw">if</span> (<a id="273c7" class="tk">RCC_GetFlagStatus</a>(<a id="273c25" class="tk">RCC_FLAG_HSERDY</a>) <a id="273c42" class="tk">!=</a> <a id="273c45" class="tk">RESET</a>)</td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td>  <span class="br">{</span></td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td>    <a id="275c5" class="tk">status</a> = <a id="275c14" class="tk">SUCCESS</a>;</td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td>  <span class="br">}</span></td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td>  <span class="br">{</span></td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td>    <a id="279c5" class="tk">status</a> = <a id="279c14" class="tk">ERROR</a>;</td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td>  <span class="br">}</span></td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td>  <span class="kw">return</span> (<a id="281c11" class="tk">status</a>);</td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td><span class="br">}</span></td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td></td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td><span class="ct">/**</span></td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td><span class="ct">  * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.</span></td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td><span class="ct">  * @note   The calibration is used to compensate for the variations in voltage</span></td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td><span class="ct">  *         and temperature that influence the frequency of the internal HSI RC.</span></td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td><span class="ct">  * @param  HSICalibrationValue: specifies the calibration trimming value.</span></td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td><span class="ct">  *         This parameter must be a number between 0 and 0x1F.</span></td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td><span class="ct">  */</span></td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td><span class="kw">void</span> <a id="292c6" class="tk">RCC_AdjustHSICalibrationValue</a>(<a id="292c36" class="tk">uint8_t</a> <a id="292c44" class="tk">HSICalibrationValue</a>)</td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td><span class="br">{</span></td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td>  <a id="294c3" class="tk">uint32_t</a> <a id="294c12" class="tk">tmpreg</a> = 0;</td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td>  <a id="296c3" class="tk">assert_param</a>(<a id="296c16" class="tk">IS_RCC_CALIBRATION_VALUE</a>(<a id="296c41" class="tk">HSICalibrationValue</a>));</td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td></td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td>  <a id="298c3" class="tk">tmpreg</a> = <a id="298c12" class="tk">RCC</a>-&gt;<a id="298c17" class="tk">CR</a>;</td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td></td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td>  <span class="ct">/* Clear HSITRIM[4:0] bits */</span></td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td>  <a id="301c3" class="tk">tmpreg</a> <a id="301c10" class="tk">&amp;=</a> <a id="301c13" class="tk">~</a><a id="301c14" class="tk">RCC_CR_HSITRIM</a>;</td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td></td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td>  <span class="ct">/* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */</span></td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td>  <a id="304c3" class="tk">tmpreg</a> <a id="304c10" class="tk">|=</a> (<a id="304c14" class="tk">uint32_t</a>)<a id="304c23" class="tk">HSICalibrationValue</a> <a id="304c43" class="tk">&lt;&lt;</a> 3;</td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td></td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td>  <span class="ct">/* Store the new value */</span></td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td>  <a id="307c3" class="tk">RCC</a>-&gt;<a id="307c8" class="tk">CR</a> = <a id="307c13" class="tk">tmpreg</a>;</td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td><span class="br">}</span></td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td></td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td><span class="ct">/**</span></td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td><span class="ct">  * @brief  Enables or disables the Internal High Speed oscillator (HSI).</span></td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td><span class="ct">  * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.</span></td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td><span class="ct">  *         It is used (enabled by hardware) as system clock source after startup</span></td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td><span class="ct">  *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure</span></td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td><span class="ct">  *         of the HSE used directly or indirectly as system clock (if the Clock</span></td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td><span class="ct">  *         Security System CSS is enabled).             </span></td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td><span class="ct">  * @note   HSI can not be stopped if it is used as system clock source. In this case,</span></td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td><span class="ct">  *         you have to select another source of the system clock then stop the HSI.  </span></td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td><span class="ct">  * @note   After enabling the HSI, the application software should wait on HSIRDY</span></td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td><span class="ct">  *         flag to be set indicating that HSI clock is stable and can be used as</span></td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td><span class="ct">  *         system clock source.  </span></td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td><span class="ct">  * @param  NewState: new state of the HSI.</span></td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td><span class="ct">  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator</span></td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td><span class="ct">  *         clock cycles.  </span></td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td><span class="ct">  */</span></td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td><span class="kw">void</span> <a id="328c6" class="tk">RCC_HSICmd</a>(<a id="328c17" class="tk">FunctionalState</a> <a id="328c33" class="tk">NewState</a>)</td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td><span class="br">{</span></td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td>  <a id="331c3" class="tk">assert_param</a>(<a id="331c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="331c36" class="tk">NewState</a>));</td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td></td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td>  <a id="333c3" class="tk">*</a>(<a id="333c5" class="tk">__IO</a> <a id="333c10" class="tk">uint32_t</a> <a id="333c19" class="tk">*</a>) <a id="333c22" class="tk">CR_HSION_BB</a> = (<a id="333c37" class="tk">uint32_t</a>)<a id="333c46" class="tk">NewState</a>;</td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td><span class="br">}</span></td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td></td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td><span class="ct">/**</span></td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td><span class="ct">  * @brief  Configures the External Low Speed oscillator (LSE).</span></td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td><span class="ct">  * @note   As the LSE is in the Backup domain and write access is denied to</span></td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td><span class="ct">  *         this domain after reset, you have to enable write access using </span></td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td><span class="ct">  *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE</span></td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td><span class="ct">  *         (to be done once after reset).  </span></td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td><span class="ct">  * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application</span></td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td><span class="ct">  *         software should wait on LSERDY flag to be set indicating that LSE clock</span></td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td><span class="ct">  *         is stable and can be used to clock the RTC.</span></td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td><span class="ct">  * @param  RCC_LSE: specifies the new state of the LSE.</span></td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td><span class="ct">  *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after</span></td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td><span class="ct">  *                              6 LSE oscillator clock cycles.</span></td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td><span class="ct">  *            @arg RCC_LSE_ON: turn ON the LSE oscillator</span></td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td><span class="ct">  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock</span></td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td><span class="ct">  */</span></td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td><span class="kw">void</span> <a id="353c6" class="tk">RCC_LSEConfig</a>(<a id="353c20" class="tk">uint8_t</a> <a id="353c28" class="tk">RCC_LSE</a>)</td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td><span class="br">{</span></td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td>  <a id="356c3" class="tk">assert_param</a>(<a id="356c16" class="tk">IS_RCC_LSE</a>(<a id="356c27" class="tk">RCC_LSE</a>));</td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td></td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td>  <span class="ct">/* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/</span></td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td>  <span class="ct">/* Reset LSEON bit */</span></td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td>  <a id="360c3" class="tk">*</a>(<a id="360c5" class="tk">__IO</a> <a id="360c10" class="tk">uint8_t</a> <a id="360c18" class="tk">*</a>) <a id="360c21" class="tk">BDCR_ADDRESS</a> = <a id="360c36" class="tk">RCC_LSE_OFF</a>;</td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td></td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td>  <span class="ct">/* Reset LSEBYP bit */</span></td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td>  <a id="363c3" class="tk">*</a>(<a id="363c5" class="tk">__IO</a> <a id="363c10" class="tk">uint8_t</a> <a id="363c18" class="tk">*</a>) <a id="363c21" class="tk">BDCR_ADDRESS</a> = <a id="363c36" class="tk">RCC_LSE_OFF</a>;</td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td></td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td>  <span class="ct">/* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */</span></td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td>  <span class="kw">switch</span> (<a id="366c11" class="tk">RCC_LSE</a>)</td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td>  <span class="br">{</span></td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td>    <span class="kw">case</span> <a id="368c10" class="tk">RCC_LSE_ON</a><a id="368c20" class="tk">:</a></td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td>      <span class="ct">/* Set LSEON bit */</span></td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td>      <a id="370c7" class="tk">*</a>(<a id="370c9" class="tk">__IO</a> <a id="370c14" class="tk">uint8_t</a> <a id="370c22" class="tk">*</a>) <a id="370c25" class="tk">BDCR_ADDRESS</a> = <a id="370c40" class="tk">RCC_LSE_ON</a>;</td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td>    <span class="kw">case</span> <a id="372c10" class="tk">RCC_LSE_Bypass</a><a id="372c24" class="tk">:</a></td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td>      <span class="ct">/* Set LSEBYP and LSEON bits */</span></td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td>      <a id="374c7" class="tk">*</a>(<a id="374c9" class="tk">__IO</a> <a id="374c14" class="tk">uint8_t</a> <a id="374c22" class="tk">*</a>) <a id="374c25" class="tk">BDCR_ADDRESS</a> = <a id="374c40" class="tk">RCC_LSE_Bypass</a> <a id="374c55" class="tk">|</a> <a id="374c57" class="tk">RCC_LSE_ON</a>;</td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td>    <span class="kw">default</span><a id="376c12" class="tk">:</a></td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td>  <span class="br">}</span></td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td><span class="br">}</span></td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td></td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td><span class="ct">/**</span></td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td><span class="ct">  * @brief  Enables or disables the Internal Low Speed oscillator (LSI).</span></td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td><span class="ct">  * @note   After enabling the LSI, the application software should wait on </span></td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td><span class="ct">  *         LSIRDY flag to be set indicating that LSI clock is stable and can</span></td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td><span class="ct">  *         be used to clock the IWDG and/or the RTC.</span></td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td><span class="ct">  * @note   LSI can not be disabled if the IWDG is running.  </span></td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td><span class="ct">  * @param  NewState: new state of the LSI.</span></td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td><span class="ct">  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator</span></td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td><span class="ct">  *         clock cycles. </span></td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td><span class="ct">  */</span></td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td><span class="kw">void</span> <a id="393c6" class="tk">RCC_LSICmd</a>(<a id="393c17" class="tk">FunctionalState</a> <a id="393c33" class="tk">NewState</a>)</td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td><span class="br">{</span></td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td>  <a id="396c3" class="tk">assert_param</a>(<a id="396c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="396c36" class="tk">NewState</a>));</td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td></td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td>  <a id="398c3" class="tk">*</a>(<a id="398c5" class="tk">__IO</a> <a id="398c10" class="tk">uint32_t</a> <a id="398c19" class="tk">*</a>) <a id="398c22" class="tk">CSR_LSION_BB</a> = (<a id="398c38" class="tk">uint32_t</a>)<a id="398c47" class="tk">NewState</a>;</td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td><span class="br">}</span></td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td></td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td><span class="ct">/**</span></td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td><span class="ct">  * @brief  Configures the main PLL clock source, multiplication and division factors.</span></td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td><span class="ct">  * @note   This function must be used only when the main PLL is disabled.</span></td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td><span class="ct">  *  </span></td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td><span class="ct">  * @param  RCC_PLLSource: specifies the PLL entry clock source.</span></td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td><span class="ct">  *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry</span></td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td><span class="ct">  *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry</span></td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td><span class="ct">  * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  </span></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td><span class="ct">  *  </span></td></tr>
<tr name="411" id="411">
<td><a id="l411" class='ln'>411</a></td><td><span class="ct">  * @param  PLLM: specifies the division factor for PLL VCO input clock</span></td></tr>
<tr name="412" id="412">
<td><a id="l412" class='ln'>412</a></td><td><span class="ct">  *          This parameter must be a number between 0 and 63.</span></td></tr>
<tr name="413" id="413">
<td><a id="l413" class='ln'>413</a></td><td><span class="ct">  * @note   You have to set the PLLM parameter correctly to ensure that the VCO input</span></td></tr>
<tr name="414" id="414">
<td><a id="l414" class='ln'>414</a></td><td><span class="ct">  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency</span></td></tr>
<tr name="415" id="415">
<td><a id="l415" class='ln'>415</a></td><td><span class="ct">  *         of 2 MHz to limit PLL jitter.</span></td></tr>
<tr name="416" id="416">
<td><a id="l416" class='ln'>416</a></td><td><span class="ct">  *  </span></td></tr>
<tr name="417" id="417">
<td><a id="l417" class='ln'>417</a></td><td><span class="ct">  * @param  PLLN: specifies the multiplication factor for PLL VCO output clock</span></td></tr>
<tr name="418" id="418">
<td><a id="l418" class='ln'>418</a></td><td><span class="ct">  *          This parameter must be a number between 192 and 432.</span></td></tr>
<tr name="419" id="419">
<td><a id="l419" class='ln'>419</a></td><td><span class="ct">  * @note   You have to set the PLLN parameter correctly to ensure that the VCO</span></td></tr>
<tr name="420" id="420">
<td><a id="l420" class='ln'>420</a></td><td><span class="ct">  *         output frequency is between 192 and 432 MHz.</span></td></tr>
<tr name="421" id="421">
<td><a id="l421" class='ln'>421</a></td><td><span class="ct">  *   </span></td></tr>
<tr name="422" id="422">
<td><a id="l422" class='ln'>422</a></td><td><span class="ct">  * @param  PLLP: specifies the division factor for main system clock (SYSCLK)</span></td></tr>
<tr name="423" id="423">
<td><a id="l423" class='ln'>423</a></td><td><span class="ct">  *          This parameter must be a number in the range {2, 4, 6, or 8}.</span></td></tr>
<tr name="424" id="424">
<td><a id="l424" class='ln'>424</a></td><td><span class="ct">  * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on</span></td></tr>
<tr name="425" id="425">
<td><a id="l425" class='ln'>425</a></td><td><span class="ct">  *         the System clock frequency.</span></td></tr>
<tr name="426" id="426">
<td><a id="l426" class='ln'>426</a></td><td><span class="ct">  *  </span></td></tr>
<tr name="427" id="427">
<td><a id="l427" class='ln'>427</a></td><td><span class="ct">  * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks</span></td></tr>
<tr name="428" id="428">
<td><a id="l428" class='ln'>428</a></td><td><span class="ct">  *          This parameter must be a number between 4 and 15.</span></td></tr>
<tr name="429" id="429">
<td><a id="l429" class='ln'>429</a></td><td><span class="ct">  * @note   If the USB OTG FS is used in your application, you have to set the</span></td></tr>
<tr name="430" id="430">
<td><a id="l430" class='ln'>430</a></td><td><span class="ct">  *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,</span></td></tr>
<tr name="431" id="431">
<td><a id="l431" class='ln'>431</a></td><td><span class="ct">  *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work</span></td></tr>
<tr name="432" id="432">
<td><a id="l432" class='ln'>432</a></td><td><span class="ct">  *         correctly.</span></td></tr>
<tr name="433" id="433">
<td><a id="l433" class='ln'>433</a></td><td><span class="ct">  *   </span></td></tr>
<tr name="434" id="434">
<td><a id="l434" class='ln'>434</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="435" id="435">
<td><a id="l435" class='ln'>435</a></td><td><span class="ct">  */</span></td></tr>
<tr name="436" id="436">
<td><a id="l436" class='ln'>436</a></td><td><span class="kw">void</span> <a id="436c6" class="tk">RCC_PLLConfig</a>(<a id="436c20" class="tk">uint32_t</a> <a id="436c29" class="tk">RCC_PLLSource</a>, <a id="436c44" class="tk">uint32_t</a> <a id="436c53" class="tk">PLLM</a>, <a id="436c59" class="tk">uint32_t</a> <a id="436c68" class="tk">PLLN</a>, <a id="436c74" class="tk">uint32_t</a> <a id="436c83" class="tk">PLLP</a>, <a id="436c89" class="tk">uint32_t</a> <a id="436c98" class="tk">PLLQ</a>)</td></tr>
<tr name="437" id="437">
<td><a id="l437" class='ln'>437</a></td><td><span class="br">{</span></td></tr>
<tr name="438" id="438">
<td><a id="l438" class='ln'>438</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="439" id="439">
<td><a id="l439" class='ln'>439</a></td><td>  <a id="439c3" class="tk">assert_param</a>(<a id="439c16" class="tk">IS_RCC_PLL_SOURCE</a>(<a id="439c34" class="tk">RCC_PLLSource</a>));</td></tr>
<tr name="440" id="440">
<td><a id="l440" class='ln'>440</a></td><td>  <a id="440c3" class="tk">assert_param</a>(<a id="440c16" class="tk">IS_RCC_PLLM_VALUE</a>(<a id="440c34" class="tk">PLLM</a>));</td></tr>
<tr name="441" id="441">
<td><a id="l441" class='ln'>441</a></td><td>  <a id="441c3" class="tk">assert_param</a>(<a id="441c16" class="tk">IS_RCC_PLLN_VALUE</a>(<a id="441c34" class="tk">PLLN</a>));</td></tr>
<tr name="442" id="442">
<td><a id="l442" class='ln'>442</a></td><td>  <a id="442c3" class="tk">assert_param</a>(<a id="442c16" class="tk">IS_RCC_PLLP_VALUE</a>(<a id="442c34" class="tk">PLLP</a>));</td></tr>
<tr name="443" id="443">
<td><a id="l443" class='ln'>443</a></td><td>  <a id="443c3" class="tk">assert_param</a>(<a id="443c16" class="tk">IS_RCC_PLLQ_VALUE</a>(<a id="443c34" class="tk">PLLQ</a>));</td></tr>
<tr name="444" id="444">
<td><a id="l444" class='ln'>444</a></td><td></td></tr>
<tr name="445" id="445">
<td><a id="l445" class='ln'>445</a></td><td>  <a id="445c3" class="tk">RCC</a>-&gt;<a id="445c8" class="tk">PLLCFGR</a> = <a id="445c18" class="tk">PLLM</a> <a id="445c23" class="tk">|</a> (<a id="445c26" class="tk">PLLN</a> <a id="445c31" class="tk">&lt;&lt;</a> 6) <a id="445c37" class="tk">|</a> (((<a id="445c42" class="tk">PLLP</a> <a id="445c47" class="tk">&gt;&gt;</a> 1) <a id="445c53" class="tk">-</a>1) <a id="445c57" class="tk">&lt;&lt;</a> 16) <a id="445c64" class="tk">|</a> (<a id="445c67" class="tk">RCC_PLLSource</a>) <a id="445c82" class="tk">|</a></td></tr>
<tr name="446" id="446">
<td><a id="l446" class='ln'>446</a></td><td>                 (<a id="446c19" class="tk">PLLQ</a> <a id="446c24" class="tk">&lt;&lt;</a> 24);</td></tr>
<tr name="447" id="447">
<td><a id="l447" class='ln'>447</a></td><td><span class="br">}</span></td></tr>
<tr name="448" id="448">
<td><a id="l448" class='ln'>448</a></td><td></td></tr>
<tr name="449" id="449">
<td><a id="l449" class='ln'>449</a></td><td><span class="ct">/**</span></td></tr>
<tr name="450" id="450">
<td><a id="l450" class='ln'>450</a></td><td><span class="ct">  * @brief  Enables or disables the main PLL.</span></td></tr>
<tr name="451" id="451">
<td><a id="l451" class='ln'>451</a></td><td><span class="ct">  * @note   After enabling the main PLL, the application software should wait on </span></td></tr>
<tr name="452" id="452">
<td><a id="l452" class='ln'>452</a></td><td><span class="ct">  *         PLLRDY flag to be set indicating that PLL clock is stable and can</span></td></tr>
<tr name="453" id="453">
<td><a id="l453" class='ln'>453</a></td><td><span class="ct">  *         be used as system clock source.</span></td></tr>
<tr name="454" id="454">
<td><a id="l454" class='ln'>454</a></td><td><span class="ct">  * @note   The main PLL can not be disabled if it is used as system clock source</span></td></tr>
<tr name="455" id="455">
<td><a id="l455" class='ln'>455</a></td><td><span class="ct">  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.</span></td></tr>
<tr name="456" id="456">
<td><a id="l456" class='ln'>456</a></td><td><span class="ct">  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="457" id="457">
<td><a id="l457" class='ln'>457</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="458" id="458">
<td><a id="l458" class='ln'>458</a></td><td><span class="ct">  */</span></td></tr>
<tr name="459" id="459">
<td><a id="l459" class='ln'>459</a></td><td><span class="kw">void</span> <a id="459c6" class="tk">RCC_PLLCmd</a>(<a id="459c17" class="tk">FunctionalState</a> <a id="459c33" class="tk">NewState</a>)</td></tr>
<tr name="460" id="460">
<td><a id="l460" class='ln'>460</a></td><td><span class="br">{</span></td></tr>
<tr name="461" id="461">
<td><a id="l461" class='ln'>461</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="462" id="462">
<td><a id="l462" class='ln'>462</a></td><td>  <a id="462c3" class="tk">assert_param</a>(<a id="462c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="462c36" class="tk">NewState</a>));</td></tr>
<tr name="463" id="463">
<td><a id="l463" class='ln'>463</a></td><td>  <a id="463c3" class="tk">*</a>(<a id="463c5" class="tk">__IO</a> <a id="463c10" class="tk">uint32_t</a> <a id="463c19" class="tk">*</a>) <a id="463c22" class="tk">CR_PLLON_BB</a> = (<a id="463c37" class="tk">uint32_t</a>)<a id="463c46" class="tk">NewState</a>;</td></tr>
<tr name="464" id="464">
<td><a id="l464" class='ln'>464</a></td><td><span class="br">}</span></td></tr>
<tr name="465" id="465">
<td><a id="l465" class='ln'>465</a></td><td></td></tr>
<tr name="466" id="466">
<td><a id="l466" class='ln'>466</a></td><td><span class="ct">/**</span></td></tr>
<tr name="467" id="467">
<td><a id="l467" class='ln'>467</a></td><td><span class="ct">  * @brief  Configures the PLLI2S clock multiplication and division factors.</span></td></tr>
<tr name="468" id="468">
<td><a id="l468" class='ln'>468</a></td><td><span class="ct">  *  </span></td></tr>
<tr name="469" id="469">
<td><a id="l469" class='ln'>469</a></td><td><span class="ct">  * @note   This function must be used only when the PLLI2S is disabled.</span></td></tr>
<tr name="470" id="470">
<td><a id="l470" class='ln'>470</a></td><td><span class="ct">  * @note   PLLI2S clock source is common with the main PLL (configured in </span></td></tr>
<tr name="471" id="471">
<td><a id="l471" class='ln'>471</a></td><td><span class="ct">  *         RCC_PLLConfig function )  </span></td></tr>
<tr name="472" id="472">
<td><a id="l472" class='ln'>472</a></td><td><span class="ct">  *             </span></td></tr>
<tr name="473" id="473">
<td><a id="l473" class='ln'>473</a></td><td><span class="ct">  * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock</span></td></tr>
<tr name="474" id="474">
<td><a id="l474" class='ln'>474</a></td><td><span class="ct">  *          This parameter must be a number between 192 and 432.</span></td></tr>
<tr name="475" id="475">
<td><a id="l475" class='ln'>475</a></td><td><span class="ct">  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO </span></td></tr>
<tr name="476" id="476">
<td><a id="l476" class='ln'>476</a></td><td><span class="ct">  *         output frequency is between 192 and 432 MHz.</span></td></tr>
<tr name="477" id="477">
<td><a id="l477" class='ln'>477</a></td><td><span class="ct">  *    </span></td></tr>
<tr name="478" id="478">
<td><a id="l478" class='ln'>478</a></td><td><span class="ct">  * @param  PLLI2SR: specifies the division factor for I2S clock</span></td></tr>
<tr name="479" id="479">
<td><a id="l479" class='ln'>479</a></td><td><span class="ct">  *          This parameter must be a number between 2 and 7.</span></td></tr>
<tr name="480" id="480">
<td><a id="l480" class='ln'>480</a></td><td><span class="ct">  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz</span></td></tr>
<tr name="481" id="481">
<td><a id="l481" class='ln'>481</a></td><td><span class="ct">  *         on the I2S clock frequency.</span></td></tr>
<tr name="482" id="482">
<td><a id="l482" class='ln'>482</a></td><td><span class="ct">  *   </span></td></tr>
<tr name="483" id="483">
<td><a id="l483" class='ln'>483</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="484" id="484">
<td><a id="l484" class='ln'>484</a></td><td><span class="ct">  */</span></td></tr>
<tr name="485" id="485">
<td><a id="l485" class='ln'>485</a></td><td><span class="kw">void</span> <a id="485c6" class="tk">RCC_PLLI2SConfig</a>(<a id="485c23" class="tk">uint32_t</a> <a id="485c32" class="tk">PLLI2SN</a>, <a id="485c41" class="tk">uint32_t</a> <a id="485c50" class="tk">PLLI2SR</a>)</td></tr>
<tr name="486" id="486">
<td><a id="l486" class='ln'>486</a></td><td><span class="br">{</span></td></tr>
<tr name="487" id="487">
<td><a id="l487" class='ln'>487</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="488" id="488">
<td><a id="l488" class='ln'>488</a></td><td>  <a id="488c3" class="tk">assert_param</a>(<a id="488c16" class="tk">IS_RCC_PLLI2SN_VALUE</a>(<a id="488c37" class="tk">PLLI2SN</a>));</td></tr>
<tr name="489" id="489">
<td><a id="l489" class='ln'>489</a></td><td>  <a id="489c3" class="tk">assert_param</a>(<a id="489c16" class="tk">IS_RCC_PLLI2SR_VALUE</a>(<a id="489c37" class="tk">PLLI2SR</a>));</td></tr>
<tr name="490" id="490">
<td><a id="l490" class='ln'>490</a></td><td></td></tr>
<tr name="491" id="491">
<td><a id="l491" class='ln'>491</a></td><td>  <a id="491c3" class="tk">RCC</a>-&gt;<a id="491c8" class="tk">PLLI2SCFGR</a> = (<a id="491c22" class="tk">PLLI2SN</a> <a id="491c30" class="tk">&lt;&lt;</a> 6) <a id="491c36" class="tk">|</a> (<a id="491c39" class="tk">PLLI2SR</a> <a id="491c47" class="tk">&lt;&lt;</a> 28);</td></tr>
<tr name="492" id="492">
<td><a id="l492" class='ln'>492</a></td><td><span class="br">}</span></td></tr>
<tr name="493" id="493">
<td><a id="l493" class='ln'>493</a></td><td></td></tr>
<tr name="494" id="494">
<td><a id="l494" class='ln'>494</a></td><td><span class="ct">/**</span></td></tr>
<tr name="495" id="495">
<td><a id="l495" class='ln'>495</a></td><td><span class="ct">  * @brief  Enables or disables the PLLI2S. </span></td></tr>
<tr name="496" id="496">
<td><a id="l496" class='ln'>496</a></td><td><span class="ct">  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  </span></td></tr>
<tr name="497" id="497">
<td><a id="l497" class='ln'>497</a></td><td><span class="ct">  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="498" id="498">
<td><a id="l498" class='ln'>498</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="499" id="499">
<td><a id="l499" class='ln'>499</a></td><td><span class="ct">  */</span></td></tr>
<tr name="500" id="500">
<td><a id="l500" class='ln'>500</a></td><td><span class="kw">void</span> <a id="500c6" class="tk">RCC_PLLI2SCmd</a>(<a id="500c20" class="tk">FunctionalState</a> <a id="500c36" class="tk">NewState</a>)</td></tr>
<tr name="501" id="501">
<td><a id="l501" class='ln'>501</a></td><td><span class="br">{</span></td></tr>
<tr name="502" id="502">
<td><a id="l502" class='ln'>502</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="503" id="503">
<td><a id="l503" class='ln'>503</a></td><td>  <a id="503c3" class="tk">assert_param</a>(<a id="503c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="503c36" class="tk">NewState</a>));</td></tr>
<tr name="504" id="504">
<td><a id="l504" class='ln'>504</a></td><td>  <a id="504c3" class="tk">*</a>(<a id="504c5" class="tk">__IO</a> <a id="504c10" class="tk">uint32_t</a> <a id="504c19" class="tk">*</a>) <a id="504c22" class="tk">CR_PLLI2SON_BB</a> = (<a id="504c40" class="tk">uint32_t</a>)<a id="504c49" class="tk">NewState</a>;</td></tr>
<tr name="505" id="505">
<td><a id="l505" class='ln'>505</a></td><td><span class="br">}</span></td></tr>
<tr name="506" id="506">
<td><a id="l506" class='ln'>506</a></td><td></td></tr>
<tr name="507" id="507">
<td><a id="l507" class='ln'>507</a></td><td><span class="ct">/**</span></td></tr>
<tr name="508" id="508">
<td><a id="l508" class='ln'>508</a></td><td><span class="ct">  * @brief  Enables or disables the Clock Security System.</span></td></tr>
<tr name="509" id="509">
<td><a id="l509" class='ln'>509</a></td><td><span class="ct">  * @note   If a failure is detected on the HSE oscillator clock, this oscillator</span></td></tr>
<tr name="510" id="510">
<td><a id="l510" class='ln'>510</a></td><td><span class="ct">  *         is automatically disabled and an interrupt is generated to inform the</span></td></tr>
<tr name="511" id="511">
<td><a id="l511" class='ln'>511</a></td><td><span class="ct">  *         software about the failure (Clock Security System Interrupt, CSSI),</span></td></tr>
<tr name="512" id="512">
<td><a id="l512" class='ln'>512</a></td><td><span class="ct">  *         allowing the MCU to perform rescue operations. The CSSI is linked to </span></td></tr>
<tr name="513" id="513">
<td><a id="l513" class='ln'>513</a></td><td><span class="ct">  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  </span></td></tr>
<tr name="514" id="514">
<td><a id="l514" class='ln'>514</a></td><td><span class="ct">  * @param  NewState: new state of the Clock Security System.</span></td></tr>
<tr name="515" id="515">
<td><a id="l515" class='ln'>515</a></td><td><span class="ct">  *         This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="516" id="516">
<td><a id="l516" class='ln'>516</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="517" id="517">
<td><a id="l517" class='ln'>517</a></td><td><span class="ct">  */</span></td></tr>
<tr name="518" id="518">
<td><a id="l518" class='ln'>518</a></td><td><span class="kw">void</span> <a id="518c6" class="tk">RCC_ClockSecuritySystemCmd</a>(<a id="518c33" class="tk">FunctionalState</a> <a id="518c49" class="tk">NewState</a>)</td></tr>
<tr name="519" id="519">
<td><a id="l519" class='ln'>519</a></td><td><span class="br">{</span></td></tr>
<tr name="520" id="520">
<td><a id="l520" class='ln'>520</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="521" id="521">
<td><a id="l521" class='ln'>521</a></td><td>  <a id="521c3" class="tk">assert_param</a>(<a id="521c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="521c36" class="tk">NewState</a>));</td></tr>
<tr name="522" id="522">
<td><a id="l522" class='ln'>522</a></td><td>  <a id="522c3" class="tk">*</a>(<a id="522c5" class="tk">__IO</a> <a id="522c10" class="tk">uint32_t</a> <a id="522c19" class="tk">*</a>) <a id="522c22" class="tk">CR_CSSON_BB</a> = (<a id="522c37" class="tk">uint32_t</a>)<a id="522c46" class="tk">NewState</a>;</td></tr>
<tr name="523" id="523">
<td><a id="l523" class='ln'>523</a></td><td><span class="br">}</span></td></tr>
<tr name="524" id="524">
<td><a id="l524" class='ln'>524</a></td><td></td></tr>
<tr name="525" id="525">
<td><a id="l525" class='ln'>525</a></td><td><span class="ct">/**</span></td></tr>
<tr name="526" id="526">
<td><a id="l526" class='ln'>526</a></td><td><span class="ct">  * @brief  Selects the clock source to output on MCO1 pin(PA8).</span></td></tr>
<tr name="527" id="527">
<td><a id="l527" class='ln'>527</a></td><td><span class="ct">  * @note   PA8 should be configured in alternate function mode.</span></td></tr>
<tr name="528" id="528">
<td><a id="l528" class='ln'>528</a></td><td><span class="ct">  * @param  RCC_MCO1Source: specifies the clock source to output.</span></td></tr>
<tr name="529" id="529">
<td><a id="l529" class='ln'>529</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="530" id="530">
<td><a id="l530" class='ln'>530</a></td><td><span class="ct">  *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source</span></td></tr>
<tr name="531" id="531">
<td><a id="l531" class='ln'>531</a></td><td><span class="ct">  *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source</span></td></tr>
<tr name="532" id="532">
<td><a id="l532" class='ln'>532</a></td><td><span class="ct">  *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source</span></td></tr>
<tr name="533" id="533">
<td><a id="l533" class='ln'>533</a></td><td><span class="ct">  *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source</span></td></tr>
<tr name="534" id="534">
<td><a id="l534" class='ln'>534</a></td><td><span class="ct">  * @param  RCC_MCO1Div: specifies the MCO1 prescaler.</span></td></tr>
<tr name="535" id="535">
<td><a id="l535" class='ln'>535</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="536" id="536">
<td><a id="l536" class='ln'>536</a></td><td><span class="ct">  *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock</span></td></tr>
<tr name="537" id="537">
<td><a id="l537" class='ln'>537</a></td><td><span class="ct">  *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock</span></td></tr>
<tr name="538" id="538">
<td><a id="l538" class='ln'>538</a></td><td><span class="ct">  *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock</span></td></tr>
<tr name="539" id="539">
<td><a id="l539" class='ln'>539</a></td><td><span class="ct">  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock</span></td></tr>
<tr name="540" id="540">
<td><a id="l540" class='ln'>540</a></td><td><span class="ct">  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock</span></td></tr>
<tr name="541" id="541">
<td><a id="l541" class='ln'>541</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="542" id="542">
<td><a id="l542" class='ln'>542</a></td><td><span class="ct">  */</span></td></tr>
<tr name="543" id="543">
<td><a id="l543" class='ln'>543</a></td><td><span class="kw">void</span> <a id="543c6" class="tk">RCC_MCO1Config</a>(<a id="543c21" class="tk">uint32_t</a> <a id="543c30" class="tk">RCC_MCO1Source</a>, <a id="543c46" class="tk">uint32_t</a> <a id="543c55" class="tk">RCC_MCO1Div</a>)</td></tr>
<tr name="544" id="544">
<td><a id="l544" class='ln'>544</a></td><td><span class="br">{</span></td></tr>
<tr name="545" id="545">
<td><a id="l545" class='ln'>545</a></td><td>  <a id="545c3" class="tk">uint32_t</a> <a id="545c12" class="tk">tmpreg</a> = 0;</td></tr>
<tr name="546" id="546">
<td><a id="l546" class='ln'>546</a></td><td>  </td></tr>
<tr name="547" id="547">
<td><a id="l547" class='ln'>547</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="548" id="548">
<td><a id="l548" class='ln'>548</a></td><td>  <a id="548c3" class="tk">assert_param</a>(<a id="548c16" class="tk">IS_RCC_MCO1SOURCE</a>(<a id="548c34" class="tk">RCC_MCO1Source</a>));</td></tr>
<tr name="549" id="549">
<td><a id="l549" class='ln'>549</a></td><td>  <a id="549c3" class="tk">assert_param</a>(<a id="549c16" class="tk">IS_RCC_MCO1DIV</a>(<a id="549c31" class="tk">RCC_MCO1Div</a>));  </td></tr>
<tr name="550" id="550">
<td><a id="l550" class='ln'>550</a></td><td></td></tr>
<tr name="551" id="551">
<td><a id="l551" class='ln'>551</a></td><td>  <a id="551c3" class="tk">tmpreg</a> = <a id="551c12" class="tk">RCC</a>-&gt;<a id="551c17" class="tk">CFGR</a>;</td></tr>
<tr name="552" id="552">
<td><a id="l552" class='ln'>552</a></td><td></td></tr>
<tr name="553" id="553">
<td><a id="l553" class='ln'>553</a></td><td>  <span class="ct">/* Clear MCO1[1:0] and MCO1PRE[2:0] bits */</span></td></tr>
<tr name="554" id="554">
<td><a id="l554" class='ln'>554</a></td><td>  <a id="554c3" class="tk">tmpreg</a> <a id="554c10" class="tk">&amp;=</a> <a id="554c13" class="tk">CFGR_MCO1_RESET_MASK</a>;</td></tr>
<tr name="555" id="555">
<td><a id="l555" class='ln'>555</a></td><td></td></tr>
<tr name="556" id="556">
<td><a id="l556" class='ln'>556</a></td><td>  <span class="ct">/* Select MCO1 clock source and prescaler */</span></td></tr>
<tr name="557" id="557">
<td><a id="l557" class='ln'>557</a></td><td>  <a id="557c3" class="tk">tmpreg</a> <a id="557c10" class="tk">|=</a> <a id="557c13" class="tk">RCC_MCO1Source</a> <a id="557c28" class="tk">|</a> <a id="557c30" class="tk">RCC_MCO1Div</a>;</td></tr>
<tr name="558" id="558">
<td><a id="l558" class='ln'>558</a></td><td></td></tr>
<tr name="559" id="559">
<td><a id="l559" class='ln'>559</a></td><td>  <span class="ct">/* Store the new value */</span></td></tr>
<tr name="560" id="560">
<td><a id="l560" class='ln'>560</a></td><td>  <a id="560c3" class="tk">RCC</a>-&gt;<a id="560c8" class="tk">CFGR</a> = <a id="560c15" class="tk">tmpreg</a>;  </td></tr>
<tr name="561" id="561">
<td><a id="l561" class='ln'>561</a></td><td><span class="br">}</span></td></tr>
<tr name="562" id="562">
<td><a id="l562" class='ln'>562</a></td><td></td></tr>
<tr name="563" id="563">
<td><a id="l563" class='ln'>563</a></td><td><span class="ct">/**</span></td></tr>
<tr name="564" id="564">
<td><a id="l564" class='ln'>564</a></td><td><span class="ct">  * @brief  Selects the clock source to output on MCO2 pin(PC9).</span></td></tr>
<tr name="565" id="565">
<td><a id="l565" class='ln'>565</a></td><td><span class="ct">  * @note   PC9 should be configured in alternate function mode.</span></td></tr>
<tr name="566" id="566">
<td><a id="l566" class='ln'>566</a></td><td><span class="ct">  * @param  RCC_MCO2Source: specifies the clock source to output.</span></td></tr>
<tr name="567" id="567">
<td><a id="l567" class='ln'>567</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="568" id="568">
<td><a id="l568" class='ln'>568</a></td><td><span class="ct">  *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source</span></td></tr>
<tr name="569" id="569">
<td><a id="l569" class='ln'>569</a></td><td><span class="ct">  *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source</span></td></tr>
<tr name="570" id="570">
<td><a id="l570" class='ln'>570</a></td><td><span class="ct">  *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source</span></td></tr>
<tr name="571" id="571">
<td><a id="l571" class='ln'>571</a></td><td><span class="ct">  *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source</span></td></tr>
<tr name="572" id="572">
<td><a id="l572" class='ln'>572</a></td><td><span class="ct">  * @param  RCC_MCO2Div: specifies the MCO2 prescaler.</span></td></tr>
<tr name="573" id="573">
<td><a id="l573" class='ln'>573</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="574" id="574">
<td><a id="l574" class='ln'>574</a></td><td><span class="ct">  *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock</span></td></tr>
<tr name="575" id="575">
<td><a id="l575" class='ln'>575</a></td><td><span class="ct">  *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock</span></td></tr>
<tr name="576" id="576">
<td><a id="l576" class='ln'>576</a></td><td><span class="ct">  *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock</span></td></tr>
<tr name="577" id="577">
<td><a id="l577" class='ln'>577</a></td><td><span class="ct">  *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock</span></td></tr>
<tr name="578" id="578">
<td><a id="l578" class='ln'>578</a></td><td><span class="ct">  *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock</span></td></tr>
<tr name="579" id="579">
<td><a id="l579" class='ln'>579</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="580" id="580">
<td><a id="l580" class='ln'>580</a></td><td><span class="ct">  */</span></td></tr>
<tr name="581" id="581">
<td><a id="l581" class='ln'>581</a></td><td><span class="kw">void</span> <a id="581c6" class="tk">RCC_MCO2Config</a>(<a id="581c21" class="tk">uint32_t</a> <a id="581c30" class="tk">RCC_MCO2Source</a>, <a id="581c46" class="tk">uint32_t</a> <a id="581c55" class="tk">RCC_MCO2Div</a>)</td></tr>
<tr name="582" id="582">
<td><a id="l582" class='ln'>582</a></td><td><span class="br">{</span></td></tr>
<tr name="583" id="583">
<td><a id="l583" class='ln'>583</a></td><td>  <a id="583c3" class="tk">uint32_t</a> <a id="583c12" class="tk">tmpreg</a> = 0;</td></tr>
<tr name="584" id="584">
<td><a id="l584" class='ln'>584</a></td><td>  </td></tr>
<tr name="585" id="585">
<td><a id="l585" class='ln'>585</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="586" id="586">
<td><a id="l586" class='ln'>586</a></td><td>  <a id="586c3" class="tk">assert_param</a>(<a id="586c16" class="tk">IS_RCC_MCO2SOURCE</a>(<a id="586c34" class="tk">RCC_MCO2Source</a>));</td></tr>
<tr name="587" id="587">
<td><a id="l587" class='ln'>587</a></td><td>  <a id="587c3" class="tk">assert_param</a>(<a id="587c16" class="tk">IS_RCC_MCO2DIV</a>(<a id="587c31" class="tk">RCC_MCO2Div</a>));</td></tr>
<tr name="588" id="588">
<td><a id="l588" class='ln'>588</a></td><td>  </td></tr>
<tr name="589" id="589">
<td><a id="l589" class='ln'>589</a></td><td>  <a id="589c3" class="tk">tmpreg</a> = <a id="589c12" class="tk">RCC</a>-&gt;<a id="589c17" class="tk">CFGR</a>;</td></tr>
<tr name="590" id="590">
<td><a id="l590" class='ln'>590</a></td><td>  </td></tr>
<tr name="591" id="591">
<td><a id="l591" class='ln'>591</a></td><td>  <span class="ct">/* Clear MCO2 and MCO2PRE[2:0] bits */</span></td></tr>
<tr name="592" id="592">
<td><a id="l592" class='ln'>592</a></td><td>  <a id="592c3" class="tk">tmpreg</a> <a id="592c10" class="tk">&amp;=</a> <a id="592c13" class="tk">CFGR_MCO2_RESET_MASK</a>;</td></tr>
<tr name="593" id="593">
<td><a id="l593" class='ln'>593</a></td><td></td></tr>
<tr name="594" id="594">
<td><a id="l594" class='ln'>594</a></td><td>  <span class="ct">/* Select MCO2 clock source and prescaler */</span></td></tr>
<tr name="595" id="595">
<td><a id="l595" class='ln'>595</a></td><td>  <a id="595c3" class="tk">tmpreg</a> <a id="595c10" class="tk">|=</a> <a id="595c13" class="tk">RCC_MCO2Source</a> <a id="595c28" class="tk">|</a> <a id="595c30" class="tk">RCC_MCO2Div</a>;</td></tr>
<tr name="596" id="596">
<td><a id="l596" class='ln'>596</a></td><td></td></tr>
<tr name="597" id="597">
<td><a id="l597" class='ln'>597</a></td><td>  <span class="ct">/* Store the new value */</span></td></tr>
<tr name="598" id="598">
<td><a id="l598" class='ln'>598</a></td><td>  <a id="598c3" class="tk">RCC</a>-&gt;<a id="598c8" class="tk">CFGR</a> = <a id="598c15" class="tk">tmpreg</a>;  </td></tr>
<tr name="599" id="599">
<td><a id="l599" class='ln'>599</a></td><td><span class="br">}</span></td></tr>
<tr name="600" id="600">
<td><a id="l600" class='ln'>600</a></td><td></td></tr>
<tr name="601" id="601">
<td><a id="l601" class='ln'>601</a></td><td><span class="ct">/**</span></td></tr>
<tr name="602" id="602">
<td><a id="l602" class='ln'>602</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="603" id="603">
<td><a id="l603" class='ln'>603</a></td><td><span class="ct">  */</span></td></tr>
<tr name="604" id="604">
<td><a id="l604" class='ln'>604</a></td><td></td></tr>
<tr name="605" id="605">
<td><a id="l605" class='ln'>605</a></td><td><span class="ct">/** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions</span></td></tr>
<tr name="606" id="606">
<td><a id="l606" class='ln'>606</a></td><td><span class="ct"> *  @brief   System, AHB and APB busses clocks configuration functions</span></td></tr>
<tr name="607" id="607">
<td><a id="l607" class='ln'>607</a></td><td><span class="ct"> *</span></td></tr>
<tr name="608" id="608">
<td><a id="l608" class='ln'>608</a></td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="609" id="609">
<td><a id="l609" class='ln'>609</a></td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="610" id="610">
<td><a id="l610" class='ln'>610</a></td><td><span class="ct">             System, AHB and APB busses clocks configuration functions</span></td></tr>
<tr name="611" id="611">
<td><a id="l611" class='ln'>611</a></td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="612" id="612">
<td><a id="l612" class='ln'>612</a></td><td><span class="ct"></span></td></tr>
<tr name="613" id="613">
<td><a id="l613" class='ln'>613</a></td><td><span class="ct">  This section provide functions allowing to configure the System, AHB, APB1 and </span></td></tr>
<tr name="614" id="614">
<td><a id="l614" class='ln'>614</a></td><td><span class="ct">  APB2 busses clocks.</span></td></tr>
<tr name="615" id="615">
<td><a id="l615" class='ln'>615</a></td><td><span class="ct">  </span></td></tr>
<tr name="616" id="616">
<td><a id="l616" class='ln'>616</a></td><td><span class="ct">  1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,</span></td></tr>
<tr name="617" id="617">
<td><a id="l617" class='ln'>617</a></td><td><span class="ct">     HSE and PLL.</span></td></tr>
<tr name="618" id="618">
<td><a id="l618" class='ln'>618</a></td><td><span class="ct">     The AHB clock (HCLK) is derived from System clock through configurable prescaler</span></td></tr>
<tr name="619" id="619">
<td><a id="l619" class='ln'>619</a></td><td><span class="ct">     and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).</span></td></tr>
<tr name="620" id="620">
<td><a id="l620" class='ln'>620</a></td><td><span class="ct">     APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through </span></td></tr>
<tr name="621" id="621">
<td><a id="l621" class='ln'>621</a></td><td><span class="ct">     configurable prescalers and used to clock the peripherals mapped on these busses.</span></td></tr>
<tr name="622" id="622">
<td><a id="l622" class='ln'>622</a></td><td><span class="ct">     You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  </span></td></tr>
<tr name="623" id="623">
<td><a id="l623" class='ln'>623</a></td><td><span class="ct"></span></td></tr>
<tr name="624" id="624">
<td><a id="l624" class='ln'>624</a></td><td><span class="ct">@note All the peripheral clocks are derived from the System clock (SYSCLK) except:</span></td></tr>
<tr name="625" id="625">
<td><a id="l625" class='ln'>625</a></td><td><span class="ct">       - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or</span></td></tr>
<tr name="626" id="626">
<td><a id="l626" class='ln'>626</a></td><td><span class="ct">          from an external clock mapped on the I2S_CKIN pin. </span></td></tr>
<tr name="627" id="627">
<td><a id="l627" class='ln'>627</a></td><td><span class="ct">          You have to use RCC_I2SCLKConfig() function to configure this clock. </span></td></tr>
<tr name="628" id="628">
<td><a id="l628" class='ln'>628</a></td><td><span class="ct">       - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock</span></td></tr>
<tr name="629" id="629">
<td><a id="l629" class='ln'>629</a></td><td><span class="ct">          divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()</span></td></tr>
<tr name="630" id="630">
<td><a id="l630" class='ln'>630</a></td><td><span class="ct">          functions to configure this clock. </span></td></tr>
<tr name="631" id="631">
<td><a id="l631" class='ln'>631</a></td><td><span class="ct">       - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz</span></td></tr>
<tr name="632" id="632">
<td><a id="l632" class='ln'>632</a></td><td><span class="ct">          to work correctly, while the SDIO require a frequency equal or lower than</span></td></tr>
<tr name="633" id="633">
<td><a id="l633" class='ln'>633</a></td><td><span class="ct">          to 48. This clock is derived of the main PLL through PLLQ divider.</span></td></tr>
<tr name="634" id="634">
<td><a id="l634" class='ln'>634</a></td><td><span class="ct">       - IWDG clock which is always the LSI clock.</span></td></tr>
<tr name="635" id="635">
<td><a id="l635" class='ln'>635</a></td><td><span class="ct">       </span></td></tr>
<tr name="636" id="636">
<td><a id="l636" class='ln'>636</a></td><td><span class="ct">  2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.</span></td></tr>
<tr name="637" id="637">
<td><a id="l637" class='ln'>637</a></td><td><span class="ct">     Depending on the device voltage range, the maximum frequency should be </span></td></tr>
<tr name="638" id="638">
<td><a id="l638" class='ln'>638</a></td><td><span class="ct">     adapted accordingly:</span></td></tr>
<tr name="639" id="639">
<td><a id="l639" class='ln'>639</a></td><td><span class="ct"> +-------------------------------------------------------------------------------------+     </span></td></tr>
<tr name="640" id="640">
<td><a id="l640" class='ln'>640</a></td><td><span class="ct"> | Latency       |                HCLK clock frequency (MHz)                           |</span></td></tr>
<tr name="641" id="641">
<td><a id="l641" class='ln'>641</a></td><td><span class="ct"> |               |---------------------------------------------------------------------|     </span></td></tr>
<tr name="642" id="642">
<td><a id="l642" class='ln'>642</a></td><td><span class="ct"> |               | voltage range  | voltage range  | voltage range   | voltage range   |</span></td></tr>
<tr name="643" id="643">
<td><a id="l643" class='ln'>643</a></td><td><span class="ct"> |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |</span></td></tr>
<tr name="644" id="644">
<td><a id="l644" class='ln'>644</a></td><td><span class="ct"> |---------------|----------------|----------------|-----------------|-----------------|              </span></td></tr>
<tr name="645" id="645">
<td><a id="l645" class='ln'>645</a></td><td><span class="ct"> |0WS(1CPU cycle)|0 &lt; HCLK &lt;= 30  |0 &lt; HCLK &lt;= 24  |0 &lt; HCLK &lt;= 18   |0 &lt; HCLK &lt;= 16   |</span></td></tr>
<tr name="646" id="646">
<td><a id="l646" class='ln'>646</a></td><td><span class="ct"> |---------------|----------------|----------------|-----------------|-----------------|   </span></td></tr>
<tr name="647" id="647">
<td><a id="l647" class='ln'>647</a></td><td><span class="ct"> |1WS(2CPU cycle)|30 &lt; HCLK &lt;= 60 |24 &lt; HCLK &lt;= 48 |18 &lt; HCLK &lt;= 36  |16 &lt; HCLK &lt;= 32  | </span></td></tr>
<tr name="648" id="648">
<td><a id="l648" class='ln'>648</a></td><td><span class="ct"> |---------------|----------------|----------------|-----------------|-----------------|   </span></td></tr>
<tr name="649" id="649">
<td><a id="l649" class='ln'>649</a></td><td><span class="ct"> |2WS(3CPU cycle)|60 &lt; HCLK &lt;= 90 |48 &lt; HCLK &lt;= 72 |36 &lt; HCLK &lt;= 54  |32 &lt; HCLK &lt;= 48  |</span></td></tr>
<tr name="650" id="650">
<td><a id="l650" class='ln'>650</a></td><td><span class="ct"> |---------------|----------------|----------------|-----------------|-----------------| </span></td></tr>
<tr name="651" id="651">
<td><a id="l651" class='ln'>651</a></td><td><span class="ct"> |3WS(4CPU cycle)|90 &lt; HCLK &lt;= 120|72 &lt; HCLK &lt;= 96 |54 &lt; HCLK &lt;= 72  |48 &lt; HCLK &lt;= 64  |</span></td></tr>
<tr name="652" id="652">
<td><a id="l652" class='ln'>652</a></td><td><span class="ct"> |---------------|----------------|----------------|-----------------|-----------------| </span></td></tr>
<tr name="653" id="653">
<td><a id="l653" class='ln'>653</a></td><td><span class="ct"> |4WS(5CPU cycle)|120&lt; HCLK &lt;= 150|96 &lt; HCLK &lt;= 120|72 &lt; HCLK &lt;= 90  |64 &lt; HCLK &lt;= 80  |</span></td></tr>
<tr name="654" id="654">
<td><a id="l654" class='ln'>654</a></td><td><span class="ct"> |---------------|----------------|----------------|-----------------|-----------------| </span></td></tr>
<tr name="655" id="655">
<td><a id="l655" class='ln'>655</a></td><td><span class="ct"> |5WS(6CPU cycle)|120&lt; HCLK &lt;= 168|120&lt; HCLK &lt;= 144|90 &lt; HCLK &lt;= 108 |80 &lt; HCLK &lt;= 96  | </span></td></tr>
<tr name="656" id="656">
<td><a id="l656" class='ln'>656</a></td><td><span class="ct"> |---------------|----------------|----------------|-----------------|-----------------| </span></td></tr>
<tr name="657" id="657">
<td><a id="l657" class='ln'>657</a></td><td><span class="ct"> |6WS(7CPU cycle)|      NA        |144&lt; HCLK &lt;= 168|108 &lt; HCLK &lt;= 120|96 &lt; HCLK &lt;= 112 | </span></td></tr>
<tr name="658" id="658">
<td><a id="l658" class='ln'>658</a></td><td><span class="ct"> |---------------|----------------|----------------|-----------------|-----------------| </span></td></tr>
<tr name="659" id="659">
<td><a id="l659" class='ln'>659</a></td><td><span class="ct"> |7WS(8CPU cycle)|      NA        |      NA        |120 &lt; HCLK &lt;= 138|112 &lt; HCLK &lt;= 120| </span></td></tr>
<tr name="660" id="660">
<td><a id="l660" class='ln'>660</a></td><td><span class="ct"> +-------------------------------------------------------------------------------------+    </span></td></tr>
<tr name="661" id="661">
<td><a id="l661" class='ln'>661</a></td><td><span class="ct">   @note When VOS bit (in PWR_CR register) is reset to '0’, the maximum value of HCLK is 144 MHz.</span></td></tr>
<tr name="662" id="662">
<td><a id="l662" class='ln'>662</a></td><td><span class="ct">         You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.</span></td></tr>
<tr name="663" id="663">
<td><a id="l663" class='ln'>663</a></td><td><span class="ct"></span></td></tr>
<tr name="664" id="664">
<td><a id="l664" class='ln'>664</a></td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="665" id="665">
<td><a id="l665" class='ln'>665</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="666" id="666">
<td><a id="l666" class='ln'>666</a></td><td><span class="ct">  */</span></td></tr>
<tr name="667" id="667">
<td><a id="l667" class='ln'>667</a></td><td></td></tr>
<tr name="668" id="668">
<td><a id="l668" class='ln'>668</a></td><td><span class="ct">/**</span></td></tr>
<tr name="669" id="669">
<td><a id="l669" class='ln'>669</a></td><td><span class="ct">  * @brief  Configures the system clock (SYSCLK).</span></td></tr>
<tr name="670" id="670">
<td><a id="l670" class='ln'>670</a></td><td><span class="ct">  * @note   The HSI is used (enabled by hardware) as system clock source after</span></td></tr>
<tr name="671" id="671">
<td><a id="l671" class='ln'>671</a></td><td><span class="ct">  *         startup from Reset, wake-up from STOP and STANDBY mode, or in case</span></td></tr>
<tr name="672" id="672">
<td><a id="l672" class='ln'>672</a></td><td><span class="ct">  *         of failure of the HSE used directly or indirectly as system clock</span></td></tr>
<tr name="673" id="673">
<td><a id="l673" class='ln'>673</a></td><td><span class="ct">  *         (if the Clock Security System CSS is enabled).</span></td></tr>
<tr name="674" id="674">
<td><a id="l674" class='ln'>674</a></td><td><span class="ct">  * @note   A switch from one clock source to another occurs only if the target</span></td></tr>
<tr name="675" id="675">
<td><a id="l675" class='ln'>675</a></td><td><span class="ct">  *         clock source is ready (clock stable after startup delay or PLL locked). </span></td></tr>
<tr name="676" id="676">
<td><a id="l676" class='ln'>676</a></td><td><span class="ct">  *         If a clock source which is not yet ready is selected, the switch will</span></td></tr>
<tr name="677" id="677">
<td><a id="l677" class='ln'>677</a></td><td><span class="ct">  *         occur when the clock source will be ready. </span></td></tr>
<tr name="678" id="678">
<td><a id="l678" class='ln'>678</a></td><td><span class="ct">  *         You can use RCC_GetSYSCLKSource() function to know which clock is</span></td></tr>
<tr name="679" id="679">
<td><a id="l679" class='ln'>679</a></td><td><span class="ct">  *         currently used as system clock source. </span></td></tr>
<tr name="680" id="680">
<td><a id="l680" class='ln'>680</a></td><td><span class="ct">  * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.</span></td></tr>
<tr name="681" id="681">
<td><a id="l681" class='ln'>681</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="682" id="682">
<td><a id="l682" class='ln'>682</a></td><td><span class="ct">  *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source</span></td></tr>
<tr name="683" id="683">
<td><a id="l683" class='ln'>683</a></td><td><span class="ct">  *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source</span></td></tr>
<tr name="684" id="684">
<td><a id="l684" class='ln'>684</a></td><td><span class="ct">  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source</span></td></tr>
<tr name="685" id="685">
<td><a id="l685" class='ln'>685</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="686" id="686">
<td><a id="l686" class='ln'>686</a></td><td><span class="ct">  */</span></td></tr>
<tr name="687" id="687">
<td><a id="l687" class='ln'>687</a></td><td><span class="kw">void</span> <a id="687c6" class="tk">RCC_SYSCLKConfig</a>(<a id="687c23" class="tk">uint32_t</a> <a id="687c32" class="tk">RCC_SYSCLKSource</a>)</td></tr>
<tr name="688" id="688">
<td><a id="l688" class='ln'>688</a></td><td><span class="br">{</span></td></tr>
<tr name="689" id="689">
<td><a id="l689" class='ln'>689</a></td><td>  <a id="689c3" class="tk">uint32_t</a> <a id="689c12" class="tk">tmpreg</a> = 0;</td></tr>
<tr name="690" id="690">
<td><a id="l690" class='ln'>690</a></td><td></td></tr>
<tr name="691" id="691">
<td><a id="l691" class='ln'>691</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="692" id="692">
<td><a id="l692" class='ln'>692</a></td><td>  <a id="692c3" class="tk">assert_param</a>(<a id="692c16" class="tk">IS_RCC_SYSCLK_SOURCE</a>(<a id="692c37" class="tk">RCC_SYSCLKSource</a>));</td></tr>
<tr name="693" id="693">
<td><a id="l693" class='ln'>693</a></td><td></td></tr>
<tr name="694" id="694">
<td><a id="l694" class='ln'>694</a></td><td>  <a id="694c3" class="tk">tmpreg</a> = <a id="694c12" class="tk">RCC</a>-&gt;<a id="694c17" class="tk">CFGR</a>;</td></tr>
<tr name="695" id="695">
<td><a id="l695" class='ln'>695</a></td><td></td></tr>
<tr name="696" id="696">
<td><a id="l696" class='ln'>696</a></td><td>  <span class="ct">/* Clear SW[1:0] bits */</span></td></tr>
<tr name="697" id="697">
<td><a id="l697" class='ln'>697</a></td><td>  <a id="697c3" class="tk">tmpreg</a> <a id="697c10" class="tk">&amp;=</a> <a id="697c13" class="tk">~</a><a id="697c14" class="tk">RCC_CFGR_SW</a>;</td></tr>
<tr name="698" id="698">
<td><a id="l698" class='ln'>698</a></td><td></td></tr>
<tr name="699" id="699">
<td><a id="l699" class='ln'>699</a></td><td>  <span class="ct">/* Set SW[1:0] bits according to RCC_SYSCLKSource value */</span></td></tr>
<tr name="700" id="700">
<td><a id="l700" class='ln'>700</a></td><td>  <a id="700c3" class="tk">tmpreg</a> <a id="700c10" class="tk">|=</a> <a id="700c13" class="tk">RCC_SYSCLKSource</a>;</td></tr>
<tr name="701" id="701">
<td><a id="l701" class='ln'>701</a></td><td></td></tr>
<tr name="702" id="702">
<td><a id="l702" class='ln'>702</a></td><td>  <span class="ct">/* Store the new value */</span></td></tr>
<tr name="703" id="703">
<td><a id="l703" class='ln'>703</a></td><td>  <a id="703c3" class="tk">RCC</a>-&gt;<a id="703c8" class="tk">CFGR</a> = <a id="703c15" class="tk">tmpreg</a>;</td></tr>
<tr name="704" id="704">
<td><a id="l704" class='ln'>704</a></td><td><span class="br">}</span></td></tr>
<tr name="705" id="705">
<td><a id="l705" class='ln'>705</a></td><td></td></tr>
<tr name="706" id="706">
<td><a id="l706" class='ln'>706</a></td><td><span class="ct">/**</span></td></tr>
<tr name="707" id="707">
<td><a id="l707" class='ln'>707</a></td><td><span class="ct">  * @brief  Returns the clock source used as system clock.</span></td></tr>
<tr name="708" id="708">
<td><a id="l708" class='ln'>708</a></td><td><span class="ct">  * @param  None</span></td></tr>
<tr name="709" id="709">
<td><a id="l709" class='ln'>709</a></td><td><span class="ct">  * @retval The clock source used as system clock. The returned value can be one</span></td></tr>
<tr name="710" id="710">
<td><a id="l710" class='ln'>710</a></td><td><span class="ct">  *         of the following:</span></td></tr>
<tr name="711" id="711">
<td><a id="l711" class='ln'>711</a></td><td><span class="ct">  *              - 0x00: HSI used as system clock</span></td></tr>
<tr name="712" id="712">
<td><a id="l712" class='ln'>712</a></td><td><span class="ct">  *              - 0x04: HSE used as system clock</span></td></tr>
<tr name="713" id="713">
<td><a id="l713" class='ln'>713</a></td><td><span class="ct">  *              - 0x08: PLL used as system clock</span></td></tr>
<tr name="714" id="714">
<td><a id="l714" class='ln'>714</a></td><td><span class="ct">  */</span></td></tr>
<tr name="715" id="715">
<td><a id="l715" class='ln'>715</a></td><td><a id="715c1" class="tk">uint8_t</a> <a id="715c9" class="tk">RCC_GetSYSCLKSource</a>(<span class="kw">void</span>)</td></tr>
<tr name="716" id="716">
<td><a id="l716" class='ln'>716</a></td><td><span class="br">{</span></td></tr>
<tr name="717" id="717">
<td><a id="l717" class='ln'>717</a></td><td>  <span class="kw">return</span> ((<a id="717c12" class="tk">uint8_t</a>)(<a id="717c21" class="tk">RCC</a>-&gt;<a id="717c26" class="tk">CFGR</a> <a id="717c31" class="tk">&amp;</a> <a id="717c33" class="tk">RCC_CFGR_SWS</a>));</td></tr>
<tr name="718" id="718">
<td><a id="l718" class='ln'>718</a></td><td><span class="br">}</span></td></tr>
<tr name="719" id="719">
<td><a id="l719" class='ln'>719</a></td><td></td></tr>
<tr name="720" id="720">
<td><a id="l720" class='ln'>720</a></td><td><span class="ct">/**</span></td></tr>
<tr name="721" id="721">
<td><a id="l721" class='ln'>721</a></td><td><span class="ct">  * @brief  Configures the AHB clock (HCLK).</span></td></tr>
<tr name="722" id="722">
<td><a id="l722" class='ln'>722</a></td><td><span class="ct">  * @note   Depending on the device voltage range, the software has to set correctly</span></td></tr>
<tr name="723" id="723">
<td><a id="l723" class='ln'>723</a></td><td><span class="ct">  *         these bits to ensure that HCLK not exceed the maximum allowed frequency</span></td></tr>
<tr name="724" id="724">
<td><a id="l724" class='ln'>724</a></td><td><span class="ct">  *         (for more details refer to section above</span></td></tr>
<tr name="725" id="725">
<td><a id="l725" class='ln'>725</a></td><td><span class="ct">  *           "CPU, AHB and APB busses clocks configuration functions")</span></td></tr>
<tr name="726" id="726">
<td><a id="l726" class='ln'>726</a></td><td><span class="ct">  * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from </span></td></tr>
<tr name="727" id="727">
<td><a id="l727" class='ln'>727</a></td><td><span class="ct">  *         the system clock (SYSCLK).</span></td></tr>
<tr name="728" id="728">
<td><a id="l728" class='ln'>728</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="729" id="729">
<td><a id="l729" class='ln'>729</a></td><td><span class="ct">  *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK</span></td></tr>
<tr name="730" id="730">
<td><a id="l730" class='ln'>730</a></td><td><span class="ct">  *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2</span></td></tr>
<tr name="731" id="731">
<td><a id="l731" class='ln'>731</a></td><td><span class="ct">  *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4</span></td></tr>
<tr name="732" id="732">
<td><a id="l732" class='ln'>732</a></td><td><span class="ct">  *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8</span></td></tr>
<tr name="733" id="733">
<td><a id="l733" class='ln'>733</a></td><td><span class="ct">  *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16</span></td></tr>
<tr name="734" id="734">
<td><a id="l734" class='ln'>734</a></td><td><span class="ct">  *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64</span></td></tr>
<tr name="735" id="735">
<td><a id="l735" class='ln'>735</a></td><td><span class="ct">  *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128</span></td></tr>
<tr name="736" id="736">
<td><a id="l736" class='ln'>736</a></td><td><span class="ct">  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256</span></td></tr>
<tr name="737" id="737">
<td><a id="l737" class='ln'>737</a></td><td><span class="ct">  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512</span></td></tr>
<tr name="738" id="738">
<td><a id="l738" class='ln'>738</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="739" id="739">
<td><a id="l739" class='ln'>739</a></td><td><span class="ct">  */</span></td></tr>
<tr name="740" id="740">
<td><a id="l740" class='ln'>740</a></td><td><span class="kw">void</span> <a id="740c6" class="tk">RCC_HCLKConfig</a>(<a id="740c21" class="tk">uint32_t</a> <a id="740c30" class="tk">RCC_SYSCLK</a>)</td></tr>
<tr name="741" id="741">
<td><a id="l741" class='ln'>741</a></td><td><span class="br">{</span></td></tr>
<tr name="742" id="742">
<td><a id="l742" class='ln'>742</a></td><td>  <a id="742c3" class="tk">uint32_t</a> <a id="742c12" class="tk">tmpreg</a> = 0;</td></tr>
<tr name="743" id="743">
<td><a id="l743" class='ln'>743</a></td><td>  </td></tr>
<tr name="744" id="744">
<td><a id="l744" class='ln'>744</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="745" id="745">
<td><a id="l745" class='ln'>745</a></td><td>  <a id="745c3" class="tk">assert_param</a>(<a id="745c16" class="tk">IS_RCC_HCLK</a>(<a id="745c28" class="tk">RCC_SYSCLK</a>));</td></tr>
<tr name="746" id="746">
<td><a id="l746" class='ln'>746</a></td><td></td></tr>
<tr name="747" id="747">
<td><a id="l747" class='ln'>747</a></td><td>  <a id="747c3" class="tk">tmpreg</a> = <a id="747c12" class="tk">RCC</a>-&gt;<a id="747c17" class="tk">CFGR</a>;</td></tr>
<tr name="748" id="748">
<td><a id="l748" class='ln'>748</a></td><td></td></tr>
<tr name="749" id="749">
<td><a id="l749" class='ln'>749</a></td><td>  <span class="ct">/* Clear HPRE[3:0] bits */</span></td></tr>
<tr name="750" id="750">
<td><a id="l750" class='ln'>750</a></td><td>  <a id="750c3" class="tk">tmpreg</a> <a id="750c10" class="tk">&amp;=</a> <a id="750c13" class="tk">~</a><a id="750c14" class="tk">RCC_CFGR_HPRE</a>;</td></tr>
<tr name="751" id="751">
<td><a id="l751" class='ln'>751</a></td><td></td></tr>
<tr name="752" id="752">
<td><a id="l752" class='ln'>752</a></td><td>  <span class="ct">/* Set HPRE[3:0] bits according to RCC_SYSCLK value */</span></td></tr>
<tr name="753" id="753">
<td><a id="l753" class='ln'>753</a></td><td>  <a id="753c3" class="tk">tmpreg</a> <a id="753c10" class="tk">|=</a> <a id="753c13" class="tk">RCC_SYSCLK</a>;</td></tr>
<tr name="754" id="754">
<td><a id="l754" class='ln'>754</a></td><td></td></tr>
<tr name="755" id="755">
<td><a id="l755" class='ln'>755</a></td><td>  <span class="ct">/* Store the new value */</span></td></tr>
<tr name="756" id="756">
<td><a id="l756" class='ln'>756</a></td><td>  <a id="756c3" class="tk">RCC</a>-&gt;<a id="756c8" class="tk">CFGR</a> = <a id="756c15" class="tk">tmpreg</a>;</td></tr>
<tr name="757" id="757">
<td><a id="l757" class='ln'>757</a></td><td><span class="br">}</span></td></tr>
<tr name="758" id="758">
<td><a id="l758" class='ln'>758</a></td><td></td></tr>
<tr name="759" id="759">
<td><a id="l759" class='ln'>759</a></td><td></td></tr>
<tr name="760" id="760">
<td><a id="l760" class='ln'>760</a></td><td><span class="ct">/**</span></td></tr>
<tr name="761" id="761">
<td><a id="l761" class='ln'>761</a></td><td><span class="ct">  * @brief  Configures the Low Speed APB clock (PCLK1).</span></td></tr>
<tr name="762" id="762">
<td><a id="l762" class='ln'>762</a></td><td><span class="ct">  * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from </span></td></tr>
<tr name="763" id="763">
<td><a id="l763" class='ln'>763</a></td><td><span class="ct">  *         the AHB clock (HCLK).</span></td></tr>
<tr name="764" id="764">
<td><a id="l764" class='ln'>764</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="765" id="765">
<td><a id="l765" class='ln'>765</a></td><td><span class="ct">  *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK</span></td></tr>
<tr name="766" id="766">
<td><a id="l766" class='ln'>766</a></td><td><span class="ct">  *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2</span></td></tr>
<tr name="767" id="767">
<td><a id="l767" class='ln'>767</a></td><td><span class="ct">  *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4</span></td></tr>
<tr name="768" id="768">
<td><a id="l768" class='ln'>768</a></td><td><span class="ct">  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8</span></td></tr>
<tr name="769" id="769">
<td><a id="l769" class='ln'>769</a></td><td><span class="ct">  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16</span></td></tr>
<tr name="770" id="770">
<td><a id="l770" class='ln'>770</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="771" id="771">
<td><a id="l771" class='ln'>771</a></td><td><span class="ct">  */</span></td></tr>
<tr name="772" id="772">
<td><a id="l772" class='ln'>772</a></td><td><span class="kw">void</span> <a id="772c6" class="tk">RCC_PCLK1Config</a>(<a id="772c22" class="tk">uint32_t</a> <a id="772c31" class="tk">RCC_HCLK</a>)</td></tr>
<tr name="773" id="773">
<td><a id="l773" class='ln'>773</a></td><td><span class="br">{</span></td></tr>
<tr name="774" id="774">
<td><a id="l774" class='ln'>774</a></td><td>  <a id="774c3" class="tk">uint32_t</a> <a id="774c12" class="tk">tmpreg</a> = 0;</td></tr>
<tr name="775" id="775">
<td><a id="l775" class='ln'>775</a></td><td></td></tr>
<tr name="776" id="776">
<td><a id="l776" class='ln'>776</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="777" id="777">
<td><a id="l777" class='ln'>777</a></td><td>  <a id="777c3" class="tk">assert_param</a>(<a id="777c16" class="tk">IS_RCC_PCLK</a>(<a id="777c28" class="tk">RCC_HCLK</a>));</td></tr>
<tr name="778" id="778">
<td><a id="l778" class='ln'>778</a></td><td></td></tr>
<tr name="779" id="779">
<td><a id="l779" class='ln'>779</a></td><td>  <a id="779c3" class="tk">tmpreg</a> = <a id="779c12" class="tk">RCC</a>-&gt;<a id="779c17" class="tk">CFGR</a>;</td></tr>
<tr name="780" id="780">
<td><a id="l780" class='ln'>780</a></td><td></td></tr>
<tr name="781" id="781">
<td><a id="l781" class='ln'>781</a></td><td>  <span class="ct">/* Clear PPRE1[2:0] bits */</span></td></tr>
<tr name="782" id="782">
<td><a id="l782" class='ln'>782</a></td><td>  <a id="782c3" class="tk">tmpreg</a> <a id="782c10" class="tk">&amp;=</a> <a id="782c13" class="tk">~</a><a id="782c14" class="tk">RCC_CFGR_PPRE1</a>;</td></tr>
<tr name="783" id="783">
<td><a id="l783" class='ln'>783</a></td><td></td></tr>
<tr name="784" id="784">
<td><a id="l784" class='ln'>784</a></td><td>  <span class="ct">/* Set PPRE1[2:0] bits according to RCC_HCLK value */</span></td></tr>
<tr name="785" id="785">
<td><a id="l785" class='ln'>785</a></td><td>  <a id="785c3" class="tk">tmpreg</a> <a id="785c10" class="tk">|=</a> <a id="785c13" class="tk">RCC_HCLK</a>;</td></tr>
<tr name="786" id="786">
<td><a id="l786" class='ln'>786</a></td><td></td></tr>
<tr name="787" id="787">
<td><a id="l787" class='ln'>787</a></td><td>  <span class="ct">/* Store the new value */</span></td></tr>
<tr name="788" id="788">
<td><a id="l788" class='ln'>788</a></td><td>  <a id="788c3" class="tk">RCC</a>-&gt;<a id="788c8" class="tk">CFGR</a> = <a id="788c15" class="tk">tmpreg</a>;</td></tr>
<tr name="789" id="789">
<td><a id="l789" class='ln'>789</a></td><td><span class="br">}</span></td></tr>
<tr name="790" id="790">
<td><a id="l790" class='ln'>790</a></td><td></td></tr>
<tr name="791" id="791">
<td><a id="l791" class='ln'>791</a></td><td><span class="ct">/**</span></td></tr>
<tr name="792" id="792">
<td><a id="l792" class='ln'>792</a></td><td><span class="ct">  * @brief  Configures the High Speed APB clock (PCLK2).</span></td></tr>
<tr name="793" id="793">
<td><a id="l793" class='ln'>793</a></td><td><span class="ct">  * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from </span></td></tr>
<tr name="794" id="794">
<td><a id="l794" class='ln'>794</a></td><td><span class="ct">  *         the AHB clock (HCLK).</span></td></tr>
<tr name="795" id="795">
<td><a id="l795" class='ln'>795</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="796" id="796">
<td><a id="l796" class='ln'>796</a></td><td><span class="ct">  *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK</span></td></tr>
<tr name="797" id="797">
<td><a id="l797" class='ln'>797</a></td><td><span class="ct">  *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2</span></td></tr>
<tr name="798" id="798">
<td><a id="l798" class='ln'>798</a></td><td><span class="ct">  *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4</span></td></tr>
<tr name="799" id="799">
<td><a id="l799" class='ln'>799</a></td><td><span class="ct">  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8</span></td></tr>
<tr name="800" id="800">
<td><a id="l800" class='ln'>800</a></td><td><span class="ct">  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16</span></td></tr>
<tr name="801" id="801">
<td><a id="l801" class='ln'>801</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="802" id="802">
<td><a id="l802" class='ln'>802</a></td><td><span class="ct">  */</span></td></tr>
<tr name="803" id="803">
<td><a id="l803" class='ln'>803</a></td><td><span class="kw">void</span> <a id="803c6" class="tk">RCC_PCLK2Config</a>(<a id="803c22" class="tk">uint32_t</a> <a id="803c31" class="tk">RCC_HCLK</a>)</td></tr>
<tr name="804" id="804">
<td><a id="l804" class='ln'>804</a></td><td><span class="br">{</span></td></tr>
<tr name="805" id="805">
<td><a id="l805" class='ln'>805</a></td><td>  <a id="805c3" class="tk">uint32_t</a> <a id="805c12" class="tk">tmpreg</a> = 0;</td></tr>
<tr name="806" id="806">
<td><a id="l806" class='ln'>806</a></td><td></td></tr>
<tr name="807" id="807">
<td><a id="l807" class='ln'>807</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="808" id="808">
<td><a id="l808" class='ln'>808</a></td><td>  <a id="808c3" class="tk">assert_param</a>(<a id="808c16" class="tk">IS_RCC_PCLK</a>(<a id="808c28" class="tk">RCC_HCLK</a>));</td></tr>
<tr name="809" id="809">
<td><a id="l809" class='ln'>809</a></td><td></td></tr>
<tr name="810" id="810">
<td><a id="l810" class='ln'>810</a></td><td>  <a id="810c3" class="tk">tmpreg</a> = <a id="810c12" class="tk">RCC</a>-&gt;<a id="810c17" class="tk">CFGR</a>;</td></tr>
<tr name="811" id="811">
<td><a id="l811" class='ln'>811</a></td><td></td></tr>
<tr name="812" id="812">
<td><a id="l812" class='ln'>812</a></td><td>  <span class="ct">/* Clear PPRE2[2:0] bits */</span></td></tr>
<tr name="813" id="813">
<td><a id="l813" class='ln'>813</a></td><td>  <a id="813c3" class="tk">tmpreg</a> <a id="813c10" class="tk">&amp;=</a> <a id="813c13" class="tk">~</a><a id="813c14" class="tk">RCC_CFGR_PPRE2</a>;</td></tr>
<tr name="814" id="814">
<td><a id="l814" class='ln'>814</a></td><td></td></tr>
<tr name="815" id="815">
<td><a id="l815" class='ln'>815</a></td><td>  <span class="ct">/* Set PPRE2[2:0] bits according to RCC_HCLK value */</span></td></tr>
<tr name="816" id="816">
<td><a id="l816" class='ln'>816</a></td><td>  <a id="816c3" class="tk">tmpreg</a> <a id="816c10" class="tk">|=</a> <a id="816c13" class="tk">RCC_HCLK</a> <a id="816c22" class="tk">&lt;&lt;</a> 3;</td></tr>
<tr name="817" id="817">
<td><a id="l817" class='ln'>817</a></td><td></td></tr>
<tr name="818" id="818">
<td><a id="l818" class='ln'>818</a></td><td>  <span class="ct">/* Store the new value */</span></td></tr>
<tr name="819" id="819">
<td><a id="l819" class='ln'>819</a></td><td>  <a id="819c3" class="tk">RCC</a>-&gt;<a id="819c8" class="tk">CFGR</a> = <a id="819c15" class="tk">tmpreg</a>;</td></tr>
<tr name="820" id="820">
<td><a id="l820" class='ln'>820</a></td><td><span class="br">}</span></td></tr>
<tr name="821" id="821">
<td><a id="l821" class='ln'>821</a></td><td></td></tr>
<tr name="822" id="822">
<td><a id="l822" class='ln'>822</a></td><td><span class="ct">/**</span></td></tr>
<tr name="823" id="823">
<td><a id="l823" class='ln'>823</a></td><td><span class="ct">  * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, </span></td></tr>
<tr name="824" id="824">
<td><a id="l824" class='ln'>824</a></td><td><span class="ct">  *         PCLK1 and PCLK2.       </span></td></tr>
<tr name="825" id="825">
<td><a id="l825" class='ln'>825</a></td><td><span class="ct">  * </span></td></tr>
<tr name="826" id="826">
<td><a id="l826" class='ln'>826</a></td><td><span class="ct">  * @note   The system frequency computed by this function is not the real </span></td></tr>
<tr name="827" id="827">
<td><a id="l827" class='ln'>827</a></td><td><span class="ct">  *         frequency in the chip. It is calculated based on the predefined </span></td></tr>
<tr name="828" id="828">
<td><a id="l828" class='ln'>828</a></td><td><span class="ct">  *         constant and the selected clock source:</span></td></tr>
<tr name="829" id="829">
<td><a id="l829" class='ln'>829</a></td><td><span class="ct">  * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)</span></td></tr>
<tr name="830" id="830">
<td><a id="l830" class='ln'>830</a></td><td><span class="ct">  * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)</span></td></tr>
<tr name="831" id="831">
<td><a id="l831" class='ln'>831</a></td><td><span class="ct">  * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) </span></td></tr>
<tr name="832" id="832">
<td><a id="l832" class='ln'>832</a></td><td><span class="ct">  *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         </span></td></tr>
<tr name="833" id="833">
<td><a id="l833" class='ln'>833</a></td><td><span class="ct">  * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value</span></td></tr>
<tr name="834" id="834">
<td><a id="l834" class='ln'>834</a></td><td><span class="ct">  *               16 MHz) but the real value may vary depending on the variations</span></td></tr>
<tr name="835" id="835">
<td><a id="l835" class='ln'>835</a></td><td><span class="ct">  *               in voltage and temperature.</span></td></tr>
<tr name="836" id="836">
<td><a id="l836" class='ln'>836</a></td><td><span class="ct">  * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value</span></td></tr>
<tr name="837" id="837">
<td><a id="l837" class='ln'>837</a></td><td><span class="ct">  *                25 MHz), user has to ensure that HSE_VALUE is same as the real</span></td></tr>
<tr name="838" id="838">
<td><a id="l838" class='ln'>838</a></td><td><span class="ct">  *                frequency of the crystal used. Otherwise, this function may</span></td></tr>
<tr name="839" id="839">
<td><a id="l839" class='ln'>839</a></td><td><span class="ct">  *                have wrong result.</span></td></tr>
<tr name="840" id="840">
<td><a id="l840" class='ln'>840</a></td><td><span class="ct">  *                </span></td></tr>
<tr name="841" id="841">
<td><a id="l841" class='ln'>841</a></td><td><span class="ct">  * @note   The result of this function could be not correct when using fractional</span></td></tr>
<tr name="842" id="842">
<td><a id="l842" class='ln'>842</a></td><td><span class="ct">  *         value for HSE crystal.</span></td></tr>
<tr name="843" id="843">
<td><a id="l843" class='ln'>843</a></td><td><span class="ct">  *   </span></td></tr>
<tr name="844" id="844">
<td><a id="l844" class='ln'>844</a></td><td><span class="ct">  * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold</span></td></tr>
<tr name="845" id="845">
<td><a id="l845" class='ln'>845</a></td><td><span class="ct">  *          the clocks frequencies.</span></td></tr>
<tr name="846" id="846">
<td><a id="l846" class='ln'>846</a></td><td><span class="ct">  *     </span></td></tr>
<tr name="847" id="847">
<td><a id="l847" class='ln'>847</a></td><td><span class="ct">  * @note   This function can be used by the user application to compute the </span></td></tr>
<tr name="848" id="848">
<td><a id="l848" class='ln'>848</a></td><td><span class="ct">  *         baudrate for the communication peripherals or configure other parameters.</span></td></tr>
<tr name="849" id="849">
<td><a id="l849" class='ln'>849</a></td><td><span class="ct">  * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function</span></td></tr>
<tr name="850" id="850">
<td><a id="l850" class='ln'>850</a></td><td><span class="ct">  *         must be called to update the structure's field. Otherwise, any</span></td></tr>
<tr name="851" id="851">
<td><a id="l851" class='ln'>851</a></td><td><span class="ct">  *         configuration based on this function will be incorrect.</span></td></tr>
<tr name="852" id="852">
<td><a id="l852" class='ln'>852</a></td><td><span class="ct">  *    </span></td></tr>
<tr name="853" id="853">
<td><a id="l853" class='ln'>853</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="854" id="854">
<td><a id="l854" class='ln'>854</a></td><td><span class="ct">  */</span></td></tr>
<tr name="855" id="855">
<td><a id="l855" class='ln'>855</a></td><td><span class="kw">void</span> <a id="855c6" class="tk">RCC_GetClocksFreq</a>(<a id="855c24" class="tk">RCC_ClocksTypeDef</a><a id="855c41" class="tk">*</a> <a id="855c43" class="tk">RCC_Clocks</a>)</td></tr>
<tr name="856" id="856">
<td><a id="l856" class='ln'>856</a></td><td><span class="br">{</span></td></tr>
<tr name="857" id="857">
<td><a id="l857" class='ln'>857</a></td><td>  <a id="857c3" class="tk">uint32_t</a> <a id="857c12" class="tk">tmp</a> = 0, <a id="857c21" class="tk">presc</a> = 0, <a id="857c32" class="tk">pllvco</a> = 0, <a id="857c44" class="tk">pllp</a> = 2, <a id="857c54" class="tk">pllsource</a> = 0, <a id="857c69" class="tk">pllm</a> = 2;</td></tr>
<tr name="858" id="858">
<td><a id="l858" class='ln'>858</a></td><td></td></tr>
<tr name="859" id="859">
<td><a id="l859" class='ln'>859</a></td><td>  <span class="ct">/* Get SYSCLK source -------------------------------------------------------*/</span></td></tr>
<tr name="860" id="860">
<td><a id="l860" class='ln'>860</a></td><td>  <a id="860c3" class="tk">tmp</a> = <a id="860c9" class="tk">RCC</a>-&gt;<a id="860c14" class="tk">CFGR</a> <a id="860c19" class="tk">&amp;</a> <a id="860c21" class="tk">RCC_CFGR_SWS</a>;</td></tr>
<tr name="861" id="861">
<td><a id="l861" class='ln'>861</a></td><td></td></tr>
<tr name="862" id="862">
<td><a id="l862" class='ln'>862</a></td><td>  <span class="kw">switch</span> (<a id="862c11" class="tk">tmp</a>)</td></tr>
<tr name="863" id="863">
<td><a id="l863" class='ln'>863</a></td><td>  <span class="br">{</span></td></tr>
<tr name="864" id="864">
<td><a id="l864" class='ln'>864</a></td><td>    <span class="kw">case</span> 0x00<a id="864c14" class="tk">:</a>  <span class="ct">/* HSI used as system clock source */</span></td></tr>
<tr name="865" id="865">
<td><a id="l865" class='ln'>865</a></td><td>      <a id="865c7" class="tk">RCC_Clocks</a>-&gt;<a id="865c19" class="tk">SYSCLK_Frequency</a> = <a id="865c38" class="tk">HSI_VALUE</a>;</td></tr>
<tr name="866" id="866">
<td><a id="l866" class='ln'>866</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="867" id="867">
<td><a id="l867" class='ln'>867</a></td><td>    <span class="kw">case</span> 0x04<a id="867c14" class="tk">:</a>  <span class="ct">/* HSE used as system clock  source */</span></td></tr>
<tr name="868" id="868">
<td><a id="l868" class='ln'>868</a></td><td>      <a id="868c7" class="tk">RCC_Clocks</a>-&gt;<a id="868c19" class="tk">SYSCLK_Frequency</a> = <a id="868c38" class="tk">HSE_VALUE</a>;</td></tr>
<tr name="869" id="869">
<td><a id="l869" class='ln'>869</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="870" id="870">
<td><a id="l870" class='ln'>870</a></td><td>    <span class="kw">case</span> 0x08<a id="870c14" class="tk">:</a>  <span class="ct">/* PLL used as system clock  source */</span></td></tr>
<tr name="871" id="871">
<td><a id="l871" class='ln'>871</a></td><td></td></tr>
<tr name="872" id="872">
<td><a id="l872" class='ln'>872</a></td><td>      <span class="ct">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN</span></td></tr>
<tr name="873" id="873">
<td><a id="l873" class='ln'>873</a></td><td><span class="ct">         SYSCLK = PLL_VCO / PLLP</span></td></tr>
<tr name="874" id="874">
<td><a id="l874" class='ln'>874</a></td><td><span class="ct">         */</span>    </td></tr>
<tr name="875" id="875">
<td><a id="l875" class='ln'>875</a></td><td>      <a id="875c7" class="tk">pllsource</a> = (<a id="875c20" class="tk">RCC</a>-&gt;<a id="875c25" class="tk">PLLCFGR</a> <a id="875c33" class="tk">&amp;</a> <a id="875c35" class="tk">RCC_PLLCFGR_PLLSRC</a>) <a id="875c55" class="tk">&gt;&gt;</a> 22;</td></tr>
<tr name="876" id="876">
<td><a id="l876" class='ln'>876</a></td><td>      <a id="876c7" class="tk">pllm</a> = <a id="876c14" class="tk">RCC</a>-&gt;<a id="876c19" class="tk">PLLCFGR</a> <a id="876c27" class="tk">&amp;</a> <a id="876c29" class="tk">RCC_PLLCFGR_PLLM</a>;</td></tr>
<tr name="877" id="877">
<td><a id="l877" class='ln'>877</a></td><td>      </td></tr>
<tr name="878" id="878">
<td><a id="l878" class='ln'>878</a></td><td>      <span class="kw">if</span> (<a id="878c11" class="tk">pllsource</a> <a id="878c21" class="tk">!=</a> 0)</td></tr>
<tr name="879" id="879">
<td><a id="l879" class='ln'>879</a></td><td>      <span class="br">{</span></td></tr>
<tr name="880" id="880">
<td><a id="l880" class='ln'>880</a></td><td>        <span class="ct">/* HSE used as PLL clock source */</span></td></tr>
<tr name="881" id="881">
<td><a id="l881" class='ln'>881</a></td><td>        <a id="881c9" class="tk">pllvco</a> = (<a id="881c19" class="tk">HSE_VALUE</a> <a id="881c29" class="tk">/</a> <a id="881c31" class="tk">pllm</a>) <a id="881c37" class="tk">*</a> ((<a id="881c41" class="tk">RCC</a>-&gt;<a id="881c46" class="tk">PLLCFGR</a> <a id="881c54" class="tk">&amp;</a> <a id="881c56" class="tk">RCC_PLLCFGR_PLLN</a>) <a id="881c74" class="tk">&gt;&gt;</a> 6);</td></tr>
<tr name="882" id="882">
<td><a id="l882" class='ln'>882</a></td><td>      <span class="br">}</span></td></tr>
<tr name="883" id="883">
<td><a id="l883" class='ln'>883</a></td><td>      <span class="kw">else</span></td></tr>
<tr name="884" id="884">
<td><a id="l884" class='ln'>884</a></td><td>      <span class="br">{</span></td></tr>
<tr name="885" id="885">
<td><a id="l885" class='ln'>885</a></td><td>        <span class="ct">/* HSI used as PLL clock source */</span></td></tr>
<tr name="886" id="886">
<td><a id="l886" class='ln'>886</a></td><td>        <a id="886c9" class="tk">pllvco</a> = (<a id="886c19" class="tk">HSI_VALUE</a> <a id="886c29" class="tk">/</a> <a id="886c31" class="tk">pllm</a>) <a id="886c37" class="tk">*</a> ((<a id="886c41" class="tk">RCC</a>-&gt;<a id="886c46" class="tk">PLLCFGR</a> <a id="886c54" class="tk">&amp;</a> <a id="886c56" class="tk">RCC_PLLCFGR_PLLN</a>) <a id="886c74" class="tk">&gt;&gt;</a> 6);      </td></tr>
<tr name="887" id="887">
<td><a id="l887" class='ln'>887</a></td><td>      <span class="br">}</span></td></tr>
<tr name="888" id="888">
<td><a id="l888" class='ln'>888</a></td><td></td></tr>
<tr name="889" id="889">
<td><a id="l889" class='ln'>889</a></td><td>      <a id="889c7" class="tk">pllp</a> = (((<a id="889c17" class="tk">RCC</a>-&gt;<a id="889c22" class="tk">PLLCFGR</a> <a id="889c30" class="tk">&amp;</a> <a id="889c32" class="tk">RCC_PLLCFGR_PLLP</a>) <a id="889c50" class="tk">&gt;&gt;</a>16) <a id="889c56" class="tk">+</a> 1 ) <a id="889c62" class="tk">*</a>2;</td></tr>
<tr name="890" id="890">
<td><a id="l890" class='ln'>890</a></td><td>      <a id="890c7" class="tk">RCC_Clocks</a>-&gt;<a id="890c19" class="tk">SYSCLK_Frequency</a> = <a id="890c38" class="tk">pllvco</a><a id="890c44" class="tk">/</a><a id="890c45" class="tk">pllp</a>;</td></tr>
<tr name="891" id="891">
<td><a id="l891" class='ln'>891</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="892" id="892">
<td><a id="l892" class='ln'>892</a></td><td>    <span class="kw">default</span><a id="892c12" class="tk">:</a></td></tr>
<tr name="893" id="893">
<td><a id="l893" class='ln'>893</a></td><td>      <a id="893c7" class="tk">RCC_Clocks</a>-&gt;<a id="893c19" class="tk">SYSCLK_Frequency</a> = <a id="893c38" class="tk">HSI_VALUE</a>;</td></tr>
<tr name="894" id="894">
<td><a id="l894" class='ln'>894</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="895" id="895">
<td><a id="l895" class='ln'>895</a></td><td>  <span class="br">}</span></td></tr>
<tr name="896" id="896">
<td><a id="l896" class='ln'>896</a></td><td>  <span class="ct">/* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/</span></td></tr>
<tr name="897" id="897">
<td><a id="l897" class='ln'>897</a></td><td></td></tr>
<tr name="898" id="898">
<td><a id="l898" class='ln'>898</a></td><td>  <span class="ct">/* Get HCLK prescaler */</span></td></tr>
<tr name="899" id="899">
<td><a id="l899" class='ln'>899</a></td><td>  <a id="899c3" class="tk">tmp</a> = <a id="899c9" class="tk">RCC</a>-&gt;<a id="899c14" class="tk">CFGR</a> <a id="899c19" class="tk">&amp;</a> <a id="899c21" class="tk">RCC_CFGR_HPRE</a>;</td></tr>
<tr name="900" id="900">
<td><a id="l900" class='ln'>900</a></td><td>  <a id="900c3" class="tk">tmp</a> = <a id="900c9" class="tk">tmp</a> <a id="900c13" class="tk">&gt;&gt;</a> 4;</td></tr>
<tr name="901" id="901">
<td><a id="l901" class='ln'>901</a></td><td>  <a id="901c3" class="tk">presc</a> = <a id="901c11" class="tk">APBAHBPrescTable</a>[<a id="901c28" class="tk">tmp</a>];</td></tr>
<tr name="902" id="902">
<td><a id="l902" class='ln'>902</a></td><td>  <span class="ct">/* HCLK clock frequency */</span></td></tr>
<tr name="903" id="903">
<td><a id="l903" class='ln'>903</a></td><td>  <a id="903c3" class="tk">RCC_Clocks</a>-&gt;<a id="903c15" class="tk">HCLK_Frequency</a> = <a id="903c32" class="tk">RCC_Clocks</a>-&gt;<a id="903c44" class="tk">SYSCLK_Frequency</a> <a id="903c61" class="tk">&gt;&gt;</a> <a id="903c64" class="tk">presc</a>;</td></tr>
<tr name="904" id="904">
<td><a id="l904" class='ln'>904</a></td><td></td></tr>
<tr name="905" id="905">
<td><a id="l905" class='ln'>905</a></td><td>  <span class="ct">/* Get PCLK1 prescaler */</span></td></tr>
<tr name="906" id="906">
<td><a id="l906" class='ln'>906</a></td><td>  <a id="906c3" class="tk">tmp</a> = <a id="906c9" class="tk">RCC</a>-&gt;<a id="906c14" class="tk">CFGR</a> <a id="906c19" class="tk">&amp;</a> <a id="906c21" class="tk">RCC_CFGR_PPRE1</a>;</td></tr>
<tr name="907" id="907">
<td><a id="l907" class='ln'>907</a></td><td>  <a id="907c3" class="tk">tmp</a> = <a id="907c9" class="tk">tmp</a> <a id="907c13" class="tk">&gt;&gt;</a> 10;</td></tr>
<tr name="908" id="908">
<td><a id="l908" class='ln'>908</a></td><td>  <a id="908c3" class="tk">presc</a> = <a id="908c11" class="tk">APBAHBPrescTable</a>[<a id="908c28" class="tk">tmp</a>];</td></tr>
<tr name="909" id="909">
<td><a id="l909" class='ln'>909</a></td><td>  <span class="ct">/* PCLK1 clock frequency */</span></td></tr>
<tr name="910" id="910">
<td><a id="l910" class='ln'>910</a></td><td>  <a id="910c3" class="tk">RCC_Clocks</a>-&gt;<a id="910c15" class="tk">PCLK1_Frequency</a> = <a id="910c33" class="tk">RCC_Clocks</a>-&gt;<a id="910c45" class="tk">HCLK_Frequency</a> <a id="910c60" class="tk">&gt;&gt;</a> <a id="910c63" class="tk">presc</a>;</td></tr>
<tr name="911" id="911">
<td><a id="l911" class='ln'>911</a></td><td></td></tr>
<tr name="912" id="912">
<td><a id="l912" class='ln'>912</a></td><td>  <span class="ct">/* Get PCLK2 prescaler */</span></td></tr>
<tr name="913" id="913">
<td><a id="l913" class='ln'>913</a></td><td>  <a id="913c3" class="tk">tmp</a> = <a id="913c9" class="tk">RCC</a>-&gt;<a id="913c14" class="tk">CFGR</a> <a id="913c19" class="tk">&amp;</a> <a id="913c21" class="tk">RCC_CFGR_PPRE2</a>;</td></tr>
<tr name="914" id="914">
<td><a id="l914" class='ln'>914</a></td><td>  <a id="914c3" class="tk">tmp</a> = <a id="914c9" class="tk">tmp</a> <a id="914c13" class="tk">&gt;&gt;</a> 13;</td></tr>
<tr name="915" id="915">
<td><a id="l915" class='ln'>915</a></td><td>  <a id="915c3" class="tk">presc</a> = <a id="915c11" class="tk">APBAHBPrescTable</a>[<a id="915c28" class="tk">tmp</a>];</td></tr>
<tr name="916" id="916">
<td><a id="l916" class='ln'>916</a></td><td>  <span class="ct">/* PCLK2 clock frequency */</span></td></tr>
<tr name="917" id="917">
<td><a id="l917" class='ln'>917</a></td><td>  <a id="917c3" class="tk">RCC_Clocks</a>-&gt;<a id="917c15" class="tk">PCLK2_Frequency</a> = <a id="917c33" class="tk">RCC_Clocks</a>-&gt;<a id="917c45" class="tk">HCLK_Frequency</a> <a id="917c60" class="tk">&gt;&gt;</a> <a id="917c63" class="tk">presc</a>;</td></tr>
<tr name="918" id="918">
<td><a id="l918" class='ln'>918</a></td><td><span class="br">}</span></td></tr>
<tr name="919" id="919">
<td><a id="l919" class='ln'>919</a></td><td></td></tr>
<tr name="920" id="920">
<td><a id="l920" class='ln'>920</a></td><td><span class="ct">/**</span></td></tr>
<tr name="921" id="921">
<td><a id="l921" class='ln'>921</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="922" id="922">
<td><a id="l922" class='ln'>922</a></td><td><span class="ct">  */</span></td></tr>
<tr name="923" id="923">
<td><a id="l923" class='ln'>923</a></td><td></td></tr>
<tr name="924" id="924">
<td><a id="l924" class='ln'>924</a></td><td><span class="ct">/** @defgroup RCC_Group3 Peripheral clocks configuration functions</span></td></tr>
<tr name="925" id="925">
<td><a id="l925" class='ln'>925</a></td><td><span class="ct"> *  @brief   Peripheral clocks configuration functions </span></td></tr>
<tr name="926" id="926">
<td><a id="l926" class='ln'>926</a></td><td><span class="ct"> *</span></td></tr>
<tr name="927" id="927">
<td><a id="l927" class='ln'>927</a></td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="928" id="928">
<td><a id="l928" class='ln'>928</a></td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="929" id="929">
<td><a id="l929" class='ln'>929</a></td><td><span class="ct">                   Peripheral clocks configuration functions</span></td></tr>
<tr name="930" id="930">
<td><a id="l930" class='ln'>930</a></td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="931" id="931">
<td><a id="l931" class='ln'>931</a></td><td><span class="ct"></span></td></tr>
<tr name="932" id="932">
<td><a id="l932" class='ln'>932</a></td><td><span class="ct">  This section provide functions allowing to configure the Peripheral clocks. </span></td></tr>
<tr name="933" id="933">
<td><a id="l933" class='ln'>933</a></td><td><span class="ct">  </span></td></tr>
<tr name="934" id="934">
<td><a id="l934" class='ln'>934</a></td><td><span class="ct">  1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.</span></td></tr>
<tr name="935" id="935">
<td><a id="l935" class='ln'>935</a></td><td><span class="ct">     </span></td></tr>
<tr name="936" id="936">
<td><a id="l936" class='ln'>936</a></td><td><span class="ct">  2. After restart from Reset or wakeup from STANDBY, all peripherals are off</span></td></tr>
<tr name="937" id="937">
<td><a id="l937" class='ln'>937</a></td><td><span class="ct">     except internal SRAM, Flash and JTAG. Before to start using a peripheral you</span></td></tr>
<tr name="938" id="938">
<td><a id="l938" class='ln'>938</a></td><td><span class="ct">     have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()</span></td></tr>
<tr name="939" id="939">
<td><a id="l939" class='ln'>939</a></td><td><span class="ct">     , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.</span></td></tr>
<tr name="940" id="940">
<td><a id="l940" class='ln'>940</a></td><td><span class="ct"></span></td></tr>
<tr name="941" id="941">
<td><a id="l941" class='ln'>941</a></td><td><span class="ct">  3. To reset the peripherals configuration (to the default state after device reset)</span></td></tr>
<tr name="942" id="942">
<td><a id="l942" class='ln'>942</a></td><td><span class="ct">     you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and </span></td></tr>
<tr name="943" id="943">
<td><a id="l943" class='ln'>943</a></td><td><span class="ct">     RCC_APB1PeriphResetCmd() functions.</span></td></tr>
<tr name="944" id="944">
<td><a id="l944" class='ln'>944</a></td><td><span class="ct">     </span></td></tr>
<tr name="945" id="945">
<td><a id="l945" class='ln'>945</a></td><td><span class="ct">  4. To further reduce power consumption in SLEEP mode the peripheral clocks can</span></td></tr>
<tr name="946" id="946">
<td><a id="l946" class='ln'>946</a></td><td><span class="ct">     be disabled prior to executing the WFI or WFE instructions. You can do this</span></td></tr>
<tr name="947" id="947">
<td><a id="l947" class='ln'>947</a></td><td><span class="ct">     using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and</span></td></tr>
<tr name="948" id="948">
<td><a id="l948" class='ln'>948</a></td><td><span class="ct">     RCC_APB1PeriphClockLPModeCmd() functions.  </span></td></tr>
<tr name="949" id="949">
<td><a id="l949" class='ln'>949</a></td><td><span class="ct"></span></td></tr>
<tr name="950" id="950">
<td><a id="l950" class='ln'>950</a></td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="951" id="951">
<td><a id="l951" class='ln'>951</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="952" id="952">
<td><a id="l952" class='ln'>952</a></td><td><span class="ct">  */</span></td></tr>
<tr name="953" id="953">
<td><a id="l953" class='ln'>953</a></td><td></td></tr>
<tr name="954" id="954">
<td><a id="l954" class='ln'>954</a></td><td><span class="ct">/**</span></td></tr>
<tr name="955" id="955">
<td><a id="l955" class='ln'>955</a></td><td><span class="ct">  * @brief  Configures the RTC clock (RTCCLK).</span></td></tr>
<tr name="956" id="956">
<td><a id="l956" class='ln'>956</a></td><td><span class="ct">  * @note   As the RTC clock configuration bits are in the Backup domain and write</span></td></tr>
<tr name="957" id="957">
<td><a id="l957" class='ln'>957</a></td><td><span class="ct">  *         access is denied to this domain after reset, you have to enable write</span></td></tr>
<tr name="958" id="958">
<td><a id="l958" class='ln'>958</a></td><td><span class="ct">  *         access using PWR_BackupAccessCmd(ENABLE) function before to configure</span></td></tr>
<tr name="959" id="959">
<td><a id="l959" class='ln'>959</a></td><td><span class="ct">  *         the RTC clock source (to be done once after reset).    </span></td></tr>
<tr name="960" id="960">
<td><a id="l960" class='ln'>960</a></td><td><span class="ct">  * @note   Once the RTC clock is configured it can't be changed unless the  </span></td></tr>
<tr name="961" id="961">
<td><a id="l961" class='ln'>961</a></td><td><span class="ct">  *         Backup domain is reset using RCC_BackupResetCmd() function, or by</span></td></tr>
<tr name="962" id="962">
<td><a id="l962" class='ln'>962</a></td><td><span class="ct">  *         a Power On Reset (POR).</span></td></tr>
<tr name="963" id="963">
<td><a id="l963" class='ln'>963</a></td><td><span class="ct">  *    </span></td></tr>
<tr name="964" id="964">
<td><a id="l964" class='ln'>964</a></td><td><span class="ct">  * @param  RCC_RTCCLKSource: specifies the RTC clock source.</span></td></tr>
<tr name="965" id="965">
<td><a id="l965" class='ln'>965</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="966" id="966">
<td><a id="l966" class='ln'>966</a></td><td><span class="ct">  *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock</span></td></tr>
<tr name="967" id="967">
<td><a id="l967" class='ln'>967</a></td><td><span class="ct">  *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock</span></td></tr>
<tr name="968" id="968">
<td><a id="l968" class='ln'>968</a></td><td><span class="ct">  *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected</span></td></tr>
<tr name="969" id="969">
<td><a id="l969" class='ln'>969</a></td><td><span class="ct">  *                                            as RTC clock, where x:[2,31]</span></td></tr>
<tr name="970" id="970">
<td><a id="l970" class='ln'>970</a></td><td><span class="ct">  *  </span></td></tr>
<tr name="971" id="971">
<td><a id="l971" class='ln'>971</a></td><td><span class="ct">  * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to</span></td></tr>
<tr name="972" id="972">
<td><a id="l972" class='ln'>972</a></td><td><span class="ct">  *         work in STOP and STANDBY modes, and can be used as wakeup source.</span></td></tr>
<tr name="973" id="973">
<td><a id="l973" class='ln'>973</a></td><td><span class="ct">  *         However, when the HSE clock is used as RTC clock source, the RTC</span></td></tr>
<tr name="974" id="974">
<td><a id="l974" class='ln'>974</a></td><td><span class="ct">  *         cannot be used in STOP and STANDBY modes.    </span></td></tr>
<tr name="975" id="975">
<td><a id="l975" class='ln'>975</a></td><td><span class="ct">  * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as</span></td></tr>
<tr name="976" id="976">
<td><a id="l976" class='ln'>976</a></td><td><span class="ct">  *         RTC clock source).</span></td></tr>
<tr name="977" id="977">
<td><a id="l977" class='ln'>977</a></td><td><span class="ct">  *  </span></td></tr>
<tr name="978" id="978">
<td><a id="l978" class='ln'>978</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="979" id="979">
<td><a id="l979" class='ln'>979</a></td><td><span class="ct">  */</span></td></tr>
<tr name="980" id="980">
<td><a id="l980" class='ln'>980</a></td><td><span class="kw">void</span> <a id="980c6" class="tk">RCC_RTCCLKConfig</a>(<a id="980c23" class="tk">uint32_t</a> <a id="980c32" class="tk">RCC_RTCCLKSource</a>)</td></tr>
<tr name="981" id="981">
<td><a id="l981" class='ln'>981</a></td><td><span class="br">{</span></td></tr>
<tr name="982" id="982">
<td><a id="l982" class='ln'>982</a></td><td>  <a id="982c3" class="tk">uint32_t</a> <a id="982c12" class="tk">tmpreg</a> = 0;</td></tr>
<tr name="983" id="983">
<td><a id="l983" class='ln'>983</a></td><td></td></tr>
<tr name="984" id="984">
<td><a id="l984" class='ln'>984</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="985" id="985">
<td><a id="l985" class='ln'>985</a></td><td>  <a id="985c3" class="tk">assert_param</a>(<a id="985c16" class="tk">IS_RCC_RTCCLK_SOURCE</a>(<a id="985c37" class="tk">RCC_RTCCLKSource</a>));</td></tr>
<tr name="986" id="986">
<td><a id="l986" class='ln'>986</a></td><td></td></tr>
<tr name="987" id="987">
<td><a id="l987" class='ln'>987</a></td><td>  <span class="kw">if</span> ((<a id="987c8" class="tk">RCC_RTCCLKSource</a> <a id="987c25" class="tk">&amp;</a> 0x00000300) <a id="987c39" class="tk">==</a> 0x00000300)</td></tr>
<tr name="988" id="988">
<td><a id="l988" class='ln'>988</a></td><td>  <span class="br">{</span> <span class="ct">/* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */</span></td></tr>
<tr name="989" id="989">
<td><a id="l989" class='ln'>989</a></td><td>    <a id="989c5" class="tk">tmpreg</a> = <a id="989c14" class="tk">RCC</a>-&gt;<a id="989c19" class="tk">CFGR</a>;</td></tr>
<tr name="990" id="990">
<td><a id="l990" class='ln'>990</a></td><td></td></tr>
<tr name="991" id="991">
<td><a id="l991" class='ln'>991</a></td><td>    <span class="ct">/* Clear RTCPRE[4:0] bits */</span></td></tr>
<tr name="992" id="992">
<td><a id="l992" class='ln'>992</a></td><td>    <a id="992c5" class="tk">tmpreg</a> <a id="992c12" class="tk">&amp;=</a> <a id="992c15" class="tk">~</a><a id="992c16" class="tk">RCC_CFGR_RTCPRE</a>;</td></tr>
<tr name="993" id="993">
<td><a id="l993" class='ln'>993</a></td><td></td></tr>
<tr name="994" id="994">
<td><a id="l994" class='ln'>994</a></td><td>    <span class="ct">/* Configure HSE division factor for RTC clock */</span></td></tr>
<tr name="995" id="995">
<td><a id="l995" class='ln'>995</a></td><td>    <a id="995c5" class="tk">tmpreg</a> <a id="995c12" class="tk">|=</a> (<a id="995c16" class="tk">RCC_RTCCLKSource</a> <a id="995c33" class="tk">&amp;</a> 0xFFFFCFF);</td></tr>
<tr name="996" id="996">
<td><a id="l996" class='ln'>996</a></td><td></td></tr>
<tr name="997" id="997">
<td><a id="l997" class='ln'>997</a></td><td>    <span class="ct">/* Store the new value */</span></td></tr>
<tr name="998" id="998">
<td><a id="l998" class='ln'>998</a></td><td>    <a id="998c5" class="tk">RCC</a>-&gt;<a id="998c10" class="tk">CFGR</a> = <a id="998c17" class="tk">tmpreg</a>;</td></tr>
<tr name="999" id="999">
<td><a id="l999" class='ln'>999</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1000" id="1000">
<td><a id="l1000" class='ln'>1000</a></td><td>    </td></tr>
<tr name="1001" id="1001">
<td><a id="l1001" class='ln'>1001</a></td><td>  <span class="ct">/* Select the RTC clock source */</span></td></tr>
<tr name="1002" id="1002">
<td><a id="l1002" class='ln'>1002</a></td><td>  <a id="1002c3" class="tk">RCC</a>-&gt;<a id="1002c8" class="tk">BDCR</a> <a id="1002c13" class="tk">|=</a> (<a id="1002c17" class="tk">RCC_RTCCLKSource</a> <a id="1002c34" class="tk">&amp;</a> 0x00000FFF);</td></tr>
<tr name="1003" id="1003">
<td><a id="l1003" class='ln'>1003</a></td><td><span class="br">}</span></td></tr>
<tr name="1004" id="1004">
<td><a id="l1004" class='ln'>1004</a></td><td></td></tr>
<tr name="1005" id="1005">
<td><a id="l1005" class='ln'>1005</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1006" id="1006">
<td><a id="l1006" class='ln'>1006</a></td><td><span class="ct">  * @brief  Enables or disables the RTC clock.</span></td></tr>
<tr name="1007" id="1007">
<td><a id="l1007" class='ln'>1007</a></td><td><span class="ct">  * @note   This function must be used only after the RTC clock source was selected</span></td></tr>
<tr name="1008" id="1008">
<td><a id="l1008" class='ln'>1008</a></td><td><span class="ct">  *         using the RCC_RTCCLKConfig function.</span></td></tr>
<tr name="1009" id="1009">
<td><a id="l1009" class='ln'>1009</a></td><td><span class="ct">  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1010" id="1010">
<td><a id="l1010" class='ln'>1010</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1011" id="1011">
<td><a id="l1011" class='ln'>1011</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1012" id="1012">
<td><a id="l1012" class='ln'>1012</a></td><td><span class="kw">void</span> <a id="1012c6" class="tk">RCC_RTCCLKCmd</a>(<a id="1012c20" class="tk">FunctionalState</a> <a id="1012c36" class="tk">NewState</a>)</td></tr>
<tr name="1013" id="1013">
<td><a id="l1013" class='ln'>1013</a></td><td><span class="br">{</span></td></tr>
<tr name="1014" id="1014">
<td><a id="l1014" class='ln'>1014</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1015" id="1015">
<td><a id="l1015" class='ln'>1015</a></td><td>  <a id="1015c3" class="tk">assert_param</a>(<a id="1015c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1015c36" class="tk">NewState</a>));</td></tr>
<tr name="1016" id="1016">
<td><a id="l1016" class='ln'>1016</a></td><td></td></tr>
<tr name="1017" id="1017">
<td><a id="l1017" class='ln'>1017</a></td><td>  <a id="1017c3" class="tk">*</a>(<a id="1017c5" class="tk">__IO</a> <a id="1017c10" class="tk">uint32_t</a> <a id="1017c19" class="tk">*</a>) <a id="1017c22" class="tk">BDCR_RTCEN_BB</a> = (<a id="1017c39" class="tk">uint32_t</a>)<a id="1017c48" class="tk">NewState</a>;</td></tr>
<tr name="1018" id="1018">
<td><a id="l1018" class='ln'>1018</a></td><td><span class="br">}</span></td></tr>
<tr name="1019" id="1019">
<td><a id="l1019" class='ln'>1019</a></td><td></td></tr>
<tr name="1020" id="1020">
<td><a id="l1020" class='ln'>1020</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1021" id="1021">
<td><a id="l1021" class='ln'>1021</a></td><td><span class="ct">  * @brief  Forces or releases the Backup domain reset.</span></td></tr>
<tr name="1022" id="1022">
<td><a id="l1022" class='ln'>1022</a></td><td><span class="ct">  * @note   This function resets the RTC peripheral (including the backup registers)</span></td></tr>
<tr name="1023" id="1023">
<td><a id="l1023" class='ln'>1023</a></td><td><span class="ct">  *         and the RTC clock source selection in RCC_CSR register.</span></td></tr>
<tr name="1024" id="1024">
<td><a id="l1024" class='ln'>1024</a></td><td><span class="ct">  * @note   The BKPSRAM is not affected by this reset.    </span></td></tr>
<tr name="1025" id="1025">
<td><a id="l1025" class='ln'>1025</a></td><td><span class="ct">  * @param  NewState: new state of the Backup domain reset.</span></td></tr>
<tr name="1026" id="1026">
<td><a id="l1026" class='ln'>1026</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1027" id="1027">
<td><a id="l1027" class='ln'>1027</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1028" id="1028">
<td><a id="l1028" class='ln'>1028</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1029" id="1029">
<td><a id="l1029" class='ln'>1029</a></td><td><span class="kw">void</span> <a id="1029c6" class="tk">RCC_BackupResetCmd</a>(<a id="1029c25" class="tk">FunctionalState</a> <a id="1029c41" class="tk">NewState</a>)</td></tr>
<tr name="1030" id="1030">
<td><a id="l1030" class='ln'>1030</a></td><td><span class="br">{</span></td></tr>
<tr name="1031" id="1031">
<td><a id="l1031" class='ln'>1031</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1032" id="1032">
<td><a id="l1032" class='ln'>1032</a></td><td>  <a id="1032c3" class="tk">assert_param</a>(<a id="1032c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1032c36" class="tk">NewState</a>));</td></tr>
<tr name="1033" id="1033">
<td><a id="l1033" class='ln'>1033</a></td><td>  <a id="1033c3" class="tk">*</a>(<a id="1033c5" class="tk">__IO</a> <a id="1033c10" class="tk">uint32_t</a> <a id="1033c19" class="tk">*</a>) <a id="1033c22" class="tk">BDCR_BDRST_BB</a> = (<a id="1033c39" class="tk">uint32_t</a>)<a id="1033c48" class="tk">NewState</a>;</td></tr>
<tr name="1034" id="1034">
<td><a id="l1034" class='ln'>1034</a></td><td><span class="br">}</span></td></tr>
<tr name="1035" id="1035">
<td><a id="l1035" class='ln'>1035</a></td><td></td></tr>
<tr name="1036" id="1036">
<td><a id="l1036" class='ln'>1036</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1037" id="1037">
<td><a id="l1037" class='ln'>1037</a></td><td><span class="ct">  * @brief  Configures the I2S clock source (I2SCLK).</span></td></tr>
<tr name="1038" id="1038">
<td><a id="l1038" class='ln'>1038</a></td><td><span class="ct">  * @note   This function must be called before enabling the I2S APB clock.</span></td></tr>
<tr name="1039" id="1039">
<td><a id="l1039" class='ln'>1039</a></td><td><span class="ct">  * @param  RCC_I2SCLKSource: specifies the I2S clock source.</span></td></tr>
<tr name="1040" id="1040">
<td><a id="l1040" class='ln'>1040</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1041" id="1041">
<td><a id="l1041" class='ln'>1041</a></td><td><span class="ct">  *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source</span></td></tr>
<tr name="1042" id="1042">
<td><a id="l1042" class='ln'>1042</a></td><td><span class="ct">  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin</span></td></tr>
<tr name="1043" id="1043">
<td><a id="l1043" class='ln'>1043</a></td><td><span class="ct">  *                                        used as I2S clock source</span></td></tr>
<tr name="1044" id="1044">
<td><a id="l1044" class='ln'>1044</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1045" id="1045">
<td><a id="l1045" class='ln'>1045</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1046" id="1046">
<td><a id="l1046" class='ln'>1046</a></td><td><span class="kw">void</span> <a id="1046c6" class="tk">RCC_I2SCLKConfig</a>(<a id="1046c23" class="tk">uint32_t</a> <a id="1046c32" class="tk">RCC_I2SCLKSource</a>)</td></tr>
<tr name="1047" id="1047">
<td><a id="l1047" class='ln'>1047</a></td><td><span class="br">{</span></td></tr>
<tr name="1048" id="1048">
<td><a id="l1048" class='ln'>1048</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1049" id="1049">
<td><a id="l1049" class='ln'>1049</a></td><td>  <a id="1049c3" class="tk">assert_param</a>(<a id="1049c16" class="tk">IS_RCC_I2SCLK_SOURCE</a>(<a id="1049c37" class="tk">RCC_I2SCLKSource</a>));</td></tr>
<tr name="1050" id="1050">
<td><a id="l1050" class='ln'>1050</a></td><td></td></tr>
<tr name="1051" id="1051">
<td><a id="l1051" class='ln'>1051</a></td><td>  <a id="1051c3" class="tk">*</a>(<a id="1051c5" class="tk">__IO</a> <a id="1051c10" class="tk">uint32_t</a> <a id="1051c19" class="tk">*</a>) <a id="1051c22" class="tk">CFGR_I2SSRC_BB</a> = <a id="1051c39" class="tk">RCC_I2SCLKSource</a>;</td></tr>
<tr name="1052" id="1052">
<td><a id="l1052" class='ln'>1052</a></td><td><span class="br">}</span></td></tr>
<tr name="1053" id="1053">
<td><a id="l1053" class='ln'>1053</a></td><td></td></tr>
<tr name="1054" id="1054">
<td><a id="l1054" class='ln'>1054</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1055" id="1055">
<td><a id="l1055" class='ln'>1055</a></td><td><span class="ct">  * @brief  Enables or disables the AHB1 peripheral clock.</span></td></tr>
<tr name="1056" id="1056">
<td><a id="l1056" class='ln'>1056</a></td><td><span class="ct">  * @note   After reset, the peripheral clock (used for registers read/write access)</span></td></tr>
<tr name="1057" id="1057">
<td><a id="l1057" class='ln'>1057</a></td><td><span class="ct">  *         is disabled and the application software has to enable this clock before </span></td></tr>
<tr name="1058" id="1058">
<td><a id="l1058" class='ln'>1058</a></td><td><span class="ct">  *         using it.   </span></td></tr>
<tr name="1059" id="1059">
<td><a id="l1059" class='ln'>1059</a></td><td><span class="ct">  * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.</span></td></tr>
<tr name="1060" id="1060">
<td><a id="l1060" class='ln'>1060</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1061" id="1061">
<td><a id="l1061" class='ln'>1061</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock</span></td></tr>
<tr name="1062" id="1062">
<td><a id="l1062" class='ln'>1062</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock </span></td></tr>
<tr name="1063" id="1063">
<td><a id="l1063" class='ln'>1063</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock</span></td></tr>
<tr name="1064" id="1064">
<td><a id="l1064" class='ln'>1064</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock</span></td></tr>
<tr name="1065" id="1065">
<td><a id="l1065" class='ln'>1065</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock</span></td></tr>
<tr name="1066" id="1066">
<td><a id="l1066" class='ln'>1066</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock</span></td></tr>
<tr name="1067" id="1067">
<td><a id="l1067" class='ln'>1067</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock</span></td></tr>
<tr name="1068" id="1068">
<td><a id="l1068" class='ln'>1068</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock</span></td></tr>
<tr name="1069" id="1069">
<td><a id="l1069" class='ln'>1069</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock</span></td></tr>
<tr name="1070" id="1070">
<td><a id="l1070" class='ln'>1070</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_CRC:         CRC clock</span></td></tr>
<tr name="1071" id="1071">
<td><a id="l1071" class='ln'>1071</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock</span></td></tr>
<tr name="1072" id="1072">
<td><a id="l1072" class='ln'>1072</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock</span></td></tr>
<tr name="1073" id="1073">
<td><a id="l1073" class='ln'>1073</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock</span></td></tr>
<tr name="1074" id="1074">
<td><a id="l1074" class='ln'>1074</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock</span></td></tr>
<tr name="1075" id="1075">
<td><a id="l1075" class='ln'>1075</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock</span></td></tr>
<tr name="1076" id="1076">
<td><a id="l1076" class='ln'>1076</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock</span></td></tr>
<tr name="1077" id="1077">
<td><a id="l1077" class='ln'>1077</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock</span></td></tr>
<tr name="1078" id="1078">
<td><a id="l1078" class='ln'>1078</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock</span></td></tr>
<tr name="1079" id="1079">
<td><a id="l1079" class='ln'>1079</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock</span></td></tr>
<tr name="1080" id="1080">
<td><a id="l1080" class='ln'>1080</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock</span></td></tr>
<tr name="1081" id="1081">
<td><a id="l1081" class='ln'>1081</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral clock.</span></td></tr>
<tr name="1082" id="1082">
<td><a id="l1082" class='ln'>1082</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1083" id="1083">
<td><a id="l1083" class='ln'>1083</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1084" id="1084">
<td><a id="l1084" class='ln'>1084</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1085" id="1085">
<td><a id="l1085" class='ln'>1085</a></td><td><span class="kw">void</span> <a id="1085c6" class="tk">RCC_AHB1PeriphClockCmd</a>(<a id="1085c29" class="tk">uint32_t</a> <a id="1085c38" class="tk">RCC_AHB1Periph</a>, <a id="1085c54" class="tk">FunctionalState</a> <a id="1085c70" class="tk">NewState</a>)</td></tr>
<tr name="1086" id="1086">
<td><a id="l1086" class='ln'>1086</a></td><td><span class="br">{</span></td></tr>
<tr name="1087" id="1087">
<td><a id="l1087" class='ln'>1087</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1088" id="1088">
<td><a id="l1088" class='ln'>1088</a></td><td>  <a id="1088c3" class="tk">assert_param</a>(<a id="1088c16" class="tk">IS_RCC_AHB1_CLOCK_PERIPH</a>(<a id="1088c41" class="tk">RCC_AHB1Periph</a>));</td></tr>
<tr name="1089" id="1089">
<td><a id="l1089" class='ln'>1089</a></td><td></td></tr>
<tr name="1090" id="1090">
<td><a id="l1090" class='ln'>1090</a></td><td>  <a id="1090c3" class="tk">assert_param</a>(<a id="1090c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1090c36" class="tk">NewState</a>));</td></tr>
<tr name="1091" id="1091">
<td><a id="l1091" class='ln'>1091</a></td><td>  <span class="kw">if</span> (<a id="1091c7" class="tk">NewState</a> <a id="1091c16" class="tk">!=</a> <a id="1091c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1092" id="1092">
<td><a id="l1092" class='ln'>1092</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1093" id="1093">
<td><a id="l1093" class='ln'>1093</a></td><td>    <a id="1093c5" class="tk">RCC</a>-&gt;<a id="1093c10" class="tk">AHB1ENR</a> <a id="1093c18" class="tk">|=</a> <a id="1093c21" class="tk">RCC_AHB1Periph</a>;</td></tr>
<tr name="1094" id="1094">
<td><a id="l1094" class='ln'>1094</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1095" id="1095">
<td><a id="l1095" class='ln'>1095</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1096" id="1096">
<td><a id="l1096" class='ln'>1096</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1097" id="1097">
<td><a id="l1097" class='ln'>1097</a></td><td>    <a id="1097c5" class="tk">RCC</a>-&gt;<a id="1097c10" class="tk">AHB1ENR</a> <a id="1097c18" class="tk">&amp;=</a> <a id="1097c21" class="tk">~</a><a id="1097c22" class="tk">RCC_AHB1Periph</a>;</td></tr>
<tr name="1098" id="1098">
<td><a id="l1098" class='ln'>1098</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1099" id="1099">
<td><a id="l1099" class='ln'>1099</a></td><td><span class="br">}</span></td></tr>
<tr name="1100" id="1100">
<td><a id="l1100" class='ln'>1100</a></td><td></td></tr>
<tr name="1101" id="1101">
<td><a id="l1101" class='ln'>1101</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1102" id="1102">
<td><a id="l1102" class='ln'>1102</a></td><td><span class="ct">  * @brief  Enables or disables the AHB2 peripheral clock.</span></td></tr>
<tr name="1103" id="1103">
<td><a id="l1103" class='ln'>1103</a></td><td><span class="ct">  * @note   After reset, the peripheral clock (used for registers read/write access)</span></td></tr>
<tr name="1104" id="1104">
<td><a id="l1104" class='ln'>1104</a></td><td><span class="ct">  *         is disabled and the application software has to enable this clock before </span></td></tr>
<tr name="1105" id="1105">
<td><a id="l1105" class='ln'>1105</a></td><td><span class="ct">  *         using it. </span></td></tr>
<tr name="1106" id="1106">
<td><a id="l1106" class='ln'>1106</a></td><td><span class="ct">  * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.</span></td></tr>
<tr name="1107" id="1107">
<td><a id="l1107" class='ln'>1107</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1108" id="1108">
<td><a id="l1108" class='ln'>1108</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_DCMI:   DCMI clock</span></td></tr>
<tr name="1109" id="1109">
<td><a id="l1109" class='ln'>1109</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_CRYP:   CRYP clock</span></td></tr>
<tr name="1110" id="1110">
<td><a id="l1110" class='ln'>1110</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_HASH:   HASH clock</span></td></tr>
<tr name="1111" id="1111">
<td><a id="l1111" class='ln'>1111</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_RNG:    RNG clock</span></td></tr>
<tr name="1112" id="1112">
<td><a id="l1112" class='ln'>1112</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock</span></td></tr>
<tr name="1113" id="1113">
<td><a id="l1113" class='ln'>1113</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral clock.</span></td></tr>
<tr name="1114" id="1114">
<td><a id="l1114" class='ln'>1114</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1115" id="1115">
<td><a id="l1115" class='ln'>1115</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1116" id="1116">
<td><a id="l1116" class='ln'>1116</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1117" id="1117">
<td><a id="l1117" class='ln'>1117</a></td><td><span class="kw">void</span> <a id="1117c6" class="tk">RCC_AHB2PeriphClockCmd</a>(<a id="1117c29" class="tk">uint32_t</a> <a id="1117c38" class="tk">RCC_AHB2Periph</a>, <a id="1117c54" class="tk">FunctionalState</a> <a id="1117c70" class="tk">NewState</a>)</td></tr>
<tr name="1118" id="1118">
<td><a id="l1118" class='ln'>1118</a></td><td><span class="br">{</span></td></tr>
<tr name="1119" id="1119">
<td><a id="l1119" class='ln'>1119</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1120" id="1120">
<td><a id="l1120" class='ln'>1120</a></td><td>  <a id="1120c3" class="tk">assert_param</a>(<a id="1120c16" class="tk">IS_RCC_AHB2_PERIPH</a>(<a id="1120c35" class="tk">RCC_AHB2Periph</a>));</td></tr>
<tr name="1121" id="1121">
<td><a id="l1121" class='ln'>1121</a></td><td>  <a id="1121c3" class="tk">assert_param</a>(<a id="1121c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1121c36" class="tk">NewState</a>));</td></tr>
<tr name="1122" id="1122">
<td><a id="l1122" class='ln'>1122</a></td><td></td></tr>
<tr name="1123" id="1123">
<td><a id="l1123" class='ln'>1123</a></td><td>  <span class="kw">if</span> (<a id="1123c7" class="tk">NewState</a> <a id="1123c16" class="tk">!=</a> <a id="1123c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1124" id="1124">
<td><a id="l1124" class='ln'>1124</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1125" id="1125">
<td><a id="l1125" class='ln'>1125</a></td><td>    <a id="1125c5" class="tk">RCC</a>-&gt;<a id="1125c10" class="tk">AHB2ENR</a> <a id="1125c18" class="tk">|=</a> <a id="1125c21" class="tk">RCC_AHB2Periph</a>;</td></tr>
<tr name="1126" id="1126">
<td><a id="l1126" class='ln'>1126</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1127" id="1127">
<td><a id="l1127" class='ln'>1127</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1128" id="1128">
<td><a id="l1128" class='ln'>1128</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1129" id="1129">
<td><a id="l1129" class='ln'>1129</a></td><td>    <a id="1129c5" class="tk">RCC</a>-&gt;<a id="1129c10" class="tk">AHB2ENR</a> <a id="1129c18" class="tk">&amp;=</a> <a id="1129c21" class="tk">~</a><a id="1129c22" class="tk">RCC_AHB2Periph</a>;</td></tr>
<tr name="1130" id="1130">
<td><a id="l1130" class='ln'>1130</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1131" id="1131">
<td><a id="l1131" class='ln'>1131</a></td><td><span class="br">}</span></td></tr>
<tr name="1132" id="1132">
<td><a id="l1132" class='ln'>1132</a></td><td></td></tr>
<tr name="1133" id="1133">
<td><a id="l1133" class='ln'>1133</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1134" id="1134">
<td><a id="l1134" class='ln'>1134</a></td><td><span class="ct">  * @brief  Enables or disables the AHB3 peripheral clock.</span></td></tr>
<tr name="1135" id="1135">
<td><a id="l1135" class='ln'>1135</a></td><td><span class="ct">  * @note   After reset, the peripheral clock (used for registers read/write access)</span></td></tr>
<tr name="1136" id="1136">
<td><a id="l1136" class='ln'>1136</a></td><td><span class="ct">  *         is disabled and the application software has to enable this clock before </span></td></tr>
<tr name="1137" id="1137">
<td><a id="l1137" class='ln'>1137</a></td><td><span class="ct">  *         using it. </span></td></tr>
<tr name="1138" id="1138">
<td><a id="l1138" class='ln'>1138</a></td><td><span class="ct">  * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.</span></td></tr>
<tr name="1139" id="1139">
<td><a id="l1139" class='ln'>1139</a></td><td><span class="ct">  *          This parameter must be: RCC_AHB3Periph_FSMC</span></td></tr>
<tr name="1140" id="1140">
<td><a id="l1140" class='ln'>1140</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral clock.</span></td></tr>
<tr name="1141" id="1141">
<td><a id="l1141" class='ln'>1141</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1142" id="1142">
<td><a id="l1142" class='ln'>1142</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1143" id="1143">
<td><a id="l1143" class='ln'>1143</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1144" id="1144">
<td><a id="l1144" class='ln'>1144</a></td><td><span class="kw">void</span> <a id="1144c6" class="tk">RCC_AHB3PeriphClockCmd</a>(<a id="1144c29" class="tk">uint32_t</a> <a id="1144c38" class="tk">RCC_AHB3Periph</a>, <a id="1144c54" class="tk">FunctionalState</a> <a id="1144c70" class="tk">NewState</a>)</td></tr>
<tr name="1145" id="1145">
<td><a id="l1145" class='ln'>1145</a></td><td><span class="br">{</span></td></tr>
<tr name="1146" id="1146">
<td><a id="l1146" class='ln'>1146</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1147" id="1147">
<td><a id="l1147" class='ln'>1147</a></td><td>  <a id="1147c3" class="tk">assert_param</a>(<a id="1147c16" class="tk">IS_RCC_AHB3_PERIPH</a>(<a id="1147c35" class="tk">RCC_AHB3Periph</a>));  </td></tr>
<tr name="1148" id="1148">
<td><a id="l1148" class='ln'>1148</a></td><td>  <a id="1148c3" class="tk">assert_param</a>(<a id="1148c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1148c36" class="tk">NewState</a>));</td></tr>
<tr name="1149" id="1149">
<td><a id="l1149" class='ln'>1149</a></td><td></td></tr>
<tr name="1150" id="1150">
<td><a id="l1150" class='ln'>1150</a></td><td>  <span class="kw">if</span> (<a id="1150c7" class="tk">NewState</a> <a id="1150c16" class="tk">!=</a> <a id="1150c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1151" id="1151">
<td><a id="l1151" class='ln'>1151</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1152" id="1152">
<td><a id="l1152" class='ln'>1152</a></td><td>    <a id="1152c5" class="tk">RCC</a>-&gt;<a id="1152c10" class="tk">AHB3ENR</a> <a id="1152c18" class="tk">|=</a> <a id="1152c21" class="tk">RCC_AHB3Periph</a>;</td></tr>
<tr name="1153" id="1153">
<td><a id="l1153" class='ln'>1153</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1154" id="1154">
<td><a id="l1154" class='ln'>1154</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1155" id="1155">
<td><a id="l1155" class='ln'>1155</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1156" id="1156">
<td><a id="l1156" class='ln'>1156</a></td><td>    <a id="1156c5" class="tk">RCC</a>-&gt;<a id="1156c10" class="tk">AHB3ENR</a> <a id="1156c18" class="tk">&amp;=</a> <a id="1156c21" class="tk">~</a><a id="1156c22" class="tk">RCC_AHB3Periph</a>;</td></tr>
<tr name="1157" id="1157">
<td><a id="l1157" class='ln'>1157</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1158" id="1158">
<td><a id="l1158" class='ln'>1158</a></td><td><span class="br">}</span></td></tr>
<tr name="1159" id="1159">
<td><a id="l1159" class='ln'>1159</a></td><td></td></tr>
<tr name="1160" id="1160">
<td><a id="l1160" class='ln'>1160</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1161" id="1161">
<td><a id="l1161" class='ln'>1161</a></td><td><span class="ct">  * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.</span></td></tr>
<tr name="1162" id="1162">
<td><a id="l1162" class='ln'>1162</a></td><td><span class="ct">  * @note   After reset, the peripheral clock (used for registers read/write access)</span></td></tr>
<tr name="1163" id="1163">
<td><a id="l1163" class='ln'>1163</a></td><td><span class="ct">  *         is disabled and the application software has to enable this clock before </span></td></tr>
<tr name="1164" id="1164">
<td><a id="l1164" class='ln'>1164</a></td><td><span class="ct">  *         using it. </span></td></tr>
<tr name="1165" id="1165">
<td><a id="l1165" class='ln'>1165</a></td><td><span class="ct">  * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.</span></td></tr>
<tr name="1166" id="1166">
<td><a id="l1166" class='ln'>1166</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1167" id="1167">
<td><a id="l1167" class='ln'>1167</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM2:   TIM2 clock</span></td></tr>
<tr name="1168" id="1168">
<td><a id="l1168" class='ln'>1168</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM3:   TIM3 clock</span></td></tr>
<tr name="1169" id="1169">
<td><a id="l1169" class='ln'>1169</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM4:   TIM4 clock</span></td></tr>
<tr name="1170" id="1170">
<td><a id="l1170" class='ln'>1170</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM5:   TIM5 clock</span></td></tr>
<tr name="1171" id="1171">
<td><a id="l1171" class='ln'>1171</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM6:   TIM6 clock</span></td></tr>
<tr name="1172" id="1172">
<td><a id="l1172" class='ln'>1172</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM7:   TIM7 clock</span></td></tr>
<tr name="1173" id="1173">
<td><a id="l1173" class='ln'>1173</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM12:  TIM12 clock</span></td></tr>
<tr name="1174" id="1174">
<td><a id="l1174" class='ln'>1174</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM13:  TIM13 clock</span></td></tr>
<tr name="1175" id="1175">
<td><a id="l1175" class='ln'>1175</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM14:  TIM14 clock</span></td></tr>
<tr name="1176" id="1176">
<td><a id="l1176" class='ln'>1176</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_WWDG:   WWDG clock</span></td></tr>
<tr name="1177" id="1177">
<td><a id="l1177" class='ln'>1177</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_SPI2:   SPI2 clock</span></td></tr>
<tr name="1178" id="1178">
<td><a id="l1178" class='ln'>1178</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_SPI3:   SPI3 clock</span></td></tr>
<tr name="1179" id="1179">
<td><a id="l1179" class='ln'>1179</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_USART2: USART2 clock</span></td></tr>
<tr name="1180" id="1180">
<td><a id="l1180" class='ln'>1180</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_USART3: USART3 clock</span></td></tr>
<tr name="1181" id="1181">
<td><a id="l1181" class='ln'>1181</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_UART4:  UART4 clock</span></td></tr>
<tr name="1182" id="1182">
<td><a id="l1182" class='ln'>1182</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_UART5:  UART5 clock</span></td></tr>
<tr name="1183" id="1183">
<td><a id="l1183" class='ln'>1183</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_I2C1:   I2C1 clock</span></td></tr>
<tr name="1184" id="1184">
<td><a id="l1184" class='ln'>1184</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_I2C2:   I2C2 clock</span></td></tr>
<tr name="1185" id="1185">
<td><a id="l1185" class='ln'>1185</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_I2C3:   I2C3 clock</span></td></tr>
<tr name="1186" id="1186">
<td><a id="l1186" class='ln'>1186</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_CAN1:   CAN1 clock</span></td></tr>
<tr name="1187" id="1187">
<td><a id="l1187" class='ln'>1187</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_CAN2:   CAN2 clock</span></td></tr>
<tr name="1188" id="1188">
<td><a id="l1188" class='ln'>1188</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_PWR:    PWR clock</span></td></tr>
<tr name="1189" id="1189">
<td><a id="l1189" class='ln'>1189</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_DAC:    DAC clock</span></td></tr>
<tr name="1190" id="1190">
<td><a id="l1190" class='ln'>1190</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral clock.</span></td></tr>
<tr name="1191" id="1191">
<td><a id="l1191" class='ln'>1191</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1192" id="1192">
<td><a id="l1192" class='ln'>1192</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1193" id="1193">
<td><a id="l1193" class='ln'>1193</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1194" id="1194">
<td><a id="l1194" class='ln'>1194</a></td><td><span class="kw">void</span> <a id="1194c6" class="tk">RCC_APB1PeriphClockCmd</a>(<a id="1194c29" class="tk">uint32_t</a> <a id="1194c38" class="tk">RCC_APB1Periph</a>, <a id="1194c54" class="tk">FunctionalState</a> <a id="1194c70" class="tk">NewState</a>)</td></tr>
<tr name="1195" id="1195">
<td><a id="l1195" class='ln'>1195</a></td><td><span class="br">{</span></td></tr>
<tr name="1196" id="1196">
<td><a id="l1196" class='ln'>1196</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1197" id="1197">
<td><a id="l1197" class='ln'>1197</a></td><td>  <a id="1197c3" class="tk">assert_param</a>(<a id="1197c16" class="tk">IS_RCC_APB1_PERIPH</a>(<a id="1197c35" class="tk">RCC_APB1Periph</a>));  </td></tr>
<tr name="1198" id="1198">
<td><a id="l1198" class='ln'>1198</a></td><td>  <a id="1198c3" class="tk">assert_param</a>(<a id="1198c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1198c36" class="tk">NewState</a>));</td></tr>
<tr name="1199" id="1199">
<td><a id="l1199" class='ln'>1199</a></td><td></td></tr>
<tr name="1200" id="1200">
<td><a id="l1200" class='ln'>1200</a></td><td>  <span class="kw">if</span> (<a id="1200c7" class="tk">NewState</a> <a id="1200c16" class="tk">!=</a> <a id="1200c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1201" id="1201">
<td><a id="l1201" class='ln'>1201</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1202" id="1202">
<td><a id="l1202" class='ln'>1202</a></td><td>    <a id="1202c5" class="tk">RCC</a>-&gt;<a id="1202c10" class="tk">APB1ENR</a> <a id="1202c18" class="tk">|=</a> <a id="1202c21" class="tk">RCC_APB1Periph</a>;</td></tr>
<tr name="1203" id="1203">
<td><a id="l1203" class='ln'>1203</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1204" id="1204">
<td><a id="l1204" class='ln'>1204</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1205" id="1205">
<td><a id="l1205" class='ln'>1205</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1206" id="1206">
<td><a id="l1206" class='ln'>1206</a></td><td>    <a id="1206c5" class="tk">RCC</a>-&gt;<a id="1206c10" class="tk">APB1ENR</a> <a id="1206c18" class="tk">&amp;=</a> <a id="1206c21" class="tk">~</a><a id="1206c22" class="tk">RCC_APB1Periph</a>;</td></tr>
<tr name="1207" id="1207">
<td><a id="l1207" class='ln'>1207</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1208" id="1208">
<td><a id="l1208" class='ln'>1208</a></td><td><span class="br">}</span></td></tr>
<tr name="1209" id="1209">
<td><a id="l1209" class='ln'>1209</a></td><td></td></tr>
<tr name="1210" id="1210">
<td><a id="l1210" class='ln'>1210</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1211" id="1211">
<td><a id="l1211" class='ln'>1211</a></td><td><span class="ct">  * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.</span></td></tr>
<tr name="1212" id="1212">
<td><a id="l1212" class='ln'>1212</a></td><td><span class="ct">  * @note   After reset, the peripheral clock (used for registers read/write access)</span></td></tr>
<tr name="1213" id="1213">
<td><a id="l1213" class='ln'>1213</a></td><td><span class="ct">  *         is disabled and the application software has to enable this clock before </span></td></tr>
<tr name="1214" id="1214">
<td><a id="l1214" class='ln'>1214</a></td><td><span class="ct">  *         using it.</span></td></tr>
<tr name="1215" id="1215">
<td><a id="l1215" class='ln'>1215</a></td><td><span class="ct">  * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.</span></td></tr>
<tr name="1216" id="1216">
<td><a id="l1216" class='ln'>1216</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1217" id="1217">
<td><a id="l1217" class='ln'>1217</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM1:   TIM1 clock</span></td></tr>
<tr name="1218" id="1218">
<td><a id="l1218" class='ln'>1218</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM8:   TIM8 clock</span></td></tr>
<tr name="1219" id="1219">
<td><a id="l1219" class='ln'>1219</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_USART1: USART1 clock</span></td></tr>
<tr name="1220" id="1220">
<td><a id="l1220" class='ln'>1220</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_USART6: USART6 clock</span></td></tr>
<tr name="1221" id="1221">
<td><a id="l1221" class='ln'>1221</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_ADC1:   ADC1 clock</span></td></tr>
<tr name="1222" id="1222">
<td><a id="l1222" class='ln'>1222</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_ADC2:   ADC2 clock</span></td></tr>
<tr name="1223" id="1223">
<td><a id="l1223" class='ln'>1223</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_ADC3:   ADC3 clock</span></td></tr>
<tr name="1224" id="1224">
<td><a id="l1224" class='ln'>1224</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_SDIO:   SDIO clock</span></td></tr>
<tr name="1225" id="1225">
<td><a id="l1225" class='ln'>1225</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_SPI1:   SPI1 clock</span></td></tr>
<tr name="1226" id="1226">
<td><a id="l1226" class='ln'>1226</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock</span></td></tr>
<tr name="1227" id="1227">
<td><a id="l1227" class='ln'>1227</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM9:   TIM9 clock</span></td></tr>
<tr name="1228" id="1228">
<td><a id="l1228" class='ln'>1228</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM10:  TIM10 clock</span></td></tr>
<tr name="1229" id="1229">
<td><a id="l1229" class='ln'>1229</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM11:  TIM11 clock</span></td></tr>
<tr name="1230" id="1230">
<td><a id="l1230" class='ln'>1230</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral clock.</span></td></tr>
<tr name="1231" id="1231">
<td><a id="l1231" class='ln'>1231</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1232" id="1232">
<td><a id="l1232" class='ln'>1232</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1233" id="1233">
<td><a id="l1233" class='ln'>1233</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1234" id="1234">
<td><a id="l1234" class='ln'>1234</a></td><td><span class="kw">void</span> <a id="1234c6" class="tk">RCC_APB2PeriphClockCmd</a>(<a id="1234c29" class="tk">uint32_t</a> <a id="1234c38" class="tk">RCC_APB2Periph</a>, <a id="1234c54" class="tk">FunctionalState</a> <a id="1234c70" class="tk">NewState</a>)</td></tr>
<tr name="1235" id="1235">
<td><a id="l1235" class='ln'>1235</a></td><td><span class="br">{</span></td></tr>
<tr name="1236" id="1236">
<td><a id="l1236" class='ln'>1236</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1237" id="1237">
<td><a id="l1237" class='ln'>1237</a></td><td>  <a id="1237c3" class="tk">assert_param</a>(<a id="1237c16" class="tk">IS_RCC_APB2_PERIPH</a>(<a id="1237c35" class="tk">RCC_APB2Periph</a>));</td></tr>
<tr name="1238" id="1238">
<td><a id="l1238" class='ln'>1238</a></td><td>  <a id="1238c3" class="tk">assert_param</a>(<a id="1238c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1238c36" class="tk">NewState</a>));</td></tr>
<tr name="1239" id="1239">
<td><a id="l1239" class='ln'>1239</a></td><td></td></tr>
<tr name="1240" id="1240">
<td><a id="l1240" class='ln'>1240</a></td><td>  <span class="kw">if</span> (<a id="1240c7" class="tk">NewState</a> <a id="1240c16" class="tk">!=</a> <a id="1240c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1241" id="1241">
<td><a id="l1241" class='ln'>1241</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1242" id="1242">
<td><a id="l1242" class='ln'>1242</a></td><td>    <a id="1242c5" class="tk">RCC</a>-&gt;<a id="1242c10" class="tk">APB2ENR</a> <a id="1242c18" class="tk">|=</a> <a id="1242c21" class="tk">RCC_APB2Periph</a>;</td></tr>
<tr name="1243" id="1243">
<td><a id="l1243" class='ln'>1243</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1244" id="1244">
<td><a id="l1244" class='ln'>1244</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1245" id="1245">
<td><a id="l1245" class='ln'>1245</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1246" id="1246">
<td><a id="l1246" class='ln'>1246</a></td><td>    <a id="1246c5" class="tk">RCC</a>-&gt;<a id="1246c10" class="tk">APB2ENR</a> <a id="1246c18" class="tk">&amp;=</a> <a id="1246c21" class="tk">~</a><a id="1246c22" class="tk">RCC_APB2Periph</a>;</td></tr>
<tr name="1247" id="1247">
<td><a id="l1247" class='ln'>1247</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1248" id="1248">
<td><a id="l1248" class='ln'>1248</a></td><td><span class="br">}</span></td></tr>
<tr name="1249" id="1249">
<td><a id="l1249" class='ln'>1249</a></td><td></td></tr>
<tr name="1250" id="1250">
<td><a id="l1250" class='ln'>1250</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1251" id="1251">
<td><a id="l1251" class='ln'>1251</a></td><td><span class="ct">  * @brief  Forces or releases AHB1 peripheral reset.</span></td></tr>
<tr name="1252" id="1252">
<td><a id="l1252" class='ln'>1252</a></td><td><span class="ct">  * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.</span></td></tr>
<tr name="1253" id="1253">
<td><a id="l1253" class='ln'>1253</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1254" id="1254">
<td><a id="l1254" class='ln'>1254</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock</span></td></tr>
<tr name="1255" id="1255">
<td><a id="l1255" class='ln'>1255</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock </span></td></tr>
<tr name="1256" id="1256">
<td><a id="l1256" class='ln'>1256</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock</span></td></tr>
<tr name="1257" id="1257">
<td><a id="l1257" class='ln'>1257</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock</span></td></tr>
<tr name="1258" id="1258">
<td><a id="l1258" class='ln'>1258</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock</span></td></tr>
<tr name="1259" id="1259">
<td><a id="l1259" class='ln'>1259</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock</span></td></tr>
<tr name="1260" id="1260">
<td><a id="l1260" class='ln'>1260</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock</span></td></tr>
<tr name="1261" id="1261">
<td><a id="l1261" class='ln'>1261</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock</span></td></tr>
<tr name="1262" id="1262">
<td><a id="l1262" class='ln'>1262</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock</span></td></tr>
<tr name="1263" id="1263">
<td><a id="l1263" class='ln'>1263</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_CRC:     CRC clock</span></td></tr>
<tr name="1264" id="1264">
<td><a id="l1264" class='ln'>1264</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock</span></td></tr>
<tr name="1265" id="1265">
<td><a id="l1265" class='ln'>1265</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock</span></td></tr>
<tr name="1266" id="1266">
<td><a id="l1266" class='ln'>1266</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock</span></td></tr>
<tr name="1267" id="1267">
<td><a id="l1267" class='ln'>1267</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock</span></td></tr>
<tr name="1268" id="1268">
<td><a id="l1268" class='ln'>1268</a></td><td><span class="ct">  *                  </span></td></tr>
<tr name="1269" id="1269">
<td><a id="l1269" class='ln'>1269</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral reset.</span></td></tr>
<tr name="1270" id="1270">
<td><a id="l1270" class='ln'>1270</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1271" id="1271">
<td><a id="l1271" class='ln'>1271</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1272" id="1272">
<td><a id="l1272" class='ln'>1272</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1273" id="1273">
<td><a id="l1273" class='ln'>1273</a></td><td><span class="kw">void</span> <a id="1273c6" class="tk">RCC_AHB1PeriphResetCmd</a>(<a id="1273c29" class="tk">uint32_t</a> <a id="1273c38" class="tk">RCC_AHB1Periph</a>, <a id="1273c54" class="tk">FunctionalState</a> <a id="1273c70" class="tk">NewState</a>)</td></tr>
<tr name="1274" id="1274">
<td><a id="l1274" class='ln'>1274</a></td><td><span class="br">{</span></td></tr>
<tr name="1275" id="1275">
<td><a id="l1275" class='ln'>1275</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1276" id="1276">
<td><a id="l1276" class='ln'>1276</a></td><td>  <a id="1276c3" class="tk">assert_param</a>(<a id="1276c16" class="tk">IS_RCC_AHB1_RESET_PERIPH</a>(<a id="1276c41" class="tk">RCC_AHB1Periph</a>));</td></tr>
<tr name="1277" id="1277">
<td><a id="l1277" class='ln'>1277</a></td><td>  <a id="1277c3" class="tk">assert_param</a>(<a id="1277c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1277c36" class="tk">NewState</a>));</td></tr>
<tr name="1278" id="1278">
<td><a id="l1278" class='ln'>1278</a></td><td></td></tr>
<tr name="1279" id="1279">
<td><a id="l1279" class='ln'>1279</a></td><td>  <span class="kw">if</span> (<a id="1279c7" class="tk">NewState</a> <a id="1279c16" class="tk">!=</a> <a id="1279c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1280" id="1280">
<td><a id="l1280" class='ln'>1280</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1281" id="1281">
<td><a id="l1281" class='ln'>1281</a></td><td>    <a id="1281c5" class="tk">RCC</a>-&gt;<a id="1281c10" class="tk">AHB1RSTR</a> <a id="1281c19" class="tk">|=</a> <a id="1281c22" class="tk">RCC_AHB1Periph</a>;</td></tr>
<tr name="1282" id="1282">
<td><a id="l1282" class='ln'>1282</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1283" id="1283">
<td><a id="l1283" class='ln'>1283</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1284" id="1284">
<td><a id="l1284" class='ln'>1284</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1285" id="1285">
<td><a id="l1285" class='ln'>1285</a></td><td>    <a id="1285c5" class="tk">RCC</a>-&gt;<a id="1285c10" class="tk">AHB1RSTR</a> <a id="1285c19" class="tk">&amp;=</a> <a id="1285c22" class="tk">~</a><a id="1285c23" class="tk">RCC_AHB1Periph</a>;</td></tr>
<tr name="1286" id="1286">
<td><a id="l1286" class='ln'>1286</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1287" id="1287">
<td><a id="l1287" class='ln'>1287</a></td><td><span class="br">}</span></td></tr>
<tr name="1288" id="1288">
<td><a id="l1288" class='ln'>1288</a></td><td></td></tr>
<tr name="1289" id="1289">
<td><a id="l1289" class='ln'>1289</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1290" id="1290">
<td><a id="l1290" class='ln'>1290</a></td><td><span class="ct">  * @brief  Forces or releases AHB2 peripheral reset.</span></td></tr>
<tr name="1291" id="1291">
<td><a id="l1291" class='ln'>1291</a></td><td><span class="ct">  * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.</span></td></tr>
<tr name="1292" id="1292">
<td><a id="l1292" class='ln'>1292</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1293" id="1293">
<td><a id="l1293" class='ln'>1293</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_DCMI:   DCMI clock</span></td></tr>
<tr name="1294" id="1294">
<td><a id="l1294" class='ln'>1294</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_CRYP:   CRYP clock</span></td></tr>
<tr name="1295" id="1295">
<td><a id="l1295" class='ln'>1295</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_HASH:   HASH clock</span></td></tr>
<tr name="1296" id="1296">
<td><a id="l1296" class='ln'>1296</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_RNG:    RNG clock</span></td></tr>
<tr name="1297" id="1297">
<td><a id="l1297" class='ln'>1297</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock</span></td></tr>
<tr name="1298" id="1298">
<td><a id="l1298" class='ln'>1298</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral reset.</span></td></tr>
<tr name="1299" id="1299">
<td><a id="l1299" class='ln'>1299</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1300" id="1300">
<td><a id="l1300" class='ln'>1300</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1301" id="1301">
<td><a id="l1301" class='ln'>1301</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1302" id="1302">
<td><a id="l1302" class='ln'>1302</a></td><td><span class="kw">void</span> <a id="1302c6" class="tk">RCC_AHB2PeriphResetCmd</a>(<a id="1302c29" class="tk">uint32_t</a> <a id="1302c38" class="tk">RCC_AHB2Periph</a>, <a id="1302c54" class="tk">FunctionalState</a> <a id="1302c70" class="tk">NewState</a>)</td></tr>
<tr name="1303" id="1303">
<td><a id="l1303" class='ln'>1303</a></td><td><span class="br">{</span></td></tr>
<tr name="1304" id="1304">
<td><a id="l1304" class='ln'>1304</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1305" id="1305">
<td><a id="l1305" class='ln'>1305</a></td><td>  <a id="1305c3" class="tk">assert_param</a>(<a id="1305c16" class="tk">IS_RCC_AHB2_PERIPH</a>(<a id="1305c35" class="tk">RCC_AHB2Periph</a>));</td></tr>
<tr name="1306" id="1306">
<td><a id="l1306" class='ln'>1306</a></td><td>  <a id="1306c3" class="tk">assert_param</a>(<a id="1306c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1306c36" class="tk">NewState</a>));</td></tr>
<tr name="1307" id="1307">
<td><a id="l1307" class='ln'>1307</a></td><td></td></tr>
<tr name="1308" id="1308">
<td><a id="l1308" class='ln'>1308</a></td><td>  <span class="kw">if</span> (<a id="1308c7" class="tk">NewState</a> <a id="1308c16" class="tk">!=</a> <a id="1308c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1309" id="1309">
<td><a id="l1309" class='ln'>1309</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1310" id="1310">
<td><a id="l1310" class='ln'>1310</a></td><td>    <a id="1310c5" class="tk">RCC</a>-&gt;<a id="1310c10" class="tk">AHB2RSTR</a> <a id="1310c19" class="tk">|=</a> <a id="1310c22" class="tk">RCC_AHB2Periph</a>;</td></tr>
<tr name="1311" id="1311">
<td><a id="l1311" class='ln'>1311</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1312" id="1312">
<td><a id="l1312" class='ln'>1312</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1313" id="1313">
<td><a id="l1313" class='ln'>1313</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1314" id="1314">
<td><a id="l1314" class='ln'>1314</a></td><td>    <a id="1314c5" class="tk">RCC</a>-&gt;<a id="1314c10" class="tk">AHB2RSTR</a> <a id="1314c19" class="tk">&amp;=</a> <a id="1314c22" class="tk">~</a><a id="1314c23" class="tk">RCC_AHB2Periph</a>;</td></tr>
<tr name="1315" id="1315">
<td><a id="l1315" class='ln'>1315</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1316" id="1316">
<td><a id="l1316" class='ln'>1316</a></td><td><span class="br">}</span></td></tr>
<tr name="1317" id="1317">
<td><a id="l1317" class='ln'>1317</a></td><td></td></tr>
<tr name="1318" id="1318">
<td><a id="l1318" class='ln'>1318</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1319" id="1319">
<td><a id="l1319" class='ln'>1319</a></td><td><span class="ct">  * @brief  Forces or releases AHB3 peripheral reset.</span></td></tr>
<tr name="1320" id="1320">
<td><a id="l1320" class='ln'>1320</a></td><td><span class="ct">  * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.</span></td></tr>
<tr name="1321" id="1321">
<td><a id="l1321" class='ln'>1321</a></td><td><span class="ct">  *          This parameter must be: RCC_AHB3Periph_FSMC</span></td></tr>
<tr name="1322" id="1322">
<td><a id="l1322" class='ln'>1322</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral reset.</span></td></tr>
<tr name="1323" id="1323">
<td><a id="l1323" class='ln'>1323</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1324" id="1324">
<td><a id="l1324" class='ln'>1324</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1325" id="1325">
<td><a id="l1325" class='ln'>1325</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1326" id="1326">
<td><a id="l1326" class='ln'>1326</a></td><td><span class="kw">void</span> <a id="1326c6" class="tk">RCC_AHB3PeriphResetCmd</a>(<a id="1326c29" class="tk">uint32_t</a> <a id="1326c38" class="tk">RCC_AHB3Periph</a>, <a id="1326c54" class="tk">FunctionalState</a> <a id="1326c70" class="tk">NewState</a>)</td></tr>
<tr name="1327" id="1327">
<td><a id="l1327" class='ln'>1327</a></td><td><span class="br">{</span></td></tr>
<tr name="1328" id="1328">
<td><a id="l1328" class='ln'>1328</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1329" id="1329">
<td><a id="l1329" class='ln'>1329</a></td><td>  <a id="1329c3" class="tk">assert_param</a>(<a id="1329c16" class="tk">IS_RCC_AHB3_PERIPH</a>(<a id="1329c35" class="tk">RCC_AHB3Periph</a>));</td></tr>
<tr name="1330" id="1330">
<td><a id="l1330" class='ln'>1330</a></td><td>  <a id="1330c3" class="tk">assert_param</a>(<a id="1330c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1330c36" class="tk">NewState</a>));</td></tr>
<tr name="1331" id="1331">
<td><a id="l1331" class='ln'>1331</a></td><td></td></tr>
<tr name="1332" id="1332">
<td><a id="l1332" class='ln'>1332</a></td><td>  <span class="kw">if</span> (<a id="1332c7" class="tk">NewState</a> <a id="1332c16" class="tk">!=</a> <a id="1332c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1333" id="1333">
<td><a id="l1333" class='ln'>1333</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1334" id="1334">
<td><a id="l1334" class='ln'>1334</a></td><td>    <a id="1334c5" class="tk">RCC</a>-&gt;<a id="1334c10" class="tk">AHB3RSTR</a> <a id="1334c19" class="tk">|=</a> <a id="1334c22" class="tk">RCC_AHB3Periph</a>;</td></tr>
<tr name="1335" id="1335">
<td><a id="l1335" class='ln'>1335</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1336" id="1336">
<td><a id="l1336" class='ln'>1336</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1337" id="1337">
<td><a id="l1337" class='ln'>1337</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1338" id="1338">
<td><a id="l1338" class='ln'>1338</a></td><td>    <a id="1338c5" class="tk">RCC</a>-&gt;<a id="1338c10" class="tk">AHB3RSTR</a> <a id="1338c19" class="tk">&amp;=</a> <a id="1338c22" class="tk">~</a><a id="1338c23" class="tk">RCC_AHB3Periph</a>;</td></tr>
<tr name="1339" id="1339">
<td><a id="l1339" class='ln'>1339</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1340" id="1340">
<td><a id="l1340" class='ln'>1340</a></td><td><span class="br">}</span></td></tr>
<tr name="1341" id="1341">
<td><a id="l1341" class='ln'>1341</a></td><td></td></tr>
<tr name="1342" id="1342">
<td><a id="l1342" class='ln'>1342</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1343" id="1343">
<td><a id="l1343" class='ln'>1343</a></td><td><span class="ct">  * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.</span></td></tr>
<tr name="1344" id="1344">
<td><a id="l1344" class='ln'>1344</a></td><td><span class="ct">  * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.</span></td></tr>
<tr name="1345" id="1345">
<td><a id="l1345" class='ln'>1345</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1346" id="1346">
<td><a id="l1346" class='ln'>1346</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM2:   TIM2 clock</span></td></tr>
<tr name="1347" id="1347">
<td><a id="l1347" class='ln'>1347</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM3:   TIM3 clock</span></td></tr>
<tr name="1348" id="1348">
<td><a id="l1348" class='ln'>1348</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM4:   TIM4 clock</span></td></tr>
<tr name="1349" id="1349">
<td><a id="l1349" class='ln'>1349</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM5:   TIM5 clock</span></td></tr>
<tr name="1350" id="1350">
<td><a id="l1350" class='ln'>1350</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM6:   TIM6 clock</span></td></tr>
<tr name="1351" id="1351">
<td><a id="l1351" class='ln'>1351</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM7:   TIM7 clock</span></td></tr>
<tr name="1352" id="1352">
<td><a id="l1352" class='ln'>1352</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM12:  TIM12 clock</span></td></tr>
<tr name="1353" id="1353">
<td><a id="l1353" class='ln'>1353</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM13:  TIM13 clock</span></td></tr>
<tr name="1354" id="1354">
<td><a id="l1354" class='ln'>1354</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM14:  TIM14 clock</span></td></tr>
<tr name="1355" id="1355">
<td><a id="l1355" class='ln'>1355</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_WWDG:   WWDG clock</span></td></tr>
<tr name="1356" id="1356">
<td><a id="l1356" class='ln'>1356</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_SPI2:   SPI2 clock</span></td></tr>
<tr name="1357" id="1357">
<td><a id="l1357" class='ln'>1357</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_SPI3:   SPI3 clock</span></td></tr>
<tr name="1358" id="1358">
<td><a id="l1358" class='ln'>1358</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_USART2: USART2 clock</span></td></tr>
<tr name="1359" id="1359">
<td><a id="l1359" class='ln'>1359</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_USART3: USART3 clock</span></td></tr>
<tr name="1360" id="1360">
<td><a id="l1360" class='ln'>1360</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_UART4:  UART4 clock</span></td></tr>
<tr name="1361" id="1361">
<td><a id="l1361" class='ln'>1361</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_UART5:  UART5 clock</span></td></tr>
<tr name="1362" id="1362">
<td><a id="l1362" class='ln'>1362</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_I2C1:   I2C1 clock</span></td></tr>
<tr name="1363" id="1363">
<td><a id="l1363" class='ln'>1363</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_I2C2:   I2C2 clock</span></td></tr>
<tr name="1364" id="1364">
<td><a id="l1364" class='ln'>1364</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_I2C3:   I2C3 clock</span></td></tr>
<tr name="1365" id="1365">
<td><a id="l1365" class='ln'>1365</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_CAN1:   CAN1 clock</span></td></tr>
<tr name="1366" id="1366">
<td><a id="l1366" class='ln'>1366</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_CAN2:   CAN2 clock</span></td></tr>
<tr name="1367" id="1367">
<td><a id="l1367" class='ln'>1367</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_PWR:    PWR clock</span></td></tr>
<tr name="1368" id="1368">
<td><a id="l1368" class='ln'>1368</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_DAC:    DAC clock</span></td></tr>
<tr name="1369" id="1369">
<td><a id="l1369" class='ln'>1369</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral reset.</span></td></tr>
<tr name="1370" id="1370">
<td><a id="l1370" class='ln'>1370</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1371" id="1371">
<td><a id="l1371" class='ln'>1371</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1372" id="1372">
<td><a id="l1372" class='ln'>1372</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1373" id="1373">
<td><a id="l1373" class='ln'>1373</a></td><td><span class="kw">void</span> <a id="1373c6" class="tk">RCC_APB1PeriphResetCmd</a>(<a id="1373c29" class="tk">uint32_t</a> <a id="1373c38" class="tk">RCC_APB1Periph</a>, <a id="1373c54" class="tk">FunctionalState</a> <a id="1373c70" class="tk">NewState</a>)</td></tr>
<tr name="1374" id="1374">
<td><a id="l1374" class='ln'>1374</a></td><td><span class="br">{</span></td></tr>
<tr name="1375" id="1375">
<td><a id="l1375" class='ln'>1375</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1376" id="1376">
<td><a id="l1376" class='ln'>1376</a></td><td>  <a id="1376c3" class="tk">assert_param</a>(<a id="1376c16" class="tk">IS_RCC_APB1_PERIPH</a>(<a id="1376c35" class="tk">RCC_APB1Periph</a>));</td></tr>
<tr name="1377" id="1377">
<td><a id="l1377" class='ln'>1377</a></td><td>  <a id="1377c3" class="tk">assert_param</a>(<a id="1377c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1377c36" class="tk">NewState</a>));</td></tr>
<tr name="1378" id="1378">
<td><a id="l1378" class='ln'>1378</a></td><td>  <span class="kw">if</span> (<a id="1378c7" class="tk">NewState</a> <a id="1378c16" class="tk">!=</a> <a id="1378c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1379" id="1379">
<td><a id="l1379" class='ln'>1379</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1380" id="1380">
<td><a id="l1380" class='ln'>1380</a></td><td>    <a id="1380c5" class="tk">RCC</a>-&gt;<a id="1380c10" class="tk">APB1RSTR</a> <a id="1380c19" class="tk">|=</a> <a id="1380c22" class="tk">RCC_APB1Periph</a>;</td></tr>
<tr name="1381" id="1381">
<td><a id="l1381" class='ln'>1381</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1382" id="1382">
<td><a id="l1382" class='ln'>1382</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1383" id="1383">
<td><a id="l1383" class='ln'>1383</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1384" id="1384">
<td><a id="l1384" class='ln'>1384</a></td><td>    <a id="1384c5" class="tk">RCC</a>-&gt;<a id="1384c10" class="tk">APB1RSTR</a> <a id="1384c19" class="tk">&amp;=</a> <a id="1384c22" class="tk">~</a><a id="1384c23" class="tk">RCC_APB1Periph</a>;</td></tr>
<tr name="1385" id="1385">
<td><a id="l1385" class='ln'>1385</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1386" id="1386">
<td><a id="l1386" class='ln'>1386</a></td><td><span class="br">}</span></td></tr>
<tr name="1387" id="1387">
<td><a id="l1387" class='ln'>1387</a></td><td></td></tr>
<tr name="1388" id="1388">
<td><a id="l1388" class='ln'>1388</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1389" id="1389">
<td><a id="l1389" class='ln'>1389</a></td><td><span class="ct">  * @brief  Forces or releases High Speed APB (APB2) peripheral reset.</span></td></tr>
<tr name="1390" id="1390">
<td><a id="l1390" class='ln'>1390</a></td><td><span class="ct">  * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.</span></td></tr>
<tr name="1391" id="1391">
<td><a id="l1391" class='ln'>1391</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1392" id="1392">
<td><a id="l1392" class='ln'>1392</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM1:   TIM1 clock</span></td></tr>
<tr name="1393" id="1393">
<td><a id="l1393" class='ln'>1393</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM8:   TIM8 clock</span></td></tr>
<tr name="1394" id="1394">
<td><a id="l1394" class='ln'>1394</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_USART1: USART1 clock</span></td></tr>
<tr name="1395" id="1395">
<td><a id="l1395" class='ln'>1395</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_USART6: USART6 clock</span></td></tr>
<tr name="1396" id="1396">
<td><a id="l1396" class='ln'>1396</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_ADC1:   ADC1 clock</span></td></tr>
<tr name="1397" id="1397">
<td><a id="l1397" class='ln'>1397</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_ADC2:   ADC2 clock</span></td></tr>
<tr name="1398" id="1398">
<td><a id="l1398" class='ln'>1398</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_ADC3:   ADC3 clock</span></td></tr>
<tr name="1399" id="1399">
<td><a id="l1399" class='ln'>1399</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_SDIO:   SDIO clock</span></td></tr>
<tr name="1400" id="1400">
<td><a id="l1400" class='ln'>1400</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_SPI1:   SPI1 clock</span></td></tr>
<tr name="1401" id="1401">
<td><a id="l1401" class='ln'>1401</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock</span></td></tr>
<tr name="1402" id="1402">
<td><a id="l1402" class='ln'>1402</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM9:   TIM9 clock</span></td></tr>
<tr name="1403" id="1403">
<td><a id="l1403" class='ln'>1403</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM10:  TIM10 clock</span></td></tr>
<tr name="1404" id="1404">
<td><a id="l1404" class='ln'>1404</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM11:  TIM11 clock</span></td></tr>
<tr name="1405" id="1405">
<td><a id="l1405" class='ln'>1405</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral reset.</span></td></tr>
<tr name="1406" id="1406">
<td><a id="l1406" class='ln'>1406</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1407" id="1407">
<td><a id="l1407" class='ln'>1407</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1408" id="1408">
<td><a id="l1408" class='ln'>1408</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1409" id="1409">
<td><a id="l1409" class='ln'>1409</a></td><td><span class="kw">void</span> <a id="1409c6" class="tk">RCC_APB2PeriphResetCmd</a>(<a id="1409c29" class="tk">uint32_t</a> <a id="1409c38" class="tk">RCC_APB2Periph</a>, <a id="1409c54" class="tk">FunctionalState</a> <a id="1409c70" class="tk">NewState</a>)</td></tr>
<tr name="1410" id="1410">
<td><a id="l1410" class='ln'>1410</a></td><td><span class="br">{</span></td></tr>
<tr name="1411" id="1411">
<td><a id="l1411" class='ln'>1411</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1412" id="1412">
<td><a id="l1412" class='ln'>1412</a></td><td>  <a id="1412c3" class="tk">assert_param</a>(<a id="1412c16" class="tk">IS_RCC_APB2_RESET_PERIPH</a>(<a id="1412c41" class="tk">RCC_APB2Periph</a>));</td></tr>
<tr name="1413" id="1413">
<td><a id="l1413" class='ln'>1413</a></td><td>  <a id="1413c3" class="tk">assert_param</a>(<a id="1413c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1413c36" class="tk">NewState</a>));</td></tr>
<tr name="1414" id="1414">
<td><a id="l1414" class='ln'>1414</a></td><td>  <span class="kw">if</span> (<a id="1414c7" class="tk">NewState</a> <a id="1414c16" class="tk">!=</a> <a id="1414c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1415" id="1415">
<td><a id="l1415" class='ln'>1415</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1416" id="1416">
<td><a id="l1416" class='ln'>1416</a></td><td>    <a id="1416c5" class="tk">RCC</a>-&gt;<a id="1416c10" class="tk">APB2RSTR</a> <a id="1416c19" class="tk">|=</a> <a id="1416c22" class="tk">RCC_APB2Periph</a>;</td></tr>
<tr name="1417" id="1417">
<td><a id="l1417" class='ln'>1417</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1418" id="1418">
<td><a id="l1418" class='ln'>1418</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1419" id="1419">
<td><a id="l1419" class='ln'>1419</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1420" id="1420">
<td><a id="l1420" class='ln'>1420</a></td><td>    <a id="1420c5" class="tk">RCC</a>-&gt;<a id="1420c10" class="tk">APB2RSTR</a> <a id="1420c19" class="tk">&amp;=</a> <a id="1420c22" class="tk">~</a><a id="1420c23" class="tk">RCC_APB2Periph</a>;</td></tr>
<tr name="1421" id="1421">
<td><a id="l1421" class='ln'>1421</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1422" id="1422">
<td><a id="l1422" class='ln'>1422</a></td><td><span class="br">}</span></td></tr>
<tr name="1423" id="1423">
<td><a id="l1423" class='ln'>1423</a></td><td></td></tr>
<tr name="1424" id="1424">
<td><a id="l1424" class='ln'>1424</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1425" id="1425">
<td><a id="l1425" class='ln'>1425</a></td><td><span class="ct">  * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.</span></td></tr>
<tr name="1426" id="1426">
<td><a id="l1426" class='ln'>1426</a></td><td><span class="ct">  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce</span></td></tr>
<tr name="1427" id="1427">
<td><a id="l1427" class='ln'>1427</a></td><td><span class="ct">  *         power consumption.</span></td></tr>
<tr name="1428" id="1428">
<td><a id="l1428" class='ln'>1428</a></td><td><span class="ct">  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.</span></td></tr>
<tr name="1429" id="1429">
<td><a id="l1429" class='ln'>1429</a></td><td><span class="ct">  * @note   By default, all peripheral clocks are enabled during SLEEP mode.</span></td></tr>
<tr name="1430" id="1430">
<td><a id="l1430" class='ln'>1430</a></td><td><span class="ct">  * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.</span></td></tr>
<tr name="1431" id="1431">
<td><a id="l1431" class='ln'>1431</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1432" id="1432">
<td><a id="l1432" class='ln'>1432</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock</span></td></tr>
<tr name="1433" id="1433">
<td><a id="l1433" class='ln'>1433</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock </span></td></tr>
<tr name="1434" id="1434">
<td><a id="l1434" class='ln'>1434</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock</span></td></tr>
<tr name="1435" id="1435">
<td><a id="l1435" class='ln'>1435</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock</span></td></tr>
<tr name="1436" id="1436">
<td><a id="l1436" class='ln'>1436</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock</span></td></tr>
<tr name="1437" id="1437">
<td><a id="l1437" class='ln'>1437</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock</span></td></tr>
<tr name="1438" id="1438">
<td><a id="l1438" class='ln'>1438</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock</span></td></tr>
<tr name="1439" id="1439">
<td><a id="l1439" class='ln'>1439</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock</span></td></tr>
<tr name="1440" id="1440">
<td><a id="l1440" class='ln'>1440</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock</span></td></tr>
<tr name="1441" id="1441">
<td><a id="l1441" class='ln'>1441</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_CRC:         CRC clock</span></td></tr>
<tr name="1442" id="1442">
<td><a id="l1442" class='ln'>1442</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock</span></td></tr>
<tr name="1443" id="1443">
<td><a id="l1443" class='ln'>1443</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock</span></td></tr>
<tr name="1444" id="1444">
<td><a id="l1444" class='ln'>1444</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock</span></td></tr>
<tr name="1445" id="1445">
<td><a id="l1445" class='ln'>1445</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock</span></td></tr>
<tr name="1446" id="1446">
<td><a id="l1446" class='ln'>1446</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock</span></td></tr>
<tr name="1447" id="1447">
<td><a id="l1447" class='ln'>1447</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock</span></td></tr>
<tr name="1448" id="1448">
<td><a id="l1448" class='ln'>1448</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock</span></td></tr>
<tr name="1449" id="1449">
<td><a id="l1449" class='ln'>1449</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock</span></td></tr>
<tr name="1450" id="1450">
<td><a id="l1450" class='ln'>1450</a></td><td><span class="ct">  *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock</span></td></tr>
<tr name="1451" id="1451">
<td><a id="l1451" class='ln'>1451</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral clock.</span></td></tr>
<tr name="1452" id="1452">
<td><a id="l1452" class='ln'>1452</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1453" id="1453">
<td><a id="l1453" class='ln'>1453</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1454" id="1454">
<td><a id="l1454" class='ln'>1454</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1455" id="1455">
<td><a id="l1455" class='ln'>1455</a></td><td><span class="kw">void</span> <a id="1455c6" class="tk">RCC_AHB1PeriphClockLPModeCmd</a>(<a id="1455c35" class="tk">uint32_t</a> <a id="1455c44" class="tk">RCC_AHB1Periph</a>, <a id="1455c60" class="tk">FunctionalState</a> <a id="1455c76" class="tk">NewState</a>)</td></tr>
<tr name="1456" id="1456">
<td><a id="l1456" class='ln'>1456</a></td><td><span class="br">{</span></td></tr>
<tr name="1457" id="1457">
<td><a id="l1457" class='ln'>1457</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1458" id="1458">
<td><a id="l1458" class='ln'>1458</a></td><td>  <a id="1458c3" class="tk">assert_param</a>(<a id="1458c16" class="tk">IS_RCC_AHB1_LPMODE_PERIPH</a>(<a id="1458c42" class="tk">RCC_AHB1Periph</a>));</td></tr>
<tr name="1459" id="1459">
<td><a id="l1459" class='ln'>1459</a></td><td>  <a id="1459c3" class="tk">assert_param</a>(<a id="1459c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1459c36" class="tk">NewState</a>));</td></tr>
<tr name="1460" id="1460">
<td><a id="l1460" class='ln'>1460</a></td><td>  <span class="kw">if</span> (<a id="1460c7" class="tk">NewState</a> <a id="1460c16" class="tk">!=</a> <a id="1460c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1461" id="1461">
<td><a id="l1461" class='ln'>1461</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1462" id="1462">
<td><a id="l1462" class='ln'>1462</a></td><td>    <a id="1462c5" class="tk">RCC</a>-&gt;<a id="1462c10" class="tk">AHB1LPENR</a> <a id="1462c20" class="tk">|=</a> <a id="1462c23" class="tk">RCC_AHB1Periph</a>;</td></tr>
<tr name="1463" id="1463">
<td><a id="l1463" class='ln'>1463</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1464" id="1464">
<td><a id="l1464" class='ln'>1464</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1465" id="1465">
<td><a id="l1465" class='ln'>1465</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1466" id="1466">
<td><a id="l1466" class='ln'>1466</a></td><td>    <a id="1466c5" class="tk">RCC</a>-&gt;<a id="1466c10" class="tk">AHB1LPENR</a> <a id="1466c20" class="tk">&amp;=</a> <a id="1466c23" class="tk">~</a><a id="1466c24" class="tk">RCC_AHB1Periph</a>;</td></tr>
<tr name="1467" id="1467">
<td><a id="l1467" class='ln'>1467</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1468" id="1468">
<td><a id="l1468" class='ln'>1468</a></td><td><span class="br">}</span></td></tr>
<tr name="1469" id="1469">
<td><a id="l1469" class='ln'>1469</a></td><td></td></tr>
<tr name="1470" id="1470">
<td><a id="l1470" class='ln'>1470</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1471" id="1471">
<td><a id="l1471" class='ln'>1471</a></td><td><span class="ct">  * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.</span></td></tr>
<tr name="1472" id="1472">
<td><a id="l1472" class='ln'>1472</a></td><td><span class="ct">  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce</span></td></tr>
<tr name="1473" id="1473">
<td><a id="l1473" class='ln'>1473</a></td><td><span class="ct">  *           power consumption.</span></td></tr>
<tr name="1474" id="1474">
<td><a id="l1474" class='ln'>1474</a></td><td><span class="ct">  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.</span></td></tr>
<tr name="1475" id="1475">
<td><a id="l1475" class='ln'>1475</a></td><td><span class="ct">  * @note   By default, all peripheral clocks are enabled during SLEEP mode.</span></td></tr>
<tr name="1476" id="1476">
<td><a id="l1476" class='ln'>1476</a></td><td><span class="ct">  * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.</span></td></tr>
<tr name="1477" id="1477">
<td><a id="l1477" class='ln'>1477</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1478" id="1478">
<td><a id="l1478" class='ln'>1478</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_DCMI:   DCMI clock</span></td></tr>
<tr name="1479" id="1479">
<td><a id="l1479" class='ln'>1479</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_CRYP:   CRYP clock</span></td></tr>
<tr name="1480" id="1480">
<td><a id="l1480" class='ln'>1480</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_HASH:   HASH clock</span></td></tr>
<tr name="1481" id="1481">
<td><a id="l1481" class='ln'>1481</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_RNG:    RNG clock</span></td></tr>
<tr name="1482" id="1482">
<td><a id="l1482" class='ln'>1482</a></td><td><span class="ct">  *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  </span></td></tr>
<tr name="1483" id="1483">
<td><a id="l1483" class='ln'>1483</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral clock.</span></td></tr>
<tr name="1484" id="1484">
<td><a id="l1484" class='ln'>1484</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1485" id="1485">
<td><a id="l1485" class='ln'>1485</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1486" id="1486">
<td><a id="l1486" class='ln'>1486</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1487" id="1487">
<td><a id="l1487" class='ln'>1487</a></td><td><span class="kw">void</span> <a id="1487c6" class="tk">RCC_AHB2PeriphClockLPModeCmd</a>(<a id="1487c35" class="tk">uint32_t</a> <a id="1487c44" class="tk">RCC_AHB2Periph</a>, <a id="1487c60" class="tk">FunctionalState</a> <a id="1487c76" class="tk">NewState</a>)</td></tr>
<tr name="1488" id="1488">
<td><a id="l1488" class='ln'>1488</a></td><td><span class="br">{</span></td></tr>
<tr name="1489" id="1489">
<td><a id="l1489" class='ln'>1489</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1490" id="1490">
<td><a id="l1490" class='ln'>1490</a></td><td>  <a id="1490c3" class="tk">assert_param</a>(<a id="1490c16" class="tk">IS_RCC_AHB2_PERIPH</a>(<a id="1490c35" class="tk">RCC_AHB2Periph</a>));</td></tr>
<tr name="1491" id="1491">
<td><a id="l1491" class='ln'>1491</a></td><td>  <a id="1491c3" class="tk">assert_param</a>(<a id="1491c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1491c36" class="tk">NewState</a>));</td></tr>
<tr name="1492" id="1492">
<td><a id="l1492" class='ln'>1492</a></td><td>  <span class="kw">if</span> (<a id="1492c7" class="tk">NewState</a> <a id="1492c16" class="tk">!=</a> <a id="1492c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1493" id="1493">
<td><a id="l1493" class='ln'>1493</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1494" id="1494">
<td><a id="l1494" class='ln'>1494</a></td><td>    <a id="1494c5" class="tk">RCC</a>-&gt;<a id="1494c10" class="tk">AHB2LPENR</a> <a id="1494c20" class="tk">|=</a> <a id="1494c23" class="tk">RCC_AHB2Periph</a>;</td></tr>
<tr name="1495" id="1495">
<td><a id="l1495" class='ln'>1495</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1496" id="1496">
<td><a id="l1496" class='ln'>1496</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1497" id="1497">
<td><a id="l1497" class='ln'>1497</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1498" id="1498">
<td><a id="l1498" class='ln'>1498</a></td><td>    <a id="1498c5" class="tk">RCC</a>-&gt;<a id="1498c10" class="tk">AHB2LPENR</a> <a id="1498c20" class="tk">&amp;=</a> <a id="1498c23" class="tk">~</a><a id="1498c24" class="tk">RCC_AHB2Periph</a>;</td></tr>
<tr name="1499" id="1499">
<td><a id="l1499" class='ln'>1499</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1500" id="1500">
<td><a id="l1500" class='ln'>1500</a></td><td><span class="br">}</span></td></tr>
<tr name="1501" id="1501">
<td><a id="l1501" class='ln'>1501</a></td><td></td></tr>
<tr name="1502" id="1502">
<td><a id="l1502" class='ln'>1502</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1503" id="1503">
<td><a id="l1503" class='ln'>1503</a></td><td><span class="ct">  * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.</span></td></tr>
<tr name="1504" id="1504">
<td><a id="l1504" class='ln'>1504</a></td><td><span class="ct">  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce</span></td></tr>
<tr name="1505" id="1505">
<td><a id="l1505" class='ln'>1505</a></td><td><span class="ct">  *         power consumption.</span></td></tr>
<tr name="1506" id="1506">
<td><a id="l1506" class='ln'>1506</a></td><td><span class="ct">  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.</span></td></tr>
<tr name="1507" id="1507">
<td><a id="l1507" class='ln'>1507</a></td><td><span class="ct">  * @note   By default, all peripheral clocks are enabled during SLEEP mode.</span></td></tr>
<tr name="1508" id="1508">
<td><a id="l1508" class='ln'>1508</a></td><td><span class="ct">  * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.</span></td></tr>
<tr name="1509" id="1509">
<td><a id="l1509" class='ln'>1509</a></td><td><span class="ct">  *          This parameter must be: RCC_AHB3Periph_FSMC</span></td></tr>
<tr name="1510" id="1510">
<td><a id="l1510" class='ln'>1510</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral clock.</span></td></tr>
<tr name="1511" id="1511">
<td><a id="l1511" class='ln'>1511</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1512" id="1512">
<td><a id="l1512" class='ln'>1512</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1513" id="1513">
<td><a id="l1513" class='ln'>1513</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1514" id="1514">
<td><a id="l1514" class='ln'>1514</a></td><td><span class="kw">void</span> <a id="1514c6" class="tk">RCC_AHB3PeriphClockLPModeCmd</a>(<a id="1514c35" class="tk">uint32_t</a> <a id="1514c44" class="tk">RCC_AHB3Periph</a>, <a id="1514c60" class="tk">FunctionalState</a> <a id="1514c76" class="tk">NewState</a>)</td></tr>
<tr name="1515" id="1515">
<td><a id="l1515" class='ln'>1515</a></td><td><span class="br">{</span></td></tr>
<tr name="1516" id="1516">
<td><a id="l1516" class='ln'>1516</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1517" id="1517">
<td><a id="l1517" class='ln'>1517</a></td><td>  <a id="1517c3" class="tk">assert_param</a>(<a id="1517c16" class="tk">IS_RCC_AHB3_PERIPH</a>(<a id="1517c35" class="tk">RCC_AHB3Periph</a>));</td></tr>
<tr name="1518" id="1518">
<td><a id="l1518" class='ln'>1518</a></td><td>  <a id="1518c3" class="tk">assert_param</a>(<a id="1518c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1518c36" class="tk">NewState</a>));</td></tr>
<tr name="1519" id="1519">
<td><a id="l1519" class='ln'>1519</a></td><td>  <span class="kw">if</span> (<a id="1519c7" class="tk">NewState</a> <a id="1519c16" class="tk">!=</a> <a id="1519c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1520" id="1520">
<td><a id="l1520" class='ln'>1520</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1521" id="1521">
<td><a id="l1521" class='ln'>1521</a></td><td>    <a id="1521c5" class="tk">RCC</a>-&gt;<a id="1521c10" class="tk">AHB3LPENR</a> <a id="1521c20" class="tk">|=</a> <a id="1521c23" class="tk">RCC_AHB3Periph</a>;</td></tr>
<tr name="1522" id="1522">
<td><a id="l1522" class='ln'>1522</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1523" id="1523">
<td><a id="l1523" class='ln'>1523</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1524" id="1524">
<td><a id="l1524" class='ln'>1524</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1525" id="1525">
<td><a id="l1525" class='ln'>1525</a></td><td>    <a id="1525c5" class="tk">RCC</a>-&gt;<a id="1525c10" class="tk">AHB3LPENR</a> <a id="1525c20" class="tk">&amp;=</a> <a id="1525c23" class="tk">~</a><a id="1525c24" class="tk">RCC_AHB3Periph</a>;</td></tr>
<tr name="1526" id="1526">
<td><a id="l1526" class='ln'>1526</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1527" id="1527">
<td><a id="l1527" class='ln'>1527</a></td><td><span class="br">}</span></td></tr>
<tr name="1528" id="1528">
<td><a id="l1528" class='ln'>1528</a></td><td></td></tr>
<tr name="1529" id="1529">
<td><a id="l1529" class='ln'>1529</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1530" id="1530">
<td><a id="l1530" class='ln'>1530</a></td><td><span class="ct">  * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.</span></td></tr>
<tr name="1531" id="1531">
<td><a id="l1531" class='ln'>1531</a></td><td><span class="ct">  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce</span></td></tr>
<tr name="1532" id="1532">
<td><a id="l1532" class='ln'>1532</a></td><td><span class="ct">  *         power consumption.</span></td></tr>
<tr name="1533" id="1533">
<td><a id="l1533" class='ln'>1533</a></td><td><span class="ct">  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.</span></td></tr>
<tr name="1534" id="1534">
<td><a id="l1534" class='ln'>1534</a></td><td><span class="ct">  * @note   By default, all peripheral clocks are enabled during SLEEP mode.</span></td></tr>
<tr name="1535" id="1535">
<td><a id="l1535" class='ln'>1535</a></td><td><span class="ct">  * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.</span></td></tr>
<tr name="1536" id="1536">
<td><a id="l1536" class='ln'>1536</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1537" id="1537">
<td><a id="l1537" class='ln'>1537</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM2:   TIM2 clock</span></td></tr>
<tr name="1538" id="1538">
<td><a id="l1538" class='ln'>1538</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM3:   TIM3 clock</span></td></tr>
<tr name="1539" id="1539">
<td><a id="l1539" class='ln'>1539</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM4:   TIM4 clock</span></td></tr>
<tr name="1540" id="1540">
<td><a id="l1540" class='ln'>1540</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM5:   TIM5 clock</span></td></tr>
<tr name="1541" id="1541">
<td><a id="l1541" class='ln'>1541</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM6:   TIM6 clock</span></td></tr>
<tr name="1542" id="1542">
<td><a id="l1542" class='ln'>1542</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM7:   TIM7 clock</span></td></tr>
<tr name="1543" id="1543">
<td><a id="l1543" class='ln'>1543</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM12:  TIM12 clock</span></td></tr>
<tr name="1544" id="1544">
<td><a id="l1544" class='ln'>1544</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM13:  TIM13 clock</span></td></tr>
<tr name="1545" id="1545">
<td><a id="l1545" class='ln'>1545</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_TIM14:  TIM14 clock</span></td></tr>
<tr name="1546" id="1546">
<td><a id="l1546" class='ln'>1546</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_WWDG:   WWDG clock</span></td></tr>
<tr name="1547" id="1547">
<td><a id="l1547" class='ln'>1547</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_SPI2:   SPI2 clock</span></td></tr>
<tr name="1548" id="1548">
<td><a id="l1548" class='ln'>1548</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_SPI3:   SPI3 clock</span></td></tr>
<tr name="1549" id="1549">
<td><a id="l1549" class='ln'>1549</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_USART2: USART2 clock</span></td></tr>
<tr name="1550" id="1550">
<td><a id="l1550" class='ln'>1550</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_USART3: USART3 clock</span></td></tr>
<tr name="1551" id="1551">
<td><a id="l1551" class='ln'>1551</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_UART4:  UART4 clock</span></td></tr>
<tr name="1552" id="1552">
<td><a id="l1552" class='ln'>1552</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_UART5:  UART5 clock</span></td></tr>
<tr name="1553" id="1553">
<td><a id="l1553" class='ln'>1553</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_I2C1:   I2C1 clock</span></td></tr>
<tr name="1554" id="1554">
<td><a id="l1554" class='ln'>1554</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_I2C2:   I2C2 clock</span></td></tr>
<tr name="1555" id="1555">
<td><a id="l1555" class='ln'>1555</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_I2C3:   I2C3 clock</span></td></tr>
<tr name="1556" id="1556">
<td><a id="l1556" class='ln'>1556</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_CAN1:   CAN1 clock</span></td></tr>
<tr name="1557" id="1557">
<td><a id="l1557" class='ln'>1557</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_CAN2:   CAN2 clock</span></td></tr>
<tr name="1558" id="1558">
<td><a id="l1558" class='ln'>1558</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_PWR:    PWR clock</span></td></tr>
<tr name="1559" id="1559">
<td><a id="l1559" class='ln'>1559</a></td><td><span class="ct">  *            @arg RCC_APB1Periph_DAC:    DAC clock</span></td></tr>
<tr name="1560" id="1560">
<td><a id="l1560" class='ln'>1560</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral clock.</span></td></tr>
<tr name="1561" id="1561">
<td><a id="l1561" class='ln'>1561</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1562" id="1562">
<td><a id="l1562" class='ln'>1562</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1563" id="1563">
<td><a id="l1563" class='ln'>1563</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1564" id="1564">
<td><a id="l1564" class='ln'>1564</a></td><td><span class="kw">void</span> <a id="1564c6" class="tk">RCC_APB1PeriphClockLPModeCmd</a>(<a id="1564c35" class="tk">uint32_t</a> <a id="1564c44" class="tk">RCC_APB1Periph</a>, <a id="1564c60" class="tk">FunctionalState</a> <a id="1564c76" class="tk">NewState</a>)</td></tr>
<tr name="1565" id="1565">
<td><a id="l1565" class='ln'>1565</a></td><td><span class="br">{</span></td></tr>
<tr name="1566" id="1566">
<td><a id="l1566" class='ln'>1566</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1567" id="1567">
<td><a id="l1567" class='ln'>1567</a></td><td>  <a id="1567c3" class="tk">assert_param</a>(<a id="1567c16" class="tk">IS_RCC_APB1_PERIPH</a>(<a id="1567c35" class="tk">RCC_APB1Periph</a>));</td></tr>
<tr name="1568" id="1568">
<td><a id="l1568" class='ln'>1568</a></td><td>  <a id="1568c3" class="tk">assert_param</a>(<a id="1568c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1568c36" class="tk">NewState</a>));</td></tr>
<tr name="1569" id="1569">
<td><a id="l1569" class='ln'>1569</a></td><td>  <span class="kw">if</span> (<a id="1569c7" class="tk">NewState</a> <a id="1569c16" class="tk">!=</a> <a id="1569c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1570" id="1570">
<td><a id="l1570" class='ln'>1570</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1571" id="1571">
<td><a id="l1571" class='ln'>1571</a></td><td>    <a id="1571c5" class="tk">RCC</a>-&gt;<a id="1571c10" class="tk">APB1LPENR</a> <a id="1571c20" class="tk">|=</a> <a id="1571c23" class="tk">RCC_APB1Periph</a>;</td></tr>
<tr name="1572" id="1572">
<td><a id="l1572" class='ln'>1572</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1573" id="1573">
<td><a id="l1573" class='ln'>1573</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1574" id="1574">
<td><a id="l1574" class='ln'>1574</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1575" id="1575">
<td><a id="l1575" class='ln'>1575</a></td><td>    <a id="1575c5" class="tk">RCC</a>-&gt;<a id="1575c10" class="tk">APB1LPENR</a> <a id="1575c20" class="tk">&amp;=</a> <a id="1575c23" class="tk">~</a><a id="1575c24" class="tk">RCC_APB1Periph</a>;</td></tr>
<tr name="1576" id="1576">
<td><a id="l1576" class='ln'>1576</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1577" id="1577">
<td><a id="l1577" class='ln'>1577</a></td><td><span class="br">}</span></td></tr>
<tr name="1578" id="1578">
<td><a id="l1578" class='ln'>1578</a></td><td></td></tr>
<tr name="1579" id="1579">
<td><a id="l1579" class='ln'>1579</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1580" id="1580">
<td><a id="l1580" class='ln'>1580</a></td><td><span class="ct">  * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.</span></td></tr>
<tr name="1581" id="1581">
<td><a id="l1581" class='ln'>1581</a></td><td><span class="ct">  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce</span></td></tr>
<tr name="1582" id="1582">
<td><a id="l1582" class='ln'>1582</a></td><td><span class="ct">  *         power consumption.</span></td></tr>
<tr name="1583" id="1583">
<td><a id="l1583" class='ln'>1583</a></td><td><span class="ct">  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.</span></td></tr>
<tr name="1584" id="1584">
<td><a id="l1584" class='ln'>1584</a></td><td><span class="ct">  * @note   By default, all peripheral clocks are enabled during SLEEP mode.</span></td></tr>
<tr name="1585" id="1585">
<td><a id="l1585" class='ln'>1585</a></td><td><span class="ct">  * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.</span></td></tr>
<tr name="1586" id="1586">
<td><a id="l1586" class='ln'>1586</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1587" id="1587">
<td><a id="l1587" class='ln'>1587</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM1:   TIM1 clock</span></td></tr>
<tr name="1588" id="1588">
<td><a id="l1588" class='ln'>1588</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM8:   TIM8 clock</span></td></tr>
<tr name="1589" id="1589">
<td><a id="l1589" class='ln'>1589</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_USART1: USART1 clock</span></td></tr>
<tr name="1590" id="1590">
<td><a id="l1590" class='ln'>1590</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_USART6: USART6 clock</span></td></tr>
<tr name="1591" id="1591">
<td><a id="l1591" class='ln'>1591</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_ADC1:   ADC1 clock</span></td></tr>
<tr name="1592" id="1592">
<td><a id="l1592" class='ln'>1592</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_ADC2:   ADC2 clock</span></td></tr>
<tr name="1593" id="1593">
<td><a id="l1593" class='ln'>1593</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_ADC3:   ADC3 clock</span></td></tr>
<tr name="1594" id="1594">
<td><a id="l1594" class='ln'>1594</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_SDIO:   SDIO clock</span></td></tr>
<tr name="1595" id="1595">
<td><a id="l1595" class='ln'>1595</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_SPI1:   SPI1 clock</span></td></tr>
<tr name="1596" id="1596">
<td><a id="l1596" class='ln'>1596</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock</span></td></tr>
<tr name="1597" id="1597">
<td><a id="l1597" class='ln'>1597</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM9:   TIM9 clock</span></td></tr>
<tr name="1598" id="1598">
<td><a id="l1598" class='ln'>1598</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM10:  TIM10 clock</span></td></tr>
<tr name="1599" id="1599">
<td><a id="l1599" class='ln'>1599</a></td><td><span class="ct">  *            @arg RCC_APB2Periph_TIM11:  TIM11 clock</span></td></tr>
<tr name="1600" id="1600">
<td><a id="l1600" class='ln'>1600</a></td><td><span class="ct">  * @param  NewState: new state of the specified peripheral clock.</span></td></tr>
<tr name="1601" id="1601">
<td><a id="l1601" class='ln'>1601</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1602" id="1602">
<td><a id="l1602" class='ln'>1602</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1603" id="1603">
<td><a id="l1603" class='ln'>1603</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1604" id="1604">
<td><a id="l1604" class='ln'>1604</a></td><td><span class="kw">void</span> <a id="1604c6" class="tk">RCC_APB2PeriphClockLPModeCmd</a>(<a id="1604c35" class="tk">uint32_t</a> <a id="1604c44" class="tk">RCC_APB2Periph</a>, <a id="1604c60" class="tk">FunctionalState</a> <a id="1604c76" class="tk">NewState</a>)</td></tr>
<tr name="1605" id="1605">
<td><a id="l1605" class='ln'>1605</a></td><td><span class="br">{</span></td></tr>
<tr name="1606" id="1606">
<td><a id="l1606" class='ln'>1606</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1607" id="1607">
<td><a id="l1607" class='ln'>1607</a></td><td>  <a id="1607c3" class="tk">assert_param</a>(<a id="1607c16" class="tk">IS_RCC_APB2_PERIPH</a>(<a id="1607c35" class="tk">RCC_APB2Periph</a>));</td></tr>
<tr name="1608" id="1608">
<td><a id="l1608" class='ln'>1608</a></td><td>  <a id="1608c3" class="tk">assert_param</a>(<a id="1608c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1608c36" class="tk">NewState</a>));</td></tr>
<tr name="1609" id="1609">
<td><a id="l1609" class='ln'>1609</a></td><td>  <span class="kw">if</span> (<a id="1609c7" class="tk">NewState</a> <a id="1609c16" class="tk">!=</a> <a id="1609c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1610" id="1610">
<td><a id="l1610" class='ln'>1610</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1611" id="1611">
<td><a id="l1611" class='ln'>1611</a></td><td>    <a id="1611c5" class="tk">RCC</a>-&gt;<a id="1611c10" class="tk">APB2LPENR</a> <a id="1611c20" class="tk">|=</a> <a id="1611c23" class="tk">RCC_APB2Periph</a>;</td></tr>
<tr name="1612" id="1612">
<td><a id="l1612" class='ln'>1612</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1613" id="1613">
<td><a id="l1613" class='ln'>1613</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1614" id="1614">
<td><a id="l1614" class='ln'>1614</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1615" id="1615">
<td><a id="l1615" class='ln'>1615</a></td><td>    <a id="1615c5" class="tk">RCC</a>-&gt;<a id="1615c10" class="tk">APB2LPENR</a> <a id="1615c20" class="tk">&amp;=</a> <a id="1615c23" class="tk">~</a><a id="1615c24" class="tk">RCC_APB2Periph</a>;</td></tr>
<tr name="1616" id="1616">
<td><a id="l1616" class='ln'>1616</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1617" id="1617">
<td><a id="l1617" class='ln'>1617</a></td><td><span class="br">}</span></td></tr>
<tr name="1618" id="1618">
<td><a id="l1618" class='ln'>1618</a></td><td></td></tr>
<tr name="1619" id="1619">
<td><a id="l1619" class='ln'>1619</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1620" id="1620">
<td><a id="l1620" class='ln'>1620</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="1621" id="1621">
<td><a id="l1621" class='ln'>1621</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1622" id="1622">
<td><a id="l1622" class='ln'>1622</a></td><td></td></tr>
<tr name="1623" id="1623">
<td><a id="l1623" class='ln'>1623</a></td><td><span class="ct">/** @defgroup RCC_Group4 Interrupts and flags management functions</span></td></tr>
<tr name="1624" id="1624">
<td><a id="l1624" class='ln'>1624</a></td><td><span class="ct"> *  @brief   Interrupts and flags management functions </span></td></tr>
<tr name="1625" id="1625">
<td><a id="l1625" class='ln'>1625</a></td><td><span class="ct"> *</span></td></tr>
<tr name="1626" id="1626">
<td><a id="l1626" class='ln'>1626</a></td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="1627" id="1627">
<td><a id="l1627" class='ln'>1627</a></td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="1628" id="1628">
<td><a id="l1628" class='ln'>1628</a></td><td><span class="ct">                   Interrupts and flags management functions</span></td></tr>
<tr name="1629" id="1629">
<td><a id="l1629" class='ln'>1629</a></td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="1630" id="1630">
<td><a id="l1630" class='ln'>1630</a></td><td><span class="ct"></span></td></tr>
<tr name="1631" id="1631">
<td><a id="l1631" class='ln'>1631</a></td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="1632" id="1632">
<td><a id="l1632" class='ln'>1632</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="1633" id="1633">
<td><a id="l1633" class='ln'>1633</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1634" id="1634">
<td><a id="l1634" class='ln'>1634</a></td><td></td></tr>
<tr name="1635" id="1635">
<td><a id="l1635" class='ln'>1635</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1636" id="1636">
<td><a id="l1636" class='ln'>1636</a></td><td><span class="ct">  * @brief  Enables or disables the specified RCC interrupts.</span></td></tr>
<tr name="1637" id="1637">
<td><a id="l1637" class='ln'>1637</a></td><td><span class="ct">  * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.</span></td></tr>
<tr name="1638" id="1638">
<td><a id="l1638" class='ln'>1638</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1639" id="1639">
<td><a id="l1639" class='ln'>1639</a></td><td><span class="ct">  *            @arg RCC_IT_LSIRDY: LSI ready interrupt</span></td></tr>
<tr name="1640" id="1640">
<td><a id="l1640" class='ln'>1640</a></td><td><span class="ct">  *            @arg RCC_IT_LSERDY: LSE ready interrupt</span></td></tr>
<tr name="1641" id="1641">
<td><a id="l1641" class='ln'>1641</a></td><td><span class="ct">  *            @arg RCC_IT_HSIRDY: HSI ready interrupt</span></td></tr>
<tr name="1642" id="1642">
<td><a id="l1642" class='ln'>1642</a></td><td><span class="ct">  *            @arg RCC_IT_HSERDY: HSE ready interrupt</span></td></tr>
<tr name="1643" id="1643">
<td><a id="l1643" class='ln'>1643</a></td><td><span class="ct">  *            @arg RCC_IT_PLLRDY: main PLL ready interrupt</span></td></tr>
<tr name="1644" id="1644">
<td><a id="l1644" class='ln'>1644</a></td><td><span class="ct">  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  </span></td></tr>
<tr name="1645" id="1645">
<td><a id="l1645" class='ln'>1645</a></td><td><span class="ct">  * @param  NewState: new state of the specified RCC interrupts.</span></td></tr>
<tr name="1646" id="1646">
<td><a id="l1646" class='ln'>1646</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1647" id="1647">
<td><a id="l1647" class='ln'>1647</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1648" id="1648">
<td><a id="l1648" class='ln'>1648</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1649" id="1649">
<td><a id="l1649" class='ln'>1649</a></td><td><span class="kw">void</span> <a id="1649c6" class="tk">RCC_ITConfig</a>(<a id="1649c19" class="tk">uint8_t</a> <a id="1649c27" class="tk">RCC_IT</a>, <a id="1649c35" class="tk">FunctionalState</a> <a id="1649c51" class="tk">NewState</a>)</td></tr>
<tr name="1650" id="1650">
<td><a id="l1650" class='ln'>1650</a></td><td><span class="br">{</span></td></tr>
<tr name="1651" id="1651">
<td><a id="l1651" class='ln'>1651</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1652" id="1652">
<td><a id="l1652" class='ln'>1652</a></td><td>  <a id="1652c3" class="tk">assert_param</a>(<a id="1652c16" class="tk">IS_RCC_IT</a>(<a id="1652c26" class="tk">RCC_IT</a>));</td></tr>
<tr name="1653" id="1653">
<td><a id="l1653" class='ln'>1653</a></td><td>  <a id="1653c3" class="tk">assert_param</a>(<a id="1653c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1653c36" class="tk">NewState</a>));</td></tr>
<tr name="1654" id="1654">
<td><a id="l1654" class='ln'>1654</a></td><td>  <span class="kw">if</span> (<a id="1654c7" class="tk">NewState</a> <a id="1654c16" class="tk">!=</a> <a id="1654c19" class="tk">DISABLE</a>)</td></tr>
<tr name="1655" id="1655">
<td><a id="l1655" class='ln'>1655</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1656" id="1656">
<td><a id="l1656" class='ln'>1656</a></td><td>    <span class="ct">/* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */</span></td></tr>
<tr name="1657" id="1657">
<td><a id="l1657" class='ln'>1657</a></td><td>    <a id="1657c5" class="tk">*</a>(<a id="1657c7" class="tk">__IO</a> <a id="1657c12" class="tk">uint8_t</a> <a id="1657c20" class="tk">*</a>) <a id="1657c23" class="tk">CIR_BYTE2_ADDRESS</a> <a id="1657c41" class="tk">|=</a> <a id="1657c44" class="tk">RCC_IT</a>;</td></tr>
<tr name="1658" id="1658">
<td><a id="l1658" class='ln'>1658</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1659" id="1659">
<td><a id="l1659" class='ln'>1659</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1660" id="1660">
<td><a id="l1660" class='ln'>1660</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1661" id="1661">
<td><a id="l1661" class='ln'>1661</a></td><td>    <span class="ct">/* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */</span></td></tr>
<tr name="1662" id="1662">
<td><a id="l1662" class='ln'>1662</a></td><td>    <a id="1662c5" class="tk">*</a>(<a id="1662c7" class="tk">__IO</a> <a id="1662c12" class="tk">uint8_t</a> <a id="1662c20" class="tk">*</a>) <a id="1662c23" class="tk">CIR_BYTE2_ADDRESS</a> <a id="1662c41" class="tk">&amp;=</a> (<a id="1662c45" class="tk">uint8_t</a>)<a id="1662c53" class="tk">~</a><a id="1662c54" class="tk">RCC_IT</a>;</td></tr>
<tr name="1663" id="1663">
<td><a id="l1663" class='ln'>1663</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1664" id="1664">
<td><a id="l1664" class='ln'>1664</a></td><td><span class="br">}</span></td></tr>
<tr name="1665" id="1665">
<td><a id="l1665" class='ln'>1665</a></td><td></td></tr>
<tr name="1666" id="1666">
<td><a id="l1666" class='ln'>1666</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1667" id="1667">
<td><a id="l1667" class='ln'>1667</a></td><td><span class="ct">  * @brief  Checks whether the specified RCC flag is set or not.</span></td></tr>
<tr name="1668" id="1668">
<td><a id="l1668" class='ln'>1668</a></td><td><span class="ct">  * @param  RCC_FLAG: specifies the flag to check.</span></td></tr>
<tr name="1669" id="1669">
<td><a id="l1669" class='ln'>1669</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1670" id="1670">
<td><a id="l1670" class='ln'>1670</a></td><td><span class="ct">  *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready</span></td></tr>
<tr name="1671" id="1671">
<td><a id="l1671" class='ln'>1671</a></td><td><span class="ct">  *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready</span></td></tr>
<tr name="1672" id="1672">
<td><a id="l1672" class='ln'>1672</a></td><td><span class="ct">  *            @arg RCC_FLAG_PLLRDY: main PLL clock ready</span></td></tr>
<tr name="1673" id="1673">
<td><a id="l1673" class='ln'>1673</a></td><td><span class="ct">  *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready</span></td></tr>
<tr name="1674" id="1674">
<td><a id="l1674" class='ln'>1674</a></td><td><span class="ct">  *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready</span></td></tr>
<tr name="1675" id="1675">
<td><a id="l1675" class='ln'>1675</a></td><td><span class="ct">  *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready</span></td></tr>
<tr name="1676" id="1676">
<td><a id="l1676" class='ln'>1676</a></td><td><span class="ct">  *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset</span></td></tr>
<tr name="1677" id="1677">
<td><a id="l1677" class='ln'>1677</a></td><td><span class="ct">  *            @arg RCC_FLAG_PINRST: Pin reset</span></td></tr>
<tr name="1678" id="1678">
<td><a id="l1678" class='ln'>1678</a></td><td><span class="ct">  *            @arg RCC_FLAG_PORRST: POR/PDR reset</span></td></tr>
<tr name="1679" id="1679">
<td><a id="l1679" class='ln'>1679</a></td><td><span class="ct">  *            @arg RCC_FLAG_SFTRST: Software reset</span></td></tr>
<tr name="1680" id="1680">
<td><a id="l1680" class='ln'>1680</a></td><td><span class="ct">  *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset</span></td></tr>
<tr name="1681" id="1681">
<td><a id="l1681" class='ln'>1681</a></td><td><span class="ct">  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset</span></td></tr>
<tr name="1682" id="1682">
<td><a id="l1682" class='ln'>1682</a></td><td><span class="ct">  *            @arg RCC_FLAG_LPWRRST: Low Power reset</span></td></tr>
<tr name="1683" id="1683">
<td><a id="l1683" class='ln'>1683</a></td><td><span class="ct">  * @retval The new state of RCC_FLAG (SET or RESET).</span></td></tr>
<tr name="1684" id="1684">
<td><a id="l1684" class='ln'>1684</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1685" id="1685">
<td><a id="l1685" class='ln'>1685</a></td><td><a id="1685c1" class="tk">FlagStatus</a> <a id="1685c12" class="tk">RCC_GetFlagStatus</a>(<a id="1685c30" class="tk">uint8_t</a> <a id="1685c38" class="tk">RCC_FLAG</a>)</td></tr>
<tr name="1686" id="1686">
<td><a id="l1686" class='ln'>1686</a></td><td><span class="br">{</span></td></tr>
<tr name="1687" id="1687">
<td><a id="l1687" class='ln'>1687</a></td><td>  <a id="1687c3" class="tk">uint32_t</a> <a id="1687c12" class="tk">tmp</a> = 0;</td></tr>
<tr name="1688" id="1688">
<td><a id="l1688" class='ln'>1688</a></td><td>  <a id="1688c3" class="tk">uint32_t</a> <a id="1688c12" class="tk">statusreg</a> = 0;</td></tr>
<tr name="1689" id="1689">
<td><a id="l1689" class='ln'>1689</a></td><td>  <a id="1689c3" class="tk">FlagStatus</a> <a id="1689c14" class="tk">bitstatus</a> = <a id="1689c26" class="tk">RESET</a>;</td></tr>
<tr name="1690" id="1690">
<td><a id="l1690" class='ln'>1690</a></td><td></td></tr>
<tr name="1691" id="1691">
<td><a id="l1691" class='ln'>1691</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1692" id="1692">
<td><a id="l1692" class='ln'>1692</a></td><td>  <a id="1692c3" class="tk">assert_param</a>(<a id="1692c16" class="tk">IS_RCC_FLAG</a>(<a id="1692c28" class="tk">RCC_FLAG</a>));</td></tr>
<tr name="1693" id="1693">
<td><a id="l1693" class='ln'>1693</a></td><td></td></tr>
<tr name="1694" id="1694">
<td><a id="l1694" class='ln'>1694</a></td><td>  <span class="ct">/* Get the RCC register index */</span></td></tr>
<tr name="1695" id="1695">
<td><a id="l1695" class='ln'>1695</a></td><td>  <a id="1695c3" class="tk">tmp</a> = <a id="1695c9" class="tk">RCC_FLAG</a> <a id="1695c18" class="tk">&gt;&gt;</a> 5;</td></tr>
<tr name="1696" id="1696">
<td><a id="l1696" class='ln'>1696</a></td><td>  <span class="kw">if</span> (<a id="1696c7" class="tk">tmp</a> <a id="1696c11" class="tk">==</a> 1)               <span class="ct">/* The flag to check is in CR register */</span></td></tr>
<tr name="1697" id="1697">
<td><a id="l1697" class='ln'>1697</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1698" id="1698">
<td><a id="l1698" class='ln'>1698</a></td><td>    <a id="1698c5" class="tk">statusreg</a> = <a id="1698c17" class="tk">RCC</a>-&gt;<a id="1698c22" class="tk">CR</a>;</td></tr>
<tr name="1699" id="1699">
<td><a id="l1699" class='ln'>1699</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1700" id="1700">
<td><a id="l1700" class='ln'>1700</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="1700c12" class="tk">tmp</a> <a id="1700c16" class="tk">==</a> 2)          <span class="ct">/* The flag to check is in BDCR register */</span></td></tr>
<tr name="1701" id="1701">
<td><a id="l1701" class='ln'>1701</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1702" id="1702">
<td><a id="l1702" class='ln'>1702</a></td><td>    <a id="1702c5" class="tk">statusreg</a> = <a id="1702c17" class="tk">RCC</a>-&gt;<a id="1702c22" class="tk">BDCR</a>;</td></tr>
<tr name="1703" id="1703">
<td><a id="l1703" class='ln'>1703</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1704" id="1704">
<td><a id="l1704" class='ln'>1704</a></td><td>  <span class="kw">else</span>                       <span class="ct">/* The flag to check is in CSR register */</span></td></tr>
<tr name="1705" id="1705">
<td><a id="l1705" class='ln'>1705</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1706" id="1706">
<td><a id="l1706" class='ln'>1706</a></td><td>    <a id="1706c5" class="tk">statusreg</a> = <a id="1706c17" class="tk">RCC</a>-&gt;<a id="1706c22" class="tk">CSR</a>;</td></tr>
<tr name="1707" id="1707">
<td><a id="l1707" class='ln'>1707</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1708" id="1708">
<td><a id="l1708" class='ln'>1708</a></td><td></td></tr>
<tr name="1709" id="1709">
<td><a id="l1709" class='ln'>1709</a></td><td>  <span class="ct">/* Get the flag position */</span></td></tr>
<tr name="1710" id="1710">
<td><a id="l1710" class='ln'>1710</a></td><td>  <a id="1710c3" class="tk">tmp</a> = <a id="1710c9" class="tk">RCC_FLAG</a> <a id="1710c18" class="tk">&amp;</a> <a id="1710c20" class="tk">FLAG_MASK</a>;</td></tr>
<tr name="1711" id="1711">
<td><a id="l1711" class='ln'>1711</a></td><td>  <span class="kw">if</span> ((<a id="1711c8" class="tk">statusreg</a> <a id="1711c18" class="tk">&amp;</a> ((<a id="1711c22" class="tk">uint32_t</a>)1 <a id="1711c33" class="tk">&lt;&lt;</a> <a id="1711c36" class="tk">tmp</a>)) <a id="1711c42" class="tk">!=</a> (<a id="1711c46" class="tk">uint32_t</a>)<a id="1711c55" class="tk">RESET</a>)</td></tr>
<tr name="1712" id="1712">
<td><a id="l1712" class='ln'>1712</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1713" id="1713">
<td><a id="l1713" class='ln'>1713</a></td><td>    <a id="1713c5" class="tk">bitstatus</a> = <a id="1713c17" class="tk">SET</a>;</td></tr>
<tr name="1714" id="1714">
<td><a id="l1714" class='ln'>1714</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1715" id="1715">
<td><a id="l1715" class='ln'>1715</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1716" id="1716">
<td><a id="l1716" class='ln'>1716</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1717" id="1717">
<td><a id="l1717" class='ln'>1717</a></td><td>    <a id="1717c5" class="tk">bitstatus</a> = <a id="1717c17" class="tk">RESET</a>;</td></tr>
<tr name="1718" id="1718">
<td><a id="l1718" class='ln'>1718</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1719" id="1719">
<td><a id="l1719" class='ln'>1719</a></td><td>  <span class="ct">/* Return the flag status */</span></td></tr>
<tr name="1720" id="1720">
<td><a id="l1720" class='ln'>1720</a></td><td>  <span class="kw">return</span> <a id="1720c10" class="tk">bitstatus</a>;</td></tr>
<tr name="1721" id="1721">
<td><a id="l1721" class='ln'>1721</a></td><td><span class="br">}</span></td></tr>
<tr name="1722" id="1722">
<td><a id="l1722" class='ln'>1722</a></td><td></td></tr>
<tr name="1723" id="1723">
<td><a id="l1723" class='ln'>1723</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1724" id="1724">
<td><a id="l1724" class='ln'>1724</a></td><td><span class="ct">  * @brief  Clears the RCC reset flags.</span></td></tr>
<tr name="1725" id="1725">
<td><a id="l1725" class='ln'>1725</a></td><td><span class="ct">  *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,</span></td></tr>
<tr name="1726" id="1726">
<td><a id="l1726" class='ln'>1726</a></td><td><span class="ct">  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST</span></td></tr>
<tr name="1727" id="1727">
<td><a id="l1727" class='ln'>1727</a></td><td><span class="ct">  * @param  None</span></td></tr>
<tr name="1728" id="1728">
<td><a id="l1728" class='ln'>1728</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1729" id="1729">
<td><a id="l1729" class='ln'>1729</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1730" id="1730">
<td><a id="l1730" class='ln'>1730</a></td><td><span class="kw">void</span> <a id="1730c6" class="tk">RCC_ClearFlag</a>(<span class="kw">void</span>)</td></tr>
<tr name="1731" id="1731">
<td><a id="l1731" class='ln'>1731</a></td><td><span class="br">{</span></td></tr>
<tr name="1732" id="1732">
<td><a id="l1732" class='ln'>1732</a></td><td>  <span class="ct">/* Set RMVF bit to clear the reset flags */</span></td></tr>
<tr name="1733" id="1733">
<td><a id="l1733" class='ln'>1733</a></td><td>  <a id="1733c3" class="tk">RCC</a>-&gt;<a id="1733c8" class="tk">CSR</a> <a id="1733c12" class="tk">|=</a> <a id="1733c15" class="tk">RCC_CSR_RMVF</a>;</td></tr>
<tr name="1734" id="1734">
<td><a id="l1734" class='ln'>1734</a></td><td><span class="br">}</span></td></tr>
<tr name="1735" id="1735">
<td><a id="l1735" class='ln'>1735</a></td><td></td></tr>
<tr name="1736" id="1736">
<td><a id="l1736" class='ln'>1736</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1737" id="1737">
<td><a id="l1737" class='ln'>1737</a></td><td><span class="ct">  * @brief  Checks whether the specified RCC interrupt has occurred or not.</span></td></tr>
<tr name="1738" id="1738">
<td><a id="l1738" class='ln'>1738</a></td><td><span class="ct">  * @param  RCC_IT: specifies the RCC interrupt source to check.</span></td></tr>
<tr name="1739" id="1739">
<td><a id="l1739" class='ln'>1739</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1740" id="1740">
<td><a id="l1740" class='ln'>1740</a></td><td><span class="ct">  *            @arg RCC_IT_LSIRDY: LSI ready interrupt</span></td></tr>
<tr name="1741" id="1741">
<td><a id="l1741" class='ln'>1741</a></td><td><span class="ct">  *            @arg RCC_IT_LSERDY: LSE ready interrupt</span></td></tr>
<tr name="1742" id="1742">
<td><a id="l1742" class='ln'>1742</a></td><td><span class="ct">  *            @arg RCC_IT_HSIRDY: HSI ready interrupt</span></td></tr>
<tr name="1743" id="1743">
<td><a id="l1743" class='ln'>1743</a></td><td><span class="ct">  *            @arg RCC_IT_HSERDY: HSE ready interrupt</span></td></tr>
<tr name="1744" id="1744">
<td><a id="l1744" class='ln'>1744</a></td><td><span class="ct">  *            @arg RCC_IT_PLLRDY: main PLL ready interrupt</span></td></tr>
<tr name="1745" id="1745">
<td><a id="l1745" class='ln'>1745</a></td><td><span class="ct">  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  </span></td></tr>
<tr name="1746" id="1746">
<td><a id="l1746" class='ln'>1746</a></td><td><span class="ct">  *            @arg RCC_IT_CSS: Clock Security System interrupt</span></td></tr>
<tr name="1747" id="1747">
<td><a id="l1747" class='ln'>1747</a></td><td><span class="ct">  * @retval The new state of RCC_IT (SET or RESET).</span></td></tr>
<tr name="1748" id="1748">
<td><a id="l1748" class='ln'>1748</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1749" id="1749">
<td><a id="l1749" class='ln'>1749</a></td><td><a id="1749c1" class="tk">ITStatus</a> <a id="1749c10" class="tk">RCC_GetITStatus</a>(<a id="1749c26" class="tk">uint8_t</a> <a id="1749c34" class="tk">RCC_IT</a>)</td></tr>
<tr name="1750" id="1750">
<td><a id="l1750" class='ln'>1750</a></td><td><span class="br">{</span></td></tr>
<tr name="1751" id="1751">
<td><a id="l1751" class='ln'>1751</a></td><td>  <a id="1751c3" class="tk">ITStatus</a> <a id="1751c12" class="tk">bitstatus</a> = <a id="1751c24" class="tk">RESET</a>;</td></tr>
<tr name="1752" id="1752">
<td><a id="l1752" class='ln'>1752</a></td><td></td></tr>
<tr name="1753" id="1753">
<td><a id="l1753" class='ln'>1753</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1754" id="1754">
<td><a id="l1754" class='ln'>1754</a></td><td>  <a id="1754c3" class="tk">assert_param</a>(<a id="1754c16" class="tk">IS_RCC_GET_IT</a>(<a id="1754c30" class="tk">RCC_IT</a>));</td></tr>
<tr name="1755" id="1755">
<td><a id="l1755" class='ln'>1755</a></td><td></td></tr>
<tr name="1756" id="1756">
<td><a id="l1756" class='ln'>1756</a></td><td>  <span class="ct">/* Check the status of the specified RCC interrupt */</span></td></tr>
<tr name="1757" id="1757">
<td><a id="l1757" class='ln'>1757</a></td><td>  <span class="kw">if</span> ((<a id="1757c8" class="tk">RCC</a>-&gt;<a id="1757c13" class="tk">CIR</a> <a id="1757c17" class="tk">&amp;</a> <a id="1757c19" class="tk">RCC_IT</a>) <a id="1757c27" class="tk">!=</a> (<a id="1757c31" class="tk">uint32_t</a>)<a id="1757c40" class="tk">RESET</a>)</td></tr>
<tr name="1758" id="1758">
<td><a id="l1758" class='ln'>1758</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1759" id="1759">
<td><a id="l1759" class='ln'>1759</a></td><td>    <a id="1759c5" class="tk">bitstatus</a> = <a id="1759c17" class="tk">SET</a>;</td></tr>
<tr name="1760" id="1760">
<td><a id="l1760" class='ln'>1760</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1761" id="1761">
<td><a id="l1761" class='ln'>1761</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1762" id="1762">
<td><a id="l1762" class='ln'>1762</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1763" id="1763">
<td><a id="l1763" class='ln'>1763</a></td><td>    <a id="1763c5" class="tk">bitstatus</a> = <a id="1763c17" class="tk">RESET</a>;</td></tr>
<tr name="1764" id="1764">
<td><a id="l1764" class='ln'>1764</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1765" id="1765">
<td><a id="l1765" class='ln'>1765</a></td><td>  <span class="ct">/* Return the RCC_IT status */</span></td></tr>
<tr name="1766" id="1766">
<td><a id="l1766" class='ln'>1766</a></td><td>  <span class="kw">return</span>  <a id="1766c11" class="tk">bitstatus</a>;</td></tr>
<tr name="1767" id="1767">
<td><a id="l1767" class='ln'>1767</a></td><td><span class="br">}</span></td></tr>
<tr name="1768" id="1768">
<td><a id="l1768" class='ln'>1768</a></td><td></td></tr>
<tr name="1769" id="1769">
<td><a id="l1769" class='ln'>1769</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1770" id="1770">
<td><a id="l1770" class='ln'>1770</a></td><td><span class="ct">  * @brief  Clears the RCC's interrupt pending bits.</span></td></tr>
<tr name="1771" id="1771">
<td><a id="l1771" class='ln'>1771</a></td><td><span class="ct">  * @param  RCC_IT: specifies the interrupt pending bit to clear.</span></td></tr>
<tr name="1772" id="1772">
<td><a id="l1772" class='ln'>1772</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1773" id="1773">
<td><a id="l1773" class='ln'>1773</a></td><td><span class="ct">  *            @arg RCC_IT_LSIRDY: LSI ready interrupt</span></td></tr>
<tr name="1774" id="1774">
<td><a id="l1774" class='ln'>1774</a></td><td><span class="ct">  *            @arg RCC_IT_LSERDY: LSE ready interrupt</span></td></tr>
<tr name="1775" id="1775">
<td><a id="l1775" class='ln'>1775</a></td><td><span class="ct">  *            @arg RCC_IT_HSIRDY: HSI ready interrupt</span></td></tr>
<tr name="1776" id="1776">
<td><a id="l1776" class='ln'>1776</a></td><td><span class="ct">  *            @arg RCC_IT_HSERDY: HSE ready interrupt</span></td></tr>
<tr name="1777" id="1777">
<td><a id="l1777" class='ln'>1777</a></td><td><span class="ct">  *            @arg RCC_IT_PLLRDY: main PLL ready interrupt</span></td></tr>
<tr name="1778" id="1778">
<td><a id="l1778" class='ln'>1778</a></td><td><span class="ct">  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  </span></td></tr>
<tr name="1779" id="1779">
<td><a id="l1779" class='ln'>1779</a></td><td><span class="ct">  *            @arg RCC_IT_CSS: Clock Security System interrupt</span></td></tr>
<tr name="1780" id="1780">
<td><a id="l1780" class='ln'>1780</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1781" id="1781">
<td><a id="l1781" class='ln'>1781</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1782" id="1782">
<td><a id="l1782" class='ln'>1782</a></td><td><span class="kw">void</span> <a id="1782c6" class="tk">RCC_ClearITPendingBit</a>(<a id="1782c28" class="tk">uint8_t</a> <a id="1782c36" class="tk">RCC_IT</a>)</td></tr>
<tr name="1783" id="1783">
<td><a id="l1783" class='ln'>1783</a></td><td><span class="br">{</span></td></tr>
<tr name="1784" id="1784">
<td><a id="l1784" class='ln'>1784</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1785" id="1785">
<td><a id="l1785" class='ln'>1785</a></td><td>  <a id="1785c3" class="tk">assert_param</a>(<a id="1785c16" class="tk">IS_RCC_CLEAR_IT</a>(<a id="1785c32" class="tk">RCC_IT</a>));</td></tr>
<tr name="1786" id="1786">
<td><a id="l1786" class='ln'>1786</a></td><td></td></tr>
<tr name="1787" id="1787">
<td><a id="l1787" class='ln'>1787</a></td><td>  <span class="ct">/* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt</span></td></tr>
<tr name="1788" id="1788">
<td><a id="l1788" class='ln'>1788</a></td><td><span class="ct">     pending bits */</span></td></tr>
<tr name="1789" id="1789">
<td><a id="l1789" class='ln'>1789</a></td><td>  <a id="1789c3" class="tk">*</a>(<a id="1789c5" class="tk">__IO</a> <a id="1789c10" class="tk">uint8_t</a> <a id="1789c18" class="tk">*</a>) <a id="1789c21" class="tk">CIR_BYTE3_ADDRESS</a> = <a id="1789c41" class="tk">RCC_IT</a>;</td></tr>
<tr name="1790" id="1790">
<td><a id="l1790" class='ln'>1790</a></td><td><span class="br">}</span></td></tr>
<tr name="1791" id="1791">
<td><a id="l1791" class='ln'>1791</a></td><td></td></tr>
<tr name="1792" id="1792">
<td><a id="l1792" class='ln'>1792</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1793" id="1793">
<td><a id="l1793" class='ln'>1793</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="1794" id="1794">
<td><a id="l1794" class='ln'>1794</a></td><td><span class="ct">  */</span> </td></tr>
<tr name="1795" id="1795">
<td><a id="l1795" class='ln'>1795</a></td><td></td></tr>
<tr name="1796" id="1796">
<td><a id="l1796" class='ln'>1796</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1797" id="1797">
<td><a id="l1797" class='ln'>1797</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="1798" id="1798">
<td><a id="l1798" class='ln'>1798</a></td><td><span class="ct">  */</span> </td></tr>
<tr name="1799" id="1799">
<td><a id="l1799" class='ln'>1799</a></td><td></td></tr>
<tr name="1800" id="1800">
<td><a id="l1800" class='ln'>1800</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1801" id="1801">
<td><a id="l1801" class='ln'>1801</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="1802" id="1802">
<td><a id="l1802" class='ln'>1802</a></td><td><span class="ct">  */</span> </td></tr>
<tr name="1803" id="1803">
<td><a id="l1803" class='ln'>1803</a></td><td></td></tr>
<tr name="1804" id="1804">
<td><a id="l1804" class='ln'>1804</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1805" id="1805">
<td><a id="l1805" class='ln'>1805</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="1806" id="1806">
<td><a id="l1806" class='ln'>1806</a></td><td><span class="ct">  */</span> </td></tr>
<tr name="1807" id="1807">
<td><a id="l1807" class='ln'>1807</a></td><td></td></tr>
<tr name="1808" id="1808">
<td><a id="l1808" class='ln'>1808</a></td><td><span class="ct">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></td></tr>
<tr name="1809" id="1809">
<td><a id="l1809" class='ln'>1809</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
