# ğŸ”’ Access Restricted: Tier 6 (High Council)

## Swarm-Bus Internals

This page contains the internal workings of Swarm-Bus at transaction and signal level.

### What's Inside

- **Bus Transaction Protocol** â€” Signal-level transaction protocol
- **Timing Diagrams** â€” Timing diagrams for all phases
- **Turnaround Logic** â€” VSB direction switching logic
- **Summation Circuit** â€” BUS16 honest summation circuit
- **Clock Domain Crossing** â€” Clock domain crossing

### EV_FLASH Timing Diagram

```
Cycle N:
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
CLK     â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
VSB     â”‚ Conductor drives input (Level16[0..7])                â”‚
        â”‚ Stable throughout READ aperture                        â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
Phase   â”‚ PHASE_READ  â”‚â†’ â”‚ TURNAROUND â”‚â†’ â”‚ PHASE_WRITE          â”‚
        â”‚ (Island)    â”‚  â”‚ (gap)      â”‚  â”‚ (Island drives BUS)  â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
BUS16   â”‚ High-Z (Conductor) â”‚ Turnaround â”‚ Island drives SUM   â”‚
        â”‚                    â”‚            â”‚ READOUT_SAMPLE      â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Turnaround Logic

| Signal | Conductor | Island | Description |
|--------|-----------|--------|-------------|
| VSB_DRV | 1 (READ) | 0 | Conductor drives VSB |
| VSB_DRV | 0 (TURN) | 0 | Hi-Z (gap) |
| VSB_DRV | 0 (WRITE) | 1 | Island drives VSB |

### Honest BUS16 Summation

For each lane i=0..7 in PHASE_WRITE:

```
contrib_from_all_tiles[i] = 
  Î£_{t | (routing_flags16[t] & BUS_W)!=0 && (locked self || locked_ancestor)} 
    drive_vec[t][i]

bus_raw[i]  = contrib_from_all_tiles[i]
BUS16[i]    = clamp15(bus_raw[i])
BUS_CLIP[i] = (bus_raw[i] > 15)
```

`bus_raw` range: [0..3840] (256 tiles Ã— 15 max)

### Access Requirements

| Tier | Access |
|------|--------|
| Tier 3-5 | âŒ Not available |
| Tier 6 (High Council) | âœ… Full internals specification |

### High Council Rights

**Tier 6** receive:

- âœ… Full Swarm-Bus Internals access
- âœ… Right to modify protocol
- âœ… Direct voting rights on specification evolution
- âœ… Exclusive architectural audit

### How to Get Access

1. Become a **Tier 6 (High Council Elder)** sponsor â€” 1M+ â‚½
2. After payment confirmation you will receive personal documentation access

---

## Links

- [Boosty: Intent-Garden](https://boosty.to/intentgarden)
- [Intent-Garden Support](https://intent-garden.org/support.html)
- [Swarm Hierarchy](../spec/hierarchy.md)

---

**Bake the Future. Build the Substrate.** ğŸ› ï¸âš¡ï¸
