#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55ffb772d2a0 .scope module, "test" "test" 2 3;
 .timescale -9 -10;
L_0x55ffb76cba50 .functor AND 1, v0x55ffb7750a60_0, L_0x55ffb7762600, C4<1>, C4<1>;
L_0x55ffb76cbff0 .functor AND 1, v0x55ffb7750850_0, L_0x55ffb7762740, C4<1>, C4<1>;
v0x55ffb774f910_0 .net *"_ivl_1", 0 0, L_0x55ffb7762600;  1 drivers
v0x55ffb774f9f0_0 .net *"_ivl_5", 0 0, L_0x55ffb7762740;  1 drivers
v0x55ffb774fab0 .array "buffer", 1024000 0, 7 0;
v0x55ffb774fb50_0 .var "clk", 0 0;
v0x55ffb774fbf0_0 .var "clr", 0 0;
v0x55ffb774fce0_0 .var "din", 7 0;
v0x55ffb774fdd0_0 .net "dout", 7 0, L_0x55ffb7750e50;  1 drivers
v0x55ffb774fee0_0 .net "empty", 0 0, L_0x55ffb76d4080;  1 drivers
v0x55ffb774ff80_0 .net "empty_n", 0 0, L_0x55ffb7761b40;  1 drivers
v0x55ffb7750020_0 .net "empty_n_r", 0 0, v0x55ffb774e480_0;  1 drivers
v0x55ffb77500f0_0 .net "empty_r", 0 0, v0x55ffb774e540_0;  1 drivers
v0x55ffb77501c0_0 .net "full", 0 0, L_0x55ffb76d42b0;  1 drivers
v0x55ffb7750290_0 .net "full_n", 0 0, L_0x55ffb7762050;  1 drivers
v0x55ffb7750360_0 .net "full_n_r", 0 0, v0x55ffb774e780_0;  1 drivers
v0x55ffb7750430_0 .net "full_r", 0 0, v0x55ffb774e840_0;  1 drivers
v0x55ffb7750500_0 .net "level", 1 0, L_0x55ffb7761fe0;  1 drivers
v0x55ffb77505d0_0 .var/i "n", 31 0;
v0x55ffb7750670_0 .var/real "rcp", 0 0;
v0x55ffb7750710_0 .var "rd_clk", 0 0;
v0x55ffb77507b0_0 .var/i "rdp", 31 0;
v0x55ffb7750850_0 .var "re", 0 0;
v0x55ffb77508f0_0 .var "rst", 0 0;
v0x55ffb77509c0_0 .var/i "rwd", 31 0;
v0x55ffb7750a60_0 .var "we", 0 0;
v0x55ffb7750b20_0 .var "wr_clk", 0 0;
v0x55ffb7750be0_0 .var/i "wrp", 31 0;
v0x55ffb7750cc0_0 .var/i "x", 31 0;
L_0x55ffb7762600 .reduce/nor L_0x55ffb76d42b0;
L_0x55ffb7762740 .reduce/nor L_0x55ffb76d4080;
S_0x55ffb771fb90 .scope task, "rd_sc" "rd_sc" 2 236, 2 236 0, S_0x55ffb772d2a0;
 .timescale -9 -10;
v0x55ffb76d3db0_0 .var/i "cnt", 31 0;
E_0x55ffb770add0 .event posedge, v0x55ffb774caa0_0;
TD_test.rd_sc ;
    %wait E_0x55ffb770add0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb77505d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55ffb77505d0_0;
    %load/vec4 v0x55ffb76d3db0_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffb7750850_0, 0, 1;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750850_0, 0, 1;
    %load/vec4 v0x55ffb77509c0_0;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ffb770add0;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55ffb77505d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb77505d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x55ffb774b560 .scope task, "rd_wr_sc" "rd_wr_sc" 2 256, 2 256 0, S_0x55ffb772d2a0;
 .timescale -9 -10;
TD_test.rd_wr_sc ;
    %pushi/vec4 5, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ffb770add0;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb77505d0_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x55ffb77505d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.7, 5;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffb7750a60_0, 0, 1;
    %vpi_func 2 267 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750a60_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffb7750850_0, 0, 1;
    %load/vec4 v0x55ffb77505d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb77505d0_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750850_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.9, 5;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ffb770add0;
    %jmp T_1.8;
T_1.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb77505d0_0, 0, 32;
T_1.10 ;
    %load/vec4 v0x55ffb77505d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.11, 5;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffb7750a60_0, 0, 1;
    %vpi_func 2 286 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %vpi_func 2 289 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750a60_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffb7750850_0, 0, 1;
    %wait E_0x55ffb770add0;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750850_0, 0, 1;
    %load/vec4 v0x55ffb77505d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb77505d0_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb77505d0_0, 0, 32;
T_1.12 ;
    %load/vec4 v0x55ffb77505d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.13, 5;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffb7750a60_0, 0, 1;
    %vpi_func 2 307 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %vpi_func 2 310 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %vpi_func 2 313 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750a60_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffb7750850_0, 0, 1;
    %wait E_0x55ffb770add0;
    %wait E_0x55ffb770add0;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750850_0, 0, 1;
    %load/vec4 v0x55ffb77505d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb77505d0_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb77505d0_0, 0, 32;
T_1.14 ;
    %load/vec4 v0x55ffb77505d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.15, 5;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffb7750a60_0, 0, 1;
    %vpi_func 2 333 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %vpi_func 2 336 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %vpi_func 2 339 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %vpi_func 2 342 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750a60_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffb7750850_0, 0, 1;
    %wait E_0x55ffb770add0;
    %wait E_0x55ffb770add0;
    %wait E_0x55ffb770add0;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750850_0, 0, 1;
    %load/vec4 v0x55ffb77505d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb77505d0_0, 0, 32;
    %jmp T_1.14;
T_1.15 ;
    %end;
S_0x55ffb774b710 .scope task, "test_sc_fifo" "test_sc_fifo" 2 103, 2 103 0, S_0x55ffb772d2a0;
 .timescale -9 -10;
TD_test.test_sc_fifo ;
    %vpi_call 2 106 "$display", "\012\012" {0 0 0};
    %vpi_call 2 107 "$display", "*****************************************************" {0 0 0};
    %vpi_call 2 108 "$display", "*** SC FIFO Sanity Test                           ***" {0 0 0};
    %vpi_call 2 109 "$display", "*****************************************************\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb77509c0_0, 0, 32;
T_2.16 ;
    %load/vec4 v0x55ffb77509c0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.17, 5;
    %vpi_call 2 113 "$display", "rwd=%0d", v0x55ffb77509c0_0 {0 0 0};
    %vpi_call 2 114 "$display", "pass 0 ..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb7750cc0_0, 0, 32;
T_2.18 ;
    %load/vec4 v0x55ffb7750cc0_0;
    %cmpi/s 25, 0, 32;
    %jmp/0xz T_2.19, 5;
    %fork TD_test.rd_wr_sc, S_0x55ffb774b560;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ffb774f810_0, 0, 32;
    %fork TD_test.wr_sc, S_0x55ffb774f5e0;
    %join;
    %load/vec4 v0x55ffb7750cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb7750cc0_0, 0, 32;
    %jmp T_2.18;
T_2.19 ;
    %vpi_call 2 120 "$display", "pass 1 ..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb7750cc0_0, 0, 32;
T_2.20 ;
    %load/vec4 v0x55ffb7750cc0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_2.21, 5;
    %fork TD_test.rd_wr_sc, S_0x55ffb774b560;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ffb76d3db0_0, 0, 32;
    %fork TD_test.rd_sc, S_0x55ffb771fb90;
    %join;
    %load/vec4 v0x55ffb7750cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb7750cc0_0, 0, 32;
    %jmp T_2.20;
T_2.21 ;
    %vpi_call 2 126 "$display", "pass 2 ..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb7750cc0_0, 0, 32;
T_2.22 ;
    %load/vec4 v0x55ffb7750cc0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_2.23, 5;
    %fork TD_test.rd_wr_sc, S_0x55ffb774b560;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ffb774f810_0, 0, 32;
    %fork TD_test.wr_sc, S_0x55ffb774f5e0;
    %join;
    %load/vec4 v0x55ffb7750cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb7750cc0_0, 0, 32;
    %jmp T_2.22;
T_2.23 ;
    %vpi_call 2 132 "$display", "pass 3 ..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb7750cc0_0, 0, 32;
T_2.24 ;
    %load/vec4 v0x55ffb7750cc0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_2.25, 5;
    %fork TD_test.rd_wr_sc, S_0x55ffb774b560;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ffb76d3db0_0, 0, 32;
    %fork TD_test.rd_sc, S_0x55ffb771fb90;
    %join;
    %load/vec4 v0x55ffb7750cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb7750cc0_0, 0, 32;
    %jmp T_2.24;
T_2.25 ;
    %load/vec4 v0x55ffb77509c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb77509c0_0, 0, 32;
    %jmp T_2.16;
T_2.17 ;
    %vpi_call 2 140 "$display", "\000" {0 0 0};
    %vpi_call 2 141 "$display", "*****************************************************" {0 0 0};
    %vpi_call 2 142 "$display", "*** SC FIFO Sanity Test DONE                      ***" {0 0 0};
    %vpi_call 2 143 "$display", "*****************************************************\012" {0 0 0};
    %end;
S_0x55ffb774b8f0 .scope module, "u0" "generic_fifo_sc_a" 2 191, 3 11 0, S_0x55ffb772d2a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /OUTPUT 8 "dout";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "full_r";
    .port_info 10 /OUTPUT 1 "empty_r";
    .port_info 11 /OUTPUT 1 "full_n";
    .port_info 12 /OUTPUT 1 "empty_n";
    .port_info 13 /OUTPUT 1 "full_n_r";
    .port_info 14 /OUTPUT 1 "empty_n_r";
    .port_info 15 /OUTPUT 2 "level";
P_0x55ffb77322d0 .param/l "aw" 0 3 17, +C4<00000000000000000000000000001000>;
P_0x55ffb7732310 .param/l "dw" 0 3 16, +C4<00000000000000000000000000001000>;
P_0x55ffb7732350 .param/l "max_size" 0 3 19, +C4<0000000000000000000000000000000100000000>;
P_0x55ffb7732390 .param/l "n" 0 3 18, +C4<00000000000000000000000000001001>;
L_0x55ffb76d4080 .functor AND 1, L_0x55ffb77515d0, L_0x55ffb77516b0, C4<1>, C4<1>;
L_0x55ffb76d42b0 .functor AND 1, L_0x55ffb77517f0, v0x55ffb774e900_0, C4<1>, C4<1>;
L_0x55ffb7761fe0 .functor OR 2, L_0x55ffb77622b0, L_0x55ffb77623a0, C4<00>, C4<00>;
L_0x7f0b76ea20f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55ffb774d140_0 .net/2u *"_ivl_10", 7 0, L_0x7f0b76ea20f0;  1 drivers
L_0x7f0b76ea2138 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x55ffb774d240_0 .net/2u *"_ivl_14", 7 0, L_0x7f0b76ea2138;  1 drivers
L_0x7f0b76ea2180 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55ffb774d320_0 .net/2u *"_ivl_18", 7 0, L_0x7f0b76ea2180;  1 drivers
v0x55ffb774d410_0 .net *"_ivl_22", 0 0, L_0x55ffb77515d0;  1 drivers
v0x55ffb774d4d0_0 .net *"_ivl_25", 0 0, L_0x55ffb77516b0;  1 drivers
v0x55ffb774d590_0 .net *"_ivl_28", 0 0, L_0x55ffb77517f0;  1 drivers
v0x55ffb774d650_0 .net *"_ivl_32", 31 0, L_0x55ffb7751a10;  1 drivers
L_0x7f0b76ea21c8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffb774d730_0 .net *"_ivl_35", 22 0, L_0x7f0b76ea21c8;  1 drivers
L_0x7f0b76ea2210 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55ffb774d810_0 .net/2u *"_ivl_36", 31 0, L_0x7f0b76ea2210;  1 drivers
v0x55ffb774d980_0 .net *"_ivl_40", 39 0, L_0x55ffb7761d30;  1 drivers
L_0x7f0b76ea2258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffb774da60_0 .net *"_ivl_43", 30 0, L_0x7f0b76ea2258;  1 drivers
L_0x7f0b76ea22a0 .functor BUFT 1, C4<0000000000000000000000000000000011111000>, C4<0>, C4<0>, C4<0>;
v0x55ffb774db40_0 .net/2u *"_ivl_44", 39 0, L_0x7f0b76ea22a0;  1 drivers
v0x55ffb774dc20_0 .net *"_ivl_46", 0 0, L_0x55ffb7761ef0;  1 drivers
v0x55ffb774dce0_0 .net *"_ivl_51", 0 0, L_0x55ffb7762190;  1 drivers
v0x55ffb774ddc0_0 .net *"_ivl_52", 1 0, L_0x55ffb77622b0;  1 drivers
v0x55ffb774dea0_0 .net *"_ivl_55", 1 0, L_0x55ffb77623a0;  1 drivers
v0x55ffb774df80_0 .net "clk", 0 0, v0x55ffb774fb50_0;  1 drivers
v0x55ffb774e020_0 .net "clr", 0 0, v0x55ffb774fbf0_0;  1 drivers
v0x55ffb774e0e0_0 .var "cnt", 8 0;
v0x55ffb774e1c0_0 .net "din", 7 0, v0x55ffb774fce0_0;  1 drivers
v0x55ffb774e280_0 .net "dout", 7 0, L_0x55ffb7750e50;  alias, 1 drivers
v0x55ffb774e320_0 .net "empty", 0 0, L_0x55ffb76d4080;  alias, 1 drivers
v0x55ffb774e3c0_0 .net "empty_n", 0 0, L_0x55ffb7761b40;  alias, 1 drivers
v0x55ffb774e480_0 .var "empty_n_r", 0 0;
v0x55ffb774e540_0 .var "empty_r", 0 0;
v0x55ffb774e600_0 .net "full", 0 0, L_0x55ffb76d42b0;  alias, 1 drivers
v0x55ffb774e6c0_0 .net "full_n", 0 0, L_0x55ffb7762050;  alias, 1 drivers
v0x55ffb774e780_0 .var "full_n_r", 0 0;
v0x55ffb774e840_0 .var "full_r", 0 0;
v0x55ffb774e900_0 .var "gb", 0 0;
v0x55ffb774e9c0_0 .var "gb2", 0 0;
v0x55ffb774ea80_0 .net "level", 1 0, L_0x55ffb7761fe0;  alias, 1 drivers
v0x55ffb774eb60_0 .net "re", 0 0, L_0x55ffb76cbff0;  1 drivers
v0x55ffb774ee30_0 .var "rp", 7 0;
v0x55ffb774ef20_0 .net "rp_pl1", 7 0, L_0x55ffb7751490;  1 drivers
v0x55ffb774efe0_0 .net "rst", 0 0, v0x55ffb77508f0_0;  1 drivers
v0x55ffb774f0a0_0 .net "we", 0 0, L_0x55ffb76cba50;  1 drivers
v0x55ffb774f170_0 .var "wp", 7 0;
v0x55ffb774f240_0 .net "wp_pl1", 7 0, L_0x55ffb77511b0;  1 drivers
v0x55ffb774f300_0 .net "wp_pl2", 7 0, L_0x55ffb7751370;  1 drivers
L_0x55ffb7750f20 .reduce/nor v0x55ffb77508f0_0;
L_0x55ffb77510e0 .reduce/nor v0x55ffb77508f0_0;
L_0x55ffb77511b0 .arith/sum 8, v0x55ffb774f170_0, L_0x7f0b76ea20f0;
L_0x55ffb7751370 .arith/sum 8, v0x55ffb774f170_0, L_0x7f0b76ea2138;
L_0x55ffb7751490 .arith/sum 8, v0x55ffb774ee30_0, L_0x7f0b76ea2180;
L_0x55ffb77515d0 .cmp/eq 8, v0x55ffb774f170_0, v0x55ffb774ee30_0;
L_0x55ffb77516b0 .reduce/nor v0x55ffb774e900_0;
L_0x55ffb77517f0 .cmp/eq 8, v0x55ffb774f170_0, v0x55ffb774ee30_0;
L_0x55ffb7751a10 .concat [ 9 23 0 0], v0x55ffb774e0e0_0, L_0x7f0b76ea21c8;
L_0x55ffb7761b40 .cmp/gt 32, L_0x7f0b76ea2210, L_0x55ffb7751a10;
L_0x55ffb7761d30 .concat [ 9 31 0 0], v0x55ffb774e0e0_0, L_0x7f0b76ea2258;
L_0x55ffb7761ef0 .cmp/gt 40, L_0x7f0b76ea22a0, L_0x55ffb7761d30;
L_0x55ffb7762050 .reduce/nor L_0x55ffb7761ef0;
L_0x55ffb7762190 .part v0x55ffb774e0e0_0, 8, 1;
L_0x55ffb77622b0 .concat [ 1 1 0 0], L_0x55ffb7762190, L_0x55ffb7762190;
L_0x55ffb77623a0 .part v0x55ffb774e0e0_0, 6, 2;
S_0x55ffb774bda0 .scope module, "u0" "generic_dpram" 3 55, 4 9 0, S_0x55ffb774b8f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst";
    .port_info 2 /INPUT 1 "rce";
    .port_info 3 /INPUT 1 "oe";
    .port_info 4 /INPUT 8 "raddr";
    .port_info 5 /OUTPUT 8 "do";
    .port_info 6 /INPUT 1 "wclk";
    .port_info 7 /INPUT 1 "wrst";
    .port_info 8 /INPUT 1 "wce";
    .port_info 9 /INPUT 1 "we";
    .port_info 10 /INPUT 8 "waddr";
    .port_info 11 /INPUT 8 "di";
P_0x55ffb772da70 .param/l "aw" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x55ffb772dab0 .param/l "dw" 0 4 19, +C4<00000000000000000000000000001000>;
L_0x7f0b76ea2060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f0b76ea2018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55ffb76d3c50 .functor AND 1, L_0x7f0b76ea2060, L_0x7f0b76ea2018, C4<1>, C4<1>;
v0x55ffb76cbbd0_0 .net *"_ivl_0", 0 0, L_0x55ffb76d3c50;  1 drivers
o0x7f0b76eeb108 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55ffb76cc150_0 name=_ivl_2
v0x55ffb7718420_0 .net "di", 7 0, v0x55ffb774fce0_0;  alias, 1 drivers
v0x55ffb774c570_0 .net "do", 7 0, L_0x55ffb7750e50;  alias, 1 drivers
v0x55ffb774c650_0 .var "do_reg", 7 0;
v0x55ffb774c780 .array "mem", 0 255, 7 0;
v0x55ffb774c840_0 .net "oe", 0 0, L_0x7f0b76ea2060;  1 drivers
v0x55ffb774c900_0 .net "raddr", 7 0, v0x55ffb774ee30_0;  1 drivers
v0x55ffb774c9e0_0 .net "rce", 0 0, L_0x7f0b76ea2018;  1 drivers
v0x55ffb774caa0_0 .net "rclk", 0 0, v0x55ffb774fb50_0;  alias, 1 drivers
v0x55ffb774cb60_0 .net "rrst", 0 0, L_0x55ffb7750f20;  1 drivers
v0x55ffb774cc20_0 .net "waddr", 7 0, v0x55ffb774f170_0;  1 drivers
L_0x7f0b76ea20a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ffb774cd00_0 .net "wce", 0 0, L_0x7f0b76ea20a8;  1 drivers
v0x55ffb774cdc0_0 .net "wclk", 0 0, v0x55ffb774fb50_0;  alias, 1 drivers
v0x55ffb774ce60_0 .net "we", 0 0, L_0x55ffb76cba50;  alias, 1 drivers
v0x55ffb774cf00_0 .net "wrst", 0 0, L_0x55ffb77510e0;  1 drivers
L_0x55ffb7750e50 .functor MUXZ 8, o0x7f0b76eeb108, v0x55ffb774c650_0, L_0x55ffb76d3c50, C4<>;
S_0x55ffb774c1b0 .scope task, "print_ram" "print_ram" 4 76, 4 76 0, S_0x55ffb774bda0;
 .timescale -9 -10;
v0x55ffb76d3f70_0 .var "finish", 7 0;
v0x55ffb76d41a0_0 .var/i "rnum", 31 0;
v0x55ffb76d43d0_0 .var "start", 7 0;
TD_test.u0.u0.print_ram ;
    %load/vec4 v0x55ffb76d43d0_0;
    %pad/u 32;
    %store/vec4 v0x55ffb76d41a0_0, 0, 32;
T_3.26 ;
    %load/vec4 v0x55ffb76d41a0_0;
    %load/vec4 v0x55ffb76d3f70_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_3.27, 5;
    %vpi_call 4 82 "$display", "Addr %h = %h", v0x55ffb76d41a0_0, &A<v0x55ffb774c780, v0x55ffb76d41a0_0 > {0 0 0};
    %load/vec4 v0x55ffb76d41a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb76d41a0_0, 0, 32;
    %jmp T_3.26;
T_3.27 ;
    %end;
S_0x55ffb774f5e0 .scope task, "wr_sc" "wr_sc" 2 214, 2 214 0, S_0x55ffb772d2a0;
 .timescale -9 -10;
v0x55ffb774f810_0 .var/i "cnt", 31 0;
TD_test.wr_sc ;
    %wait E_0x55ffb770add0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb77505d0_0, 0, 32;
T_4.28 ;
    %load/vec4 v0x55ffb77505d0_0;
    %load/vec4 v0x55ffb774f810_0;
    %cmp/s;
    %jmp/0xz T_4.29, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffb7750a60_0, 0, 1;
    %vpi_func 2 225 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %wait E_0x55ffb770add0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750a60_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55ffb774fce0_0, 0, 8;
    %load/vec4 v0x55ffb77509c0_0;
T_4.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.31, 5;
    %jmp/1 T_4.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ffb770add0;
    %jmp T_4.30;
T_4.31 ;
    %pop/vec4 1;
    %load/vec4 v0x55ffb77505d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb77505d0_0, 0, 32;
    %jmp T_4.28;
T_4.29 ;
    %end;
    .scope S_0x55ffb774bda0;
T_5 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb774c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55ffb774ce60_0;
    %load/vec4 v0x55ffb774cc20_0;
    %load/vec4 v0x55ffb774c900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 255, 255, 8;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x55ffb774c900_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55ffb774c780, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0x55ffb774c650_0, 10;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ffb774bda0;
T_6 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb774cd00_0;
    %load/vec4 v0x55ffb774ce60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55ffb7718420_0;
    %load/vec4 v0x55ffb774cc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v0x55ffb774c780, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ffb774b8f0;
T_7 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb774efe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ffb774f170_0, 10;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55ffb774e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ffb774f170_0, 10;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55ffb774f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55ffb774f240_0;
    %assign/vec4 v0x55ffb774f170_0, 10;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55ffb774b8f0;
T_8 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb774efe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ffb774ee30_0, 10;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55ffb774e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ffb774ee30_0, 10;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55ffb774eb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55ffb774ef20_0;
    %assign/vec4 v0x55ffb774ee30_0, 10;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ffb774b8f0;
T_9 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb774efe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e900_0, 10;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55ffb774e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e900_0, 10;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55ffb774f240_0;
    %load/vec4 v0x55ffb774ee30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ffb774f0a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ffb774e900_0, 10;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55ffb774eb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e900_0, 10;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55ffb774b8f0;
T_10 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb774efe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e9c0_0, 10;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55ffb774e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e9c0_0, 10;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55ffb774f300_0;
    %load/vec4 v0x55ffb774ee30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ffb774f0a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ffb774e9c0_0, 10;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x55ffb774f170_0;
    %load/vec4 v0x55ffb774ee30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55ffb774eb60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e9c0_0, 10;
T_10.6 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55ffb774b8f0;
T_11 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb774efe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e840_0, 10;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55ffb774e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e840_0, 10;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55ffb774f0a0_0;
    %load/vec4 v0x55ffb774f240_0;
    %load/vec4 v0x55ffb774ee30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ffb774e9c0_0;
    %and;
    %and;
    %load/vec4 v0x55ffb774eb60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ffb774e840_0, 10;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55ffb774eb60_0;
    %load/vec4 v0x55ffb774f240_0;
    %load/vec4 v0x55ffb774ee30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55ffb774e9c0_0;
    %nor/r;
    %or;
    %and;
    %load/vec4 v0x55ffb774f0a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e840_0, 10;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55ffb774b8f0;
T_12 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb774efe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ffb774e540_0, 10;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55ffb774e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ffb774e540_0, 10;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55ffb774f0a0_0;
    %load/vec4 v0x55ffb774f170_0;
    %load/vec4 v0x55ffb774ef20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55ffb774e9c0_0;
    %or;
    %and;
    %load/vec4 v0x55ffb774eb60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e540_0, 10;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x55ffb774eb60_0;
    %load/vec4 v0x55ffb774f170_0;
    %load/vec4 v0x55ffb774ef20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ffb774e9c0_0;
    %nor/r;
    %and;
    %and;
    %load/vec4 v0x55ffb774f0a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ffb774e540_0, 10;
T_12.6 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55ffb774b8f0;
T_13 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb774efe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55ffb774e0e0_0, 10;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55ffb774e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55ffb774e0e0_0, 10;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55ffb774eb60_0;
    %load/vec4 v0x55ffb774f0a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x55ffb774e0e0_0;
    %addi 511, 0, 9;
    %assign/vec4 v0x55ffb774e0e0_0, 10;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x55ffb774eb60_0;
    %nor/r;
    %load/vec4 v0x55ffb774f0a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x55ffb774e0e0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55ffb774e0e0_0, 10;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55ffb774b8f0;
T_14 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb774efe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ffb774e480_0, 10;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55ffb774e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ffb774e480_0, 10;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55ffb774f0a0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55ffb774e0e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55ffb774eb60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e480_0, 10;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55ffb774eb60_0;
    %load/vec4 v0x55ffb774e0e0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55ffb774f0a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ffb774e480_0, 10;
T_14.6 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55ffb774b8f0;
T_15 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb774efe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e780_0, 10;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55ffb774e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e780_0, 10;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55ffb774f0a0_0;
    %pushi/vec4 247, 0, 40;
    %load/vec4 v0x55ffb774e0e0_0;
    %pad/u 40;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55ffb774eb60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ffb774e780_0, 10;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x55ffb774eb60_0;
    %load/vec4 v0x55ffb774e0e0_0;
    %pad/u 40;
    %cmpi/u 248, 0, 40;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55ffb774f0a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ffb774e780_0, 10;
T_15.6 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55ffb774b8f0;
T_16 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb774f0a0_0;
    %load/vec4 v0x55ffb774e600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 3 195 "$display", "%m WARNING: Writing while fifo is FULL (%t)", $time {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55ffb774b8f0;
T_17 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb774eb60_0;
    %load/vec4 v0x55ffb774e320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call 3 199 "$display", "%m WARNING: Reading while fifo is EMPTY (%t)", $time {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55ffb772d2a0;
T_18 ;
    %vpi_call 2 49 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000001100 {0 0 0};
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v0x55ffb7750670_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb774fb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffb77508f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb7750850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb774fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb77509c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb7750be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffb77507b0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ffb770add0;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffb77508f0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ffb770add0;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffb77508f0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_18.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.5, 5;
    %jmp/1 T_18.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ffb770add0;
    %jmp T_18.4;
T_18.5 ;
    %pop/vec4 1;
    %fork TD_test.test_sc_fifo, S_0x55ffb774b710;
    %join;
    %pushi/vec4 5, 0, 32;
T_18.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.7, 5;
    %jmp/1 T_18.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ffb770add0;
    %jmp T_18.6;
T_18.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55ffb7750be0_0;
    %load/vec4 v0x55ffb77507b0_0;
    %sub;
    %vpi_call 2 99 "$display", "rdp=%0d, wrp=%0d delta=%0d", v0x55ffb77507b0_0, v0x55ffb7750be0_0, S<0,vec4,s32> {1 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x55ffb772d2a0;
T_19 ;
    %vpi_call 2 148 "$dumpfile", "genericsc.vcd" {0 0 0};
    %vpi_call 2 149 "$dumpvars" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x55ffb772d2a0;
T_20 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb7750a60_0;
    %load/vec4 v0x55ffb77501c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x55ffb774fce0_0;
    %ix/getv/s 4, v0x55ffb7750be0_0;
    %store/vec4a v0x55ffb774fab0, 4, 0;
    %load/vec4 v0x55ffb7750be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb7750be0_0, 0, 32;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55ffb772d2a0;
T_21 ;
    %wait E_0x55ffb770add0;
    %load/vec4 v0x55ffb7750850_0;
    %load/vec4 v0x55ffb774fee0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %delay 30, 0;
    %load/vec4 v0x55ffb774fdd0_0;
    %ix/getv/s 4, v0x55ffb77507b0_0;
    %load/vec4a v0x55ffb774fab0, 4;
    %cmp/ne;
    %jmp/0xz  T_21.2, 4;
    %vpi_call 2 168 "$display", "ERROR: Data (%0d) mismatch, expected %h got %h (%t)", v0x55ffb77507b0_0, &A<v0x55ffb774fab0, v0x55ffb77507b0_0 >, v0x55ffb774fdd0_0, $time {0 0 0};
T_21.2 ;
    %load/vec4 v0x55ffb77507b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffb77507b0_0, 0, 32;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55ffb772d2a0;
T_22 ;
    %delay 50, 0;
    %load/vec4 v0x55ffb774fb50_0;
    %inv;
    %store/vec4 v0x55ffb774fb50_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55ffb772d2a0;
T_23 ;
    %load/real v0x55ffb7750670_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55ffb7750710_0;
    %inv;
    %store/vec4 v0x55ffb7750710_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55ffb772d2a0;
T_24 ;
    %delay 500, 0;
    %load/vec4 v0x55ffb7750b20_0;
    %inv;
    %store/vec4 v0x55ffb7750b20_0, 0, 1;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "grneric_sc_tbnew.v";
    "generic_sc_a.v";
    "generic_dpram.v";
