# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab03.srcs/sources_1/ip/DM/sim/DM.v" \
"../../../../Lab03.srcs/sources_1/ip/IM/sim/IM.v" \
"../../../../Lab03.srcs/sources_1/ALU.v" \
"../../../../Lab03.srcs/sources_1/new/ALUControl.v" \
"../../../../Lab03.srcs/sources_1/new/CPU.v" \
"../../../../Lab03.srcs/sources_1/new/Control.v" \
"../../../../Lab03.srcs/sources_1/new/DBU.v" \
"../../../../Lab03.srcs/sources_1/new/EDG.v" \
"../../../../Lab03.srcs/sources_1/new/Jitter_clr.v" \
"../../../../Lab03.srcs/sources_1/MUX.v" \
"../../../../Lab03.srcs/sources_1/register_file.v" \
"../../../../Lab03.srcs/sim_1/new/DBU_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
