

================================================================
== Vitis HLS Report for 'write_tmp_Pipeline_VITIS_LOOP_108_1'
================================================================
* Date:           Sat Jun  8 17:57:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        merge_sort_double
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_108_1  |      512|      512|         2|          1|          1|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tmp_left, void @empty_10, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tmp, void @empty_10, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln108 = store i10 0, i10 %i" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108]   --->   Operation 8 'store' 'store_ln108' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_3 = load i10 %i" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108]   --->   Operation 10 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln108 = icmp_eq  i10 %i_3, i10 512" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108]   --->   Operation 11 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%i_4 = add i10 %i_3, i10 1" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108]   --->   Operation 12 'add' 'i_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc.split, void %for.inc7.preheader.exitStub" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108]   --->   Operation 13 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln108 = store i10 %i_4, i10 %i" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108]   --->   Operation 14 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_21" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:109]   --->   Operation 15 'specpipeline' 'specpipeline_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108]   --->   Operation 17 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.63ns)   --->   "%tmp_left_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %tmp_left" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:110]   --->   Operation 18 'read' 'tmp_left_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (3.63ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %tmp, i8 %tmp_left_read" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:111]   --->   Operation 19 'write' 'write_ln111' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.inc" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108]   --->   Operation 20 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.907ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln108', /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108) of constant 0 on local variable 'i', /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108 [6]  (1.588 ns)
	'load' operation 10 bit ('i', /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108) on local variable 'i', /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108 [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln108', /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108) [10]  (1.731 ns)
	'store' operation 0 bit ('store_ln108', /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108) of variable 'i', /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108 on local variable 'i', /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:108 [19]  (1.588 ns)

 <State 2>: 7.268ns
The critical path consists of the following:
	fifo read operation ('tmp_left_read', /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:110) on port 'tmp_left' (/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:110) [17]  (3.634 ns)
	fifo write operation ('write_ln111', /home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:111) on port 'tmp' (/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:111) [18]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
