// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mandel_calc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_in_V,
        y_in_V,
        ap_return
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [39:0] x_in_V;
input  [39:0] y_in_V;
output  [10:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] ap_return;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] grp_pretest_fu_172_ap_return;
reg   [0:0] tmp_reg_1191;
wire    ap_CS_fsm_state2;
wire    grp_pretest_fu_172_ap_ready;
wire    grp_pretest_fu_172_ap_done;
wire  signed [41:0] rhs_V_2_fu_180_p1;
reg  signed [41:0] rhs_V_2_reg_1195;
wire  signed [80:0] rhs_V_7_cast_fu_190_p1;
reg  signed [80:0] rhs_V_7_cast_reg_1200;
wire   [0:0] tmp_s_fu_194_p2;
reg   [0:0] tmp_s_reg_1205;
wire    ap_CS_fsm_state3;
wire   [10:0] iter_1_fu_200_p2;
reg   [10:0] iter_1_reg_1209;
wire   [79:0] r_V_15_fu_210_p2;
reg   [79:0] r_V_15_reg_1214;
reg   [0:0] p_Result_s_reg_1223;
wire   [33:0] tmp_40_fu_224_p1;
reg   [33:0] tmp_40_reg_1229;
reg   [3:0] p_Result_s_18_reg_1234;
reg   [4:0] p_Result_9_reg_1239;
wire   [79:0] r_V_16_fu_252_p2;
reg   [79:0] r_V_16_reg_1245;
reg   [0:0] p_Result_12_reg_1254;
wire   [33:0] tmp_48_fu_266_p1;
reg   [33:0] tmp_48_reg_1260;
reg   [3:0] p_Result_1_reg_1265;
reg   [4:0] p_Result_2_reg_1270;
wire   [39:0] x2_V_1_fu_341_p2;
reg   [39:0] x2_V_1_reg_1276;
wire    ap_CS_fsm_state4;
wire   [0:0] carry_4_fu_361_p2;
reg   [0:0] carry_4_reg_1282;
wire   [0:0] p_Result_11_fu_367_p3;
reg   [0:0] p_Result_11_reg_1288;
wire   [0:0] Range1_all_ones_fu_380_p2;
reg   [0:0] Range1_all_ones_reg_1293;
wire   [0:0] Range1_all_zeros_fu_385_p2;
reg   [0:0] Range1_all_zeros_reg_1299;
wire   [0:0] brmerge1001_demorgan_fu_417_p2;
reg   [0:0] brmerge1001_demorgan_reg_1304;
wire   [39:0] y2_V_2_fu_474_p2;
reg   [39:0] y2_V_2_reg_1310;
wire   [0:0] carry_6_fu_494_p2;
reg   [0:0] carry_6_reg_1316;
wire   [0:0] p_Result_14_fu_500_p3;
reg   [0:0] p_Result_14_reg_1322;
wire   [0:0] Range1_all_ones_3_fu_513_p2;
reg   [0:0] Range1_all_ones_3_reg_1327;
wire   [0:0] Range1_all_zeros_2_fu_518_p2;
reg   [0:0] Range1_all_zeros_2_reg_1333;
wire   [0:0] brmerge1008_demorgan_fu_550_p2;
reg   [0:0] brmerge1008_demorgan_reg_1338;
wire   [39:0] p_Val2_19_fu_634_p3;
reg   [39:0] p_Val2_19_reg_1344;
wire    ap_CS_fsm_state5;
wire   [39:0] p_Val2_7_fu_720_p3;
reg   [39:0] p_Val2_7_reg_1349;
wire   [0:0] tmp_24_fu_740_p2;
reg   [0:0] tmp_24_reg_1354;
wire    ap_CS_fsm_state6;
wire   [39:0] xtemp_V_fu_773_p2;
reg   [39:0] xtemp_V_reg_1358;
wire   [0:0] overflow_3_fu_814_p2;
reg   [0:0] overflow_3_reg_1364;
wire   [0:0] underflow_4_fu_838_p2;
reg   [0:0] underflow_4_reg_1370;
wire   [39:0] x_V_fu_893_p3;
reg   [39:0] x_V_reg_1387;
wire    ap_CS_fsm_state7;
wire   [80:0] grp_fu_860_p2;
reg   [80:0] r_V_17_reg_1392;
wire   [33:0] tmp_59_fu_901_p1;
reg   [33:0] tmp_59_reg_1397;
wire   [0:0] tmp_29_fu_905_p2;
reg   [0:0] tmp_29_reg_1402;
wire   [80:0] ret_V_12_fu_911_p2;
reg   [80:0] ret_V_12_reg_1407;
wire    ap_CS_fsm_state8;
reg   [0:0] p_Result_17_reg_1412;
wire   [39:0] ytemp_V_1_fu_978_p2;
reg   [39:0] ytemp_V_1_reg_1418;
wire   [0:0] carry_8_fu_998_p2;
reg   [0:0] carry_8_reg_1424;
reg   [0:0] p_Result_19_reg_1431;
wire   [0:0] Range2_all_ones_3_fu_1022_p2;
reg   [0:0] Range2_all_ones_3_reg_1437;
wire   [0:0] Range1_all_ones_4_fu_1038_p2;
reg   [0:0] Range1_all_ones_4_reg_1442;
wire   [0:0] Range1_all_zeros_3_fu_1044_p2;
reg   [0:0] Range1_all_zeros_3_reg_1449;
wire   [39:0] y_V_fu_1159_p3;
reg   [39:0] y_V_reg_1454;
wire    ap_CS_fsm_state9;
wire   [0:0] or_cond_fu_1173_p2;
reg   [0:0] or_cond_reg_1459;
wire    grp_pretest_fu_172_ap_start;
wire    grp_pretest_fu_172_ap_idle;
reg  signed [39:0] y_reg_110;
wire    ap_CS_fsm_state10;
reg  signed [39:0] x_reg_122;
wire   [10:0] ap_phi_mux_iter_phi_fu_138_p4;
reg   [10:0] iter_reg_134;
reg   [10:0] ap_phi_mux_iter_2_ph_phi_fu_149_p6;
reg   [10:0] iter_2_ph_reg_146;
reg   [10:0] ap_phi_mux_iter_2_phi_fu_164_p4;
reg   [10:0] iter_2_reg_160;
reg    grp_pretest_fu_172_ap_start_reg;
wire  signed [39:0] rhs_V_2_fu_180_p0;
wire   [74:0] rhs_V_3_fu_183_p3;
wire  signed [39:0] r_V_15_fu_210_p0;
wire  signed [79:0] r_V_fu_206_p1;
wire  signed [39:0] r_V_15_fu_210_p1;
wire  signed [39:0] r_V_16_fu_252_p0;
wire  signed [79:0] r_V_11_fu_248_p1;
wire  signed [39:0] r_V_16_fu_252_p1;
wire   [0:0] r_3_fu_306_p2;
wire   [0:0] tmp_39_fu_299_p3;
wire   [0:0] tmp_42_fu_324_p3;
wire   [0:0] r_fu_318_p2;
wire   [0:0] tmp_18_fu_331_p2;
wire   [39:0] tmp_19_fu_337_p1;
wire   [39:0] x2_V_fu_290_p4;
wire   [0:0] tmp_43_fu_347_p3;
wire   [0:0] p_Result_10_fu_311_p3;
wire   [0:0] rev_fu_355_p2;
wire   [0:0] tmp_45_fu_390_p3;
wire   [0:0] Range2_all_ones_fu_375_p2;
wire   [0:0] rev5_fu_397_p2;
wire   [0:0] p_s_fu_403_p2;
wire   [0:0] deleted_ones_fu_409_p3;
wire   [0:0] r_4_fu_439_p2;
wire   [0:0] tmp_47_fu_432_p3;
wire   [0:0] tmp_50_fu_457_p3;
wire   [0:0] r_assign_4_fu_451_p2;
wire   [0:0] tmp_21_fu_464_p2;
wire   [39:0] tmp_22_fu_470_p1;
wire   [39:0] y2_V_fu_423_p4;
wire   [0:0] tmp_51_fu_480_p3;
wire   [0:0] p_Result_13_fu_444_p3;
wire   [0:0] rev6_fu_488_p2;
wire   [0:0] tmp_53_fu_523_p3;
wire   [0:0] Range2_all_ones_2_fu_508_p2;
wire   [0:0] rev7_fu_530_p2;
wire   [0:0] p_4_fu_536_p2;
wire   [0:0] deleted_ones_3_fu_542_p3;
wire   [0:0] deleted_zeros_fu_556_p3;
wire   [0:0] p_not_fu_565_p2;
wire   [0:0] brmerge_fu_571_p2;
wire   [0:0] tmp_20_fu_576_p2;
wire   [0:0] phitmp997_demorgan_fu_561_p2;
wire   [0:0] tmp1_demorgan_fu_587_p2;
wire   [0:0] tmp1_fu_592_p2;
wire   [0:0] underflow_fu_598_p2;
wire   [0:0] overflow_fu_581_p2;
wire   [0:0] tmp2_fu_609_p2;
wire   [0:0] brmerge1_fu_603_p2;
wire   [0:0] p_1035_not_fu_614_p2;
wire   [39:0] p_mux_fu_620_p3;
wire   [39:0] p_3_fu_627_p3;
wire   [0:0] deleted_zeros_2_fu_642_p3;
wire   [0:0] p_not5_fu_651_p2;
wire   [0:0] brmerge2_fu_657_p2;
wire   [0:0] tmp_23_fu_662_p2;
wire   [0:0] phitmp996_demorgan_fu_647_p2;
wire   [0:0] tmp3_demorgan_fu_673_p2;
wire   [0:0] tmp3_fu_678_p2;
wire   [0:0] underflow_3_fu_684_p2;
wire   [0:0] overflow_2_fu_667_p2;
wire   [0:0] tmp4_fu_695_p2;
wire   [0:0] brmerge3_fu_689_p2;
wire   [0:0] p_1036_not_fu_700_p2;
wire   [39:0] p_mux3_fu_706_p3;
wire   [39:0] p_5_fu_713_p3;
wire  signed [40:0] lhs_V_fu_728_p1;
wire  signed [40:0] rhs_V_fu_731_p1;
wire   [40:0] ret_V_fu_734_p2;
wire  signed [40:0] ret_V_10_fu_746_p2;
wire  signed [41:0] lhs_V_2_fu_752_p1;
wire   [41:0] ret_V_11_fu_760_p2;
wire  signed [39:0] xtemp_V_fu_773_p0;
wire   [39:0] tmp_54_fu_756_p1;
wire   [1:0] p_Result_3_fu_786_p4;
wire   [0:0] p_Result_16_fu_778_p3;
wire   [0:0] p_not7_fu_796_p2;
wire   [0:0] p_Result_15_fu_765_p3;
wire   [0:0] brmerge4_fu_802_p2;
wire   [0:0] tmp_25_fu_808_p2;
wire   [0:0] p_not8_fu_826_p2;
wire   [0:0] newsignbit_i_i_i_i_fu_820_p2;
wire   [0:0] brmerge5_fu_832_p2;
wire  signed [40:0] r_V_13_fu_844_p3;
wire   [0:0] p_1029_not_fu_870_p2;
wire   [0:0] brmerge6_fu_866_p2;
wire   [0:0] brmerge7_fu_875_p2;
wire   [39:0] p_mux4_fu_880_p3;
wire   [39:0] p_6_fu_887_p3;
wire   [0:0] r_5_fu_941_p2;
wire   [0:0] tmp_58_fu_933_p3;
wire   [0:0] tmp_61_fu_960_p3;
wire   [0:0] r_assign_6_fu_954_p2;
wire   [0:0] tmp_26_fu_968_p2;
wire   [39:0] tmp_27_fu_974_p1;
wire   [39:0] ytemp_V_fu_923_p4;
wire   [0:0] tmp_62_fu_984_p3;
wire   [0:0] p_Result_18_fu_946_p3;
wire   [0:0] rev8_fu_992_p2;
wire   [4:0] tmp_16_fu_1012_p4;
wire   [5:0] tmp_17_fu_1028_p4;
wire   [0:0] tmp_64_fu_1055_p3;
wire   [0:0] rev9_fu_1062_p2;
wire   [0:0] p_7_fu_1068_p2;
wire   [0:0] deleted_zeros_3_fu_1050_p3;
wire   [0:0] p_not9_fu_1083_p2;
wire   [0:0] brmerge8_fu_1089_p2;
wire   [0:0] tmp_28_fu_1094_p2;
wire   [0:0] deleted_ones_4_fu_1073_p3;
wire   [0:0] phitmp_demorgan_fu_1079_p2;
wire   [0:0] brmerge1021_demorgan_fu_1105_p2;
wire   [0:0] tmp5_demorgan_fu_1110_p2;
wire   [0:0] tmp5_fu_1116_p2;
wire   [0:0] underflow_5_fu_1122_p2;
wire   [0:0] overflow_4_fu_1099_p2;
wire   [0:0] tmp6_fu_1133_p2;
wire   [0:0] brmerge9_fu_1127_p2;
wire   [0:0] p_1037_not_fu_1139_p2;
wire   [39:0] p_mux5_fu_1145_p3;
wire   [39:0] p_8_fu_1152_p3;
wire   [0:0] tmp_30_fu_1167_p2;
reg   [10:0] ap_return_preg;
reg   [9:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_pretest_fu_172_ap_start_reg = 1'b0;
#0 ap_return_preg = 11'd0;
end

pretest grp_pretest_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pretest_fu_172_ap_start),
    .ap_done(grp_pretest_fu_172_ap_done),
    .ap_idle(grp_pretest_fu_172_ap_idle),
    .ap_ready(grp_pretest_fu_172_ap_ready),
    .x_V(x_in_V),
    .y_V(y_in_V),
    .ap_return(grp_pretest_fu_172_ap_return)
);

calc_mul_40s_41s_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 41 ),
    .dout_WIDTH( 81 ))
calc_mul_40s_41s_cud_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(y_reg_110),
    .din1(r_V_13_fu_844_p3),
    .ce(1'b1),
    .dout(grp_fu_860_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 11'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state10) & ((tmp_reg_1191 == 1'd1) | ((tmp_s_reg_1205 == 1'd1) | ((or_cond_reg_1459 == 1'd1) | (tmp_24_reg_1354 == 1'd1)))))) begin
            ap_return_preg <= ap_phi_mux_iter_2_phi_fu_164_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pretest_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_pretest_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_pretest_fu_172_ap_ready == 1'b1)) begin
            grp_pretest_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_1205 == 1'd0) & (tmp_24_reg_1354 == 1'd0) & (tmp_reg_1191 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (or_cond_reg_1459 == 1'd1))) begin
        iter_2_ph_reg_146 <= 11'd2000;
    end else if (((1'b1 == ap_CS_fsm_state6) & (tmp_24_fu_740_p2 == 1'd1))) begin
        iter_2_ph_reg_146 <= iter_reg_134;
    end else if (((tmp_s_fu_194_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        iter_2_ph_reg_146 <= ap_phi_mux_iter_phi_fu_138_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & ((((tmp_reg_1191 == 1'd0) & (tmp_24_reg_1354 == 1'd1)) | ((tmp_reg_1191 == 1'd0) & (or_cond_reg_1459 == 1'd1))) | ((tmp_s_reg_1205 == 1'd1) & (tmp_reg_1191 == 1'd0))))) begin
        iter_2_reg_160 <= ap_phi_mux_iter_2_ph_phi_fu_149_p6;
    end else if (((grp_pretest_fu_172_ap_done == 1'b1) & (grp_pretest_fu_172_ap_return == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        iter_2_reg_160 <= 11'd2000;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_1205 == 1'd0) & (or_cond_reg_1459 == 1'd0) & (tmp_24_reg_1354 == 1'd0) & (tmp_reg_1191 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        iter_reg_134 <= iter_1_reg_1209;
    end else if (((grp_pretest_fu_172_ap_done == 1'b1) & (grp_pretest_fu_172_ap_return == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        iter_reg_134 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_1205 == 1'd0) & (or_cond_reg_1459 == 1'd0) & (tmp_24_reg_1354 == 1'd0) & (tmp_reg_1191 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        x_reg_122 <= x_V_reg_1387;
    end else if (((grp_pretest_fu_172_ap_done == 1'b1) & (grp_pretest_fu_172_ap_return == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        x_reg_122 <= 40'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_1205 == 1'd0) & (or_cond_reg_1459 == 1'd0) & (tmp_24_reg_1354 == 1'd0) & (tmp_reg_1191 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        y_reg_110 <= y_V_reg_1454;
    end else if (((grp_pretest_fu_172_ap_done == 1'b1) & (grp_pretest_fu_172_ap_return == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_reg_110 <= 40'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        Range1_all_ones_3_reg_1327 <= Range1_all_ones_3_fu_513_p2;
        Range1_all_ones_reg_1293 <= Range1_all_ones_fu_380_p2;
        Range1_all_zeros_2_reg_1333 <= Range1_all_zeros_2_fu_518_p2;
        Range1_all_zeros_reg_1299 <= Range1_all_zeros_fu_385_p2;
        brmerge1001_demorgan_reg_1304 <= brmerge1001_demorgan_fu_417_p2;
        brmerge1008_demorgan_reg_1338 <= brmerge1008_demorgan_fu_550_p2;
        carry_4_reg_1282 <= carry_4_fu_361_p2;
        carry_6_reg_1316 <= carry_6_fu_494_p2;
        p_Result_11_reg_1288 <= x2_V_1_fu_341_p2[32'd39];
        p_Result_14_reg_1322 <= y2_V_2_fu_474_p2[32'd39];
        x2_V_1_reg_1276 <= x2_V_1_fu_341_p2;
        y2_V_2_reg_1310 <= y2_V_2_fu_474_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Range1_all_ones_4_reg_1442 <= Range1_all_ones_4_fu_1038_p2;
        Range1_all_zeros_3_reg_1449 <= Range1_all_zeros_3_fu_1044_p2;
        Range2_all_ones_3_reg_1437 <= Range2_all_ones_3_fu_1022_p2;
        carry_8_reg_1424 <= carry_8_fu_998_p2;
        p_Result_17_reg_1412 <= ret_V_12_fu_911_p2[32'd80];
        p_Result_19_reg_1431 <= ytemp_V_1_fu_978_p2[32'd39];
        ret_V_12_reg_1407 <= ret_V_12_fu_911_p2;
        ytemp_V_1_reg_1418 <= ytemp_V_1_fu_978_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        iter_1_reg_1209 <= iter_1_fu_200_p2;
        tmp_s_reg_1205 <= tmp_s_fu_194_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        or_cond_reg_1459 <= or_cond_fu_1173_p2;
        y_V_reg_1454 <= y_V_fu_1159_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_24_fu_740_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        overflow_3_reg_1364 <= overflow_3_fu_814_p2;
        underflow_4_reg_1370 <= underflow_4_fu_838_p2;
        xtemp_V_reg_1358 <= xtemp_V_fu_773_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_194_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        p_Result_12_reg_1254 <= r_V_16_fu_252_p2[32'd79];
        p_Result_1_reg_1265 <= {{r_V_16_fu_252_p2[79:76]}};
        p_Result_2_reg_1270 <= {{r_V_16_fu_252_p2[79:75]}};
        p_Result_9_reg_1239 <= {{r_V_15_fu_210_p2[79:75]}};
        p_Result_s_18_reg_1234 <= {{r_V_15_fu_210_p2[79:76]}};
        p_Result_s_reg_1223 <= r_V_15_fu_210_p2[32'd79];
        r_V_15_reg_1214 <= r_V_15_fu_210_p2;
        r_V_16_reg_1245 <= r_V_16_fu_252_p2;
        tmp_40_reg_1229 <= tmp_40_fu_224_p1;
        tmp_48_reg_1260 <= tmp_48_fu_266_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_Val2_19_reg_1344 <= p_Val2_19_fu_634_p3;
        p_Val2_7_reg_1349 <= p_Val2_7_fu_720_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        r_V_17_reg_1392 <= grp_fu_860_p2;
        tmp_29_reg_1402 <= tmp_29_fu_905_p2;
        tmp_59_reg_1397 <= tmp_59_fu_901_p1;
        x_V_reg_1387 <= x_V_fu_893_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pretest_fu_172_ap_done == 1'b1) & (grp_pretest_fu_172_ap_return == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        rhs_V_2_reg_1195 <= rhs_V_2_fu_180_p1;
        rhs_V_7_cast_reg_1200[80 : 35] <= rhs_V_7_cast_fu_190_p1[80 : 35];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_24_reg_1354 <= tmp_24_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pretest_fu_172_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_reg_1191 <= grp_pretest_fu_172_ap_return;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state10) & ((tmp_reg_1191 == 1'd1) | ((tmp_s_reg_1205 == 1'd1) | ((or_cond_reg_1459 == 1'd1) | (tmp_24_reg_1354 == 1'd1))))) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_1205 == 1'd0) & (tmp_24_reg_1354 == 1'd0) & (tmp_reg_1191 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (or_cond_reg_1459 == 1'd1))) begin
        ap_phi_mux_iter_2_ph_phi_fu_149_p6 = 11'd2000;
    end else begin
        ap_phi_mux_iter_2_ph_phi_fu_149_p6 = iter_2_ph_reg_146;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & ((((tmp_reg_1191 == 1'd0) & (tmp_24_reg_1354 == 1'd1)) | ((tmp_reg_1191 == 1'd0) & (or_cond_reg_1459 == 1'd1))) | ((tmp_s_reg_1205 == 1'd1) & (tmp_reg_1191 == 1'd0))))) begin
        ap_phi_mux_iter_2_phi_fu_164_p4 = ap_phi_mux_iter_2_ph_phi_fu_149_p6;
    end else begin
        ap_phi_mux_iter_2_phi_fu_164_p4 = iter_2_reg_160;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & ((tmp_reg_1191 == 1'd1) | ((tmp_s_reg_1205 == 1'd1) | ((or_cond_reg_1459 == 1'd1) | (tmp_24_reg_1354 == 1'd1)))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & ((tmp_reg_1191 == 1'd1) | ((tmp_s_reg_1205 == 1'd1) | ((or_cond_reg_1459 == 1'd1) | (tmp_24_reg_1354 == 1'd1)))))) begin
        ap_return = ap_phi_mux_iter_2_phi_fu_164_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_pretest_fu_172_ap_done == 1'b1) & (grp_pretest_fu_172_ap_return == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((grp_pretest_fu_172_ap_done == 1'b1) & (grp_pretest_fu_172_ap_return == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_s_fu_194_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (tmp_24_fu_740_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((tmp_reg_1191 == 1'd1) | ((tmp_s_reg_1205 == 1'd1) | ((or_cond_reg_1459 == 1'd1) | (tmp_24_reg_1354 == 1'd1)))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_3_fu_513_p2 = ((p_Result_2_reg_1270 == 5'd31) ? 1'b1 : 1'b0);

assign Range1_all_ones_4_fu_1038_p2 = ((tmp_17_fu_1028_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_380_p2 = ((p_Result_9_reg_1239 == 5'd31) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_518_p2 = ((p_Result_2_reg_1270 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_1044_p2 = ((tmp_17_fu_1028_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_385_p2 = ((p_Result_9_reg_1239 == 5'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_2_fu_508_p2 = ((p_Result_1_reg_1265 == 4'd15) ? 1'b1 : 1'b0);

assign Range2_all_ones_3_fu_1022_p2 = ((tmp_16_fu_1012_p4 == 5'd31) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_375_p2 = ((p_Result_s_18_reg_1234 == 4'd15) ? 1'b1 : 1'b0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_phi_mux_iter_phi_fu_138_p4 = iter_reg_134;

assign brmerge1001_demorgan_fu_417_p2 = (p_Result_11_fu_367_p3 & deleted_ones_fu_409_p3);

assign brmerge1008_demorgan_fu_550_p2 = (p_Result_14_fu_500_p3 & deleted_ones_3_fu_542_p3);

assign brmerge1021_demorgan_fu_1105_p2 = (p_Result_19_reg_1431 & deleted_ones_4_fu_1073_p3);

assign brmerge1_fu_603_p2 = (underflow_fu_598_p2 | overflow_fu_581_p2);

assign brmerge2_fu_657_p2 = (p_not5_fu_651_p2 | p_Result_14_reg_1322);

assign brmerge3_fu_689_p2 = (underflow_3_fu_684_p2 | overflow_2_fu_667_p2);

assign brmerge4_fu_802_p2 = (p_not7_fu_796_p2 | p_Result_16_fu_778_p3);

assign brmerge5_fu_832_p2 = (p_not8_fu_826_p2 | newsignbit_i_i_i_i_fu_820_p2);

assign brmerge6_fu_866_p2 = (underflow_4_reg_1370 | overflow_3_reg_1364);

assign brmerge7_fu_875_p2 = (p_1029_not_fu_870_p2 | overflow_3_reg_1364);

assign brmerge8_fu_1089_p2 = (p_not9_fu_1083_p2 | p_Result_19_reg_1431);

assign brmerge9_fu_1127_p2 = (underflow_5_fu_1122_p2 | overflow_4_fu_1099_p2);

assign brmerge_fu_571_p2 = (p_not_fu_565_p2 | p_Result_11_reg_1288);

assign carry_4_fu_361_p2 = (rev_fu_355_p2 & p_Result_10_fu_311_p3);

assign carry_6_fu_494_p2 = (rev6_fu_488_p2 & p_Result_13_fu_444_p3);

assign carry_8_fu_998_p2 = (rev8_fu_992_p2 & p_Result_18_fu_946_p3);

assign deleted_ones_3_fu_542_p3 = ((carry_6_fu_494_p2[0:0] === 1'b1) ? p_4_fu_536_p2 : Range1_all_ones_3_fu_513_p2);

assign deleted_ones_4_fu_1073_p3 = ((carry_8_reg_1424[0:0] === 1'b1) ? p_7_fu_1068_p2 : Range1_all_ones_4_reg_1442);

assign deleted_ones_fu_409_p3 = ((carry_4_fu_361_p2[0:0] === 1'b1) ? p_s_fu_403_p2 : Range1_all_ones_fu_380_p2);

assign deleted_zeros_2_fu_642_p3 = ((carry_6_reg_1316[0:0] === 1'b1) ? Range1_all_ones_3_reg_1327 : Range1_all_zeros_2_reg_1333);

assign deleted_zeros_3_fu_1050_p3 = ((carry_8_reg_1424[0:0] === 1'b1) ? Range1_all_ones_4_reg_1442 : Range1_all_zeros_3_reg_1449);

assign deleted_zeros_fu_556_p3 = ((carry_4_reg_1282[0:0] === 1'b1) ? Range1_all_ones_reg_1293 : Range1_all_zeros_reg_1299);

assign grp_pretest_fu_172_ap_start = grp_pretest_fu_172_ap_start_reg;

assign iter_1_fu_200_p2 = (iter_reg_134 + 11'd1);

assign lhs_V_2_fu_752_p1 = ret_V_10_fu_746_p2;

assign lhs_V_fu_728_p1 = $signed(p_Val2_19_reg_1344);

assign newsignbit_i_i_i_i_fu_820_p2 = (p_Result_16_fu_778_p3 ^ 1'd1);

assign or_cond_fu_1173_p2 = (tmp_30_fu_1167_p2 & tmp_29_reg_1402);

assign overflow_2_fu_667_p2 = (tmp_23_fu_662_p2 & brmerge2_fu_657_p2);

assign overflow_3_fu_814_p2 = (tmp_25_fu_808_p2 & brmerge4_fu_802_p2);

assign overflow_4_fu_1099_p2 = (tmp_28_fu_1094_p2 & brmerge8_fu_1089_p2);

assign overflow_fu_581_p2 = (tmp_20_fu_576_p2 & brmerge_fu_571_p2);

assign p_1029_not_fu_870_p2 = (underflow_4_reg_1370 ^ 1'd1);

assign p_1035_not_fu_614_p2 = (tmp2_fu_609_p2 | phitmp997_demorgan_fu_561_p2);

assign p_1036_not_fu_700_p2 = (tmp4_fu_695_p2 | phitmp996_demorgan_fu_647_p2);

assign p_1037_not_fu_1139_p2 = (tmp6_fu_1133_p2 | phitmp_demorgan_fu_1079_p2);

assign p_3_fu_627_p3 = ((underflow_fu_598_p2[0:0] === 1'b1) ? 40'd549755813888 : x2_V_1_reg_1276);

assign p_4_fu_536_p2 = (rev7_fu_530_p2 & Range2_all_ones_2_fu_508_p2);

assign p_5_fu_713_p3 = ((underflow_3_fu_684_p2[0:0] === 1'b1) ? 40'd549755813888 : y2_V_2_reg_1310);

assign p_6_fu_887_p3 = ((underflow_4_reg_1370[0:0] === 1'b1) ? 40'd549755813888 : xtemp_V_reg_1358);

assign p_7_fu_1068_p2 = (rev9_fu_1062_p2 & Range2_all_ones_3_reg_1437);

assign p_8_fu_1152_p3 = ((underflow_5_fu_1122_p2[0:0] === 1'b1) ? 40'd549755813888 : ytemp_V_1_reg_1418);

assign p_Result_10_fu_311_p3 = r_V_15_reg_1214[32'd74];

assign p_Result_11_fu_367_p3 = x2_V_1_fu_341_p2[32'd39];

assign p_Result_13_fu_444_p3 = r_V_16_reg_1245[32'd74];

assign p_Result_14_fu_500_p3 = y2_V_2_fu_474_p2[32'd39];

assign p_Result_15_fu_765_p3 = ret_V_11_fu_760_p2[32'd41];

assign p_Result_16_fu_778_p3 = xtemp_V_fu_773_p2[32'd39];

assign p_Result_18_fu_946_p3 = ret_V_12_fu_911_p2[32'd74];

assign p_Result_3_fu_786_p4 = {{ret_V_11_fu_760_p2[41:40]}};

assign p_Val2_19_fu_634_p3 = ((p_1035_not_fu_614_p2[0:0] === 1'b1) ? p_mux_fu_620_p3 : p_3_fu_627_p3);

assign p_Val2_7_fu_720_p3 = ((p_1036_not_fu_700_p2[0:0] === 1'b1) ? p_mux3_fu_706_p3 : p_5_fu_713_p3);

assign p_mux3_fu_706_p3 = ((brmerge3_fu_689_p2[0:0] === 1'b1) ? 40'd549755813887 : y2_V_2_reg_1310);

assign p_mux4_fu_880_p3 = ((brmerge6_fu_866_p2[0:0] === 1'b1) ? 40'd549755813887 : xtemp_V_reg_1358);

assign p_mux5_fu_1145_p3 = ((brmerge9_fu_1127_p2[0:0] === 1'b1) ? 40'd549755813887 : ytemp_V_1_reg_1418);

assign p_mux_fu_620_p3 = ((brmerge1_fu_603_p2[0:0] === 1'b1) ? 40'd549755813887 : x2_V_1_reg_1276);

assign p_not5_fu_651_p2 = (deleted_zeros_2_fu_642_p3 ^ 1'd1);

assign p_not7_fu_796_p2 = ((p_Result_3_fu_786_p4 != 2'd0) ? 1'b1 : 1'b0);

assign p_not8_fu_826_p2 = ((p_Result_3_fu_786_p4 != 2'd3) ? 1'b1 : 1'b0);

assign p_not9_fu_1083_p2 = (deleted_zeros_3_fu_1050_p3 ^ 1'd1);

assign p_not_fu_565_p2 = (deleted_zeros_fu_556_p3 ^ 1'd1);

assign p_s_fu_403_p2 = (rev5_fu_397_p2 & Range2_all_ones_fu_375_p2);

assign phitmp996_demorgan_fu_647_p2 = (carry_6_reg_1316 & Range1_all_ones_3_reg_1327);

assign phitmp997_demorgan_fu_561_p2 = (carry_4_reg_1282 & Range1_all_ones_reg_1293);

assign phitmp_demorgan_fu_1079_p2 = (carry_8_reg_1424 & Range1_all_ones_4_reg_1442);

assign r_3_fu_306_p2 = ((tmp_40_reg_1229 != 34'd0) ? 1'b1 : 1'b0);

assign r_4_fu_439_p2 = ((tmp_48_reg_1260 != 34'd0) ? 1'b1 : 1'b0);

assign r_5_fu_941_p2 = ((tmp_59_reg_1397 != 34'd0) ? 1'b1 : 1'b0);

assign r_V_11_fu_248_p1 = y_reg_110;

assign r_V_13_fu_844_p3 = {{x_reg_122}, {1'd0}};

assign r_V_15_fu_210_p0 = r_V_fu_206_p1;

assign r_V_15_fu_210_p1 = r_V_fu_206_p1;

assign r_V_15_fu_210_p2 = ($signed(r_V_15_fu_210_p0) * $signed(r_V_15_fu_210_p1));

assign r_V_16_fu_252_p0 = r_V_11_fu_248_p1;

assign r_V_16_fu_252_p1 = r_V_11_fu_248_p1;

assign r_V_16_fu_252_p2 = ($signed(r_V_16_fu_252_p0) * $signed(r_V_16_fu_252_p1));

assign r_V_fu_206_p1 = x_reg_122;

assign r_assign_4_fu_451_p2 = (tmp_47_fu_432_p3 | r_4_fu_439_p2);

assign r_assign_6_fu_954_p2 = (tmp_58_fu_933_p3 | r_5_fu_941_p2);

assign r_fu_318_p2 = (tmp_39_fu_299_p3 | r_3_fu_306_p2);

assign ret_V_10_fu_746_p2 = ($signed(lhs_V_fu_728_p1) - $signed(rhs_V_fu_731_p1));

assign ret_V_11_fu_760_p2 = ($signed(rhs_V_2_reg_1195) + $signed(lhs_V_2_fu_752_p1));

assign ret_V_12_fu_911_p2 = ($signed(r_V_17_reg_1392) + $signed(rhs_V_7_cast_reg_1200));

assign ret_V_fu_734_p2 = ($signed(lhs_V_fu_728_p1) + $signed(rhs_V_fu_731_p1));

assign rev5_fu_397_p2 = (tmp_45_fu_390_p3 ^ 1'd1);

assign rev6_fu_488_p2 = (tmp_51_fu_480_p3 ^ 1'd1);

assign rev7_fu_530_p2 = (tmp_53_fu_523_p3 ^ 1'd1);

assign rev8_fu_992_p2 = (tmp_62_fu_984_p3 ^ 1'd1);

assign rev9_fu_1062_p2 = (tmp_64_fu_1055_p3 ^ 1'd1);

assign rev_fu_355_p2 = (tmp_43_fu_347_p3 ^ 1'd1);

assign rhs_V_2_fu_180_p0 = x_in_V;

assign rhs_V_2_fu_180_p1 = rhs_V_2_fu_180_p0;

assign rhs_V_3_fu_183_p3 = {{y_in_V}, {35'd0}};

assign rhs_V_7_cast_fu_190_p1 = $signed(rhs_V_3_fu_183_p3);

assign rhs_V_fu_731_p1 = $signed(p_Val2_7_reg_1349);

assign tmp1_demorgan_fu_587_p2 = (phitmp997_demorgan_fu_561_p2 | brmerge1001_demorgan_reg_1304);

assign tmp1_fu_592_p2 = (tmp1_demorgan_fu_587_p2 ^ 1'd1);

assign tmp2_fu_609_p2 = (tmp_20_fu_576_p2 | brmerge1001_demorgan_reg_1304);

assign tmp3_demorgan_fu_673_p2 = (phitmp996_demorgan_fu_647_p2 | brmerge1008_demorgan_reg_1338);

assign tmp3_fu_678_p2 = (tmp3_demorgan_fu_673_p2 ^ 1'd1);

assign tmp4_fu_695_p2 = (tmp_23_fu_662_p2 | brmerge1008_demorgan_reg_1338);

assign tmp5_demorgan_fu_1110_p2 = (phitmp_demorgan_fu_1079_p2 | brmerge1021_demorgan_fu_1105_p2);

assign tmp5_fu_1116_p2 = (tmp5_demorgan_fu_1110_p2 ^ 1'd1);

assign tmp6_fu_1133_p2 = (tmp_28_fu_1094_p2 | brmerge1021_demorgan_fu_1105_p2);

assign tmp_16_fu_1012_p4 = {{ret_V_12_fu_911_p2[80:76]}};

assign tmp_17_fu_1028_p4 = {{ret_V_12_fu_911_p2[80:75]}};

assign tmp_18_fu_331_p2 = (tmp_42_fu_324_p3 & r_fu_318_p2);

assign tmp_19_fu_337_p1 = tmp_18_fu_331_p2;

assign tmp_20_fu_576_p2 = (p_Result_s_reg_1223 ^ 1'd1);

assign tmp_21_fu_464_p2 = (tmp_50_fu_457_p3 & r_assign_4_fu_451_p2);

assign tmp_22_fu_470_p1 = tmp_21_fu_464_p2;

assign tmp_23_fu_662_p2 = (p_Result_12_reg_1254 ^ 1'd1);

assign tmp_24_fu_740_p2 = (($signed(ret_V_fu_734_p2) > $signed(41'd137438953472)) ? 1'b1 : 1'b0);

assign tmp_25_fu_808_p2 = (p_Result_15_fu_765_p3 ^ 1'd1);

assign tmp_26_fu_968_p2 = (tmp_61_fu_960_p3 & r_assign_6_fu_954_p2);

assign tmp_27_fu_974_p1 = tmp_26_fu_968_p2;

assign tmp_28_fu_1094_p2 = (p_Result_17_reg_1412 ^ 1'd1);

assign tmp_29_fu_905_p2 = ((x_reg_122 == x_V_fu_893_p3) ? 1'b1 : 1'b0);

assign tmp_30_fu_1167_p2 = ((y_reg_110 == y_V_fu_1159_p3) ? 1'b1 : 1'b0);

assign tmp_39_fu_299_p3 = r_V_15_reg_1214[32'd35];

assign tmp_40_fu_224_p1 = r_V_15_fu_210_p2[33:0];

assign tmp_42_fu_324_p3 = r_V_15_reg_1214[32'd34];

assign tmp_43_fu_347_p3 = x2_V_1_fu_341_p2[32'd39];

assign tmp_45_fu_390_p3 = r_V_15_reg_1214[32'd75];

assign tmp_47_fu_432_p3 = r_V_16_reg_1245[32'd35];

assign tmp_48_fu_266_p1 = r_V_16_fu_252_p2[33:0];

assign tmp_50_fu_457_p3 = r_V_16_reg_1245[32'd34];

assign tmp_51_fu_480_p3 = y2_V_2_fu_474_p2[32'd39];

assign tmp_53_fu_523_p3 = r_V_16_reg_1245[32'd75];

assign tmp_54_fu_756_p1 = ret_V_10_fu_746_p2[39:0];

assign tmp_58_fu_933_p3 = ret_V_12_fu_911_p2[32'd35];

assign tmp_59_fu_901_p1 = grp_fu_860_p2[33:0];

assign tmp_61_fu_960_p3 = ret_V_12_fu_911_p2[32'd34];

assign tmp_62_fu_984_p3 = ytemp_V_1_fu_978_p2[32'd39];

assign tmp_64_fu_1055_p3 = ret_V_12_reg_1407[32'd75];

assign tmp_s_fu_194_p2 = ((iter_reg_134 == 11'd2000) ? 1'b1 : 1'b0);

assign underflow_3_fu_684_p2 = (tmp3_fu_678_p2 & p_Result_12_reg_1254);

assign underflow_4_fu_838_p2 = (p_Result_15_fu_765_p3 & brmerge5_fu_832_p2);

assign underflow_5_fu_1122_p2 = (tmp5_fu_1116_p2 & p_Result_17_reg_1412);

assign underflow_fu_598_p2 = (tmp1_fu_592_p2 & p_Result_s_reg_1223);

assign x2_V_1_fu_341_p2 = (tmp_19_fu_337_p1 + x2_V_fu_290_p4);

assign x2_V_fu_290_p4 = {{r_V_15_reg_1214[74:35]}};

assign x_V_fu_893_p3 = ((brmerge7_fu_875_p2[0:0] === 1'b1) ? p_mux4_fu_880_p3 : p_6_fu_887_p3);

assign xtemp_V_fu_773_p0 = x_in_V;

assign xtemp_V_fu_773_p2 = ($signed(xtemp_V_fu_773_p0) + $signed(tmp_54_fu_756_p1));

assign y2_V_2_fu_474_p2 = (tmp_22_fu_470_p1 + y2_V_fu_423_p4);

assign y2_V_fu_423_p4 = {{r_V_16_reg_1245[74:35]}};

assign y_V_fu_1159_p3 = ((p_1037_not_fu_1139_p2[0:0] === 1'b1) ? p_mux5_fu_1145_p3 : p_8_fu_1152_p3);

assign ytemp_V_1_fu_978_p2 = (tmp_27_fu_974_p1 + ytemp_V_fu_923_p4);

assign ytemp_V_fu_923_p4 = {{ret_V_12_fu_911_p2[74:35]}};

always @ (posedge ap_clk) begin
    rhs_V_7_cast_reg_1200[34:0] <= 35'b00000000000000000000000000000000000;
end

endmodule //mandel_calc
