//   Copyright (C) 2015-2016 Intel Corporation. All rights reserved.
//
//   The information and source code contained herein is the exclusive
//   property of Intel Corporation. and may not be disclosed, examined
//   or reproduced in whole or in part without explicit written authorization
//   from the company.
//
//   Source file:
//   ------------
//   VPOSIMDLaneEvolution.cpp -- Defines the SIMD Lane Evolution analysis.
//
//===----------------------------------------------------------------------===//

#include "llvm/Analysis/Intel_VPO/Vecopt/VPOSIMDLaneEvolution.h"
#include "llvm/ADT/GraphTraits.h"
#include "llvm/Analysis/Intel_VPO/Vecopt/Passes.h"
#include "llvm/Analysis/Intel_VPO/Vecopt/VPOAvrDecomposeHIR.h"
#include "llvm/Analysis/Intel_VPO/Vecopt/VPOAvrIf.h"
#include "llvm/Analysis/Intel_VPO/Vecopt/VPOAvrStmt.h"
#include "llvm/Analysis/Intel_VPO/Vecopt/VPOAvrUtils.h"
#include "llvm/Analysis/Intel_VPO/Vecopt/VPOAvrVisitor.h"
#include "llvm/Analysis/Intel_VPO/Vecopt/VPOSLEV.h"
#include "llvm/IR/LegacyPassManager.h"
#include "llvm/IR/PassManager.h"
#include "llvm/InitializePasses.h"
#include "llvm/PassSupport.h"
#include "llvm/Support/DOTGraphTraits.h"
#include "llvm/Support/FileSystem.h"
#include "llvm/Support/GenericDomTreeConstruction.h"
#include "llvm/Support/GraphWriter.h"
#include "llvm/Analysis/Intel_LoopAnalysis/Utils/BlobUtils.h"

#define DEBUG_TYPE "vpo-simd-lane-evolution"

using namespace llvm;
using namespace vpo;

INITIALIZE_PASS_BEGIN(SIMDLaneEvolution, "slev",
                      "VPO SIMD Lane Evolution Analysis",
                      false, true)
INITIALIZE_PASS_DEPENDENCY(AvrDefUse)
INITIALIZE_PASS_DEPENDENCY(AVRGenerate)
INITIALIZE_PASS_END(SIMDLaneEvolution, "slev",
                    "VPO SIMD Lane Evolution Analysis",
                    false, true)

char SIMDLaneEvolution::ID = 0;

const SLEV::Number SLEV::Zero(APSInt(APInt(64, 0), false)); 
const SLEV::Number SLEV::One(APSInt(APInt(64, 1), false));

SLEVKind SLEVAdd::Conversion[RANDOM + 1][RANDOM + 1] = {
  /*               BOTTOM,   CONSTANT, UNIFORM, STRIDED, RANDOM */
  /* BOTTOM   */  {BOTTOM,   BOTTOM,   BOTTOM,  BOTTOM,  RANDOM},
  /* CONSTANT */  {BOTTOM,   CONSTANT, UNIFORM, STRIDED, RANDOM},
  /* UNIFORM  */  {BOTTOM,   UNIFORM,  UNIFORM, STRIDED, RANDOM},
  /* STRIDED  */  {BOTTOM,   STRIDED,  STRIDED, STRIDED, RANDOM},
  /* RANDOM   */  {RANDOM,   RANDOM,   RANDOM,  RANDOM,  RANDOM},
};

SLEVKind SLEVSub::Conversion[RANDOM + 1][RANDOM + 1] = {
  /*               BOTTOM,   CONSTANT, UNIFORM, STRIDED, RANDOM */
  /* BOTTOM   */  {BOTTOM,   BOTTOM,   BOTTOM,  BOTTOM,  RANDOM},
  /* CONSTANT */  {BOTTOM,   CONSTANT, UNIFORM, STRIDED, RANDOM},
  /* UNIFORM  */  {BOTTOM,   UNIFORM,  UNIFORM, STRIDED, RANDOM},
  /* STRIDED  */  {BOTTOM,   STRIDED,  STRIDED, STRIDED, RANDOM},
  /* RANDOM   */  {RANDOM,   RANDOM,   RANDOM,  RANDOM,  RANDOM},
};

SLEVKind SLEVMul::Conversion[RANDOM + 1][RANDOM + 1] = {
  /*               BOTTOM,   CONSTANT, UNIFORM, STRIDED, RANDOM */
  /* BOTTOM   */  {BOTTOM,   BOTTOM,   BOTTOM,  BOTTOM,  RANDOM},
  /* CONSTANT */  {BOTTOM,   CONSTANT, UNIFORM, STRIDED, RANDOM},
  /* UNIFORM  */  {BOTTOM,   UNIFORM,  UNIFORM, RANDOM,  RANDOM},
  /* STRIDED  */  {BOTTOM,   STRIDED,  RANDOM,  STRIDED, RANDOM},
  /* RANDOM   */  {RANDOM,   RANDOM,   RANDOM,  RANDOM,  RANDOM},
};

SLEVKind SLEVDiv::Conversion[RANDOM + 1][RANDOM + 1] = {
  /*               BOTTOM,   CONSTANT, UNIFORM, STRIDED, RANDOM */
  /* BOTTOM   */  {BOTTOM,   BOTTOM,   BOTTOM,  BOTTOM,  RANDOM},
  /* CONSTANT */  {BOTTOM,   CONSTANT, UNIFORM, RANDOM,  RANDOM},
  /* UNIFORM  */  {BOTTOM,   UNIFORM,  UNIFORM, RANDOM,  RANDOM},
  /* STRIDED  */  {BOTTOM,   RANDOM,   RANDOM,  RANDOM,  RANDOM},
  /* RANDOM   */  {RANDOM,   RANDOM,   RANDOM,  RANDOM,  RANDOM},
};

SLEVKind SLEVCmp::Conversion[RANDOM + 1][RANDOM + 1] = {
  /*               BOTTOM,   CONSTANT, UNIFORM, STRIDED, RANDOM */
  /* BOTTOM   */  {BOTTOM,   BOTTOM,   BOTTOM,  BOTTOM,  RANDOM},
  /* CONSTANT */  {BOTTOM,   CONSTANT, UNIFORM, RANDOM,  RANDOM},
  /* UNIFORM  */  {BOTTOM,   UNIFORM,  UNIFORM, RANDOM,  RANDOM},
  /* STRIDED  */  {BOTTOM,   RANDOM,   RANDOM,  RANDOM,  RANDOM},
  /* RANDOM   */  {RANDOM,   RANDOM,   RANDOM,  RANDOM,  RANDOM},
};

unsigned long long SLEVInstruction::NextId = 0;

class SLEVConstructor {

private:
  SIMDLaneEvolutionAnalysisBase &SLEV;

public:
  SLEVConstructor(SIMDLaneEvolutionAnalysisBase &S) : SLEV(S) {}

  /// Visit Functions
  bool isDone() { return false; }
  bool skipRecursion(AVR *ANode) { return false; }
  void visit(AVR *ANode) {}
  void postVisit(AVR *ANode) {}
  void postVisit(AVRExpression *AExpr) { SLEV.construct(AExpr); }
  void visit(AVRValue *AVal) {
    // Construct only SLEV for AVRValues that are not a wrapper (haven't been
    // decomposed)
    if (!AVal->hasDecompTree())
      SLEV.construct(AVal);
  }
  void postVisit(AVRValue *AVal) {
    // Propagate SLEV from DecomTree to wrapper AVRValue
    if (AVal->hasDecompTree())
      SLEV.propagateSLEV(AVal);
  }
  void visit(AVRValueIR *AValueIR) {
    // Construct only SLEV for AVRValues that are not a wrapper (haven't been
    // decomposed)
    if (!AValueIR->hasDecompTree())
      SLEV.construct(AValueIR);
  }
  void visit(AVRPhiIR *APhiIR) { SLEV.construct(APhiIR); }
  void visit(AVRLabelIR *ALabelIR) { SLEV.construct(ALabelIR); }
  void visit(AVRCallIR *ACallIR) { SLEV.construct(ACallIR); }
  void visit(AVRReturnIR *AReturnIR) { SLEV.construct(AReturnIR); }
  void visit(AVRSelect *ASelect) { SLEV.construct(ASelect); }
  void visit(AVRCompareIR *ACompareIR) { SLEV.construct(ACompareIR); }
  void visit(AVRBranchIR *ABranchIR) { SLEV.construct(ABranchIR); }
  void visit(AVRIfIR *AIfIR) { SLEV.construct(AIfIR); }
  void visit(AVRValueHIR *AValueHIR) {
    // Construct only SLEV for AVRValues that are not a wrapper (haven't been
    // decomposed)
    if (!AValueHIR->hasDecompTree())
      SLEV.construct(AValueHIR);
  }
  void visit(AVRLoopIR *ALoopIR) { SLEV.entering(ALoopIR); }
  void postVisit(AVRLoopIR *ALoopIR) { SLEV.exiting(ALoopIR); }
  void visit(AVRLoopHIR *ALoopHIR) { SLEV.entering(ALoopHIR); }
  void postVisit(AVRLoopHIR *ALoopHIR) { SLEV.exiting(ALoopHIR); }
};

void DDRef2AVR::visit(AVRValueHIR *AValueHIR) {

  if (const DDRef *DDR = AValueHIR->getValue()) {
    if (AvrDefUseHIR::isDef(AValueHIR)) {

      // This value is a Def - map its underlying RefDDRef to it.
      Map[DDR] = AValueHIR;
    } else {

      if (const RegDDRef *RDDR = dyn_cast<RegDDRef>(DDR)) {
        // This value is a Use - map all its underlying RegDDRef's blobs to it.
        for (auto I = RDDR->blob_cbegin(), E = RDDR->blob_cend(); I != E; ++I)
          Map[*I] = AValueHIR;
      }
    }
  }
}

SIMDLaneEvolutionAnalysisBase::SIMDLaneEvolutionAnalysisBase(
    AvrDefUseBase *DUBase)
    : DefUseBase(DUBase) {}

SIMDLaneEvolutionAnalysisBase::~SIMDLaneEvolutionAnalysisBase() {

  std::set<SLEVInstruction *> AllSlevs;

  for (auto It : SLEVs)
    It.second->collectGarbage(AllSlevs);

  for (SLEVInstruction *S : AllSlevs)
    delete S;

  SLEVs.clear();

  delete DominatorTree;
  delete PostDominatorTree;

  delete CFG;
}

SIMDLaneEvolutionAnalysisBase::InfluenceRegion
SIMDLaneEvolutionAnalysisBase::calculateInfluenceRegion(AVR *Avr) {

  assert(CFG->isBranchCondition(Avr) && "AVR is not a branch condition");

  AvrBasicBlock *BasicBlock = CFG->getBasicBlock(Avr);
  AvrBasicBlock *PostDom =
      PostDominatorTree->getNode(BasicBlock)->getIDom()->getBlock();

  InfluenceRegion IR(BasicBlock, PostDom);
  SmallVector<AvrBasicBlock *, 3> Worklist;
  Worklist.push_back(BasicBlock);

  while (!Worklist.empty()) {
    AvrBasicBlock *Current = Worklist.back();
    Worklist.pop_back();
    for (AvrBasicBlock *Successor : Current->getSuccessors()) {
      if (Successor == PostDom || IR.InfluencedBasicBlocks.count(Successor))
        continue;
      IR.InfluencedBasicBlocks.insert(Successor);
      Worklist.push_back(Successor);
    }
  }

  return IR;
}

void SIMDLaneEvolutionAnalysisBase::runOnAvr(AvrItr B, AvrItr E,
                                             IRValuePrinterBase *ValuePrinter) {

  Begin = B;
  End = E;
  AffectedOld = &Affected1;
  AffectedNew = &Affected2;

  CFG = new AvrCFGBase(Begin, End, "SLEV", true, false);

  DEBUG(formatted_raw_ostream FOS(dbgs()); FOS << "SLEV: Analyzing AVR:\n";
        for (auto I = Begin, E = End; I != E; ++I)
            I->print(FOS, 1, PrintNumber);
        FOS << "SLEV: "; CFG->print(FOS); FOS << "SLEV: ";
        DefUseBase->print(FOS));

  DominatorTree = new AvrDominatorTree();
  DominatorTree->recalculate(*CFG);
  PostDominatorTree = new AvrPostDominatorTree();
  PostDominatorTree->recalculate(*CFG);

  DEBUG(dbgs() << "SLEV: Dominator Tree:\n"; DominatorTree->print(dbgs()));
  DEBUG(dbgs() << "SLEV: PostDominator Tree:\n";
        PostDominatorTree->print(dbgs()));

  FirstCalcQueue = new std::vector<SLEVInstruction *>();

  SLEVConstructor Constructor(*this);
  AVRVisitor<SLEVConstructor> AVisitor(Constructor);
  AVisitor.forwardVisit(Begin, End, true, true, true /*RecurseInsideValues*/);

  // Add any reaching SLEVs that were not present during construction due to
  // visit order.
  for (auto &It : UsesPendingDefs) {
    SLEVUse *SU = It.first;
    for (auto &AVRVarIt : It.second) {
      AVR *ReachingDef = AVRVarIt.first;
      const void *IRUse = AVRVarIt.second;
      SU->addReaching(SLEVs[ReachingDef], IRUse);
      DEBUG(formatted_raw_ostream FOS(dbgs());
            FOS << "SLEV: Added pending SLEV:\n";
            FOS << "SLEV: ... Reaching Def: "; ReachingDef->shallowPrint(FOS);
            FOS << "\n"; FOS << "SLEV: ... IR Use: ";
            ValuePrinter->print(FOS, IRUse); FOS << "\n";
            FOS << "SLEV: ... Now: "; SU->print(FOS, false); FOS << "\n");
    }
  }
  UsesPendingDefs.clear();

  // First calculation of all AVR SLEVs (users will be affected).
  for (SLEVInstruction *S : *FirstCalcQueue)
    calculate(S);
  delete FirstCalcQueue;
  FirstCalcQueue = nullptr;

  // Run the data-flow analysis to exhaustion.
  while (!AffectedNew->empty()) {

    // Swap between the affected-SLEVs sets.
    std::swap(AffectedNew, AffectedOld);

    // Prepare new affected-SLEVs set to receive affected SLEV.
    AffectedNew->clear();

    for (SLEVInstruction *Slev : *AffectedOld) {
      calculate(Slev);
    }
  }

  DEBUG(formatted_raw_ostream FOS(dbgs()); FOS << "SLEV: Done\n");

  DefUseBase = nullptr;
}

template <typename SLEVT, typename... OTHERS>
SLEVT *SIMDLaneEvolutionAnalysisBase::createBinarySLEV(AVRExpression *AExpr,
                                                       OTHERS... Tail) {
  assert(AExpr->getNumOperands() == 2 && "Not a binary expression");
  AVR *LHS = AExpr->getOperand(0);
  SLEVInstruction *LHSSlev = SLEVs[LHS];
  assert(LHSSlev && "LHS has no SLEV");
  AVR *RHS = AExpr->getOperand(1);
  SLEVInstruction *RHSSlev = SLEVs[RHS];
  assert(RHSSlev && "RHS has no SLEV");
  return new SLEVT(*LHSSlev, *RHSSlev, Tail...);
}

SLEVPreserveUniformity *
SIMDLaneEvolutionAnalysisBase::createPreservingUniformitySLEV(
    AVRExpression *AExpr) {

  SLEVPreserveUniformity *SPU = new SLEVPreserveUniformity();
  for (unsigned I = 0; I < AExpr->getNumOperands(); ++I) {
    AVR *Op = AExpr->getOperand(0);
    SLEVInstruction *OpSlev = SLEVs[Op];
    assert(OpSlev && "Op has no SLEV");
    SPU->addDependency(OpSlev);
  }

  return SPU;
}

void SIMDLaneEvolutionAnalysisBase::construct(AVRExpression *AExpr) {

  if (AExpr->isLHSExpr()) {

    // AVR LHS EXPR are (ironically) not Defs. We therefore do not
    // construct a SLEV for them - their value's SLEV will be
    // propagated to them later.
    return;
  }

  SLEVInstruction *ExprSLEV;
  switch (AExpr->getOperation()) {
  case Instruction::SExt:
  case Instruction::ZExt:
  case Instruction::FPExt:
    assert(SLEVs.count(AExpr->getOperand(0)) && "Operand has no SLEV");
    ExprSLEV = new SLEVIdentity(*SLEVs[AExpr->getOperand(0)]);
    break;
  case Instruction::Add:
  case Instruction::FAdd:
    ExprSLEV = createBinarySLEV<SLEVAdd>(AExpr);
    break;
  case Instruction::Sub:
  case Instruction::FSub:
    ExprSLEV = createBinarySLEV<SLEVSub>(AExpr);
    break;
  case Instruction::Mul:
  case Instruction::FMul:
    ExprSLEV = createBinarySLEV<SLEVMul>(AExpr);
    break;
  case Instruction::UDiv:
  case Instruction::SDiv:
  case Instruction::FDiv:
    ExprSLEV = createBinarySLEV<SLEVDiv>(AExpr);
    break;
  case Instruction::ICmp:
  case Instruction::FCmp:
    ExprSLEV = createBinarySLEV<SLEVCmp>(AExpr);
    break;
  case Instruction::URem:
  case Instruction::SRem:
  case Instruction::Shl:
  case Instruction::LShr:
  case Instruction::AShr:
  case Instruction::And:
  case Instruction::Or:
  case Instruction::Xor:
  case Instruction::Trunc:
  case Instruction::FPTrunc:
  case Instruction::FPToUI:
  case Instruction::FPToSI:
  case Instruction::UIToFP:
  case Instruction::SIToFP:
  case Instruction::PtrToInt:
  case Instruction::IntToPtr:
  case Instruction::BitCast:
    // TODO
    ExprSLEV = createPreservingUniformitySLEV(AExpr);
    break;
  case Instruction::AddrSpaceCast:
    assert(SLEVs.count(AExpr->getOperand(0)) && "Operand has no SLEV");
    ExprSLEV = new SLEVIdentity(*SLEVs[AExpr->getOperand(0)]);
    break;
  case Instruction::GetElementPtr: {
    assert(SLEVs.count(AExpr->getOperand(0)) && "Base has no SLEV");
    SLEVAddress *AddressSLEV =
        new SLEVAddress(SLEVs[AExpr->getOperand(0)], 1 /*TODO*/);
    for (unsigned Index = 1; Index < AExpr->getNumOperands(); ++Index) {
      assert(SLEVs.count(AExpr->getOperand(Index)) && "Index has no SLEV");
      AddressSLEV->addIndex(SLEVs[AExpr->getOperand(Index)], 1 /*TODO*/);
    }
    ExprSLEV = AddressSLEV;
  } break;
  case Instruction::Load:
  case Instruction::Store:
    // We do not support SLEV memory addresses. Still, if all arguments are
    // UNIFORM then so is the operation and for loads - so is the result.
    ExprSLEV = createPreservingUniformitySLEV(AExpr);
    break;
  case Instruction::Call: // TODO: common logic with AVRCall, for now:
    // Can't assume anything about non-pure functions
    ExprSLEV = createPredefinedSLEV(RANDOM);
    break;
  case Instruction::Select:

    // Temporal implementation. It returns RANDOM for Select instructions.
    // TODO: Option 2
    ExprSLEV = createPredefinedSLEV(RANDOM);
    break;

    // Option 2: We need some kind of conditional blend or select node in SLEV
    // if we want to properly support Select with uniform conditions. For
    // example, a select with a uniform condition and two constant operands
    // should return constant and not random.

    // unsigned NumOps = AExpr->getNumOperands();
    // assert ((NumOps == 3  || NumOps == 4) && "Expected 3 or 4 operands");

    // SLEVInstruction *CondSlev;
    // if (numOps == 3) {
    //   CondSlev = SLEVs[AExpr->getOperand(0)];
    // }
    // else {
    //   CondSlev = createBinarySLEV<SLEVCmp>(AExpr);
    // }

    // ExprSLEV = new SLEVUse();

    // // Select's SLEV base the last two operands
    // for (unsigned i = NumOps - 2; i < NumOps; i++) {
    //   AVR *Op = AExpr->getOperand(i);
    //   SLEVInstruction *OpSlev = SLEVs[Op];
    //   assert(OpSlev && "Op has no SLEV");

    //   // Add Operand's SLEV as "reaching definitions" of the Select instruction
    //   for (AVR *ReachingDef : ReachingDefs)
    //     addReaching(ExprSLEV, ReachingDef);
    // }
    // break;
  default:
    llvm_unreachable("unsupported expression kind");
  }

  setSLEV(AExpr, ExprSLEV);
}

void SIMDLaneEvolutionAnalysisBase::construct(AVRValue *AVal) {
  assert(!AVal->hasDecompTree() &&
         "Unexpected AVRValueHIRs with decomposition!");

  setSLEV(AVal, constructSLEV(AVal));
}

void SIMDLaneEvolutionAnalysisBase::propagateSLEV(AVRValue *AVal) {
  assert(AVal->hasDecompTree() &&
         "Unexpected AVRValueHIRs without decomposition!");

  // Propagate DecompTree's SLEV to wrapper AVRValue
  setSLEV(AVal, new SLEVIdentity(*SLEVs[AVal->getDecompTree()]));
}

// SLEV for constant AVRValues: Common implementation for LLVM-IR and HIR
SLEVInstruction *
SIMDLaneEvolutionAnalysisBase::constructSLEV(AVRValue *AValue) {
  assert(AValue->isConstant() && "Only constat AVRValues are expected here");

  const Constant *C = AValue->getConstant();
  if (const ConstantInt *CInt = dyn_cast<ConstantInt>(C))
    return createPredefinedSLEV(SLEV(CONSTANT, toAPSInt(CInt->getValue())));
  else if (const ConstantFP *CFP = dyn_cast<ConstantFP>(C))
    return createPredefinedSLEV(SLEV(CONSTANT, CFP->getValueAPF()));
  else if (isa<ConstantPointerNull>(C))
    // Treating null pointer as zero
    return createPredefinedSLEV(SLEV(CONSTANT, toAPSInt(0)));
  else
    llvm_unreachable("Unexpected type of Constant");
}

void SIMDLaneEvolutionAnalysisBase::setSLEV(AVR *Avr, SLEVInstruction *Slev) {

  Slev->setAVR(Avr);

  if (CFG->isBranchCondition(Avr))
    Slev->setBranchCondition();

  DEBUG(formatted_raw_ostream FOS(dbgs()); FOS << "SLEV: Setting ";
        Slev->print(FOS, false); FOS << " for "; Avr->shallowPrint(FOS);
        FOS << "\n");

  SLEVs[Avr] = Slev;
}

void SIMDLaneEvolutionAnalysisBase::calculate(SLEVInstruction *Slev) {

  DEBUG(dbgs() << "SLEV: Calculating "; Slev->print(dbgs(), false);
        dbgs() << "\n");

  SLEV LastSLEV(*Slev);

  Slev->calculate();

  if (LastSLEV == *Slev) {

    DEBUG(dbgs() << "SLEV: ... No change\n");
    return;
  }

  // This SLEV has changed - insert all its users into the work list.
  DEBUG(dbgs() << "SLEV: ... Now: "; Slev->print(dbgs(), true); dbgs() << "\n";
        dbgs() << "SLEV: ... Change affects:"; for (SLEVInstruction *User
                                                    : Slev->Users) {
          dbgs() << " ";
          User->print(dbgs(), true);
        } dbgs() << "\n");

  for (SLEVInstruction *User : Slev->Users)
    if (!User->isRANDOM())
      AffectedNew->insert(User);

  if (Slev->isDivergingControlFlow() & !Slev->isUniform())
    handleControlDivergence(Slev);
}

void SIMDLaneEvolutionAnalysisBase::handleControlDivergence(
    SLEVInstruction *Slev) {

  AVR *Avr = Slev->getAVR();
  assert(Avr && "Control-diverging SLEV has no AVR");
  DEBUG(formatted_raw_ostream FOS(dbgs());
        FOS << "SLEV: ... Control-flow is now diverging at: ";
        Avr->shallowPrint(FOS); FOS << "\n");

  AvrBasicBlock *ConditionBB = getCFG()->getBasicBlock(Avr);
  InfluenceRegion IR = calculateInfluenceRegion(Avr);

  DEBUG(formatted_raw_ostream FOS(dbgs());
        FOS << "SLEV: ...... Influence Region: "; IR.print(FOS); FOS << "\n");

// For each Def AVR in the Influence Region, check for Uses tainted by
// the control-flow divergence introduced by the non-UNIFORM branch condition.

#ifdef HAS_LOOP_INFO
  AVRLoop *DivergingBranchLoop =
      Avr->getParentLoop(); // TODO getLexicalParentloop?
#endif
  for (AvrBasicBlock *IRBB : IR.getInfluencedBasicBlocks()) {

    bool CheckedBlockForBeingPartiallyKilling = false;
    AvrCFGBase::PathTy PartiallyKillingPath;

    for (AVR *Def : IRBB->getInstructions()) {

      auto DefSlevIt = SLEVs.find(Def);
      if (DefSlevIt != SLEVs.end() && DefSlevIt->second->isRANDOM())
        continue; // Any user already is (or will be soon) RANDOM anyway.

      const auto &Uses = getDefUse()->getUses(Def);
      if (Uses.empty())
        continue; // Not a Def.

      AvrBasicBlock *DefBB = getCFG()->getBasicBlock(Def);
      const auto &DefDom = DominatorTree->getNode(DefBB);

#ifdef HAS_LOOP_INFO
      AVRLoop *DefLoop = Def->getParentLoop();
      if (DefLoop != DivergingBranchLoop)
        continue; // Diverging branch and Def not in the same loop.
#endif

      for (auto &It : Uses) {

        AVR *Use = It.first;

        // Get the SLEV of this Use if there is one.
        auto UseSlevIt = SLEVs.find(Use);
        if (UseSlevIt == SLEVs.end())
          continue; // to next Use.
        SLEVInstruction *UseSlev = UseSlevIt->second;

        // No point in tainting already random/tainted Uses.
        if (UseSlev->isRANDOM() || UseSlev->isTainted())
          continue; // to next Use.

        AvrBasicBlock *UseBB = getCFG()->getBasicBlock(Use);

        // Uses in the Def's basic block cannot be tainted by control flow.
        if (UseBB == DefBB)
          continue; // to next Use.

        // Check if Use is tainted by this Def and another Reaching Def.
        if (isUseTaintedByTwoReachingDefs(Avr, Def, Use)) {

          taint(Use, It.second);
          continue; // to next Use.
        }

        // Check if this Def is partially-killing w.r.t this Use.
        const auto &UseDom = DominatorTree->getNode(UseBB);
        bool DefDominatesUse = DominatorTree->dominates(DefDom, UseDom);
        if (!DefDominatesUse) {

          // Use is not shielded from the control divergence by being dominated
          // by Def: check wether the Def itself is partially-killing w.r.t the
          // diverging condition.

          if (!CheckedBlockForBeingPartiallyKilling) {
            findPartiallyKillingPath(ConditionBB, DefBB, PartiallyKillingPath);
            CheckedBlockForBeingPartiallyKilling = true;
          }

          if (!PartiallyKillingPath.empty()) {

            // Def's block is partially-killing: taint Use.
            DEBUG(formatted_raw_ostream FOS(dbgs());
                  FOS << "SLEV: ...... Partially-killing Def detected:\n";
                  FOS << "SLEV: ......... Def: "; Def->shallowPrint(FOS);
                  FOS << "\n"; FOS << "SLEV: ......... Use: ";
                  Use->shallowPrint(FOS); FOS << "\n";
                  FOS << "SLEV: ......... Path: ";
                  getCFG()->print(FOS, PartiallyKillingPath); FOS << "\n");

            taint(Use, It.second);
            continue; // to next Use
          }
        }

        if (isUseTaintedByLeakingIterations(Avr, Def, Use)) {

          taint(Use, It.second);
          continue; // to next Use.
        }
      }
    }
  }
}

void SIMDLaneEvolutionAnalysisBase::taint(AVR *Use,
                                          const AvrDefUseBase::VarSetTy &Vars) {

  assert(SLEVs.count(Use) && "Use without a SLEV?");
  SLEVInstruction *Slev = SLEVs[Use];
  std::set<SLEVInstruction *> Affected;

  for (const void *Var : Vars)
    Slev->taint(Var, Affected);

  DEBUG(formatted_raw_ostream FOS(dbgs()); FOS << "SLEV: ......... Tainted: ";
        Slev->print(FOS, true); FOS << "\n";
        FOS << "SLEV: ............ Change affects:"; for (SLEVInstruction *T
                                                          : Affected) {
          FOS << " ";
          T->print(FOS, true);
        } FOS << "\n");

  // Every SLEV actually tainted (unless already RANDOM) needs recalculation.
  for (SLEVInstruction *T : Affected) {

    if (!T->isRANDOM())
      AffectedNew->insert(T);
  }
}

void SIMDLaneEvolutionAnalysisBase::findPartiallyKillingPath(
    AvrBasicBlock *ConditionBB, AvrBasicBlock *DefBB,
    AvrCFGBase::PathTy &Result) {

  // Look for a simple path Successor -> ConditionBB -> DefBB

  for (AvrBasicBlock *Successor : ConditionBB->getSuccessors()) {

    AvrCFGBase::PathTy PartiallyKillingDefSchema;
    PartiallyKillingDefSchema.push_back(Successor);
    PartiallyKillingDefSchema.push_back(nullptr); // allow a gap here
    PartiallyKillingDefSchema.push_back(ConditionBB);
    PartiallyKillingDefSchema.push_back(nullptr); // allow a gap here
    PartiallyKillingDefSchema.push_back(DefBB);

    Result = getCFG()->findSimplePath(PartiallyKillingDefSchema, true);
    if (!Result.empty()) {
      return;
    }
  }
}

bool SIMDLaneEvolutionAnalysisBase::isUseTaintedByLeakingIterations(
    AVR *Condition, AVR *Def, AVR *Use) {

  // Does Def's loop leak iterations onto Use?

  AvrBasicBlock *ConditionBB = getCFG()->getBasicBlock(Condition);
  AvrBasicBlock *DefBB = getCFG()->getBasicBlock(Def);
  AvrBasicBlock *UseBB = getCFG()->getBasicBlock(Use);
  assert(ConditionBB && "Condition not in CFG?");
  assert(DefBB && "Def not in CFG?");
  assert(UseBB && "Use not in CFG?");

#ifdef HAS_LOOP_INFO
  bool UseInDefsLoop = false;
  for (AVRLoop *UseLoop = Use->getParentLoop(); UseLoop != nullptr;
       UseLoop = UseLoop->getParentLoop()) {

    if (UseLoop == DefLoop) {
      UseInDefsLoop = true;
      break;
    }
  }
#else
  bool UseInDefsLoop = false;
#endif

  if (UseInDefsLoop)
    return false; // Use is inside Def's loop

  for (AvrBasicBlock *Successor : ConditionBB->getSuccessors()) {

    AvrCFGBase::PathTy LeakingIterationsSchema;
    LeakingIterationsSchema.push_back(Successor);
    if (DefBB != Successor) {
      LeakingIterationsSchema.push_back(nullptr); // allow a gap here
      LeakingIterationsSchema.push_back(DefBB);
    }
    LeakingIterationsSchema.push_back(nullptr); // allow a gap here
    LeakingIterationsSchema.push_back(ConditionBB);
    LeakingIterationsSchema.push_back(nullptr); // allow a gap here
    LeakingIterationsSchema.push_back(UseBB);

    AvrCFGBase::PathTy Path =
        getCFG()->findSimplePath(LeakingIterationsSchema, true);

    if (!Path.empty()) {

      // Yes. Taint this use.
      DEBUG(formatted_raw_ostream FOS(dbgs());
            FOS << "SLEV: ...... Leaking iterations detected:\n";
            FOS << "SLEV: ......... Def: "; Def->shallowPrint(FOS); FOS << "\n";
            FOS << "SLEV: ......... Use: "; Use->shallowPrint(FOS); FOS << "\n";
            FOS << "SLEV: ......... Path: "; getCFG()->print(FOS, Path);
            FOS << "\n");
      return true;
    }
  }

  return false;
}

bool SIMDLaneEvolutionAnalysisBase::isUseTaintedByTwoReachingDefs(
    AVR *Condition, AVR *Def, AVR *Use) {

  // Is there a second Def (Def') reaching Use s.t. Def and Def' reach Use
  // by distinct paths (except the diverging condition and Use itself)?

  AvrBasicBlock *ConditionBB = getCFG()->getBasicBlock(Condition);
  AvrBasicBlock *DefBB = getCFG()->getBasicBlock(Def);
  AvrBasicBlock *UseBB = getCFG()->getBasicBlock(Use);
  assert(ConditionBB && "Condition not in CFG?");
  assert(DefBB && "Def not in CFG?");
  assert(UseBB && "Use not in CFG?");

  // Find all paths: Condition -> .. -> Def
  AvrCFGBase::PathTy ConditionDefUseSchema;
  ConditionDefUseSchema.push_back(ConditionBB);
  ConditionDefUseSchema.push_back(nullptr); // allow a gap here
  ConditionDefUseSchema.push_back(DefBB);

  std::set<AvrCFGBase::PathTy> ConditionDefUsePaths =
      getCFG()->findSimplePaths(ConditionDefUseSchema, false, true);

  SmallPtrSet<const AvrBasicBlock *, 3> AllowedCommonBasicBlocksInPath;
  AllowedCommonBasicBlocksInPath.insert(ConditionBB);
  AllowedCommonBasicBlocksInPath.insert(UseBB);

  const auto &UsedVarsMap = getDefUse()->getUses(Def);
  assert(UsedVarsMap.count(Use) && "Def not related to Use?");
  for (const void *Var : UsedVarsMap.find(Use)->second) {

    const AvrSetTy &ReachingDefs = getDefUse()->getReachingDefs(Use, Var);
    for (AVR *ReachingDef : ReachingDefs) {

      if (ReachingDef == Def)
        continue;

      AvrBasicBlock *ReachingDefBB = getCFG()->getBasicBlock(ReachingDef);

      // Find all paths: Condition -> .. -> Reaching Def -> .. -> Use
      AvrCFGBase::PathTy C_RD_USchema;
      C_RD_USchema.push_back(ConditionBB);
      C_RD_USchema.push_back(nullptr); // allow a gap
      C_RD_USchema.push_back(ReachingDefBB);
      C_RD_USchema.push_back(nullptr); // allow a gap
      C_RD_USchema.push_back(UseBB);
      std::set<AvrCFGBase::PathTy> C_RD_UPaths =
          getCFG()->findSimplePaths(C_RD_USchema, false, true);

      // Check if the paths are distinct excluding Condition and Use.
      DistinctPathsTy C_RD_UConflict = findDistinctPaths(
          ConditionDefUsePaths, C_RD_UPaths, AllowedCommonBasicBlocksInPath);

      if (std::get<0>(C_RD_UConflict)) {

        // Yes. Taint this Use.
        DEBUG(formatted_raw_ostream FOS(dbgs());
              FOS << "SLEV: ...... Conflicting Defs detected:\n";
              FOS << "SLEV: ......... Def: "; Def->shallowPrint(FOS);
              FOS << "\n"; FOS << "SLEV: ......... 2nd Def: ";
              ReachingDef->shallowPrint(FOS); FOS << "\n";
              FOS << "SLEV: ......... Use: "; Use->shallowPrint(FOS);
              FOS << "\n"; FOS << "SLEV: ......... Path: ";
              getCFG()->print(FOS, *std::get<1>(C_RD_UConflict)); FOS << "\n";
              FOS << "SLEV: ......... 2nd Path: ";
              getCFG()->print(FOS, *std::get<2>(C_RD_UConflict)); FOS << "\n");
        return true;
      }

      // Find all paths: Reaching Def -> .. -> Condition -> .. -> Use
      AvrCFGBase::PathTy RD_C_USchema;
      RD_C_USchema.push_back(ConditionBB);
      RD_C_USchema.push_back(nullptr); // allow a gap
      RD_C_USchema.push_back(ReachingDefBB);
      RD_C_USchema.push_back(nullptr); // allow a gap
      RD_C_USchema.push_back(UseBB);
      std::set<AvrCFGBase::PathTy> RD_C_UPaths =
          getCFG()->findSimplePaths(RD_C_USchema, false, true);

      // Check if the paths are distinct excluding Condition and Use.
      DistinctPathsTy RD_C_UConflict = findDistinctPaths(
          ConditionDefUsePaths, RD_C_UPaths, AllowedCommonBasicBlocksInPath);

      if (std::get<0>(RD_C_UConflict)) {

        // Yes. Taint this Use.
        DEBUG(formatted_raw_ostream FOS(dbgs());
              FOS << "SLEV: ...... Conflicting Defs detected:\n";
              FOS << "SLEV: ......... Def: "; Def->shallowPrint(FOS);
              FOS << "\n"; FOS << "SLEV: ......... 2nd Def: ";
              Def->shallowPrint(FOS); FOS << "\n";
              FOS << "SLEV: ......... Use: "; Use->shallowPrint(FOS);
              FOS << "\n"; FOS << "SLEV: ......... Path: ";
              getCFG()->print(FOS, *std::get<1>(RD_C_UConflict)); FOS << "\n";
              FOS << "SLEV: ......... 2nd Path: ";
              getCFG()->print(FOS, *std::get<2>(RD_C_UConflict)); FOS << "\n");

        return true;
      }
    }
  }

  return false;
}

SIMDLaneEvolutionAnalysisBase::DistinctPathsTy
SIMDLaneEvolutionAnalysisBase::findDistinctPaths(
    const std::set<AvrCFGBase::PathTy> &Lefts,
    const std::set<AvrCFGBase::PathTy> &Rights,
    const SmallPtrSet<const AvrBasicBlock *, 3> &Except) const {

  for (const AvrCFGBase::PathTy &L : Lefts) {

    SmallPtrSet<const AvrBasicBlock *, 32> Ls;
    for (const AvrBasicBlock *BB : L)
      if (!Except.count(BB))
        Ls.insert(BB);

    for (const AvrCFGBase::PathTy &R : Rights) {

      bool FoundCommonNode = false;
      for (const AvrBasicBlock *BB : R)
        if (Ls.count(BB)) {
          FoundCommonNode = true;
          break;
        }

      if (!FoundCommonNode)
        return std::make_tuple(true, &L, &R);
    }
  }

  return std::make_tuple(false, nullptr, nullptr);
}

void SIMDLaneEvolutionAnalysisBase::print(raw_ostream &OS) const {
#if !INTEL_PRODUCT_RELEASE

  formatted_raw_ostream FOS(OS);

  FOS << "AVR SIMD Lane Evolution Analysis:\n";

  for (auto &Entry : SLEVs) {
    Entry.first->shallowPrint(FOS);
    FOS << " ===> ";
    Entry.second->print(FOS, true);
    FOS << "\n";
  }
#endif // !INTEL_PRODUCT_RELEASE
}

SIMDLaneEvolution::SIMDLaneEvolution() : FunctionPass(ID) {
  llvm::initializeSIMDLaneEvolutionPass(*PassRegistry::getPassRegistry());
}

SIMDLaneEvolution::~SIMDLaneEvolution() {
  if (SLEV)
    delete SLEV;
  SLEV = nullptr;
}

void SIMDLaneEvolution::getAnalysisUsage(AnalysisUsage &AU) const {
  AU.addRequired<AvrDefUse>();
  AU.addRequired<AvrCFG>();
  AU.addRequired<AVRGenerate>();
  AU.addRequiredTransitive<LoopInfoWrapperPass>();
  AU.setPreservesAll();
}

SLEVInstruction *SIMDLaneEvolutionAnalysis::constructValueSLEV(
    const Value *Val, const ReachingAvrsTy &ReachingVars) {

  if (const ConstantInt *Const = dyn_cast<ConstantInt>(Val)) {
    return createPredefinedSLEV(SLEV(CONSTANT, APSInt(Const->getValue())));
  }

  if (const ConstantFP *Const = dyn_cast<ConstantFP>(Val)) {
    return createPredefinedSLEV(SLEV(CONSTANT, Const->getValueAPF()));
  }

  const auto &ReachingDefs = ReachingVars.find(Val);
  if (ReachingDefs != ReachingVars.end()) {
    SLEVUse *SU = new SLEVUse();
    for (AVR *ReachingDef : ReachingDefs->second)
      addReaching(SU, ReachingDef, Val);
    return SU;
  }

  return createPredefinedSLEV(UNIFORM);
}

void SIMDLaneEvolutionAnalysis::construct(AVRValueIR *AValueIR) {

  const Value *Val = AValueIR->getLLVMValue();

  if (InductionVariableDefs.count(AValueIR)) {

    // This is a value feeding the phi which is the canonical induction variable
    // of the candidate loop: we inject the SIMD stride into the loop by
    // predefining the incoming constant as STRIDED<1>.
    setSLEV(AValueIR, createPredefinedSLEV(SLEV(STRIDED, SLEV::One)));
    return;
  }

  if (isDef(AValueIR)) {

    // LHS values are (ironically) not Defs - the RHS expression is. They
    // therefore share its SLEV value (will be propagated later).
    return;
  }

  if (isa<AVRPhiIR>(AValueIR->getParent()) && !AValueIR->isConstant()) {

    // Incoming values of phi nodes which are not Defs (i.e. are constants) do
    // not get their own SLEVs: their reaching Defs propagate to the AVRPhi
    // which blends them together, so such a SLEV value would have no use and
    // computing it is a waste of compile-time (note that being "partial blends"
    // of the Defs reaching the AVRPhi means they may be tainted by single-Def
    // control-flow divergence effects (while the AVRPhi would be tained by the
    // cheaper two-reaching-Defs logic).
    return;
  }

  const auto &ReachingVars = getDefUse()->getReachingDefs(AValueIR);

  setSLEV(AValueIR, constructValueSLEV(Val, ReachingVars));
}

void SIMDLaneEvolutionAnalysis::construct(AVRLabelIR *ALabelIR) {

  // TODO: we probably don't need this.
  setSLEV(ALabelIR, createPredefinedSLEV(UNIFORM));
}

void SIMDLaneEvolutionAnalysis::construct(AVRPhiIR *APhiIR) {

  assert(isa<PHINode>(APhiIR->getLLVMInstruction()) && "Not a PHINode?");
  PHINode *Phi = cast<PHINode>(APhiIR->getLLVMInstruction());
  SLEVUse *SU = new SLEVUse();

  for (const auto &Use : getDefUse()->getReachingDefs(APhiIR))
    for (AVR *ReachingDef : Use.second)
      addReaching(SU, ReachingDef, Phi);

  setSLEV(APhiIR, SU);
}

void SIMDLaneEvolutionAnalysis::construct(AVRCallIR *ACallIR) {

  SLEVInstruction *S;

  assert(isa<CallInst>(ACallIR->getLLVMInstruction()) && "Not a CallInst?");
  const CallInst *Call = cast<CallInst>(ACallIR->getLLVMInstruction());

  if (Call->doesNotAccessMemory() ||
      (Call->onlyAccessesArgMemory() && Call->onlyReadsMemory())) {

    // Functions that have no side effects are UNIFORM iff all their arguments
    // are.
    const auto &ReachingVars = getDefUse()->getReachingDefs(ACallIR);
    SLEVPreserveUniformity *SPU = new SLEVPreserveUniformity();
    for (Value *Arg : Call->arg_operands())
      SPU->addDependency(constructValueSLEV(Arg, ReachingVars));
    S = SPU;
  } else {

    // Can't assume anything about non-pure functions
    S = createPredefinedSLEV(RANDOM);
  }

  Value2SLEV[Call] = S;
  setSLEV(ACallIR, S);
}

void SIMDLaneEvolutionAnalysis::construct(AVRReturnIR *AReturnIR) {

  const auto &ReachingVars = getDefUse()->getReachingDefs(AReturnIR);
  const ReturnInst *Return = cast<ReturnInst>(AReturnIR->getLLVMInstruction());
  Value *ReturnValue = Return->getReturnValue();

  if (ReturnValue)
    setSLEV(AReturnIR, constructValueSLEV(ReturnValue, ReachingVars));
}

void SIMDLaneEvolutionAnalysis::construct(AVRSelect *ASelect) {
  // Temporal implementation. It returns RANDOM for Select instructions.
  setSLEV(ASelect, createPredefinedSLEV(RANDOM));
}

void SIMDLaneEvolutionAnalysis::construct(AVRCompareIR *ACompareIR) {

  if (ACompareIR == LatchCondition) {

    // This is the comparison controlling the latch of the vector loop
    // candidate. Since it compares a STRIDED slev (the induction variable),
    // the usual slev-computing construction will cause the vector loop
    // candidate to diverge, which is incorrect (the SIMD lanes which may
    // diverge are only defined within the loop; the loop itself is UNIFORM just
    // like any part of the program outside it). We therefore create a
    // pre-defined UNIFORM slev for this AVR.

    setSLEV(ACompareIR, createPredefinedSLEV(UNIFORM));
    return;
  }

  const auto &ReachingVars = getDefUse()->getReachingDefs(ACompareIR);
  Instruction *Inst = ACompareIR->getLLVMInstruction();

  Value *LHS = Inst->getOperand(0);
  SLEVInstruction *LHSSlev = constructValueSLEV(LHS, ReachingVars);
  Value *RHS = Inst->getOperand(1);
  SLEVInstruction *RHSSlev = constructValueSLEV(RHS, ReachingVars);

  setSLEV(ACompareIR, new SLEVCmp(*LHSSlev, *RHSSlev));
}

void SIMDLaneEvolutionAnalysis::construct(AVRBranchIR *ABranchIR) {

  const BranchInst *Branch = cast<BranchInst>(ABranchIR->getLLVMInstruction());
  if (!Branch->isConditional())
    return;

  const auto &ReachingVars = getDefUse()->getReachingDefs(ABranchIR);
  Value *Condition = Branch->getCondition();

  setSLEV(ABranchIR, constructValueSLEV(Condition, ReachingVars));
}

void SIMDLaneEvolutionAnalysis::construct(AVRIfIR *AIfIR) {

  AVR *Condition = AIfIR->getCondition();

  assert(SLEVs.count(Condition) && "Expected condition to have a SLEV by now");

  setSLEV(AIfIR, new SLEVIdentity(*SLEVs[Condition]));
}

// TODO: Unify AVRLoopIR and AVRLoopHIR
void SIMDLaneEvolutionAnalysis::entering(AVRLoopIR *ALoopIR) {

  // TODO: remove this when there is actually just one vector candidate.
  if (VectorCandidate)
    return;

  if (!ALoopIR->isVectorCandidate())
    return;

  assert(!VectorCandidate && "Nested vector candidates");

  VectorCandidate = ALoopIR;

  const Loop *IRLoop = ALoopIR->getLoop();
  assert(IRLoop && "Missing underlying loop");

  PHINode *IndVar = IRLoop->getCanonicalInductionVariable();
  assert(IndVar && "Underlying loop has no canonical induction variable");

  const IR2AVRVisitor &IR2AVR = DefUse->getIR2AVR();
  AVRPhi *AIndVar = cast<AVRPhi>(IR2AVR.getDefAVR(IndVar));

  for (auto &Incoming : AIndVar->getIncomingValues()) {

    AVRValue *IncomingValue = Incoming.first;
    if (IncomingValue->isConstant())
      InductionVariableDefs.insert(IncomingValue);
  }

  assert(InductionVariableDefs.size() &&
         "Candidate loop without a canonical induction variable");

  // Since this COMPARE is fed by the STRIDED induction variable
  // it gets a pre-defined UNIFORM slev rather than the usual computed slev
  // constructed for

  AVR *LastChild = ALoopIR->getLastChild();
  assert(LastChild && "Candidate loop is empty");
  assert(isa<AVRBranch>(LastChild) && "Loop does not terminate with a branch");

  AVRBranch *Latch = cast<AVRBranch>(LastChild);
  assert(Latch->isConditional() &&
         "Loop terminates with an unconditional branch");

  AVR *Condition = Latch->getCondition();
  assert(isa<AVRCompare>(Condition) && "Latch condition is not an AVRCompare");
  LatchCondition = cast<AVRCompare>(Condition);
}

// TODO: Unify ALoopIR and ALoopHIR
void SIMDLaneEvolutionAnalysis::exiting(AVRLoopIR *ALoopIR) {

  if (ALoopIR == VectorCandidate) {
    VectorCandidate = nullptr;
    InductionVariableDefs.clear();
    LatchCondition = nullptr;
  }
}

class SLEVPropagator {

public:
  /// Visit Functions
  bool isDone() { return false; }
  bool skipRecursion(AVR *ANode) { return isa<AVRAssign>(ANode); }
  void visit(AVR *ANode) {}
  void postVisit(AVR *ANode) {}
  void postVisit(AVRLoop *ALoop) {
    // TODO: a loop is divergent if any of its exits is, uniform otherwise.
  }
  void visit(AVRIfHIR *AIfHIR) {
    // Propagate from condition's SLEV.
    AVRUtils::setSLEV(AIfHIR, AIfHIR->getCondition()->getSLEV());
  }
  void visit(AVRSwitch *ASwitch) {
    // Propagate from condition's SLEV.
    AVRUtils::setSLEV(ASwitch, ASwitch->getCondition()->getSLEV());
  }
  void visit(AVRAssign *AAssign) {
    // RHS' SLEV is the Assign's SLEV.
    assert(AAssign->hasRHS() && "Assign without an RHS");
    AVRUtils::setSLEV(AAssign, AAssign->getRHS()->getSLEV());
    // Propagate into LHS (unless this is a STORE)
    if (cast<AVRExpression>(AAssign->getRHS())->getOperation() ==
        Instruction::Store)
      return;
    SLEVPropagator Propagator;
    AVRVisitor<SLEVPropagator> AVisitor(Propagator);
    assert(AAssign->hasLHS() && "Assign without an LHS");
    AVisitor.visit(AAssign->getLHS(), true, false, true /*RecurseInsideValues*/,
                   true);
  }
  void visit(AVRExpression *AExpr) {
    // This is LHS - take its parent's SLEV.
    assert(AExpr->getParent() && "Expression without a parent");
    AVRUtils::setSLEV(AExpr, AExpr->getParent()->getSLEV());
  }
  void visit(AVRValue *AValue) {
    // This is LHS - take its parent's SLEV.
    assert(AValue->getParent() && "AValue without a parent");
    AVRUtils::setSLEV(AValue, AValue->getParent()->getSLEV());
  }
};

void SIMDLaneEvolutionAnalysisUtilBase::runOnAvr(AvrItr Begin, AvrItr End) {

  // Run the analysis.
  SIMDLaneEvolutionAnalysisBase *Analysis = createAnalysis();
  Analysis->runOnAvr(Begin, End, &ValuePrinterBase);

  // Write to the nodes we ran classified.
  for (auto &It : Analysis->SLEVs) {
    AVRUtils::setSLEV(It.first, *It.second);
  }

  delete Analysis;

  // Propagate the immediate results to the rest of the nodes.
  SLEVPropagator Propagator;
  AVRVisitor<SLEVPropagator> AVisitor(Propagator);
  AVisitor.forwardVisit(Begin, End, true, true, true /*RecurseInsideValues*/);
}

bool SIMDLaneEvolution::runOnFunction(Function &F) {

  if (SLEV) {
    delete SLEV;
    SLEV = nullptr;
  }

  AVRGenerate *AV = &getAnalysis<AVRGenerate>();

  if (AV->isAbstractLayerEmpty()) {
    return false;
  }

  DEBUG(AV->dump(PrintNumber));

  AvrDefUse *DefUse = &getAnalysis<AvrDefUse>();

  SLEV = new SIMDLaneEvolutionAnalysis(DefUse);
  IRValuePrinter ValuePrinter;
  SLEV->runOnAvr(AV->begin(), AV->end(), &ValuePrinter);

  return false;
}

INITIALIZE_PASS_BEGIN(SIMDLaneEvolutionHIR, "slev-hir",
                      "VPO SIMD Lane Evolution Analysis for HIR", false, true)
INITIALIZE_PASS_DEPENDENCY(AVRGenerateHIR)
INITIALIZE_PASS_DEPENDENCY(AvrDefUseHIR)
INITIALIZE_PASS_DEPENDENCY(AVRDecomposeHIR)
INITIALIZE_PASS_DEPENDENCY(AvrCFGHIR)
INITIALIZE_PASS_END(SIMDLaneEvolutionHIR, "slev-hir",
                    "VPO SIMD Lane Evolution Analysis for HIR", false, true)

char SIMDLaneEvolutionHIR::ID = 0;

SIMDLaneEvolutionHIR::SIMDLaneEvolutionHIR() : FunctionPass(ID) {
  llvm::initializeSIMDLaneEvolutionHIRPass(*PassRegistry::getPassRegistry());
}

SIMDLaneEvolutionHIR::~SIMDLaneEvolutionHIR() {
  if (SLEV)
    delete SLEV;
  SLEV = nullptr;
}

void SIMDLaneEvolutionHIR::getAnalysisUsage(AnalysisUsage &AU) const {
  AU.addRequired<AVRGenerateHIR>();
  AU.addRequired<AVRDecomposeHIR>();
  AU.addRequired<AvrDefUseHIR>();
  AU.addRequired<AvrCFGHIR>();
  AU.addRequiredTransitive<HIRFrameworkWrapperPass>();
  AU.setPreservesAll();
}

bool SIMDLaneEvolutionHIR::runOnFunction(Function &F) {

  AVRGenerateBase *AV = &getAnalysis<AVRGenerateHIR>();

  if (AV->isAbstractLayerEmpty()) {
    return false;
  }

  AvrDefUseHIR *DefUseHIR = &getAnalysis<AvrDefUseHIR>();

  SLEV = new SIMDLaneEvolutionAnalysisHIR(DefUseHIR);
  IRValuePrinterHIR ValuePrinter;
  SLEV->runOnAvr(AV->begin(), AV->end(), &ValuePrinter);

  return false;
}

SLEVInstruction *
SIMDLaneEvolutionAnalysisHIR::constructSLEV(AVRValueHIR *AValueHIR) {

  // SLEV for Constants
  if (AValueHIR->isConstant()) {
    return SIMDLaneEvolutionAnalysisBase::constructSLEV(AValueHIR);
  }

  // SLEV for IVs. 
  // StandAloneIVs must be processed as IVs and not as DDRefValues
  if (AValueHIR->isIVValue()) {
    AVRValueHIR::IVValueInfo *IVInfo = AValueHIR->getIVValue();
    if (IVInfo->Level == VectorCandidate->getNestingLevel())
      return createPredefinedSLEV(SLEV(STRIDED, SLEV::One));
    else
      return createPredefinedSLEV(UNIFORM);
  }

  // SLEV for DDRefs
  if (AValueHIR->isDDRefValue()) {
    DDRef *DDR = AValueHIR->getValue();
    assert((isa<BlobDDRef>(DDR) ||
            (isa<RegDDRef>(DDR) && cast<RegDDRef>(DDR)->isSelfBlob())) &&
           "Only BlobDDRefs are expected");

    const AvrSetTy &ReachingDefs = getDefUse()->getReachingDefs(AValueHIR, DDR);
    if (ReachingDefs.empty()) {

      // No reaching Defs means this symbase is defined outside the WRN, which
      // means it is UNIFORM within the WRN.
      return createPredefinedSLEV(UNIFORM);
    } else {

      // At least one Def exists.
      SLEVUse *SU = new SLEVUse();
      for (AVR *ReachingDef : ReachingDefs)
        addReaching(SU, ReachingDef, DDR);
      return SU;
    }
  }

  llvm_unreachable("Unexpected decomposed AVRValueHIR");
}

void SIMDLaneEvolutionAnalysisHIR::construct(AVRValueHIR *AValueHIR) {

  assert(!AValueHIR->hasDecompTree() &&
         "Unexpected AVRValueHIRs with decomposition!");

  if (DefUseHIR->isDef(AValueHIR)) {

    // AVRValueHIRs are (ironically) not Defs if their RegDDRef is an HIR Def
    // (i.e. if they are scalar lvalues). The actual Def is the RHS
    // AVRExpression. We therefore do not construct a SLEV for them - the SLEV
    // of the RHS will be propagated to them later.
    return;
  }

  // This AVR-VALUE-HIR is a computation, and as such is a Def and a Use and
  // should have a SLEV tracking its computation.
  assert((AValueHIR->isIVValue() || isa<BlobDDRef>(AValueHIR->getValue()) ||
          (isa<RegDDRef>(AValueHIR->getValue()) &&
           cast<RegDDRef>(AValueHIR->getValue())->isTerminalRef())) &&
         "Unexpected AVRValueHIR");

  setSLEV(AValueHIR, constructSLEV(AValueHIR));
}

// TODO: Unify AVRLoopIR and AVRLoopHIR
void SIMDLaneEvolutionAnalysisHIR::entering(AVRLoopHIR *ALoopHIR) {
  
  // TODO: remove this when there is actually just one vector candidate.
  if (VectorCandidate)
    return;

  if (!ALoopHIR->isVectorCandidate())
    return;

  assert(!VectorCandidate && "Nested vector candidates");

  VectorCandidate = ALoopHIR;
}

// TODO: Unify AVRLoopIR and AVRLoopHIR
void SIMDLaneEvolutionAnalysisHIR::exiting(AVRLoopHIR *ALoopHIR) {

  if (ALoopHIR == VectorCandidate) {
    VectorCandidate = nullptr;
  }
}

FunctionPass *llvm::createSIMDLaneEvolutionPass() {
  return new SIMDLaneEvolution();
}

FunctionPass *llvm::createSIMDLaneEvolutionHIRPass() {
  return new SIMDLaneEvolutionHIR();
}
