/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 0 0 144 112)
	(text "ShiftReg" (rect 41 0 120 19)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 94 32 108)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "load" (rect 0 0 30 15)(font "Arial" (font_size 8)))
		(text "load" (rect 20 25 45 39)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "data[9..0]" (rect 0 0 64 15)(font "Arial" (font_size 8)))
		(text "data[9..0]" (rect 20 41 75 55)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "clock" (rect 0 0 36 15)(font "Arial" (font_size 8)))
		(text "clock" (rect 26 73 58 87)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 80 112)
		(input)
		(text "aclr" (rect 0 0 15 27)(font "Arial" (font_size 8))(vertical))
		(text "aclr" (rect 73 68 87 91)(font "Arial" (font_size 8))(vertical))
		(line (pt 80 112)(pt 80 96))
	)
	(port
		(pt 112 112)
		(input)
		(text "aset" (rect 0 0 15 30)(font "Arial" (font_size 8))(vertical))
		(text "aset" (rect 105 65 119 91)(font "Arial" (font_size 8))(vertical))
		(line (pt 112 112)(pt 112 96))
	)
	(port
		(pt 144 48)
		(output)
		(text "q[9..0]" (rect 0 0 43 15)(font "Arial" (font_size 8)))
		(text "q[9..0]" (rect 89 41 126 55)(font "Arial" (font_size 8)))
		(line (pt 144 48)(pt 128 48)(line_width 3))
	)
	(drawing
		(text "right shift" (rect 79 15 209 43)(font "Arial" ))
		(line (pt 16 16)(pt 16 96))
		(line (pt 16 16)(pt 128 16))
		(line (pt 16 96)(pt 128 96))
		(line (pt 128 16)(pt 128 96))
		(line (pt 0 0)(pt 146 0))
		(line (pt 146 0)(pt 146 114))
		(line (pt 0 114)(pt 146 114))
		(line (pt 0 0)(pt 0 114))
		(line (pt 16 74)(pt 22 80))
		(line (pt 22 80)(pt 16 86))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
	)
)
