Fitter report for sdram_ov5640_vga
Mon Sep 12 13:41:27 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Mon Sep 12 13:41:27 2016     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; sdram_ov5640_vga                          ;
; Top-level Entity Name              ; sdram_ov5640_vga                          ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE15F17C8                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 1,857 / 15,408 ( 12 % )                   ;
;     Total combinational functions  ; 1,768 / 15,408 ( 11 % )                   ;
;     Dedicated logic registers      ; 528 / 15,408 ( 3 % )                      ;
; Total registers                    ; 528                                       ;
; Total pins                         ; 91 / 166 ( 55 % )                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 16,384 / 516,096 ( 3 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                           ;
; Total PLLs                         ; 2 / 4 ( 50 % )                            ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE15F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.64        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  23.1%      ;
+----------------------------+-------------+


+--------------------------------------+
; I/O Assignment Warnings              ;
+-------------+------------------------+
; Pin Name    ; Reason                 ;
+-------------+------------------------+
; S_CLK       ; Missing drive strength ;
; S_CKE       ; Missing drive strength ;
; S_NCS       ; Missing drive strength ;
; S_NWE       ; Missing drive strength ;
; S_NCAS      ; Missing drive strength ;
; S_NRAS      ; Missing drive strength ;
; S_DQM[0]    ; Missing drive strength ;
; S_DQM[1]    ; Missing drive strength ;
; S_BA[0]     ; Missing drive strength ;
; S_BA[1]     ; Missing drive strength ;
; S_A[0]      ; Missing drive strength ;
; S_A[1]      ; Missing drive strength ;
; S_A[2]      ; Missing drive strength ;
; S_A[3]      ; Missing drive strength ;
; S_A[4]      ; Missing drive strength ;
; S_A[5]      ; Missing drive strength ;
; S_A[6]      ; Missing drive strength ;
; S_A[7]      ; Missing drive strength ;
; S_A[8]      ; Missing drive strength ;
; S_A[9]      ; Missing drive strength ;
; S_A[10]     ; Missing drive strength ;
; S_A[11]     ; Missing drive strength ;
; S_A[12]     ; Missing drive strength ;
; VGA_HSYNC   ; Missing drive strength ;
; VGA_VSYNC   ; Missing drive strength ;
; VGAD[0]     ; Missing drive strength ;
; VGAD[1]     ; Missing drive strength ;
; VGAD[2]     ; Missing drive strength ;
; VGAD[3]     ; Missing drive strength ;
; VGAD[4]     ; Missing drive strength ;
; VGAD[5]     ; Missing drive strength ;
; VGAD[6]     ; Missing drive strength ;
; VGAD[7]     ; Missing drive strength ;
; VGAD[8]     ; Missing drive strength ;
; VGAD[9]     ; Missing drive strength ;
; VGAD[10]    ; Missing drive strength ;
; VGAD[11]    ; Missing drive strength ;
; VGAD[12]    ; Missing drive strength ;
; VGAD[13]    ; Missing drive strength ;
; VGAD[14]    ; Missing drive strength ;
; VGAD[15]    ; Missing drive strength ;
; cmos1_scl   ; Missing drive strength ;
; cmos1_reset ; Missing drive strength ;
; cmos2_scl   ; Missing drive strength ;
; cmos2_reset ; Missing drive strength ;
; LED[0]      ; Missing drive strength ;
; LED[1]      ; Missing drive strength ;
; LED[2]      ; Missing drive strength ;
; LED[3]      ; Missing drive strength ;
; S_DB[0]     ; Missing drive strength ;
; S_DB[1]     ; Missing drive strength ;
; S_DB[2]     ; Missing drive strength ;
; S_DB[3]     ; Missing drive strength ;
; S_DB[4]     ; Missing drive strength ;
; S_DB[5]     ; Missing drive strength ;
; S_DB[6]     ; Missing drive strength ;
; S_DB[7]     ; Missing drive strength ;
; S_DB[8]     ; Missing drive strength ;
; S_DB[9]     ; Missing drive strength ;
; S_DB[10]    ; Missing drive strength ;
; S_DB[11]    ; Missing drive strength ;
; S_DB[12]    ; Missing drive strength ;
; S_DB[13]    ; Missing drive strength ;
; S_DB[14]    ; Missing drive strength ;
; S_DB[15]    ; Missing drive strength ;
; cmos1_sda   ; Missing drive strength ;
; cmos2_sda   ; Missing drive strength ;
+-------------+------------------------+


+--------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                              ;
+--------------+----------------+--------------+------------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------------+---------------+----------------+
; Location     ;                ;              ; CMOS_DB[0]       ; PIN_N9        ; QSF Assignment ;
; Location     ;                ;              ; CMOS_DB[1]       ; PIN_M9        ; QSF Assignment ;
; Location     ;                ;              ; CMOS_DB[2]       ; PIN_M10       ; QSF Assignment ;
; Location     ;                ;              ; CMOS_DB[3]       ; PIN_M8        ; QSF Assignment ;
; Location     ;                ;              ; CMOS_DB[4]       ; PIN_P8        ; QSF Assignment ;
; Location     ;                ;              ; CMOS_DB[5]       ; PIN_L7        ; QSF Assignment ;
; Location     ;                ;              ; CMOS_DB[6]       ; PIN_M6        ; QSF Assignment ;
; Location     ;                ;              ; CMOS_DB[7]       ; PIN_N8        ; QSF Assignment ;
; Location     ;                ;              ; CMOS_HREF        ; PIN_N6        ; QSF Assignment ;
; Location     ;                ;              ; CMOS_PCLK        ; PIN_M16       ; QSF Assignment ;
; Location     ;                ;              ; CMOS_SCLK        ; PIN_N11       ; QSF Assignment ;
; Location     ;                ;              ; CMOS_SDAT        ; PIN_P11       ; QSF Assignment ;
; Location     ;                ;              ; CMOS_VSYNC       ; PIN_M7        ; QSF Assignment ;
; Location     ;                ;              ; CMOS_XCLK        ; PIN_P9        ; QSF Assignment ;
; Location     ;                ;              ; DATA0            ; PIN_H2        ; QSF Assignment ;
; Location     ;                ;              ; DCLK             ; PIN_H1        ; QSF Assignment ;
; Location     ;                ;              ; KEY1             ; PIN_M1        ; QSF Assignment ;
; Location     ;                ;              ; SCE              ; PIN_D2        ; QSF Assignment ;
; Location     ;                ;              ; SDO              ; PIN_C1        ; QSF Assignment ;
; Location     ;                ;              ; SD_CLK           ; PIN_K10       ; QSF Assignment ;
; Location     ;                ;              ; SD_DI            ; PIN_L10       ; QSF Assignment ;
; Location     ;                ;              ; SD_DOUT          ; PIN_K9        ; QSF Assignment ;
; Location     ;                ;              ; SD_NCS           ; PIN_J12       ; QSF Assignment ;
; Location     ;                ;              ; lcd_lr           ; PIN_F3        ; QSF Assignment ;
; Location     ;                ;              ; lcd_mode         ; PIN_F13       ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_clk      ; PIN_C3        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_de       ; PIN_D14       ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_hs       ; PIN_C14       ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_b[0] ; PIN_D3        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_b[1] ; PIN_E6        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_b[2] ; PIN_D5        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_b[3] ; PIN_D6        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_b[4] ; PIN_C6        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_b[5] ; PIN_D8        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_g[0] ; PIN_E7        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_g[1] ; PIN_F8        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_g[2] ; PIN_E8        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_g[3] ; PIN_E9        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_g[4] ; PIN_F9        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_g[5] ; PIN_D9        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_r[0] ; PIN_D3        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_r[1] ; PIN_E6        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_r[2] ; PIN_D5        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_r[3] ; PIN_D6        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_r[4] ; PIN_F9        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_rgb_r[5] ; PIN_D8        ; QSF Assignment ;
; Location     ;                ;              ; lcd_out_vs       ; PIN_G11       ; QSF Assignment ;
; Location     ;                ;              ; lcd_pwm          ; PIN_F14       ; QSF Assignment ;
; Location     ;                ;              ; lcd_ud           ; PIN_G5        ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_DB[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_DB[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_DB[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_DB[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_DB[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_DB[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_DB[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_DB[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_HREF        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_PCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_SCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_SDAT        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_VSYNC       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CMOS_XCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; KEY1             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; cmos_pwdn        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; cmos_rst_n       ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2536 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2536 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2529    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 7       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_vga.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,857 / 15,408 ( 12 % )  ;
;     -- Combinational with no register       ; 1329                     ;
;     -- Register only                        ; 89                       ;
;     -- Combinational with a register        ; 439                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1204                     ;
;     -- 3 input functions                    ; 223                      ;
;     -- <=2 input functions                  ; 341                      ;
;     -- Register only                        ; 89                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1556                     ;
;     -- arithmetic mode                      ; 212                      ;
;                                             ;                          ;
; Total registers*                            ; 528 / 16,166 ( 3 % )     ;
;     -- Dedicated logic registers            ; 528 / 15,408 ( 3 % )     ;
;     -- I/O registers                        ; 0 / 758 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 142 / 963 ( 15 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 91 / 166 ( 55 % )        ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 10                       ;
; M9Ks                                        ; 2 / 56 ( 4 % )           ;
; Total block memory bits                     ; 16,384 / 516,096 ( 3 % ) ;
; Total block memory implementation bits      ; 18,432 / 516,096 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )          ;
; PLLs                                        ; 2 / 4 ( 50 % )           ;
; Global clocks                               ; 10 / 20 ( 50 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 3%             ;
; Peak interconnect usage (total/H/V)         ; 9% / 9% / 9%             ;
; Maximum fan-out                             ; 253                      ;
; Highest non-global fan-out                  ; 211                      ;
; Total fan-out                               ; 8419                     ;
; Average fan-out                             ; 3.26                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1857 / 15408 ( 12 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 1329                  ; 0                              ;
;     -- Register only                        ; 89                    ; 0                              ;
;     -- Combinational with a register        ; 439                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1204                  ; 0                              ;
;     -- 3 input functions                    ; 223                   ; 0                              ;
;     -- <=2 input functions                  ; 341                   ; 0                              ;
;     -- Register only                        ; 89                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1556                  ; 0                              ;
;     -- arithmetic mode                      ; 212                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 528                   ; 0                              ;
;     -- Dedicated logic registers            ; 528 / 15408 ( 3 % )   ; 0 / 15408 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 142 / 963 ( 15 % )    ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 91                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 16384                 ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
; M9K                                         ; 2 / 56 ( 3 % )        ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 5 / 24 ( 20 % )       ; 5 / 24 ( 20 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 377                   ; 1                              ;
;     -- Registered Input Connections         ; 357                   ; 0                              ;
;     -- Output Connections                   ; 19                    ; 359                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 8422                  ; 368                            ;
;     -- Registered Connections               ; 4898                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 36                    ; 360                            ;
;     -- hard_block:auto_generated_inst       ; 360                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 24                    ; 1                              ;
;     -- Output Ports                         ; 49                    ; 6                              ;
;     -- Bidir Ports                          ; 18                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK       ; R9    ; 4        ; 21           ; 0            ; 7            ; 24                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; cmos1_d[0]  ; T9    ; 4        ; 21           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos1_d[1]  ; L9    ; 4        ; 23           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos1_d[2]  ; F9    ; 7        ; 26           ; 29           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos1_d[3]  ; P8    ; 3        ; 21           ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos1_d[4]  ; E10   ; 7        ; 32           ; 29           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos1_d[5]  ; F13   ; 6        ; 41           ; 18           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos1_d[6]  ; J13   ; 5        ; 41           ; 14           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos1_d[7]  ; D8    ; 8        ; 14           ; 29           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos1_href  ; J14   ; 5        ; 41           ; 14           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos1_pclk  ; C9    ; 7        ; 23           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos1_vsync ; F14   ; 6        ; 41           ; 23           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos2_d[0]  ; E9    ; 7        ; 21           ; 29           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos2_d[1]  ; D9    ; 7        ; 23           ; 29           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos2_d[2]  ; E8    ; 8        ; 14           ; 29           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos2_d[3]  ; J12   ; 5        ; 41           ; 14           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos2_d[4]  ; C14   ; 7        ; 39           ; 29           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos2_d[5]  ; M9    ; 4        ; 23           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos2_d[6]  ; J15   ; 5        ; 41           ; 13           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos2_d[7]  ; G11   ; 6        ; 41           ; 26           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos2_href  ; D12   ; 7        ; 37           ; 29           ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos2_pclk  ; D14   ; 7        ; 39           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; cmos2_vsync ; E11   ; 7        ; 32           ; 29           ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; key1        ; C11   ; 7        ; 37           ; 29           ; 14           ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]      ; R16   ; 5        ; 41           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[1]      ; T10   ; 4        ; 26           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[2]      ; L11   ; 4        ; 39           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[3]      ; P9    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S_A[0]      ; F15   ; 6        ; 41           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[10]     ; D16   ; 6        ; 41           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[11]     ; B5    ; 8        ; 5            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[12]     ; A4    ; 8        ; 3            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[1]      ; F16   ; 6        ; 41           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[2]      ; G15   ; 6        ; 41           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[3]      ; G16   ; 6        ; 41           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[4]      ; C8    ; 8        ; 14           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[5]      ; A7    ; 8        ; 11           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[6]      ; B7    ; 8        ; 11           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[7]      ; A6    ; 8        ; 9            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[8]      ; B6    ; 8        ; 9            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[9]      ; A5    ; 8        ; 5            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_BA[0]     ; C16   ; 6        ; 41           ; 27           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_BA[1]     ; D15   ; 6        ; 41           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_CKE       ; B4    ; 8        ; 3            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_CLK       ; A3    ; 8        ; 3            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_DQM[0]    ; A14   ; 7        ; 35           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_DQM[1]    ; B3    ; 8        ; 1            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NCAS      ; A15   ; 7        ; 28           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NCS       ; C15   ; 6        ; 41           ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NRAS      ; B16   ; 6        ; 41           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NWE       ; B14   ; 7        ; 35           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[0]     ; L6    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[10]    ; P2    ; 2        ; 0            ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[11]    ; P1    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[12]    ; N2    ; 2        ; 0            ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[13]    ; N1    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[14]    ; L2    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[15]    ; L1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[1]     ; P3    ; 3        ; 3            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[2]     ; N3    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[3]     ; K5    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[4]     ; L4    ; 2        ; 0            ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[5]     ; L3    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[6]     ; T3    ; 3        ; 3            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[7]     ; R3    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[8]     ; T2    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[9]     ; R1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HSYNC   ; L8    ; 3        ; 19           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VSYNC   ; K6    ; 2        ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos1_reset ; J2    ; 2        ; 0            ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cmos1_scl   ; L7    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cmos2_reset ; K1    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cmos2_scl   ; M8    ; 3        ; 19           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                                               ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; S_DB[0]   ; A10   ; 7        ; 26           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[10]  ; C2    ; 1        ; 0            ; 25           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[11]  ; D1    ; 1        ; 0            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[12]  ; F2    ; 1        ; 0            ; 22           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[13]  ; F1    ; 1        ; 0            ; 22           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[14]  ; G2    ; 1        ; 0            ; 21           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[15]  ; G1    ; 1        ; 0            ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[1]   ; B10   ; 7        ; 26           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[2]   ; A11   ; 7        ; 30           ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[3]   ; B11   ; 7        ; 30           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[4]   ; A12   ; 7        ; 32           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[5]   ; B12   ; 7        ; 32           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[6]   ; A13   ; 7        ; 28           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[7]   ; B13   ; 7        ; 37           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[8]   ; A2    ; 8        ; 3            ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[9]   ; B1    ; 1        ; 0            ; 26           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; cmos1_sda ; T6    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat                                                                                    ; -                   ;
; cmos2_sda ; T7    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat                                                                                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                             ;
+----------+------------------------------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+------------------------------------------+------------------------+------------------+---------------------------+
; F4       ; nSTATUS                                  ; -                      ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG                                  ; -                      ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                      ; -                ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R21p, DEV_CLRn                    ; Use as regular IO      ; cmos2_d[6]       ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                      ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                      ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                      ; -                ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R17n, INIT_DONE                   ; Use as regular IO      ; S_A[3]           ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R17p, CRC_ERROR                   ; Use as regular IO      ; S_A[2]           ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R16n, nCEO                        ; Use as programming pin ; S_A[1]           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R16p, CLKUSR                      ; Use as regular IO      ; S_A[0]           ; Dual Purpose Pin          ;
; G11      ; DIFFIO_R3p, PADD21                       ; Use as regular IO      ; cmos2_d[7]       ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R2n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO      ; S_BA[0]          ; Dual Purpose Pin          ;
; A12      ; DIFFIO_T27p, PADD0                       ; Use as regular IO      ; S_DB[4]          ; Dual Purpose Pin          ;
; A11      ; DIFFIO_T25n, PADD1                       ; Use as regular IO      ; S_DB[2]          ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T25p, PADD2                       ; Use as regular IO      ; S_DB[3]          ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T23n, PADD3                       ; Use as regular IO      ; S_NCAS           ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T21p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO      ; cmos1_d[2]       ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T20n, PADD5                       ; Use as regular IO      ; S_DB[0]          ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T20p, PADD6                       ; Use as regular IO      ; S_DB[1]          ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T19n, PADD7                       ; Use as regular IO      ; cmos1_pclk       ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T19p, PADD8                       ; Use as regular IO      ; cmos2_d[1]       ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO      ; cmos2_d[0]       ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO      ; S_A[4]           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T12n, DATA2                       ; Use as regular IO      ; cmos2_d[2]       ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO      ; S_A[5]           ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO      ; S_A[6]           ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO      ; S_A[7]           ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T9p, DATA13                       ; Use as regular IO      ; S_A[8]           ; Dual Purpose Pin          ;
; A5       ; DATA7                                    ; Use as regular IO      ; S_A[9]           ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO      ; S_A[11]          ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO      ; S_A[12]          ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO      ; S_CKE            ; Dual Purpose Pin          ;
; B3       ; DIFFIO_T2p, DATA12, DQS1T/CQ1T#,CDPCLK7  ; Use as regular IO      ; S_DQM[1]         ; Dual Purpose Pin          ;
+----------+------------------------------------------+------------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 14 ( 50 % )  ; 3.3V          ; --           ;
; 2        ; 14 / 18 ( 78 % ) ; 3.3V          ; --           ;
; 3        ; 11 / 25 ( 44 % ) ; 3.3V          ; --           ;
; 4        ; 7 / 27 ( 26 % )  ; 3.3V          ; --           ;
; 5        ; 5 / 20 ( 25 % )  ; 3.3V          ; --           ;
; 6        ; 12 / 14 ( 86 % ) ; 3.3V          ; --           ;
; 7        ; 21 / 24 ( 88 % ) ; 3.3V          ; --           ;
; 8        ; 14 / 24 ( 58 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 356        ; 8        ; S_DB[8]                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 358        ; 8        ; S_CLK                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 354        ; 8        ; S_A[12]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 349        ; 8        ; S_A[9]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 339        ; 8        ; S_A[7]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 334        ; 8        ; S_A[5]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 321        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 319        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 307        ; 7        ; S_DB[0]                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 296        ; 7        ; S_DB[2]                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 292        ; 7        ; S_DB[4]                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 300        ; 7        ; S_DB[6]                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 284        ; 7        ; S_DQM[0]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 301        ; 7        ; S_NCAS                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 6          ; 1        ; S_DB[9]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 359        ; 8        ; S_DQM[1]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 355        ; 8        ; S_CKE                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 351        ; 8        ; S_A[11]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 340        ; 8        ; S_A[8]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 335        ; 8        ; S_A[6]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 322        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 320        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 308        ; 7        ; S_DB[1]                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 297        ; 7        ; S_DB[3]                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 293        ; 7        ; S_DB[5]                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 282        ; 7        ; S_DB[7]                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 285        ; 7        ; S_NWE                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 241        ; 6        ; S_NRAS                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 8          ; 1        ; S_DB[10]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 329        ; 8        ; S_A[4]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 309        ; 7        ; cmos1_pclk                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 281        ; 7        ; key1                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 274        ; 7        ; cmos2_d[4]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 271        ; 6        ; S_NCS                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 270        ; 6        ; S_BA[0]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 14         ; 1        ; S_DB[11]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 330        ; 8        ; cmos1_d[7]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 310        ; 7        ; cmos2_d[1]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 279        ; 7        ; cmos2_href                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 275        ; 7        ; cmos2_pclk                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 261        ; 6        ; S_BA[1]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 260        ; 6        ; S_A[10]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 39         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 332        ; 8        ; cmos2_d[2]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 315        ; 7        ; cmos2_d[0]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 290        ; 7        ; cmos1_d[4]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 289        ; 7        ; cmos2_vsync                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 226        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 225        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 23         ; 1        ; S_DB[13]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 22         ; 1        ; S_DB[12]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 19         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 306        ; 7        ; cmos1_d[2]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 237        ; 6        ; cmos1_d[5]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 257        ; 6        ; cmos1_vsync                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 240        ; 6        ; S_A[0]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 239        ; 6        ; S_A[1]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 27         ; 1        ; S_DB[15]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 24         ; 1        ; S_DB[14]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 269        ; 6        ; cmos2_d[7]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G12      ; 230        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 231        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 235        ; 6        ; S_A[2]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 234        ; 6        ; S_A[3]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 34         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 33         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 32         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 229        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 228        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 227        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 44         ; 2        ; cmos1_reset                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 37         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 36         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 35         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 221        ; 5        ; cmos2_d[3]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 222        ; 5        ; cmos1_d[6]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 220        ; 5        ; cmos1_href                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 217        ; 5        ; cmos2_d[6]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 55         ; 2        ; cmos2_reset                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 77         ; 2        ; VGAD[3]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 48         ; 2        ; VGA_VSYNC                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 58         ; 2        ; VGAD[15]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 57         ; 2        ; VGAD[14]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 51         ; 2        ; VGAD[5]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 78         ; 2        ; VGAD[4]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 49         ; 2        ; VGAD[0]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 125        ; 3        ; cmos1_scl                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 128        ; 3        ; VGA_HSYNC                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 139        ; 4        ; cmos1_d[1]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 173        ; 4        ; LED[2]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L12      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 41         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 40         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 131        ; 3        ; cmos2_scl                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ; 140        ; 4        ; cmos2_d[5]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 224        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 223        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 76         ; 2        ; VGAD[13]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; VGAD[12]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 92         ; 3        ; VGAD[2]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 83         ; 2        ; VGAD[11]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 82         ; 2        ; VGAD[10]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 93         ; 3        ; VGAD[1]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 133        ; 3        ; cmos1_d[3]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 154        ; 4        ; LED[3]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 81         ; 2        ; VGAD[9]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 95         ; 3        ; VGAD[7]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 134        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 136        ; 4        ; CLOCK                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 184        ; 5        ; LED[0]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 101        ; 3        ; VGAD[8]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 96         ; 3        ; VGAD[6]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 124        ; 3        ; cmos1_sda                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 127        ; 3        ; cmos2_sda                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 135        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 137        ; 4        ; cmos1_d[0]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 144        ; 4        ; LED[1]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                             ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 ; system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|pll1                      ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1                                                              ;
; PLL mode                      ; Normal                                                                                                       ; Normal                                                                                                                   ;
; Compensate clock              ; clock0                                                                                                       ; clock0                                                                                                                   ;
; Compensated input/output pins ; --                                                                                                           ; --                                                                                                                       ;
; Switchover type               ; --                                                                                                           ; --                                                                                                                       ;
; Input frequency 0             ; 50.0 MHz                                                                                                     ; 5.0 MHz                                                                                                                  ;
; Input frequency 1             ; --                                                                                                           ; --                                                                                                                       ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                     ; 5.0 MHz                                                                                                                  ;
; Nominal VCO frequency         ; 599.9 MHz                                                                                                    ; 585.1 MHz                                                                                                                ;
; VCO post scale K counter      ; 2                                                                                                            ; 2                                                                                                                        ;
; VCO frequency control         ; Auto                                                                                                         ; Auto                                                                                                                     ;
; VCO phase shift step          ; 208 ps                                                                                                       ; 213 ps                                                                                                                   ;
; VCO multiply                  ; --                                                                                                           ; --                                                                                                                       ;
; VCO divide                    ; --                                                                                                           ; --                                                                                                                       ;
; Freq min lock                 ; 25.0 MHz                                                                                                     ; 5.0 MHz                                                                                                                  ;
; Freq max lock                 ; 54.18 MHz                                                                                                    ; 5.56 MHz                                                                                                                 ;
; M VCO Tap                     ; 0                                                                                                            ; 0                                                                                                                        ;
; M Initial                     ; 1                                                                                                            ; 1                                                                                                                        ;
; M value                       ; 12                                                                                                           ; 117                                                                                                                      ;
; N value                       ; 1                                                                                                            ; 1                                                                                                                        ;
; Charge pump current           ; setting 1                                                                                                    ; setting 1                                                                                                                ;
; Loop filter resistance        ; setting 27                                                                                                   ; setting 8                                                                                                                ;
; Loop filter capacitance       ; setting 0                                                                                                    ; setting 0                                                                                                                ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                           ; 300 kHz to 390 kHz                                                                                                       ;
; Bandwidth type                ; Medium                                                                                                       ; Low                                                                                                                      ;
; Real time reconfigurable      ; Off                                                                                                          ; Off                                                                                                                      ;
; Scan chain MIF file           ; --                                                                                                           ; --                                                                                                                       ;
; Preserve PLL counter order    ; Off                                                                                                          ; Off                                                                                                                      ;
; PLL location                  ; PLL_4                                                                                                        ; PLL_1                                                                                                                    ;
; Inclk0 signal                 ; CLOCK                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] ;
; Inclk1 signal                 ; --                                                                                                           ; --                                                                                                                       ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                ; Global Clock                                                                                                             ;
; Inclk1 signal type            ; --                                                                                                           ; --                                                                                                                       ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; Name                                                                                                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 12   ; 25  ; 24.0 MHz         ; 0 (0 ps)    ; 1.80 (208 ps)    ; 50/50      ; C0      ; 25            ; 13/12 Odd  ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 10  ; 5.0 MHz          ; 0 (0 ps)    ; 0.38 (208 ps)    ; 50/50      ; C2      ; 120           ; 60/60 Even ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C3      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|wire_pll1_clk[0]          ; clock0       ; 13   ; 1   ; 65.0 MHz         ; 0 (0 ps)    ; 5.00 (213 ps)    ; 50/50      ; C0      ; 9             ; 5/4 Odd    ; --            ; 1       ; 0       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
+--------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                            ; Library Name ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sdram_ov5640_vga                                      ; 1857 (1)    ; 528 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 91   ; 0            ; 1329 (1)     ; 89 (0)            ; 439 (0)          ; |sdram_ov5640_vga                                                                                                                                                                                                              ;              ;
;    |CMOS_Capture:u_CMOS_Capture|                       ; 44 (44)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 22 (22)           ; 3 (3)            ; |sdram_ov5640_vga|CMOS_Capture:u_CMOS_Capture                                                                                                                                                                                  ;              ;
;    |cmos_select:cmos_select_inst|                      ; 32 (32)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 19 (19)          ; |sdram_ov5640_vga|cmos_select:cmos_select_inst                                                                                                                                                                                 ;              ;
;    |power_on_delay:power_on_delay_inst|                ; 25 (25)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 18 (18)          ; |sdram_ov5640_vga|power_on_delay:power_on_delay_inst                                                                                                                                                                           ;              ;
;    |reg_config:reg_config_inst1|                       ; 617 (579)   ; 80 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 536 (507)    ; 0 (0)             ; 81 (72)          ; |sdram_ov5640_vga|reg_config:reg_config_inst1                                                                                                                                                                                  ;              ;
;       |i2c_com:u1|                                     ; 38 (38)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 9 (9)            ; |sdram_ov5640_vga|reg_config:reg_config_inst1|i2c_com:u1                                                                                                                                                                       ;              ;
;    |reg_config:reg_config_inst2|                       ; 592 (554)   ; 64 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 528 (499)    ; 0 (0)             ; 64 (55)          ; |sdram_ov5640_vga|reg_config:reg_config_inst2                                                                                                                                                                                  ;              ;
;       |i2c_com:u1|                                     ; 38 (38)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 9 (9)            ; |sdram_ov5640_vga|reg_config:reg_config_inst2|i2c_com:u1                                                                                                                                                                       ;              ;
;    |sdram_vga_top:u_sdram_vga_top|                     ; 512 (0)     ; 299 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 213 (0)      ; 66 (0)            ; 233 (0)          ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top                                                                                                                                                                                ;              ;
;       |lcd_top:u_lcd_top|                              ; 64 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 26 (0)           ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top                                                                                                                                                              ;              ;
;          |lcd_driver:u_lcd_driver|                     ; 64 (64)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 26 (26)          ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver                                                                                                                                      ;              ;
;       |sdbank_switch:u_sdbank_switch|                  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch                                                                                                                                                  ;              ;
;       |sdram_2fifo_top:u_sdram_2fifo_top|              ; 447 (0)     ; 272 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 175 (0)      ; 65 (0)            ; 207 (0)          ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                              ;              ;
;          |dcfifo_ctrl:u_dcfifo_ctrl|                   ; 244 (64)    ; 162 (37)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (27)      ; 32 (2)            ; 130 (35)         ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                    ;              ;
;             |rdfifo:u_rdfifo|                          ; 122 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 20 (0)            ; 70 (0)           ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                    ;              ;
;                |dcfifo:dcfifo_component|               ; 122 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 20 (0)            ; 70 (0)           ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                            ;              ;
;                   |dcfifo_nen1:auto_generated|         ; 122 (47)    ; 90 (34)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (9)       ; 20 (13)           ; 70 (10)          ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated                                                 ;              ;
;                      |a_gray2bin_6ib:wrptr_g_gray2bin| ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                 ;              ;
;                      |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                 ;              ;
;                      |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p                     ;              ;
;                      |a_graycounter_577:rdptr_g1p|     ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 14 (14)          ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p                     ;              ;
;                      |alt_synch_pipe_vd8:ws_dgrp|      ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 4 (0)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                      ;              ;
;                         |dffpipe_qe9:dffpipe4|         ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 4 (4)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4 ;              ;
;                      |altsyncram_mf51:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram                        ;              ;
;                      |dffpipe_oe9:ws_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp                              ;              ;
;                      |dffpipe_oe9:ws_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp                              ;              ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                   ;              ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                   ;              ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                  ;              ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                  ;              ;
;             |wrfifo:u_wrfifo|                          ; 58 (0)      ; 35 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 10 (0)            ; 25 (0)           ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                    ;              ;
;                |dcfifo:dcfifo_component|               ; 58 (0)      ; 35 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 10 (0)            ; 25 (0)           ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                            ;              ;
;                   |dcfifo_4en1:auto_generated|         ; 58 (23)     ; 35 (12)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (11)      ; 10 (8)            ; 25 (1)           ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated                                                 ;              ;
;                      |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                 ;              ;
;                      |a_graycounter_577:rdptr_g1p|     ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p                     ;              ;
;                      |altsyncram_mf51:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram                        ;              ;
;                      |dffpipe_oe9:rs_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 7 (7)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp                              ;              ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                   ;              ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                   ;              ;
;          |sdram_top:u_sdramtop|                        ; 204 (0)     ; 110 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (0)       ; 33 (0)            ; 78 (0)           ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop                                                                                                                         ;              ;
;             |sdram_cmd:module_002|                     ; 57 (57)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 19 (19)          ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002                                                                                                    ;              ;
;             |sdram_ctrl:module_001|                    ; 110 (110)   ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 59 (59)          ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001                                                                                                   ;              ;
;             |sdram_wr_data:module_003|                 ; 37 (37)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 33 (33)           ; 0 (0)            ; |sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003                                                                                                ;              ;
;    |system_ctrl:u_system_ctrl|                         ; 37 (9)      ; 25 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (7)       ; 1 (1)             ; 24 (1)           ; |sdram_ov5640_vga|system_ctrl:u_system_ctrl                                                                                                                                                                                    ;              ;
;       |pll_64:u_pll_64|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov5640_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64                                                                                                                                                                    ;              ;
;          |altpll:altpll_component|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov5640_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component                                                                                                                                            ;              ;
;             |pll_64_altpll:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov5640_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated                                                                                                               ;              ;
;       |sdram_pll:u_sdram_pll|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov5640_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                                              ;              ;
;          |altpll:altpll_component|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov5640_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                                                      ;              ;
;             |sdram_pll_altpll:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov5640_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                      ;              ;
;       |system_delay:u_system_delay|                    ; 28 (28)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 23 (23)          ; |sdram_ov5640_vga|system_ctrl:u_system_ctrl|system_delay:u_system_delay                                                                                                                                                        ;              ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; S_CLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_CKE       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NCS       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NWE       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NCAS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NRAS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_DQM[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_DQM[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_BA[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_BA[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HSYNC   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VSYNC   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos1_scl   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos1_reset ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos2_scl   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos2_reset ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[0]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[1]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[2]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; S_DB[3]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[4]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[5]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[6]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; S_DB[7]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[8]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[9]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[10]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[11]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[12]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; S_DB[13]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; S_DB[14]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; S_DB[15]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos1_sda   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; cmos2_sda   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos1_d[0]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos2_d[0]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos1_href  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos1_vsync ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos2_href  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos2_vsync ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos1_d[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos2_d[1]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos1_d[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos2_d[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos1_d[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos2_d[3]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos1_d[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos2_d[4]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos1_d[5]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos2_d[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos1_d[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos2_d[6]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos1_d[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos2_d[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos2_pclk  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos1_pclk  ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; key1        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                      ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; S_DB[0]                                                                                                                                  ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]~feeder  ; 0                 ; 6       ;
; S_DB[1]                                                                                                                                  ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]         ; 0                 ; 6       ;
; S_DB[2]                                                                                                                                  ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]         ; 1                 ; 6       ;
; S_DB[3]                                                                                                                                  ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]~feeder  ; 0                 ; 6       ;
; S_DB[4]                                                                                                                                  ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]~feeder  ; 0                 ; 6       ;
; S_DB[5]                                                                                                                                  ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]~feeder  ; 0                 ; 6       ;
; S_DB[6]                                                                                                                                  ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]~feeder  ; 1                 ; 6       ;
; S_DB[7]                                                                                                                                  ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]~feeder  ; 0                 ; 6       ;
; S_DB[8]                                                                                                                                  ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]         ; 0                 ; 6       ;
; S_DB[9]                                                                                                                                  ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]~feeder  ; 0                 ; 6       ;
; S_DB[10]                                                                                                                                 ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]~feeder ; 0                 ; 6       ;
; S_DB[11]                                                                                                                                 ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]        ; 0                 ; 6       ;
; S_DB[12]                                                                                                                                 ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]~feeder ; 1                 ; 6       ;
; S_DB[13]                                                                                                                                 ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]~feeder ; 1                 ; 6       ;
; S_DB[14]                                                                                                                                 ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]~feeder ; 1                 ; 6       ;
; S_DB[15]                                                                                                                                 ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]~feeder ; 1                 ; 6       ;
; cmos1_sda                                                                                                                                ;                   ;         ;
; cmos2_sda                                                                                                                                ;                   ;         ;
; CLOCK                                                                                                                                    ;                   ;         ;
; cmos1_d[0]                                                                                                                               ;                   ;         ;
; cmos2_d[0]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[0]~0                                                                                          ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                      ; 1                 ; 6       ;
; cmos1_href                                                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|always1~0                                                                                             ; 0                 ; 6       ;
; cmos1_vsync                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|always1~0                                                                                             ; 0                 ; 6       ;
; cmos2_href                                                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|always1~1                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                      ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                      ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                      ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                      ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~8                                                                                      ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~10                                                                                     ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~12                                                                                     ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|always1~2                                                                                             ; 0                 ; 6       ;
; cmos2_vsync                                                                                                                              ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|always1~1                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~8                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~10                                                                                     ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~12                                                                                     ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|always1~2                                                                                             ; 1                 ; 6       ;
; cmos1_d[1]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[1]~1                                                                                          ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                      ; 0                 ; 6       ;
; cmos2_d[1]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[1]~1                                                                                          ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                      ; 1                 ; 6       ;
; cmos1_d[2]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[2]~2                                                                                          ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                      ; 0                 ; 6       ;
; cmos2_d[2]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[2]~2                                                                                          ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                      ; 0                 ; 6       ;
; cmos1_d[3]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[3]~3                                                                                          ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                      ; 0                 ; 6       ;
; cmos2_d[3]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[3]~3                                                                                          ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                      ; 1                 ; 6       ;
; cmos1_d[4]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[4]~4                                                                                          ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~8                                                                                      ; 0                 ; 6       ;
; cmos2_d[4]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[4]~4                                                                                          ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~9                                                                                      ; 1                 ; 6       ;
; cmos1_d[5]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[5]~5                                                                                          ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~10                                                                                     ; 1                 ; 6       ;
; cmos2_d[5]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[5]~5                                                                                          ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~11                                                                                     ; 0                 ; 6       ;
; cmos1_d[6]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[6]~6                                                                                          ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~12                                                                                     ; 0                 ; 6       ;
; cmos2_d[6]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[6]~6                                                                                          ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~13                                                                                     ; 1                 ; 6       ;
; cmos1_d[7]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[7]~7                                                                                          ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~14                                                                                     ; 0                 ; 6       ;
; cmos2_d[7]                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_d[7]~7                                                                                          ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~14                                                                                     ; 0                 ; 6       ;
; cmos2_pclk                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_pclk                                                                                            ; 1                 ; 6       ;
; cmos1_pclk                                                                                                                               ;                   ;         ;
;      - cmos_select:cmos_select_inst|cmos_pclk                                                                                            ; 1                 ; 0       ;
; key1                                                                                                                                     ;                   ;         ;
;      - cmos_select:cmos_select_inst|key_counter[0]                                                                                       ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[1]                                                                                       ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[2]                                                                                       ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[3]                                                                                       ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[4]                                                                                       ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[5]                                                                                       ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[6]                                                                                       ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[7]                                                                                       ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[8]                                                                                       ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[9]                                                                                       ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[10]                                                                                      ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[11]                                                                                      ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[12]                                                                                      ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[13]                                                                                      ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[14]                                                                                      ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter[15]                                                                                      ; 0                 ; 6       ;
;      - cmos_select:cmos_select_inst|key_counter~18                                                                                       ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                       ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK                                                                                                                                                                      ; PIN_R9             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLOCK                                                                                                                                                                      ; PIN_R9             ; 23      ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]~0                                                                                                                               ; LCCOMB_X22_Y20_N0  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmos_select:cmos_select_inst|cmos_pclk                                                                                                                                     ; LCCOMB_X23_Y28_N2  ; 25      ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; cmos_select:cmos_select_inst|key_counter~18                                                                                                                                ; LCCOMB_X23_Y28_N6  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key1                                                                                                                                                                       ; PIN_C11            ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                                                                                                         ; FF_X10_Y11_N29     ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg                                                                                                                         ; FF_X16_Y10_N17     ; 104     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg~5                                                                                                                       ; LCCOMB_X10_Y11_N0  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst1|LessThan0~4                                                                                                                                    ; LCCOMB_X20_Y14_N28 ; 18      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst1|LessThan1~2                                                                                                                                    ; LCCOMB_X10_Y10_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst1|clock_20k                                                                                                                                      ; FF_X1_Y14_N23      ; 63      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4]~13                                                                                                                     ; LCCOMB_X17_Y12_N16 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst1|i2c_data[22]~1                                                                                                                                 ; LCCOMB_X16_Y10_N24 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst1|reg_conf_done_reg                                                                                                                              ; FF_X15_Y13_N15     ; 23      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst1|reg_index[5]~2                                                                                                                                 ; LCCOMB_X15_Y13_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst1|reg_index[7]~1                                                                                                                                 ; LCCOMB_X16_Y10_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst1|start                                                                                                                                          ; FF_X16_Y9_N13      ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst2|LessThan1~2                                                                                                                                    ; LCCOMB_X22_Y10_N18 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst2|clock_20k                                                                                                                                      ; FF_X19_Y25_N5      ; 63      ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4]~13                                                                                                                     ; LCCOMB_X17_Y9_N26  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst2|i2c_data[22]~1                                                                                                                                 ; LCCOMB_X16_Y10_N2  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst2|reg_conf_done_reg                                                                                                                              ; FF_X20_Y12_N31     ; 23      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst2|reg_index[7]~1                                                                                                                                 ; LCCOMB_X23_Y10_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst2|reg_index[8]~2                                                                                                                                 ; LCCOMB_X21_Y10_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst2|start                                                                                                                                          ; FF_X20_Y12_N13     ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~3                                                                                           ; LCCOMB_X27_Y21_N6  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan0~1                                                                                        ; LCCOMB_X24_Y21_N12 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan2~2                                                                                        ; LCCOMB_X27_Y20_N14 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0                                                                           ; LCCOMB_X27_Y20_N26 ; 91      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_flag                                                                     ; LCCOMB_X27_Y20_N12 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_rdreq~0 ; LCCOMB_X27_Y21_N30 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_wrreq~0 ; LCCOMB_X27_Y22_N0  ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]~33                                                              ; LCCOMB_X21_Y21_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]~45                                                              ; LCCOMB_X19_Y23_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|valid_rdreq~1 ; LCCOMB_X23_Y24_N26 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]~7                                                ; LCCOMB_X21_Y24_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~3                                                  ; LCCOMB_X22_Y24_N2  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan0~2                                                     ; LCCOMB_X22_Y25_N30 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan1~2                                                     ; LCCOMB_X17_Y24_N26 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~5                                                    ; LCCOMB_X20_Y24_N6  ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal2~1                                                     ; LCCOMB_X23_Y24_N6  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|always0~0                                                    ; LCCOMB_X23_Y24_N24 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                    ; FF_X28_Y23_N21     ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|wire_pll1_clk[0]                                                            ; PLL_1              ; 49      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0]                                                   ; PLL_4              ; 53      ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1]                                                   ; PLL_4              ; 3       ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2]                                                   ; PLL_4              ; 253     ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr0                                                                                                                                       ; LCCOMB_X3_Y14_N16  ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                       ; FF_X1_Y14_N1       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                       ; FF_X1_Y14_N1       ; 247     ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~4                                                                                                          ; LCCOMB_X3_Y14_N6   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                     ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK                                                                                                                    ; PIN_R9            ; 23      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; cmos_select:cmos_select_inst|cmos_pclk                                                                                   ; LCCOMB_X23_Y28_N2 ; 25      ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; reg_config:reg_config_inst1|clock_20k                                                                                    ; FF_X1_Y14_N23     ; 63      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; reg_config:reg_config_inst2|clock_20k                                                                                    ; FF_X19_Y25_N5     ; 63      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|wire_pll1_clk[0]          ; PLL_1             ; 49      ; 7                                    ; Global Clock         ; GCLK3            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4             ; 53      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_4             ; 3       ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_4             ; 253     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_4             ; 1       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                     ; FF_X1_Y14_N1      ; 247     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                   ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; reg_config:reg_config_inst1|reg_index[1]                                                                                                                                                                               ; 211     ;
; reg_config:reg_config_inst2|reg_index[1]                                                                                                                                                                               ; 207     ;
; reg_config:reg_config_inst1|reg_index[0]                                                                                                                                                                               ; 186     ;
; reg_config:reg_config_inst1|reg_index[2]                                                                                                                                                                               ; 186     ;
; reg_config:reg_config_inst2|reg_index[0]                                                                                                                                                                               ; 185     ;
; reg_config:reg_config_inst2|reg_index[2]                                                                                                                                                                               ; 183     ;
; reg_config:reg_config_inst1|reg_index[4]                                                                                                                                                                               ; 183     ;
; reg_config:reg_config_inst1|reg_index[5]                                                                                                                                                                               ; 181     ;
; reg_config:reg_config_inst2|reg_index[5]                                                                                                                                                                               ; 178     ;
; reg_config:reg_config_inst2|reg_index[4]                                                                                                                                                                               ; 177     ;
; reg_config:reg_config_inst1|reg_index[3]                                                                                                                                                                               ; 169     ;
; reg_config:reg_config_inst2|reg_index[3]                                                                                                                                                                               ; 168     ;
; reg_config:reg_config_inst2|reg_index[7]                                                                                                                                                                               ; 144     ;
; reg_config:reg_config_inst1|reg_index[7]                                                                                                                                                                               ; 143     ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg                                                                                                                                                                     ; 104     ;
; reg_config:reg_config_inst1|reg_index[6]                                                                                                                                                                               ; 96      ;
; reg_config:reg_config_inst2|reg_index[6]                                                                                                                                                                               ; 93      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0                                                                                                                       ; 91      ;
; reg_config:reg_config_inst1|reg_index[8]                                                                                                                                                                               ; 35      ;
; reg_config:reg_config_inst2|reg_index[8]                                                                                                                                                                               ; 34      ;
; cmos_select:cmos_select_inst|key_sig                                                                                                                                                                                   ; 28      ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]~0                                                                                                                                                                           ; 24      ;
; reg_config:reg_config_inst2|reg_conf_done_reg                                                                                                                                                                          ; 23      ;
; reg_config:reg_config_inst1|reg_conf_done_reg                                                                                                                                                                          ; 23      ;
; reg_config:reg_config_inst2|i2c_data[22]~1                                                                                                                                                                             ; 22      ;
; reg_config:reg_config_inst1|i2c_data[22]~1                                                                                                                                                                             ; 22      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|valid_rdreq~1                                             ; 22      ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~4                                                                                                                                                      ; 22      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_rdreq~0                                             ; 22      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                ; 21      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_wrreq~0                                             ; 19      ;
; reg_config:reg_config_inst1|LessThan0~4                                                                                                                                                                                ; 18      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                   ; 18      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; 18      ;
; key1~input                                                                                                                                                                                                             ; 17      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|always0~0                                                                                                ; 17      ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg~5                                                                                                                                                                   ; 17      ;
; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                                                                                                                                                     ; 17      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; 17      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                   ; 17      ;
; cmos_select:cmos_select_inst|key_counter~18                                                                                                                                                                            ; 16      ;
; reg_config:reg_config_inst1|LessThan1~2                                                                                                                                                                                ; 16      ;
; reg_config:reg_config_inst2|WideOr5~4                                                                                                                                                                                  ; 16      ;
; reg_config:reg_config_inst1|WideOr5~4                                                                                                                                                                                  ; 16      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                ; 16      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal2~1                                                                                                 ; 16      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_en~4                                                                                                                                       ; 16      ;
; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[0]                                                                                                                                                                    ; 16      ;
; reg_config:reg_config_inst2|LessThan1~2                                                                                                                                                                                ; 15      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan0~2                                                                                                 ; 15      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_flag                                                                                                                 ; 15      ;
; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[3]                                                                                                                                                                    ; 15      ;
; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[3]                                                                                                                                                                    ; 15      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]~45                                                                                                          ; 14      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]~33                                                                                                          ; 14      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr7                                                                                                     ; 14      ;
; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[0]                                                                                                                                                                    ; 14      ;
; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[1]                                                                                                                                                                    ; 13      ;
; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[2]                                                                                                                                                                    ; 13      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr16~0                                                                                                  ; 12      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17                                                                                                    ; 12      ;
; reg_config:reg_config_inst2|config_step.10                                                                                                                                                                             ; 12      ;
; reg_config:reg_config_inst1|config_step.10                                                                                                                                                                             ; 12      ;
; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[1]                                                                                                                                                                    ; 12      ;
; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[2]                                                                                                                                                                    ; 12      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan1~2                                                                                                 ; 11      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~3                                                                                                                                       ; 11      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan2~2                                                                                                                                    ; 11      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan0~1                                                                                                                                    ; 11      ;
; CMOS_Capture:u_CMOS_Capture|always1~0                                                                                                                                                                                  ; 10      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~1                                                                                                    ; 10      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state[3]                                                                                               ; 10      ;
; reg_config:reg_config_inst2|start                                                                                                                                                                                      ; 10      ;
; reg_config:reg_config_inst1|start                                                                                                                                                                                      ; 10      ;
; cmos2_vsync~input                                                                                                                                                                                                      ; 9       ;
; cmos2_href~input                                                                                                                                                                                                       ; 9       ;
; ~GND                                                                                                                                                                                                                   ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~5                                                                                                ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~3                                                                                              ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr15~0                                                                                                  ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; 9       ;
; reg_config:reg_config_inst1|WideOr0~2                                                                                                                                                                                  ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; 8       ;
; reg_config:reg_config_inst2|config_step.01                                                                                                                                                                             ; 8       ;
; reg_config:reg_config_inst1|config_step.00                                                                                                                                                                             ; 8       ;
; reg_config:reg_config_inst1|config_step.01                                                                                                                                                                             ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr18                                                                                                    ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                           ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                ; 8       ;
; reg_config:reg_config_inst2|WideOr0~2                                                                                                                                                                                  ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; 7       ;
; reg_config:reg_config_inst2|config_step.00                                                                                                                                                                             ; 7       ;
; reg_config:reg_config_inst2|LessThan3~1                                                                                                                                                                                ; 7       ;
; reg_config:reg_config_inst2|i2c_com:u1|tr_end                                                                                                                                                                          ; 7       ;
; reg_config:reg_config_inst1|i2c_com:u1|tr_end                                                                                                                                                                          ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal8~0                                                                                                    ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]~12                                                                                          ; 7       ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; 7       ;
; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[5]                                                                                                                                                                    ; 7       ;
; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4]                                                                                                                                                                    ; 7       ;
; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[5]                                                                                                                                                                    ; 7       ;
; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4]                                                                                                                                                                    ; 7       ;
; reg_config:reg_config_inst2|WideOr15~7                                                                                                                                                                                 ; 6       ;
; reg_config:reg_config_inst1|WideOr15~7                                                                                                                                                                                 ; 6       ;
; reg_config:reg_config_inst1|LessThan3~1                                                                                                                                                                                ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; 6       ;
; reg_config:reg_config_inst2|i2c_com:u1|cyc_count[4]~13                                                                                                                                                                 ; 6       ;
; reg_config:reg_config_inst1|i2c_com:u1|cyc_count[4]~13                                                                                                                                                                 ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Selector8~1                                                                                                  ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]~1                                                                                            ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                           ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                           ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                           ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                ; 6       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                       ; 6       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                        ; 6       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                        ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal2~3                                                                                                    ; 5       ;
; reg_config:reg_config_inst2|WideOr0~4                                                                                                                                                                                  ; 5       ;
; reg_config:reg_config_inst1|WideOr0~4                                                                                                                                                                                  ; 5       ;
; reg_config:reg_config_inst2|i2c_com:u1|reg_sdat                                                                                                                                                                        ; 5       ;
; reg_config:reg_config_inst1|i2c_com:u1|reg_sdat                                                                                                                                                                        ; 5       ;
; reg_config:reg_config_inst2|WideOr13~0                                                                                                                                                                                 ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                               ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_rd_ack~0                                                                                              ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]~7                                                                                            ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r~4                                                                                               ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr6~0                                                                                                   ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr5~0                                                                                                   ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                        ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                           ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                    ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ; 4       ;
; reg_config:reg_config_inst2|on_counter[0]                                                                                                                                                                              ; 4       ;
; reg_config:reg_config_inst1|on_counter[0]                                                                                                                                                                              ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor3                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor6                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor3                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor3                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor6                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor6                      ; 4       ;
; reg_config:reg_config_inst2|reg_index[8]~2                                                                                                                                                                             ; 4       ;
; reg_config:reg_config_inst2|reg_index[7]~1                                                                                                                                                                             ; 4       ;
; reg_config:reg_config_inst2|key_on                                                                                                                                                                                     ; 4       ;
; reg_config:reg_config_inst1|reg_index[5]~2                                                                                                                                                                             ; 4       ;
; reg_config:reg_config_inst1|reg_index[7]~1                                                                                                                                                                             ; 4       ;
; reg_config:reg_config_inst1|key_on                                                                                                                                                                                     ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; 4       ;
; reg_config:reg_config_inst1|LessThan3~0                                                                                                                                                                                ; 4       ;
; reg_config:reg_config_inst1|WideOr13~0                                                                                                                                                                                 ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                           ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                    ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]~1                                                                                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17~0                                                                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                           ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                           ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                           ; 3       ;
; reg_config:reg_config_inst2|WideOr9~0                                                                                                                                                                                  ; 3       ;
; reg_config:reg_config_inst1|WideOr9~0                                                                                                                                                                                  ; 3       ;
; reg_config:reg_config_inst2|Equal0~1                                                                                                                                                                                   ; 3       ;
; reg_config:reg_config_inst2|Equal0~0                                                                                                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~4                           ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~0                           ; 3       ;
; reg_config:reg_config_inst2|LessThan3~0                                                                                                                                                                                ; 3       ;
; reg_config:reg_config_inst2|config_step.11                                                                                                                                                                             ; 3       ;
; reg_config:reg_config_inst1|config_step.11                                                                                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                           ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_wrreq~1                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal8~1                                                                                                    ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal7~0                                                                                                    ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal12~0                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; 3       ;
; system_ctrl:u_system_ctrl|sysrst_nr0~2                                                                                                                                                                                 ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                                                                                                                                           ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal10~0                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0                                                                                                    ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                              ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                              ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Selector1~0                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~0                                                                                                     ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                           ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                           ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                           ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                           ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~0                                                                                                                                       ; 3       ;
; cmos_select:cmos_select_inst|key_counter[0]                                                                                                                                                                            ; 3       ;
; reg_config:reg_config_inst2|on_counter[3]                                                                                                                                                                              ; 3       ;
; reg_config:reg_config_inst2|on_counter[2]                                                                                                                                                                              ; 3       ;
; reg_config:reg_config_inst2|on_counter[1]                                                                                                                                                                              ; 3       ;
; reg_config:reg_config_inst2|on_counter[5]                                                                                                                                                                              ; 3       ;
; reg_config:reg_config_inst2|on_counter[4]                                                                                                                                                                              ; 3       ;
; reg_config:reg_config_inst2|on_counter[7]                                                                                                                                                                              ; 3       ;
; reg_config:reg_config_inst2|on_counter[6]                                                                                                                                                                              ; 3       ;
; reg_config:reg_config_inst1|on_counter[3]                                                                                                                                                                              ; 3       ;
; reg_config:reg_config_inst1|on_counter[2]                                                                                                                                                                              ; 3       ;
; reg_config:reg_config_inst1|on_counter[1]                                                                                                                                                                              ; 3       ;
; reg_config:reg_config_inst1|on_counter[5]                                                                                                                                                                              ; 3       ;
; reg_config:reg_config_inst1|on_counter[4]                                                                                                                                                                              ; 3       ;
; reg_config:reg_config_inst1|on_counter[7]                                                                                                                                                                              ; 3       ;
; reg_config:reg_config_inst1|on_counter[6]                                                                                                                                                                              ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                                                                                                                                          ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                                                                                                                                           ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                                                                                                                                           ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                                                                                                                                          ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                                                                                                                                           ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                                                                                                                                           ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                                                                                                                                          ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                                                                                                                                          ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                              ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                              ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                        ; 3       ;
; cmos2_d[7]~input                                                                                                                                                                                                       ; 2       ;
; cmos1_d[7]~input                                                                                                                                                                                                       ; 2       ;
; cmos2_d[6]~input                                                                                                                                                                                                       ; 2       ;
; cmos1_d[6]~input                                                                                                                                                                                                       ; 2       ;
; cmos2_d[5]~input                                                                                                                                                                                                       ; 2       ;
; cmos1_d[5]~input                                                                                                                                                                                                       ; 2       ;
; cmos2_d[4]~input                                                                                                                                                                                                       ; 2       ;
; cmos1_d[4]~input                                                                                                                                                                                                       ; 2       ;
; cmos2_d[3]~input                                                                                                                                                                                                       ; 2       ;
; cmos1_d[3]~input                                                                                                                                                                                                       ; 2       ;
; cmos2_d[2]~input                                                                                                                                                                                                       ; 2       ;
; cmos1_d[2]~input                                                                                                                                                                                                       ; 2       ;
; cmos2_d[1]~input                                                                                                                                                                                                       ; 2       ;
; cmos1_d[1]~input                                                                                                                                                                                                       ; 2       ;
; cmos2_d[0]~input                                                                                                                                                                                                       ; 2       ;
; cmos1_d[0]~input                                                                                                                                                                                                       ; 2       ;
; cmos_select:cmos_select_inst|Equal0~4                                                                                                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|cntr_cout[7]~0                ; 2       ;
; CMOS_Capture:u_CMOS_Capture|always1~1                                                                                                                                                                                  ; 2       ;
; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst2|LessThan1~1                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst2|WideOr0~12                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst2|WideOr2~0                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst2|WideOr0~6                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst2|WideOr19~18                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst2|WideOr19~17                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst2|WideOr16~11                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst2|WideOr16~10                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst2|WideOr16~6                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst2|WideOr16~5                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst2|WideOr8~3                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst2|WideOr8~2                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst2|WideOr10~17                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst2|WideOr10~16                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst2|WideOr12~19                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst2|WideOr12~6                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst2|WideOr12~5                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst2|WideOr12~1                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst2|WideOr12~0                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst2|WideOr6~9                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst2|WideOr0~3                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst2|WideOr7~0                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst2|WideOr13~9                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst2|WideOr13~8                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst1|WideOr0~12                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst1|WideOr2~0                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst1|WideOr0~6                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst1|WideOr19~17                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst1|WideOr16~11                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst1|WideOr16~10                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst1|WideOr16~6                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst1|WideOr16~5                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst1|WideOr8~3                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst1|WideOr8~2                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst1|WideOr10~17                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst1|WideOr10~16                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst1|WideOr12~18                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst1|WideOr12~3                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst1|WideOr12~2                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst1|WideOr6~11                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst1|WideOr0~3                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst1|WideOr7~0                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst1|WideOr13~9                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst1|WideOr13~8                                                                                                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|ram_address_b[8]                                          ; 2       ;
; reg_config:reg_config_inst1|Equal0~1                                                                                                                                                                                   ; 2       ;
; reg_config:reg_config_inst1|Equal0~0                                                                                                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; 2       ;
; reg_config:reg_config_inst2|i2c_com:u1|Mux0~16                                                                                                                                                                         ; 2       ;
; reg_config:reg_config_inst2|reg_index[8]~0                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst2|reg_conf_done_reg~0                                                                                                                                                                        ; 2       ;
; reg_config:reg_config_inst1|reg_index[5]~0                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst1|reg_conf_done_reg~0                                                                                                                                                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                             ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|cntr_cout[7]~0                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                           ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal1~0                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_wr_ack~1                                                                                              ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal4~0                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal1~0                                                                                                    ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~3                                                                                                                                                      ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~2                                                                                                                                                      ; 2       ;
; reg_config:reg_config_inst2|WideOr8~0                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst1|WideOr8~0                                                                                                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|_~5                           ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                               ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                               ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector6~0                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal9~0                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector12~0                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal0~4                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~0                                                                                                ; 2       ;
; system_ctrl:u_system_ctrl|sysrst_nr0                                                                                                                                                                                   ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~0                                                                                                                                                      ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|ram_address_b[8]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|ram_address_a[8]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~1                                                                                                                                       ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan8~0                                                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r~3                                                                                               ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                           ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]~0                                                                                           ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~2                                                                                              ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~0                                                                                              ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]~0                                                                                             ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~3                                                                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~2                                                                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~1                                                                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr7~0                                                                                                   ; 2       ;
; reg_config:reg_config_inst2|i2c_com:u1|sclk                                                                                                                                                                            ; 2       ;
; reg_config:reg_config_inst2|clock_20k                                                                                                                                                                                  ; 2       ;
; reg_config:reg_config_inst1|i2c_com:u1|sclk                                                                                                                                                                            ; 2       ;
; reg_config:reg_config_inst1|clock_20k                                                                                                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_en~3                                                                                                                                       ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan6~0                                                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan3~1                                                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan7~0                                                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan4~0                                                                                                                                    ; 2       ;
; cmos_select:cmos_select_inst|key_counter[15]                                                                                                                                                                           ; 2       ;
; cmos_select:cmos_select_inst|key_counter[14]                                                                                                                                                                           ; 2       ;
; cmos_select:cmos_select_inst|key_counter[13]                                                                                                                                                                           ; 2       ;
; cmos_select:cmos_select_inst|key_counter[12]                                                                                                                                                                           ; 2       ;
; cmos_select:cmos_select_inst|key_counter[11]                                                                                                                                                                           ; 2       ;
; cmos_select:cmos_select_inst|key_counter[10]                                                                                                                                                                           ; 2       ;
; cmos_select:cmos_select_inst|key_counter[9]                                                                                                                                                                            ; 2       ;
; cmos_select:cmos_select_inst|key_counter[8]                                                                                                                                                                            ; 2       ;
; cmos_select:cmos_select_inst|key_counter[7]                                                                                                                                                                            ; 2       ;
; cmos_select:cmos_select_inst|key_counter[6]                                                                                                                                                                            ; 2       ;
; cmos_select:cmos_select_inst|key_counter[5]                                                                                                                                                                            ; 2       ;
; cmos_select:cmos_select_inst|key_counter[4]                                                                                                                                                                            ; 2       ;
; cmos_select:cmos_select_inst|key_counter[3]                                                                                                                                                                            ; 2       ;
; cmos_select:cmos_select_inst|key_counter[2]                                                                                                                                                                            ; 2       ;
; cmos_select:cmos_select_inst|key_counter[1]                                                                                                                                                                            ; 2       ;
; reg_config:reg_config_inst2|on_counter[15]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst2|on_counter[14]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst2|on_counter[13]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst2|on_counter[12]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst2|on_counter[11]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst2|on_counter[10]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst2|on_counter[9]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst2|on_counter[8]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst1|on_counter[15]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst1|on_counter[14]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst1|on_counter[13]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst1|on_counter[12]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst1|on_counter[11]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst1|on_counter[10]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst1|on_counter[9]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst1|on_counter[8]                                                                                                                                                                              ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|op_1~14                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                                                                                                                                           ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                                                                                                                                           ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                                                                                                                                           ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                                                                                                                                           ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                                                                                                                                          ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                                                                                                                                          ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                                                                                                                                          ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                                                                                                                                          ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                                                                                                                                          ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                                                                                                                                          ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                                                                                                                                          ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                                                                                                                                          ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                                                                                                                                           ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[14]                                                                                                                                                                            ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[13]                                                                                                                                                                            ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[12]                                                                                                                                                                            ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[11]                                                                                                                                                                            ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[10]                                                                                                                                                                            ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[9]                                                                                                                                                                             ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[8]                                                                                                                                                                             ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[7]                                                                                                                                                                             ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[6]                                                                                                                                                                             ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[5]                                                                                                                                                                             ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[4]                                                                                                                                                                             ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[3]                                                                                                                                                                             ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[2]                                                                                                                                                                             ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[1]                                                                                                                                                                             ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[0]                                                                                                                                                                             ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[15]                                                                                                                                                                            ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[4]                                                                                                                                                                           ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[3]                                                                                                                                                                           ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[2]                                                                                                                                                                           ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[1]                                                                                                                                                                           ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[0]                                                                                                                                                                           ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[6]                                                                                                                                                                           ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[5]                                                                                                                                                                           ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[9]                                                                                                                                                                           ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[8]                                                                                                                                                                           ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[7]                                                                                                                                                                           ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[15]                                                                                                                                                                          ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[14]                                                                                                                                                                          ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[13]                                                                                                                                                                          ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[12]                                                                                                                                                                          ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[11]                                                                                                                                                                          ; 2       ;
; reg_config:reg_config_inst1|clock_20k_cnt[10]                                                                                                                                                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000~feeder                                                                                                                                      ; 1       ;
; system_ctrl:u_system_ctrl|sysrst_nr1~feeder                                                                                                                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]~feeder                                                                                        ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]~feeder                                                                                        ; 1       ;
; cmos1_pclk~input                                                                                                                                                                                                       ; 1       ;
; cmos2_pclk~input                                                                                                                                                                                                       ; 1       ;
; cmos1_vsync~input                                                                                                                                                                                                      ; 1       ;
; cmos1_href~input                                                                                                                                                                                                       ; 1       ;
; CLOCK~input                                                                                                                                                                                                            ; 1       ;
; S_DB[15]~input                                                                                                                                                                                                         ; 1       ;
; S_DB[14]~input                                                                                                                                                                                                         ; 1       ;
; S_DB[13]~input                                                                                                                                                                                                         ; 1       ;
; S_DB[12]~input                                                                                                                                                                                                         ; 1       ;
; S_DB[11]~input                                                                                                                                                                                                         ; 1       ;
; S_DB[10]~input                                                                                                                                                                                                         ; 1       ;
; S_DB[9]~input                                                                                                                                                                                                          ; 1       ;
; S_DB[8]~input                                                                                                                                                                                                          ; 1       ;
; S_DB[7]~input                                                                                                                                                                                                          ; 1       ;
; S_DB[6]~input                                                                                                                                                                                                          ; 1       ;
; S_DB[5]~input                                                                                                                                                                                                          ; 1       ;
; S_DB[4]~input                                                                                                                                                                                                          ; 1       ;
; S_DB[3]~input                                                                                                                                                                                                          ; 1       ;
; S_DB[2]~input                                                                                                                                                                                                          ; 1       ;
; S_DB[1]~input                                                                                                                                                                                                          ; 1       ;
; S_DB[0]~input                                                                                                                                                                                                          ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0~_wirecell          ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0~_wirecell          ; 1       ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg~5_wirecell                                                                                                                                                          ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]~0                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001~0                                                                                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]~0                                              ; 1       ;
; power_on_delay:power_on_delay_inst|camera_pwnd_reg~0                                                                                                                                                                   ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]~0                                              ; 1       ;
; reg_config:reg_config_inst2|clock_20k~0                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst1|clock_20k~0                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst1|i2c_com:u1|Mux0~21                                                                                                                                                                         ; 1       ;
; reg_config:reg_config_inst1|i2c_com:u1|Mux0~20                                                                                                                                                                         ; 1       ;
; reg_config:reg_config_inst2|WideOr5~24                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr5~23                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr15~32                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~4                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr15~3                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst1|WideOr15~32                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst1|WideOr15~4                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst1|WideOr15~3                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr0~14                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr4~20                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr5~22                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr11~30                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst1|WideOr0~14                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst1|WideOr4~20                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst1|WideOr12~33                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst1|WideOr5~25                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst1|WideOr5~24                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst1|WideOr6~17                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst1|WideOr11~30                                                                                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~47                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~46                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~45                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~44                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~43                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~42                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~41                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~40                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~39                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~38                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~37                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~36                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~35                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~34                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~7                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~6                           ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~14                                                                                                                                                                          ; 1       ;
; CMOS_Capture:u_CMOS_Capture|always1~2                                                                                                                                                                                  ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~13                                                                                                                                                                          ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~12                                                                                                                                                                          ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~11                                                                                                                                                                          ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~10                                                                                                                                                                          ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~9                                                                                                                                                                           ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~8                                                                                                                                                                           ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                                                           ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                                                           ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                                                           ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                                                           ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                                                                           ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                                                           ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                                                           ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~5                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]               ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]               ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]               ; 1       ;
; CMOS_Capture:u_CMOS_Capture|byte_state~0                                                                                                                                                                               ; 1       ;
; cmos_select:cmos_select_inst|key_sig~0                                                                                                                                                                                 ; 1       ;
; cmos_select:cmos_select_inst|Equal0~3                                                                                                                                                                                  ; 1       ;
; cmos_select:cmos_select_inst|Equal0~2                                                                                                                                                                                  ; 1       ;
; cmos_select:cmos_select_inst|Equal0~1                                                                                                                                                                                  ; 1       ;
; cmos_select:cmos_select_inst|Equal0~0                                                                                                                                                                                  ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                          ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                          ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                          ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                          ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                          ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                          ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                          ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                          ; 1       ;
; cmos_select:cmos_select_inst|cmos_d[7]~7                                                                                                                                                                               ; 1       ;
; cmos_select:cmos_select_inst|cmos_d[6]~6                                                                                                                                                                               ; 1       ;
; cmos_select:cmos_select_inst|cmos_d[5]~5                                                                                                                                                                               ; 1       ;
; cmos_select:cmos_select_inst|cmos_d[4]~4                                                                                                                                                                               ; 1       ;
; cmos_select:cmos_select_inst|cmos_d[3]~3                                                                                                                                                                               ; 1       ;
; cmos_select:cmos_select_inst|cmos_d[2]~2                                                                                                                                                                               ; 1       ;
; cmos_select:cmos_select_inst|cmos_d[1]~1                                                                                                                                                                               ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9~0                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8~0                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7~0                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6~0                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5~0                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~3                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4~0                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3~0                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2~0                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~1                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1~0                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~0                           ; 1       ;
; cmos_select:cmos_select_inst|cmos_d[0]~0                                                                                                                                                                               ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~3            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~2            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~1            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~0            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~3            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~2            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~1            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~0            ; 1       ;
; reg_config:reg_config_inst2|on_counter[0]~45                                                                                                                                                                           ; 1       ;
; reg_config:reg_config_inst2|Equal0~5                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst2|LessThan1~0                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst1|on_counter[0]~45                                                                                                                                                                           ; 1       ;
; reg_config:reg_config_inst1|LessThan1~1                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst1|LessThan1~0                                                                                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~8                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~7                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~6                           ; 1       ;
; reg_config:reg_config_inst2|WideOr1~1                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr1~0                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr2~9                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr2~8                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr2~7                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr2~6                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr2~5                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr2~4                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr2~3                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr2~2                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr2~1                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr0~13                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr0~11                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr0~10                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr0~9                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr0~8                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr0~7                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr19~30                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~29                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~28                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~27                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~26                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~25                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~24                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~23                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~22                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~21                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~20                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~19                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~16                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~15                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~14                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~13                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~12                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~11                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~10                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr19~9                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr19~8                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr19~7                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr19~6                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr19~5                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr19~4                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr19~3                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr19~2                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr19~1                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr19~0                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr16~28                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~27                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~26                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~25                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~24                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~23                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~22                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~21                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~20                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~19                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~18                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~17                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~16                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~15                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~14                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~13                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~12                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr16~9                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr16~8                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr16~7                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr16~4                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr16~3                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr16~2                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr16~1                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr16~0                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr17~27                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~26                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~25                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~24                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~23                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~22                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~21                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~20                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~19                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~18                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~17                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~16                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~15                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~14                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~13                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~12                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~11                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~10                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr17~9                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr17~8                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr17~7                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr17~6                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr17~5                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr17~4                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr17~3                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr17~2                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr17~1                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr17~0                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr18~32                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~31                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~30                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~29                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~28                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~27                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~26                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~25                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~24                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~23                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~22                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~21                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~20                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~19                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~18                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~17                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~16                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~15                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~14                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~13                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~12                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~11                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~10                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr18~9                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr18~8                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr18~7                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr18~6                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr18~5                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr18~4                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr18~3                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr18~2                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr18~1                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr18~0                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr21~30                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~29                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~28                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~27                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~26                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~25                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~24                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~23                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~22                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~21                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~20                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~19                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~18                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~17                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~16                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~15                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~14                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~13                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~12                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~11                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~10                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr21~9                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr21~8                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr21~7                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr21~6                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr21~5                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr21~4                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr21~3                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr21~2                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr21~1                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr21~0                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr20~32                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~31                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~30                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~29                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~28                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~27                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~26                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~25                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~24                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~23                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~22                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~21                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~20                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~19                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~18                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~17                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~16                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~15                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~14                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~13                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~12                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~11                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~10                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr20~9                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr20~8                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr20~7                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr20~6                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr20~5                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr20~4                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr20~3                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr20~2                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr20~1                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr20~0                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr14~22                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr14~21                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr14~20                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr14~19                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr14~18                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr14~17                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr14~16                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr14~15                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr14~14                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr14~13                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr14~12                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr14~11                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr14~10                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr14~9                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr14~8                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr14~7                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr14~6                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr14~5                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr14~4                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr14~3                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr14~2                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr14~1                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr14~0                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr15~31                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~30                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~29                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~28                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~27                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~26                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~25                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~24                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~23                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~22                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~21                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~20                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~19                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~18                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~17                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~16                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~15                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~14                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~13                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~12                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~11                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~10                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr15~9                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr15~8                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr8~14                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr8~13                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr8~12                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr8~11                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr8~10                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr8~9                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr8~8                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr8~7                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr8~6                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr8~5                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr8~4                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr8~1                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr10~28                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~27                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~26                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~25                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~24                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~23                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~22                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~21                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~20                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~19                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~18                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~15                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~14                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~13                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~12                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~11                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~10                                                                                                                                                                                ; 1       ;
; reg_config:reg_config_inst2|WideOr10~9                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr10~8                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr10~7                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr10~6                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr10~5                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr10~4                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr10~3                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr10~2                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr10~1                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr10~0                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr3~17                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr3~16                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr3~15                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr3~14                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr3~13                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr3~12                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr3~11                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr3~10                                                                                                                                                                                 ; 1       ;
; reg_config:reg_config_inst2|WideOr3~9                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr3~8                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst2|WideOr3~7                                                                                                                                                                                  ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; Name                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X25_Y20_N0 ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X25_Y23_N0 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 2,164 / 47,787 ( 5 % ) ;
; C16 interconnects           ; 56 / 1,804 ( 3 % )     ;
; C4 interconnects            ; 874 / 31,272 ( 3 % )   ;
; Direct links                ; 374 / 47,787 ( < 1 % ) ;
; Global clocks               ; 10 / 20 ( 50 % )       ;
; Local interconnects         ; 1,304 / 15,408 ( 8 % ) ;
; R24 interconnects           ; 72 / 1,775 ( 4 % )     ;
; R4 interconnects            ; 1,001 / 41,310 ( 2 % ) ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.08) ; Number of LABs  (Total = 142) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 5                             ;
; 2                                           ; 3                             ;
; 3                                           ; 3                             ;
; 4                                           ; 1                             ;
; 5                                           ; 4                             ;
; 6                                           ; 4                             ;
; 7                                           ; 2                             ;
; 8                                           ; 5                             ;
; 9                                           ; 0                             ;
; 10                                          ; 5                             ;
; 11                                          ; 6                             ;
; 12                                          ; 3                             ;
; 13                                          ; 3                             ;
; 14                                          ; 7                             ;
; 15                                          ; 10                            ;
; 16                                          ; 81                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.64) ; Number of LABs  (Total = 142) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 61                            ;
; 1 Clock                            ; 89                            ;
; 1 Clock enable                     ; 57                            ;
; 1 Sync. clear                      ; 7                             ;
; 1 Sync. load                       ; 1                             ;
; 2 Async. clears                    ; 4                             ;
; 2 Clock enables                    ; 6                             ;
; 2 Clocks                           ; 8                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.58) ; Number of LABs  (Total = 142) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 5                             ;
; 3                                            ; 1                             ;
; 4                                            ; 3                             ;
; 5                                            ; 4                             ;
; 6                                            ; 5                             ;
; 7                                            ; 1                             ;
; 8                                            ; 4                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 4                             ;
; 12                                           ; 2                             ;
; 13                                           ; 2                             ;
; 14                                           ; 2                             ;
; 15                                           ; 7                             ;
; 16                                           ; 24                            ;
; 17                                           ; 14                            ;
; 18                                           ; 14                            ;
; 19                                           ; 3                             ;
; 20                                           ; 6                             ;
; 21                                           ; 5                             ;
; 22                                           ; 3                             ;
; 23                                           ; 6                             ;
; 24                                           ; 0                             ;
; 25                                           ; 1                             ;
; 26                                           ; 4                             ;
; 27                                           ; 2                             ;
; 28                                           ; 3                             ;
; 29                                           ; 1                             ;
; 30                                           ; 5                             ;
; 31                                           ; 1                             ;
; 32                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.60) ; Number of LABs  (Total = 142) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 26                            ;
; 2                                               ; 18                            ;
; 3                                               ; 22                            ;
; 4                                               ; 10                            ;
; 5                                               ; 12                            ;
; 6                                               ; 6                             ;
; 7                                               ; 9                             ;
; 8                                               ; 3                             ;
; 9                                               ; 3                             ;
; 10                                              ; 9                             ;
; 11                                              ; 6                             ;
; 12                                              ; 4                             ;
; 13                                              ; 2                             ;
; 14                                              ; 1                             ;
; 15                                              ; 3                             ;
; 16                                              ; 8                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.38) ; Number of LABs  (Total = 142) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 7                             ;
; 4                                            ; 7                             ;
; 5                                            ; 5                             ;
; 6                                            ; 12                            ;
; 7                                            ; 9                             ;
; 8                                            ; 17                            ;
; 9                                            ; 8                             ;
; 10                                           ; 2                             ;
; 11                                           ; 5                             ;
; 12                                           ; 2                             ;
; 13                                           ; 2                             ;
; 14                                           ; 9                             ;
; 15                                           ; 13                            ;
; 16                                           ; 7                             ;
; 17                                           ; 4                             ;
; 18                                           ; 4                             ;
; 19                                           ; 2                             ;
; 20                                           ; 4                             ;
; 21                                           ; 3                             ;
; 22                                           ; 2                             ;
; 23                                           ; 4                             ;
; 24                                           ; 3                             ;
; 25                                           ; 3                             ;
; 26                                           ; 1                             ;
; 27                                           ; 0                             ;
; 28                                           ; 1                             ;
; 29                                           ; 2                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 58           ; 0            ; 58           ; 0            ; 0            ; 91        ; 58           ; 0            ; 91        ; 91        ; 0            ; 0            ; 0            ; 0            ; 42           ; 0            ; 0            ; 42           ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 91        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 33           ; 91           ; 33           ; 91           ; 91           ; 0         ; 33           ; 91           ; 0         ; 0         ; 91           ; 91           ; 91           ; 91           ; 49           ; 91           ; 91           ; 49           ; 91           ; 91           ; 89           ; 91           ; 91           ; 91           ; 91           ; 91           ; 91           ; 0         ; 91           ; 91           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; S_CLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_CKE              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NCS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NWE              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NCAS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NRAS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DQM[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DQM[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_BA[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_BA[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[10]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[11]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[12]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HSYNC          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VSYNC          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_scl          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_reset        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_scl          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_reset        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_sda          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_sda          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_d[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_d[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_href         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_vsync        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_href         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_vsync        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_d[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_d[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_d[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_d[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_d[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_d[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_d[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_d[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_d[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_d[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_d[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_d[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_d[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_d[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos2_pclk         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos1_pclk         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key1               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                          ; Destination Clock(s)                                                                                                                                                                                                      ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0],I/O                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0],cmos1_pclk                                                                                                                                          ; 33.5              ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0],cmos1_pclk                                                                                                                                          ; 28.6              ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0],reg_config:reg_config_inst1|clock_20k                              ; reg_config:reg_config_inst1|clock_20k                                                                                                                                                                                     ; 8.3               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0],reg_config:reg_config_inst2|clock_20k                              ; reg_config:reg_config_inst2|clock_20k                                                                                                                                                                                     ; 6.1               ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                     ; 5.4               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2],u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                     ; 2.9               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                    ; reg_config:reg_config_inst2|clock_20k                                                                                                                                                                                     ; 2.0               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0],u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2],u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0],cmos1_pclk ; 2.0               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                    ; reg_config:reg_config_inst1|clock_20k                                                                                                                                                                                     ; 1.8               ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                     ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                      ; Destination Register                                                                                                                                                                                                   ; Delay Added in ns ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; cmos_select:cmos_select_inst|key_sig ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                 ; 2.709             ;
; cmos_select:cmos_select_inst|key_sig ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                              ; 2.490             ;
; cmos_select:cmos_select_inst|key_sig ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                              ; 2.490             ;
; cmos_select:cmos_select_inst|key_sig ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                              ; 2.479             ;
; cmos2_d[1]                           ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                              ; 2.479             ;
; cmos1_d[1]                           ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                              ; 2.479             ;
; cmos_select:cmos_select_inst|key_sig ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                              ; 2.430             ;
; cmos_select:cmos_select_inst|key_sig ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                              ; 2.430             ;
; cmos_select:cmos_select_inst|key_sig ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                              ; 2.428             ;
; cmos_select:cmos_select_inst|key_sig ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                              ; 2.428             ;
; cmos1_vsync                          ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                 ; 2.323             ;
; cmos1_href                           ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                 ; 2.323             ;
; cmos_select:cmos_select_inst|key_sig ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                          ; 2.074             ;
; cmos_select:cmos_select_inst|key_sig ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                          ; 2.074             ;
; cmos_select:cmos_select_inst|key_sig ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                          ; 2.049             ;
; cmos_select:cmos_select_inst|key_sig ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                          ; 2.049             ;
; cmos_select:cmos_select_inst|key_sig ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                          ; 2.049             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]               ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]               ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]               ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                    ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a6~portb_address_reg0  ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7~portb_address_reg0  ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a8~portb_address_reg0  ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                          ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a9~portb_address_reg0  ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                              ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                          ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a10~portb_address_reg0 ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                          ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a11~portb_address_reg0 ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                          ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a12~portb_address_reg0 ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                          ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a13~portb_address_reg0 ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                             ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                          ; 1.985             ;
; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; 1.985             ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 paths that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Mon Sep 12 13:41:13 2016
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov5640_vga -c sdram_ov5640_vga
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE15F17C8 for design "sdram_ov5640_vga"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[3] port
Info (15535): Implemented PLL "system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 13, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|wire_pll1_clk[0] port
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a15" has a port clk0 that is stuck at GND
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 33 pins of 91 total pins
    Info (169086): Pin cmos1_scl not assigned to an exact location on the device
    Info (169086): Pin cmos1_reset not assigned to an exact location on the device
    Info (169086): Pin cmos2_scl not assigned to an exact location on the device
    Info (169086): Pin cmos2_reset not assigned to an exact location on the device
    Info (169086): Pin LED[0] not assigned to an exact location on the device
    Info (169086): Pin LED[1] not assigned to an exact location on the device
    Info (169086): Pin LED[2] not assigned to an exact location on the device
    Info (169086): Pin LED[3] not assigned to an exact location on the device
    Info (169086): Pin cmos1_sda not assigned to an exact location on the device
    Info (169086): Pin cmos2_sda not assigned to an exact location on the device
    Info (169086): Pin cmos1_d[0] not assigned to an exact location on the device
    Info (169086): Pin cmos2_d[0] not assigned to an exact location on the device
    Info (169086): Pin cmos1_href not assigned to an exact location on the device
    Info (169086): Pin cmos1_vsync not assigned to an exact location on the device
    Info (169086): Pin cmos2_href not assigned to an exact location on the device
    Info (169086): Pin cmos2_vsync not assigned to an exact location on the device
    Info (169086): Pin cmos1_d[1] not assigned to an exact location on the device
    Info (169086): Pin cmos2_d[1] not assigned to an exact location on the device
    Info (169086): Pin cmos1_d[2] not assigned to an exact location on the device
    Info (169086): Pin cmos2_d[2] not assigned to an exact location on the device
    Info (169086): Pin cmos1_d[3] not assigned to an exact location on the device
    Info (169086): Pin cmos2_d[3] not assigned to an exact location on the device
    Info (169086): Pin cmos1_d[4] not assigned to an exact location on the device
    Info (169086): Pin cmos2_d[4] not assigned to an exact location on the device
    Info (169086): Pin cmos1_d[5] not assigned to an exact location on the device
    Info (169086): Pin cmos2_d[5] not assigned to an exact location on the device
    Info (169086): Pin cmos1_d[6] not assigned to an exact location on the device
    Info (169086): Pin cmos2_d[6] not assigned to an exact location on the device
    Info (169086): Pin cmos1_d[7] not assigned to an exact location on the device
    Info (169086): Pin cmos2_d[7] not assigned to an exact location on the device
    Info (169086): Pin cmos2_pclk not assigned to an exact location on the device
    Info (169086): Pin cmos1_pclk not assigned to an exact location on the device
    Info (169086): Pin key1 not assigned to an exact location on the device
Info (15535): Implemented PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[3] port
Info (15535): Implemented PLL "system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 13, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|wire_pll1_clk[0] port
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4en1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_nen1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
Warning (332173): Ignored filter: *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332048): Ignored set_false_path: Argument <to> is not an object ID
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram_ov5640_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK~input (placed in PIN R9 (CLK13, DIFFCLK_7p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C3 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node reg_config:reg_config_inst1|clock_20k 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node reg_config:reg_config_inst1|i2c_com:u1|i2c_sclk
        Info (176357): Destination node reg_config:reg_config_inst1|clock_20k~0
Info (176353): Automatically promoted node reg_config:reg_config_inst2|clock_20k 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node reg_config:reg_config_inst2|i2c_com:u1|i2c_sclk
        Info (176357): Destination node reg_config:reg_config_inst2|clock_20k~0
Info (176353): Automatically promoted node cmos_select:cmos_select_inst|cmos_pclk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sysrst_nr2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011~0
        Info (176357): Destination node power_on_delay:power_on_delay_inst|camera_pwnd_reg~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 23 input, 8 output, 2 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  12 pins available
Warning (15064): PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "S_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15055): PLL "system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|pll1" is driven by system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl which is OUTCLK output port of Clock control block type node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "CMOS_DB[0]"
    Warning (15710): Ignored I/O standard assignment to node "CMOS_DB[1]"
    Warning (15710): Ignored I/O standard assignment to node "CMOS_DB[2]"
    Warning (15710): Ignored I/O standard assignment to node "CMOS_DB[3]"
    Warning (15710): Ignored I/O standard assignment to node "CMOS_DB[4]"
    Warning (15710): Ignored I/O standard assignment to node "CMOS_DB[5]"
    Warning (15710): Ignored I/O standard assignment to node "CMOS_DB[6]"
    Warning (15710): Ignored I/O standard assignment to node "CMOS_DB[7]"
    Warning (15710): Ignored I/O standard assignment to node "CMOS_HREF"
    Warning (15710): Ignored I/O standard assignment to node "CMOS_PCLK"
    Warning (15710): Ignored I/O standard assignment to node "CMOS_SCLK"
    Warning (15710): Ignored I/O standard assignment to node "CMOS_SDAT"
    Warning (15710): Ignored I/O standard assignment to node "CMOS_VSYNC"
    Warning (15710): Ignored I/O standard assignment to node "CMOS_XCLK"
    Warning (15710): Ignored I/O standard assignment to node "KEY1"
    Warning (15710): Ignored I/O standard assignment to node "cmos_pwdn"
    Warning (15710): Ignored I/O standard assignment to node "cmos_rst_n"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CMOS_DB[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CMOS_DB[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CMOS_DB[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CMOS_DB[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CMOS_DB[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CMOS_DB[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CMOS_DB[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CMOS_DB[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CMOS_HREF" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CMOS_PCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CMOS_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CMOS_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CMOS_VSYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CMOS_XCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DATA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SCE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_NCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_lr" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_mode" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_de" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_hs" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_b[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_b[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_b[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_b[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_b[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_b[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_g[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_g[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_g[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_g[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_g[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_g[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_r[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_r[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_r[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_r[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_r[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_r[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_vs" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_pwm" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_ud" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 42 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin S_DB[0] uses I/O standard 3.3-V LVTTL at A10
    Info (169178): Pin S_DB[1] uses I/O standard 3.3-V LVTTL at B10
    Info (169178): Pin S_DB[2] uses I/O standard 3.3-V LVTTL at A11
    Info (169178): Pin S_DB[3] uses I/O standard 3.3-V LVTTL at B11
    Info (169178): Pin S_DB[4] uses I/O standard 3.3-V LVTTL at A12
    Info (169178): Pin S_DB[5] uses I/O standard 3.3-V LVTTL at B12
    Info (169178): Pin S_DB[6] uses I/O standard 3.3-V LVTTL at A13
    Info (169178): Pin S_DB[7] uses I/O standard 3.3-V LVTTL at B13
    Info (169178): Pin S_DB[8] uses I/O standard 3.3-V LVTTL at A2
    Info (169178): Pin S_DB[9] uses I/O standard 3.3-V LVTTL at B1
    Info (169178): Pin S_DB[10] uses I/O standard 3.3-V LVTTL at C2
    Info (169178): Pin S_DB[11] uses I/O standard 3.3-V LVTTL at D1
    Info (169178): Pin S_DB[12] uses I/O standard 3.3-V LVTTL at F2
    Info (169178): Pin S_DB[13] uses I/O standard 3.3-V LVTTL at F1
    Info (169178): Pin S_DB[14] uses I/O standard 3.3-V LVTTL at G2
    Info (169178): Pin S_DB[15] uses I/O standard 3.3-V LVTTL at G1
    Info (169178): Pin cmos1_sda uses I/O standard 3.3-V LVTTL at T6
    Info (169178): Pin cmos2_sda uses I/O standard 3.3-V LVTTL at T7
    Info (169178): Pin CLOCK uses I/O standard 3.3-V LVTTL at R9
    Info (169178): Pin cmos1_d[0] uses I/O standard 3.3-V LVTTL at T9
    Info (169178): Pin cmos2_d[0] uses I/O standard 3.3-V LVTTL at E9
    Info (169178): Pin cmos1_href uses I/O standard 3.3-V LVTTL at J14
    Info (169178): Pin cmos1_vsync uses I/O standard 3.3-V LVTTL at F14
    Info (169178): Pin cmos2_href uses I/O standard 3.3-V LVTTL at D12
    Info (169178): Pin cmos2_vsync uses I/O standard 3.3-V LVTTL at E11
    Info (169178): Pin cmos1_d[1] uses I/O standard 3.3-V LVTTL at L9
    Info (169178): Pin cmos2_d[1] uses I/O standard 3.3-V LVTTL at D9
    Info (169178): Pin cmos1_d[2] uses I/O standard 3.3-V LVTTL at F9
    Info (169178): Pin cmos2_d[2] uses I/O standard 3.3-V LVTTL at E8
    Info (169178): Pin cmos1_d[3] uses I/O standard 3.3-V LVTTL at P8
    Info (169178): Pin cmos2_d[3] uses I/O standard 3.3-V LVTTL at J12
    Info (169178): Pin cmos1_d[4] uses I/O standard 3.3-V LVTTL at E10
    Info (169178): Pin cmos2_d[4] uses I/O standard 3.3-V LVTTL at C14
    Info (169178): Pin cmos1_d[5] uses I/O standard 3.3-V LVTTL at F13
    Info (169178): Pin cmos2_d[5] uses I/O standard 3.3-V LVTTL at M9
    Info (169178): Pin cmos1_d[6] uses I/O standard 3.3-V LVTTL at J13
    Info (169178): Pin cmos2_d[6] uses I/O standard 3.3-V LVTTL at J15
    Info (169178): Pin cmos1_d[7] uses I/O standard 3.3-V LVTTL at D8
    Info (169178): Pin cmos2_d[7] uses I/O standard 3.3-V LVTTL at G11
    Info (169178): Pin cmos2_pclk uses I/O standard 3.3-V LVTTL at D14
    Info (169178): Pin cmos1_pclk uses I/O standard 3.3-V LVTTL at C9
    Info (169178): Pin key1 uses I/O standard 3.3-V LVTTL at C11
Info (144001): Generated suppressed messages file E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_vga.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 737 megabytes
    Info: Processing ended: Mon Sep 12 13:41:28 2016
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:18


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_vga.fit.smsg.


