timestamp=1722722862743

[~A]
LastVerilogToplevel=tb_trailingzeros
ModifyID=1
Version=74
design.sv_testbench.sv=0*2694*3428

[~MFT]
0=5|0work.mgf|3428|0
1=3|1work.mgf|1904|0
3=6|3work.mgf|3429|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|0000004d789c0dc7310ac0200c00c0af649734e8475afc80581b68401d929af7d7e186c34f065bab9d214ea30d82ccf688065aa6646f55a62c2eac15af7c9277b969f9c07824326d801d764b2ce90712c61a1b|c73a565f2ade592f8ac1c68f484c9216a0766698af0bc3e7ab7b058fd1910366

[tb_trailingzeros]
A/tb_trailingzeros=22|../testbench.sv|1|1*1904
BinL64/tb_trailingzeros=3*1877
R=../testbench.sv|1
SLP=3*3429
Version=2023.04.112 (Linux64)|0000004d789c0dc7310ac0200c00c0af649734e8475afc80581b68401d929af7d7e186c34f065bab9d214ea30d82ccf688065aa6646f55a62c2eac15af7c9277b969f9c07824326d801d764b2ce90712c61a1b|0913de90247a4f6f398c062c82ff7377eaa85cb0b3df1f3223ff6b006335584cbe0b506fb7b2b39315a4405ae0c059c2

[trailing_zeros]
A/trailing_zeros=22|../design.sv|1|1*390
BinL64/trailing_zeros=3*174
R=../design.sv|1
SLP=3*1443
Version=2023.04.112 (Linux64)|0000004d789c0dc7310ac0200c00c0af649734e8475afc80581b68401d929af7d7e186c34f065bab9d214ea30d82ccf688065aa6646f55a62c2eac15af7c9277b969f9c07824326d801d764b2ce90712c61a1b|261bb3464739aca196d093bc604b58e64f858352a6647c238ef9f0677dd9442695b4d49a62bc9aa39a13c752173eb678

[~U]
$root=12|0*0|
tb_trailingzeros=12|0*2478||0x10
trailing_zeros=12|0*2214|
