{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623240664278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623240664279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  9 09:11:03 2021 " "Processing started: Wed Jun  9 09:11:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623240664279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240664279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240664280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623240665409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623240665410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pulseCounter/pulseCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pulseCounter/pulseCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseCounter " "Found entity 1: pulseCounter" {  } { { "modulos/pulseCounter/pulseCounter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/pulseCounter/pulseCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/frequency_divisor/frequency_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/frequency_divisor/frequency_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divisor " "Found entity 1: frequency_divisor" {  } { { "modulos/frequency_divisor/frequency_divisor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/frequency_divisor/frequency_divisor.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/collision/refresh_flags.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/collision/refresh_flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 refresh_flags " "Found entity 1: refresh_flags" {  } { { "modulos/collision/refresh_flags.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/refresh_flags.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/collision/mux_32x1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/collision/mux_32x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32x1 " "Found entity 1: mux_32x1" {  } { { "modulos/collision/mux_32x1.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/mux_32x1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/collision/collision_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/collision/collision_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_controler " "Found entity 1: collision_controler" {  } { { "modulos/collision/collision_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision_controller.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/collision/collision.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/collision/collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "modulos/collision/collision.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/collision/check_collision.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/collision/check_collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_collision " "Found entity 1: check_collision" {  } { { "modulos/collision/check_collision.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/collision/check_collision.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/registerFile/full_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/registerFile/full_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_register_file " "Found entity 1: full_register_file" {  } { { "modulos/registerFile/full_register_file.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/full_register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/Top_level/video_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/Top_level/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_processor " "Found entity 1: video_processor" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/sprite_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/sprite_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_memory " "Found entity 1: sprite_memory" {  } { { "modulos/sprite_memory/sprite_memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "modulos/sprite_memory/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_line_counter/calculoAddress.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_line_counter/calculoAddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculoAddress " "Found entity 1: calculoAddress" {  } { { "modulos/sprite_line_counter/calculoAddress.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/registerFile/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/registerFile/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "modulos/registerFile/registerFile.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/printModule/printModule.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/printModule/printModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 printModule " "Found entity 1: printModule" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/PLL/clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/PLL/clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "modulos/PLL/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/PLL/clock_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplexador/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplexador/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "modulos/multiplexador/multiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/multiplexador/multiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_comparator/mod_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mod_comparator/mod_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_comparator " "Found entity 1: mod_comparator" {  } { { "modulos/mod_comparator/mod_comparator.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/mod_comparator/mod_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_comparator/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mod_comparator/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "modulos/mod_comparator/comparator.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/mod_comparator/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/interfaceVGA/VGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/interfaceVGA/VGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "modulos/interfaceVGA/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/full_print_module/full_print_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/full_print_module/full_print_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_print_module " "Found entity 1: full_print_module" {  } { { "modulos/full_print_module/full_print_module.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/demultiplexador/demultiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/demultiplexador/demultiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexador " "Found entity 1: demultiplexador" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694584 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderInstruction.v(67) " "Verilog HDL warning at decoderInstruction.v(67): extended using \"x\" or \"z\"" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623240694586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/decoderInstruction/decoderInstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/decoderInstruction/decoderInstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorderInstruction " "Found entity 1: decorderInstruction" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ControlUnit/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/ControlUnit/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694590 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "geradorData.v(62) " "Verilog HDL warning at geradorData.v(62): extended using \"x\" or \"z\"" {  } { { "modulos/geradordData/geradorData.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/geradordData/geradorData.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623240694591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "geradorData.v(63) " "Verilog HDL warning at geradorData.v(63): extended using \"x\" or \"z\"" {  } { { "modulos/geradordData/geradorData.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/geradordData/geradorData.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623240694592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/geradordData/geradorData.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/geradordData/geradorData.v" { { "Info" "ISGN_ENTITY_NAME" "1 geradorData " "Found entity 1: geradorData" {  } { { "modulos/geradordData/geradorData.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/geradordData/geradorData.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/Arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/Arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura " "Found entity 1: Arquitetura" {  } { { "Arquitetura/synthesis/Arquitetura.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_irq_mapper " "Found entity 1: Arquitetura_irq_mapper" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0 " "Found entity 1: Arquitetura_mm_interconnect_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Arquitetura_mm_interconnect_0_avalon_st_adapter" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_rsp_mux " "Found entity 1: Arquitetura_mm_interconnect_0_rsp_mux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694638 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_rsp_demux " "Found entity 1: Arquitetura_mm_interconnect_0_rsp_demux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_cmd_mux " "Found entity 1: Arquitetura_mm_interconnect_0_cmd_mux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_cmd_demux " "Found entity 1: Arquitetura_mm_interconnect_0_cmd_demux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Arquitetura_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623240694652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Arquitetura_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623240694652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_router_002_default_decode " "Found entity 1: Arquitetura_mm_interconnect_0_router_002_default_decode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694654 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_mm_interconnect_0_router_002 " "Found entity 2: Arquitetura_mm_interconnect_0_router_002" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Arquitetura_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623240694655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Arquitetura_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623240694656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_router_default_decode " "Found entity 1: Arquitetura_mm_interconnect_0_router_default_decode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694657 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_mm_interconnect_0_router " "Found entity 2: Arquitetura_mm_interconnect_0_router" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_wrfull.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_wrfull.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_wrfull " "Found entity 1: Arquitetura_wrfull" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_wrfull.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_wrfull.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_sysid_qsys_0 " "Found entity 1: Arquitetura_sysid_qsys_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_reset_pulseCounter " "Found entity 1: Arquitetura_reset_pulseCounter" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_onchip_memory2_0 " "Found entity 1: Arquitetura_onchip_memory2_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0 " "Found entity 1: Arquitetura_nios2_gen2_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_test_bench " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_test_bench" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Arquitetura_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "3 Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "4 Arquitetura_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Arquitetura_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "5 Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "6 Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "7 Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "8 Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "9 Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "10 Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "11 Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "12 Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "13 Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "14 Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "15 Arquitetura_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Arquitetura_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "16 Arquitetura_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Arquitetura_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "17 Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "18 Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "19 Arquitetura_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Arquitetura_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "20 Arquitetura_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Arquitetura_nios2_gen2_0_cpu_nios2_oci" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""} { "Info" "ISGN_ENTITY_NAME" "21 Arquitetura_nios2_gen2_0_cpu " "Found entity 21: Arquitetura_nios2_gen2_0_cpu" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_jtag_uart_0_sim_scfifo_w " "Found entity 1: Arquitetura_jtag_uart_0_sim_scfifo_w" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694779 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_jtag_uart_0_scfifo_w " "Found entity 2: Arquitetura_jtag_uart_0_scfifo_w" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694779 ""} { "Info" "ISGN_ENTITY_NAME" "3 Arquitetura_jtag_uart_0_sim_scfifo_r " "Found entity 3: Arquitetura_jtag_uart_0_sim_scfifo_r" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694779 ""} { "Info" "ISGN_ENTITY_NAME" "4 Arquitetura_jtag_uart_0_scfifo_r " "Found entity 4: Arquitetura_jtag_uart_0_scfifo_r" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694779 ""} { "Info" "ISGN_ENTITY_NAME" "5 Arquitetura_jtag_uart_0 " "Found entity 5: Arquitetura_jtag_uart_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/synthesis/submodules/Arquitetura_data_A.v 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_data_A.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_data_A " "Found entity 1: Arquitetura_data_A" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_data_A.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_data_A.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arquitetura/ArquiteturaCollenda.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Arquitetura/ArquiteturaCollenda.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ArquiteturaCollenda " "Found entity 1: ArquiteturaCollenda" {  } { { "Arquitetura/ArquiteturaCollenda.bdf" "" { Schematic "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/ArquiteturaCollenda.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/FIFO/FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/FIFO/FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "modulos/FIFO/FIFO.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/FIFO/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623240694787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240694787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArquiteturaCollenda " "Elaborating entity \"ArquiteturaCollenda\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623240695252 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Port \"screen_export\" (ID Arquitetura:inst9) Port \"screen\" (ID pulseCounter:inst4) " "Can't connect \"Port \"screen_export\" (ID Arquitetura:inst9)\" to \"Port \"screen\" (ID pulseCounter:inst4)\" directly -- both signals are output signals" {  } { { "Arquitetura/ArquiteturaCollenda.bdf" "" { Schematic "/home/gabriel/Documents/ConsoleFPGA/Arquitetura/ArquiteturaCollenda.bdf" { { 336 392 584 336 "" "" } } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1623240695279 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623240695280 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg " "Generated suppressed messages file /home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240695411 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "368 " "Peak virtual memory: 368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623240701332 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun  9 09:11:41 2021 " "Processing ended: Wed Jun  9 09:11:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623240701332 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623240701332 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623240701332 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240701332 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623240702089 ""}
