*********************************************************************************
Commit: 264a594730d26a790770b8cc3a4256628bd13202 
*********************************************************************************

[PlatformPkg]

  Revert "[ADLN] 6W Freq Clipping : Workaround for ES0"
  
  This reverts commit c334c91fd349da9ee47625a929f8024c029111b7.
  
  Hsd-es-id: 16015984992
  Change-Id: I252db65b7e73c21953a7dc97a035a3f3e5ee2627
  Original commit hash: 3839775016667edad1629bc0391164a98a545af5
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: fb641e4795070bb436002773aa7cb1c39ff5a4d5 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "ClientOneSiliconPkg/Fru : BIOS ACPI code will suppress PCIe device 25-28,"
  
  This reverts commit cc154a856dba1406e907512793dfaba68543be79.
  
  Hsd-es-id: NA
  Change-Id: I67fa34f83f3c78df87fdd6aef3cf247b1a69e9a6
  Original commit hash: b53e68984d507b8d907a50b1049f52e0123d13fa
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
  AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 46cbd9078600d4bb948e46afa624be6e7852ccec 
*********************************************************************************

[BoardPkg], [PlatformPkg], [CPU]

  Revert "[RPL] Integrate Bios Guard Module 0xB8 (2.0.184) for RPL"
  
  This reverts commit 93abe05d77ddb737f49565adb1e722122b46ae51.
  
  The original code will cause device hung at postcode 0036 if
  enable HSTI in IFWI.
  
  Hsd-es-id: 16015903978
  Change-Id: I2c569c187b908bc1bf35f8cf50fe3db47a61b7a7
  Original commit hash: 54e4af86261d3844163a7a71a9197d0de2ddad35
  
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 4a6c826c398ed79ccf212fe9a771f5f314ff0e1a 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  ClientOneSiliconPkg/Fru : BIOS ACPI code will suppress PCIe device 25-28,
  if they are not supported
  
  PCH PCIe device 25-28 are suppressed for ADL-P/M/N SKUs, as they are
  supported only for S SKUs
  
  Hsd-es-id: 16015799200
  Change-Id: I325dcdebbd6e30f350d0559c992a6089a9a3993c
  Original commit hash: cc154a856dba1406e907512793dfaba68543be79
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
  AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f5b316972a26f7ac6cce24541fb860bb6e0e5b19 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "[ADL] The PCI DEVICE 26 configuration are different between ADL-S and "ADL-M/ADL-P/ADL-N""
  
  This reverts commit 9b06ac7255efa11b8895d2ec522b63d8302decc5.
  
  Reverting this commit as this change caused a regression "While waking from S3 cycle SUT is restarting"
  
  Hsd-es-id: 16015848312
  Change-Id: I17ae7f1f62080494a8dcc512bc14dd9caffd14d1
  Original commit hash: 03a6882080d169a7eecb9786d10c2041d32fb2cc
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
  AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: adc98a0d5473a1e19ff3f08647d06d54584cb4df 
*********************************************************************************

[SiliconPkg]

  [ise][ADL-M | LP4 LP5] MRC cke configuration change for parts less than 9W TDP
  
  [Feature Description]
  Update on top of Mrc 3.115
  Perf team requested to update max_pwdn_idle_counter  for 9W and less TDP parts
  9W or less TDP parts -> Program pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter to 1280 for ADL-M
  
  [Resolution]
  Update the CSR value as the feature description
  
  [Other Change]
  Skip programming of SpidLowPowerCtl.Bits.powerdown_latency = 0 while disabling LpMode
  
  [Impacted Area]:
  ADL-M LP5 LP4
  
  [Registers impacted]
  MC [x] PHY [] Both []
  
  internal only:
  
  Hsd-es-id: 16015768473
  Change-Id: Ia80073a5a3d18f51501eb73c570ff6cac54f9ac4
  Original commit hash: c325ec159198602860199a5f09387e5b7101eedb
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 35bd7a38277856017c6aa454ed712d4e05bd77f5 
*********************************************************************************

[PlatformPkg]

  AlderLakePlatSamplePkg/WifiConnectionManager: Insert a check to bypass the NiC clean that assers when theres only 1 NiC in the list.
  
  This assert occurs in PBA OCR WLAN flows due to AMT only passing the one NiC.
  
  Hsd-es-id: 16015883075
  Change-Id: I7cdfb877f2d9419c98e19c290918a2a8dbe75d5c
  Original commit hash: d40a8f4df35f43a9aa956ba8f1014b5232cda898
  
  AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
  AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: ed2c091c3ef0ee383a113a8a04230eafe7693ad9 
*********************************************************************************

[PlatformPkg]

  [RPL-S Upgrade][RPL_P][A0][Security][LPE]: LPE is not getting triggered with latest Bios : v3077_00_408 .
  
  Hsd-es-id: 16015841829
  Change-Id: Id26d76119c38a5002e91270917ba8f7cf9947a5d
  Original commit hash: 260efda1c00d7113f88791285e9a448dad75f7cb
  
  AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 7c5a8aa836d789cc02bbb9972275922be154d490 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL-HX] [Cinnamon Bay] Dell Precision 7670/7770 ES2 MODS HW drips 8~10% delta to SW drips."
  
  This reverts commit 54ca4bfc832819affc110c01fe05ce25d2cfa185.
  Previously, this patch is used to fix issue reported from Dell, later Dell confirmed that
  this issue is caused by:set termination of GPP_A_1 to none, it is an board issue.
  and this patch caused current SPI related test failure, so far we have 3 failed HSD related with this.
  listed 15010685821, 16015715642 here
  
  Hsd-es-id: 16015785465
  Change-Id: I83d2e85199e66c26eb27e3c0575259fccd6959e0
  Original commit hash: 9bdbe420a4f7eb3ac1c7010d50cd7b020314cac3
  
  ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: revert
  --Commit Message Contains Oem: Dell

*********************************************************************************
Commit: e9d8ee338810f8edf06026fb197616debb5e27ad 
*********************************************************************************

[PlatformPkg], [CPU]

  [RPL] BIOS shall configure the VR parameters as per VR Spec WW07'22
  
  Changes include:
  * RPL all segments and SKUs FVM feature values and IA ICCMAX, iPL2, iRMS and Power limit were updated,
  need to go over all the sheets and SKU and to update the data.
  * Added RPL DT 8+16  150W - same spec as RPL DT 8+16 125W
  * Added new RPL DT 4+0/2+0 reuse from ADL which will be named RPL
  * No iRMS support for DT, BIOS should have iRMS disable by default
  * Add the Itrip before ICC LIMIT in BIOS setup
  * Add comment in VR current limit that this is ICCMAX
  * Align with the CPU/PCH DID spec WW07'22
  * Clean all undefined CPU SKUs
  
  Hsd-es-id: 15010697121
  Change-Id: I318c3ff9e46d43c3084d5a540c5ad5014ba9ff74
  Original commit hash: 3715f1566827f7b5edc9adb38a7e90b66fdfaf26
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.c
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Include/CpuDataHob.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: ab64a7de8d347719c55dac80e51a2f3145e9c740 
*********************************************************************************

[PlatformPkg]

  Revert "Revert "PmcFivr: [ADL-N] [rev0] Enable PCH external bypass rails by default""
  
  This reverts commit c4041062bf82cdaad0bfe0be849ee1b935b8cfa9.
  
  This change restores the following PnP recommended settings that need to be configured for ADL-N
  - External Bypass settings enabled by default for PCH rails
  - External VNN voltage configured to 0.78V-0.78V-1.05V
  
  Hsd-es-id: 16014233510
  Change-Id: Iec16091e2ce8698ae5716980379391f312937170
  Original commit hash: 38b9a24d662bb326edbb6c18c674605979387b3d
  
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 5d1c9aa1cd078f770569f657aa5be0341abbf986 
*********************************************************************************

[SiliconPkg]

  Many errors and Recoveries with L0s BIOS change to increase Gen3 nFTS from 0x90 to 0xA5
  
  Hsd-es-id: 22014646342
  Change-Id: I2705e286715f9d4e1a588545841bdfe3765d8a03
  Original commit hash: f653472041fb01b4a6a330e8fcf77f743e8caa91
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: b805b39329deb3df0447dab5e1a221a5e7015880 
*********************************************************************************

[SiliconPkg]

  [ise][15010707356][ADL-S BGA| DDR5] DIMM ODT, Read ODT and Read Amplifier training update for BGA.
  
  [Feature Description]
  DIMM ODT, Read ODT and Read Amplifier training update for BGA.
  
  [Resolution]
  DDR5 SBGA only:
  1. Change order of read training steps, new order : MrcReadAmplifierPower, MrcReadODTTraining, MrcReadEQTraining.
  2. Added functions to MrcCommon to save/restore read/write voltage/timing centering values.
  3. DimmOdtDdr5:
  3.1 Added more values to scan for SBGA.
  3.2 Refactor code to support new values to scan (SBGA, 2dimmPerSide module).
  3.3 Per Volume data,
  Issue: In some CPUs @High temperature (>50) RdV1DCentering can't find a passing window. The eye goes higher then calculated RxVref.
  Solution:
  3.4.1. Add 8mv (4 ticks) to be able to catch smaller eyes shifted above vref.
  3.4.2. Restore odt values including centering in case one of the margins after dimm odt gets zero value.
  
  Other:
  1. AC VOC fix to find a more accurate center in between ranks.
  2. DimmDfe change implementation from GetMarginCh to GetMarginByte
  3. DDR5 dimmodt added UPM tables into MRC code to better tradeoff odt values with margin results
  4. Change 2DPC 1R 1R CCC initial dimm odt value.
  
  [Impacted Area]
  Read ODT and Read Amplifier training
  
  [Register Impacted]
  PHY
  
  Hsd-es-id: 15010707356
  Change-Id: I9596e6cbcb99c50a6ad7d40c49a53e0bfe77c151
  Original commit hash: b12ace5eda1feda2674136640245459b816087a9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: f21c879e08a5b03d0db612e142208b50b1b278bf 
*********************************************************************************

[SiliconPkg]

  Revert "[RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events."
  
  This reverts commit 2e12e84623276a8d108defdfa6013b4a934f6854.
  
  The original code will cause FSP API mode BIOS can't boot to OS.
  
  Hsd-es-id: 16015767815
  Change-Id: If2395cb0f13a80cedfffb66e326a882addad4edf
  Original commit hash: 424288a1613f22872f8bbf51e401d3a7a256323f
  
  AlderLakeFspPkg/AlderLakeFspPkg.dsc
  ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
  ClientOneSiliconPkg/Include/CpuPcieHob.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 28cb0a3d0031ff5f1e455b13128e613303f8679a 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg/CatlowPlatSamplePkg : Enabled HWP-OOB functionality on Catlow.
  
  1. Enabled PECI interface by sending mailbox command to PCODE
  2. Configured HWP OOB mode where we have set MISC_PWR_MGMT[8]=1
  
  Hsd-es-id: 14015882286
  Change-Id: I8e54037fbd2bdde273c2afe53cda9dc35846d8a8
  Original commit hash: 9197de8617f2e180d7032127251b69d0444cf40e
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 2e33042e9f08f2eb4154e805489f311abec952fc 
*********************************************************************************

[SiliconPkg]

  Revert "Integrate ADL  P/M/N GOP 1047."
  
  This reverts commit d2738faa74d192e405074628a33b1b9ba3796938.
  
  Hsd-es-id: 16015763424
  Change-Id: Ib0f575796e4d9d632b3113a353ecae62afbb5824
  Original commit hash: 4f6cdf74cb649772e8814f79c99d2976e2849ac9
  
  AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
  AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f9e0a6cba2067ca6d0a441e0db4c6bed215e3fe1 
*********************************************************************************

[SiliconPkg]

  [ise][15010681389][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] MRC FLL WA
  
  [Feature Description]
  MRC FLL WA
  
  [Resolution]
  MRC FLL WA
  1.
  This should happen just before "PBD step calibration". This can be done with the following programming:
  
  cpu.ddrphy_env.data.sb.ddrdata_cr_pmfsm1.dllen_ovren = 1 //enable overrides
  
  cpu.ddrphy_env.data.sb.ddrdata_cr_pmfsm1.ldoen_ovrval = 1 // assert dllldoen
  
  cpu.ddrphy_env.data.sb.ddrdata_cr_pmfsm1.dllen_ovrval = 0 // deassert mdllen (should already be 0 from static cfg)
  
  cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_0.dllen_ovren = 1 // enable overrides
  
  cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_0.ldoen_ovrval = 1 // assert dllldoen
  
  cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_0.dllen_ovrval = 0 // deassert mdllen (should already be 0 from static cfg)
  
  cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_1.dllen_ovren = 1 // enable overrides
  
  cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_1.ldoen_ovrval = 1 // assert dllldoen
  
  cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_1.dllen_ovrval = 0 // deassert mdllen (should already be 0 from static cfg)
  
  2. At the end of training the following should be programmed:
  cpu.ddrphy_env.data.sb.ddrdata_cr_pmfsm1.dllen_ovren = 0 // disable overrides
  
  cpu.ddrphy_env.data.sb.ddrdata_cr_pmfsm1.ldoen_ovrval = 0
  
  cpu.ddrphy_env.data.sb.ddrdata_cr_pmfsm1.dllen_ovrval = 0
  
  cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_0.dllen_ovren = 0 // disable overrides
  
  cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_0.ldoen_ovrval = 0
  
  cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_0.dllen_ovrval = 0
  
  cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_1.dllen_ovren = 0 // disable overrides
  
  cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_1.ldoen_ovrval = 0 // assert dllldoen
  
  cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_1.dllen_ovrval = 0
  
  [Impacted Area]
  COMP
  
  [Register Impacted]
  PHY
  
  Hsd-es-id: 15010681389
  Change-Id: I44c24276dfd8627dee75916b2b3f919069981c91
  Original commit hash: 9b0fae22443e285688d38a063c556b19281e9fb7
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 348a75c6c7a0e37c47ce10e49665750e46859e0c 
*********************************************************************************

[SiliconPkg]

  [RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events.
  
  Hsd-es-id: 16015347418
  Change-Id: I3e618f06685d0fc2efd3f6984da2bb40f0216c08
  Original commit hash: c9d154dadb857779d6e501fd5053400622ad92c6
  
  AlderLakeFspPkg/AlderLakeFspPkg.dsc
  ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
  ClientOneSiliconPkg/Include/CpuPcieHob.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 01fc97586beff90e12b3d38a3854bbfda56b85ed 
*********************************************************************************

[SiliconPkg]

  [ise][ADL-M | LP4 LP5] MRC cke configuration change for ADL-M R0 9W only
  
  [Feature Description]
  Program pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter to 1280 for ADL-M  R0 9W part
  
  [Resolution]
  Update the CSR value as the feature description
  
  [Impacted Area]:
  ADL-M LP5 LP4
  
  [Registers impacted]
  MC [x] PHY [] Both []
  
  internal only:
  
  Hsd-es-id: 16015735121
  Change-Id: Ibd878a5e4696771dec6c51413295d6924d921c9b
  Original commit hash: 6e3d99c4546b74523446f586f06fd511e1700c39
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

################################################################################

Report Summary: Backstop found 19 suspect commits for review 

Warnings Found:
  Commit: 264a594    --Commit Message Contains Key Word: Workaround
  Commit: 264a594    --Commit Message Contains Key Word: revert
  Commit: fb641e4    --Commit Message Contains Key Word: revert
  Commit: 46cbd90    --Commit Message Contains Key Word: revert
  Commit: 4a6c826    --Commit Message Contains Key Word: sku
  Commit: f5b3169    --Commit Message Contains Key Word: revert
  Commit: adc98a0    --Commit Message Contains Key Word: internal
  Commit: 35bd7a3    --Commit Message Contains Key Word: bypass
  Commit: ed2c091    --Commit Message Contains Key Word: security
  Commit: 7c5a8aa    --Commit Message Contains Key Word: HW
  Commit: 7c5a8aa    --Commit Message Contains Key Word: revert
  Commit: 7c5a8aa    --Commit Message Contains Oem: Dell
  Commit: e9d8ee3    --Commit Message Contains Key Word: sku
  Commit: ab64a7d    --Commit Message Contains Key Word: bypass
  Commit: ab64a7d    --Commit Message Contains Key Word: revert
  Commit: 5d1c9aa    --Commit Message Contains Oem: FTS
  Commit: b805b39    --Commit Message Contains Key Word: step
  Commit: f21c879    --Commit Message Contains Key Word: hardware
  Commit: f21c879    --Commit Message Contains Key Word: revert
  Commit: 28cb0a3    --Commit Message Contains Key Word: HW
  Commit: 2e33042    --Commit Message Contains Key Word: revert
  Commit: f9e0a6c    --Commit Message Contains Key Word: step
  Commit: 348a75c    --Commit Message Contains Key Word: hardware
  Commit: 01fc975    --Commit Message Contains Key Word: internal
