-makelib ies/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies/xpm \
  "C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies/axi_infrastructure_v1_1_0 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies/xil_common_vip_v1_0_0 -sv \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/2ad9/hdl/xil_common_vip_v1_0_vl_rfs.sv" \
-endlib
-makelib ies/smartconnect_v1_0 -sv \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/16a2/hdl/sc_util_v1_0_vl_rfs.sv" \
-endlib
-makelib ies/axi_protocol_checker_v1_1_13 -sv \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/8017/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" \
-endlib
-makelib ies/axi_vip_v1_0_1 -sv \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/856d/hdl/axi_vip_v1_0_vl_rfs.sv" \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/d5eb/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP0_design_1/ip/MP0_design_1_processing_system7_0_0/sim/MP0_design_1_processing_system7_0_0.v" \
-endlib
-makelib ies/axi_lite_ipif_v3_0_4 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/lib_cdc_v1_0_2 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies/interrupt_control_v3_1_4 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
-endlib
-makelib ies/axi_gpio_v2_0_14 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP0_design_1/ip/MP0_design_1_axi_gpio_0_0/sim/MP0_design_1_axi_gpio_0_0.vhd" \
  "../../../bd/MP0_design_1/ip/MP0_design_1_axi_gpio_1_0/sim/MP0_design_1_axi_gpio_1_0.vhd" \
  "../../../bd/MP0_design_1/ip/MP0_design_1_axi_gpio_2_0/sim/MP0_design_1_axi_gpio_2_0.vhd" \
-endlib
-makelib ies/proc_sys_reset_v5_0_11 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP0_design_1/ip/MP0_design_1_rst_ps7_0_100M_1/sim/MP0_design_1_rst_ps7_0_100M_1.vhd" \
-endlib
-makelib ies/generic_baseblocks_v2_1_0 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_register_slice_v2_1_12 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies/fifo_generator_v13_1_4 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/ebc2/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies/fifo_generator_v13_1_4 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/ebc2/hdl/fifo_generator_v13_1_rfs.vhd" \
-endlib
-makelib ies/fifo_generator_v13_1_4 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/ebc2/hdl/fifo_generator_v13_1_rfs.v" \
-endlib
-makelib ies/axi_data_fifo_v2_1_11 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_crossbar_v2_1_13 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP0_design_1/ip/MP0_design_1_xbar_0/sim/MP0_design_1_xbar_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP0_design_1/hdl/MP0_design_1.vhd" \
-endlib
-makelib ies/lib_pkg_v1_0_2 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/832a/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib ies/lib_fifo_v1_0_8 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies/blk_mem_gen_v8_3_6 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/4158/simulation/blk_mem_gen_v8_3.v" \
-endlib
-makelib ies/lib_bmg_v1_0_8 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0dfc/hdl/lib_bmg_v1_0_rfs.vhd" \
-endlib
-makelib ies/lib_srl_fifo_v1_0_2 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies/axi_datamover_v5_1_14 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
-endlib
-makelib ies/axi_vdma_v6_3_0 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.v" \
-endlib
-makelib ies/axi_vdma_v6_3_0 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP0_design_1/ip/MP0_design_1_axi_vdma_0_0/sim/MP0_design_1_axi_vdma_0_0.vhd" \
-endlib
-makelib ies/v_tc_v6_1_10 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/d9f8/hdl/v_tc_v6_1_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP0_design_1/ip/MP0_design_1_v_tc_0_0/sim/MP0_design_1_v_tc_0_0.vhd" \
-endlib
-makelib ies/v_vid_in_axi4s_v4_0_6 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \
-endlib
-makelib ies/v_axi4s_vid_out_v4_0_6 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP0_design_1/ip/MP0_design_1_v_axi4s_vid_out_0_0/sim/MP0_design_1_v_axi4s_vid_out_0_0.v" \
-endlib
-makelib ies/axi_protocol_converter_v2_1_12 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP0_design_1/ip/MP0_design_1_auto_pc_5/sim/MP0_design_1_auto_pc_5.v" \
-endlib
-makelib ies/axi_clock_converter_v2_1_11 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/c526/hdl/axi_clock_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_dwidth_converter_v2_1_12 \
  "../../../../MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP0_design_1/ip/MP0_design_1_auto_ds_4/sim/MP0_design_1_auto_ds_4.v" \
  "../../../bd/MP0_design_1/ip/MP0_design_1_auto_pc_4/sim/MP0_design_1_auto_pc_4.v" \
  "../../../bd/MP0_design_1/ip/MP0_design_1_auto_ds_3/sim/MP0_design_1_auto_ds_3.v" \
  "../../../bd/MP0_design_1/ip/MP0_design_1_auto_pc_3/sim/MP0_design_1_auto_pc_3.v" \
  "../../../bd/MP0_design_1/ip/MP0_design_1_auto_ds_2/sim/MP0_design_1_auto_ds_2.v" \
  "../../../bd/MP0_design_1/ip/MP0_design_1_auto_pc_2/sim/MP0_design_1_auto_pc_2.v" \
  "../../../bd/MP0_design_1/ip/MP0_design_1_auto_ds_1/sim/MP0_design_1_auto_ds_1.v" \
  "../../../bd/MP0_design_1/ip/MP0_design_1_auto_pc_1/sim/MP0_design_1_auto_pc_1.v" \
  "../../../bd/MP0_design_1/ip/MP0_design_1_auto_ds_0/sim/MP0_design_1_auto_ds_0.v" \
  "../../../bd/MP0_design_1/ip/MP0_design_1_auto_pc_0/sim/MP0_design_1_auto_pc_0.v" \
  "../../../bd/MP0_design_1/ip/MP0_design_1_auto_pc_6/sim/MP0_design_1_auto_pc_6.v" \
  "../../../bd/MP0_design_1/ip/MP0_design_1_auto_us_0/sim/MP0_design_1_auto_us_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

