#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1812c70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1812e00 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x18048c0 .functor NOT 1, L_0x1849c10, C4<0>, C4<0>, C4<0>;
L_0x1804c10 .functor XOR 2, L_0x1849840, L_0x1849a00, C4<00>, C4<00>;
L_0x1804f60 .functor XOR 2, L_0x1804c10, L_0x1849aa0, C4<00>, C4<00>;
v0x1847790_0 .net *"_ivl_10", 1 0, L_0x1849aa0;  1 drivers
v0x1847890_0 .net *"_ivl_12", 1 0, L_0x1804f60;  1 drivers
v0x1847970_0 .net *"_ivl_2", 1 0, L_0x18497a0;  1 drivers
v0x1847a30_0 .net *"_ivl_4", 1 0, L_0x1849840;  1 drivers
v0x1847b10_0 .net *"_ivl_6", 1 0, L_0x1849a00;  1 drivers
v0x1847c40_0 .net *"_ivl_8", 1 0, L_0x1804c10;  1 drivers
v0x1847d20_0 .net "a", 0 0, v0x1846150_0;  1 drivers
v0x1847dc0_0 .net "b", 0 0, v0x18461f0_0;  1 drivers
v0x1847e60_0 .net "cin", 0 0, v0x1846290_0;  1 drivers
v0x1847f90_0 .var "clk", 0 0;
v0x1848030_0 .net "cout_dut", 0 0, L_0x1848f60;  1 drivers
v0x18480d0_0 .net "cout_ref", 0 0, L_0x1848760;  1 drivers
v0x1848170_0 .var/2u "stats1", 223 0;
v0x1848210_0 .var/2u "strobe", 0 0;
v0x18482b0_0 .net "sum_dut", 0 0, L_0x1849050;  1 drivers
v0x1848350_0 .net "sum_ref", 0 0, L_0x1848800;  1 drivers
v0x1848420_0 .net "tb_match", 0 0, L_0x1849c10;  1 drivers
v0x18484c0_0 .net "tb_mismatch", 0 0, L_0x18048c0;  1 drivers
v0x1848560_0 .net "wavedrom_enable", 0 0, v0x18463d0_0;  1 drivers
v0x1848630_0 .net "wavedrom_title", 511 0, v0x18464c0_0;  1 drivers
L_0x18497a0 .concat [ 1 1 0 0], L_0x1848800, L_0x1848760;
L_0x1849840 .concat [ 1 1 0 0], L_0x1848800, L_0x1848760;
L_0x1849a00 .concat [ 1 1 0 0], L_0x1849050, L_0x1848f60;
L_0x1849aa0 .concat [ 1 1 0 0], L_0x1848800, L_0x1848760;
L_0x1849c10 .cmp/eeq 2, L_0x18497a0, L_0x1804f60;
S_0x1818150 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1812e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fbf32790060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x180e7d0_0 .net *"_ivl_10", 0 0, L_0x7fbf32790060;  1 drivers
v0x1804670_0 .net *"_ivl_11", 1 0, L_0x1848b70;  1 drivers
v0x1804990_0 .net *"_ivl_13", 1 0, L_0x1848cb0;  1 drivers
L_0x7fbf327900a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1804ce0_0 .net *"_ivl_16", 0 0, L_0x7fbf327900a8;  1 drivers
v0x1805070_0 .net *"_ivl_17", 1 0, L_0x1848e20;  1 drivers
v0x1805400_0 .net *"_ivl_3", 1 0, L_0x1848940;  1 drivers
L_0x7fbf32790018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1805790_0 .net *"_ivl_6", 0 0, L_0x7fbf32790018;  1 drivers
v0x1845430_0 .net *"_ivl_7", 1 0, L_0x18489e0;  1 drivers
v0x1845510_0 .net "a", 0 0, v0x1846150_0;  alias, 1 drivers
v0x18455d0_0 .net "b", 0 0, v0x18461f0_0;  alias, 1 drivers
v0x1845690_0 .net "cin", 0 0, v0x1846290_0;  alias, 1 drivers
v0x1845750_0 .net "cout", 0 0, L_0x1848760;  alias, 1 drivers
v0x1845810_0 .net "sum", 0 0, L_0x1848800;  alias, 1 drivers
L_0x1848760 .part L_0x1848e20, 1, 1;
L_0x1848800 .part L_0x1848e20, 0, 1;
L_0x1848940 .concat [ 1 1 0 0], v0x1846150_0, L_0x7fbf32790018;
L_0x18489e0 .concat [ 1 1 0 0], v0x18461f0_0, L_0x7fbf32790060;
L_0x1848b70 .arith/sum 2, L_0x1848940, L_0x18489e0;
L_0x1848cb0 .concat [ 1 1 0 0], v0x1846290_0, L_0x7fbf327900a8;
L_0x1848e20 .arith/sum 2, L_0x1848b70, L_0x1848cb0;
S_0x1845970 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x1812e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1846150_0 .var "a", 0 0;
v0x18461f0_0 .var "b", 0 0;
v0x1846290_0 .var "cin", 0 0;
v0x1846330_0 .net "clk", 0 0, v0x1847f90_0;  1 drivers
v0x18463d0_0 .var "wavedrom_enable", 0 0;
v0x18464c0_0 .var "wavedrom_title", 511 0;
E_0x1812480/0 .event negedge, v0x1846330_0;
E_0x1812480/1 .event posedge, v0x1846330_0;
E_0x1812480 .event/or E_0x1812480/0, E_0x1812480/1;
E_0x18126d0 .event negedge, v0x1846330_0;
E_0x17fd9f0 .event posedge, v0x1846330_0;
S_0x1845c50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1845970;
 .timescale -12 -12;
v0x1845e50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1845f50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1845970;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1846620 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x1812e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fbf32790138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18468e0_0 .net *"_ivl_10", 0 0, L_0x7fbf32790138;  1 drivers
v0x18469c0_0 .net *"_ivl_11", 1 0, L_0x18493f0;  1 drivers
v0x1846aa0_0 .net *"_ivl_13", 1 0, L_0x1849530;  1 drivers
L_0x7fbf32790180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1846b90_0 .net *"_ivl_16", 0 0, L_0x7fbf32790180;  1 drivers
v0x1846c70_0 .net *"_ivl_17", 1 0, L_0x1849660;  1 drivers
v0x1846da0_0 .net *"_ivl_3", 1 0, L_0x1849190;  1 drivers
L_0x7fbf327900f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1846e80_0 .net *"_ivl_6", 0 0, L_0x7fbf327900f0;  1 drivers
v0x1846f60_0 .net *"_ivl_7", 1 0, L_0x1849280;  1 drivers
v0x1847040_0 .net "a", 0 0, v0x1846150_0;  alias, 1 drivers
v0x1847170_0 .net "b", 0 0, v0x18461f0_0;  alias, 1 drivers
v0x1847260_0 .net "cin", 0 0, v0x1846290_0;  alias, 1 drivers
v0x1847350_0 .net "cout", 0 0, L_0x1848f60;  alias, 1 drivers
v0x1847410_0 .net "sum", 0 0, L_0x1849050;  alias, 1 drivers
L_0x1848f60 .part L_0x1849660, 1, 1;
L_0x1849050 .part L_0x1849660, 0, 1;
L_0x1849190 .concat [ 1 1 0 0], v0x1846150_0, L_0x7fbf327900f0;
L_0x1849280 .concat [ 1 1 0 0], v0x18461f0_0, L_0x7fbf32790138;
L_0x18493f0 .arith/sum 2, L_0x1849190, L_0x1849280;
L_0x1849530 .concat [ 1 1 0 0], v0x1846290_0, L_0x7fbf32790180;
L_0x1849660 .arith/sum 2, L_0x18493f0, L_0x1849530;
S_0x1847570 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1812e00;
 .timescale -12 -12;
E_0x1812220 .event anyedge, v0x1848210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1848210_0;
    %nor/r;
    %assign/vec4 v0x1848210_0, 0;
    %wait E_0x1812220;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1845970;
T_3 ;
    %wait E_0x17fd9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1846290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18461f0_0, 0;
    %assign/vec4 v0x1846150_0, 0;
    %wait E_0x17fd9f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1846290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18461f0_0, 0;
    %assign/vec4 v0x1846150_0, 0;
    %wait E_0x17fd9f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1846290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18461f0_0, 0;
    %assign/vec4 v0x1846150_0, 0;
    %wait E_0x17fd9f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1846290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18461f0_0, 0;
    %assign/vec4 v0x1846150_0, 0;
    %wait E_0x17fd9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1846290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18461f0_0, 0;
    %assign/vec4 v0x1846150_0, 0;
    %wait E_0x17fd9f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1846290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18461f0_0, 0;
    %assign/vec4 v0x1846150_0, 0;
    %wait E_0x17fd9f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1846290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18461f0_0, 0;
    %assign/vec4 v0x1846150_0, 0;
    %wait E_0x18126d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1845f50;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1812480;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1846290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18461f0_0, 0;
    %assign/vec4 v0x1846150_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1812e00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1847f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1848210_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1812e00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1847f90_0;
    %inv;
    %store/vec4 v0x1847f90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1812e00;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1846330_0, v0x18484c0_0, v0x1847d20_0, v0x1847dc0_0, v0x1847e60_0, v0x18480d0_0, v0x1848030_0, v0x1848350_0, v0x18482b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1812e00;
T_7 ;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1848170_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1812e00;
T_8 ;
    %wait E_0x1812480;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1848170_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1848170_0, 4, 32;
    %load/vec4 v0x1848420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1848170_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1848170_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1848170_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18480d0_0;
    %load/vec4 v0x18480d0_0;
    %load/vec4 v0x1848030_0;
    %xor;
    %load/vec4 v0x18480d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1848170_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1848170_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1848350_0;
    %load/vec4 v0x1848350_0;
    %load/vec4 v0x18482b0_0;
    %xor;
    %load/vec4 v0x1848350_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1848170_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1848170_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1848170_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/fadd/iter0/response0/top_module.sv";
