

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_83_7'
================================================================
* Date:           Fri Sep 27 19:03:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.318 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      141|      141|  0.641 us|  0.641 us|  141|  141|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_7  |      139|      139|        20|          8|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      267|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|     2881|     2508|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     2099|    -|
|Register             |        -|     -|      949|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|     3830|     4874|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_8ns_10ns_17_1_1_U70  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U71  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U72  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U73  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U74  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U75  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U76  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U77  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U78  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U79  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U80  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U81  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U82  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U83  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_9ns_11ns_18_1_1_U69  |mul_9ns_11ns_18_1_1  |        0|   1|    0|    6|    0|
    |urem_8ns_5ns_4_12_1_U55  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U56  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U57  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U58  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U59  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U60  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U61  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U62  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U63  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U64  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U65  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U66  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U67  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U68  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_9ns_5ns_4_13_1_U54  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   1| 2881| 2508|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln83_1_fu_1621_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln83_fu_1827_p2        |         +|   0|  0|  16|           9|           5|
    |add_ln86_fu_2587_p2        |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage1_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln83_fu_1615_p2       |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln86_1_fu_1753_p2     |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln86_2_fu_1770_p2     |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln86_3_fu_1787_p2     |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln86_4_fu_1804_p2     |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln86_5_fu_1821_p2     |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln86_fu_2606_p2       |      icmp|   0|  0|  15|           8|           4|
    |grp_fu_1643_p0             |        or|   0|  0|   8|           8|           1|
    |grp_fu_1659_p0             |        or|   0|  0|   8|           8|           2|
    |grp_fu_1670_p0             |        or|   0|  0|   8|           8|           2|
    |grp_fu_1681_p0             |        or|   0|  0|   8|           8|           3|
    |grp_fu_1692_p0             |        or|   0|  0|   8|           8|           3|
    |grp_fu_1703_p0             |        or|   0|  0|   8|           8|           3|
    |grp_fu_1714_p0             |        or|   0|  0|   8|           8|           3|
    |grp_fu_1725_p0             |        or|   0|  0|   8|           8|           4|
    |grp_fu_1736_p0             |        or|   0|  0|   8|           8|           4|
    |or_ln86_10_fu_1742_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln86_11_fu_1759_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln86_12_fu_1776_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln86_13_fu_1793_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln86_14_fu_1810_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln86_9_fu_2582_p2       |        or|   0|  0|   8|           8|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 267|         194|          89|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar120_load   |   9|          2|    5|         10|
    |ap_sig_allocacmp_j                |   9|          2|    9|         18|
    |gmem4_blk_n_R                     |   9|          2|    1|          2|
    |indvar120_fu_210                  |   9|          2|    5|         10|
    |j_1_fu_206                        |   9|          2|    9|         18|
    |v4_1_address0                     |  49|          9|    5|         45|
    |v4_1_address1                     |  49|          9|    5|         45|
    |v4_1_d0                           |  49|          9|   32|        288|
    |v4_1_d1                           |  49|          9|   32|        288|
    |v4_2_address0                     |  49|          9|    5|         45|
    |v4_2_address1                     |  49|          9|    5|         45|
    |v4_2_d0                           |  49|          9|   32|        288|
    |v4_2_d1                           |  49|          9|   32|        288|
    |v4_3_address0                     |  49|          9|    5|         45|
    |v4_3_address1                     |  49|          9|    5|         45|
    |v4_3_d0                           |  49|          9|   32|        288|
    |v4_3_d1                           |  49|          9|   32|        288|
    |v4_4_address0                     |  49|          9|    5|         45|
    |v4_4_address1                     |  49|          9|    5|         45|
    |v4_4_d0                           |  49|          9|   32|        288|
    |v4_4_d1                           |  49|          9|   32|        288|
    |v4_5_address0                     |  49|          9|    5|         45|
    |v4_5_address1                     |  49|          9|    5|         45|
    |v4_5_d0                           |  49|          9|   32|        288|
    |v4_5_d1                           |  49|          9|   32|        288|
    |v4_6_address0                     |  49|          9|    5|         45|
    |v4_6_address1                     |  49|          9|    5|         45|
    |v4_6_d0                           |  49|          9|   32|        288|
    |v4_6_d1                           |  49|          9|   32|        288|
    |v4_7_address0                     |  49|          9|    5|         45|
    |v4_7_address1                     |  49|          9|    5|         45|
    |v4_7_d0                           |  49|          9|   32|        288|
    |v4_7_d1                           |  49|          9|   32|        288|
    |v4_8_address0                     |  49|          9|    5|         45|
    |v4_8_address1                     |  49|          9|    5|         45|
    |v4_8_d0                           |  49|          9|   32|        288|
    |v4_8_d1                           |  49|          9|   32|        288|
    |v4_9_address0                     |  49|          9|    5|         45|
    |v4_9_address1                     |  49|          9|    5|         45|
    |v4_9_d0                           |  49|          9|   32|        288|
    |v4_9_d1                           |  49|          9|   32|        288|
    |v4_address0                       |  49|          9|    5|         45|
    |v4_address1                       |  49|          9|    5|         45|
    |v4_d0                             |  49|          9|   32|        288|
    |v4_d1                             |  49|          9|   32|        288|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |2099|        389|  775|       6737|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   8|   0|    8|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |bitcast_ln87_11_reg_3072              |  32|   0|   32|          0|
    |bitcast_ln87_12_reg_3090              |  32|   0|   32|          0|
    |bitcast_ln87_13_reg_3108              |  32|   0|   32|          0|
    |bitcast_ln87_14_reg_3126              |  32|   0|   32|          0|
    |bitcast_ln87_15_reg_3144              |  32|   0|   32|          0|
    |icmp_ln83_reg_2751                    |   1|   0|    1|          0|
    |icmp_ln83_reg_2751_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln86_1_reg_2833                  |   1|   0|    1|          0|
    |icmp_ln86_1_reg_2833_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln86_2_reg_2843                  |   1|   0|    1|          0|
    |icmp_ln86_2_reg_2843_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln86_3_reg_2853                  |   1|   0|    1|          0|
    |icmp_ln86_3_reg_2853_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln86_4_reg_2863                  |   1|   0|    1|          0|
    |icmp_ln86_4_reg_2863_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln86_5_reg_2873                  |   1|   0|    1|          0|
    |icmp_ln86_5_reg_2873_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar120_fu_210                      |   5|   0|    5|          0|
    |j_1_fu_206                            |   9|   0|    9|          0|
    |j_reg_2744                            |   9|   0|    9|          0|
    |or_ln86_10_reg_2827                   |   5|   0|    8|          3|
    |or_ln86_11_reg_2837                   |   6|   0|    8|          2|
    |or_ln86_12_reg_2847                   |   5|   0|    8|          3|
    |or_ln86_13_reg_2857                   |   5|   0|    8|          3|
    |or_ln86_14_reg_2867                   |   4|   0|    8|          4|
    |or_ln86_1_reg_2779                    |   7|   0|    8|          1|
    |or_ln86_2_reg_2785                    |   6|   0|    8|          2|
    |or_ln86_3_reg_2791                    |   7|   0|    8|          1|
    |or_ln86_4_reg_2797                    |   6|   0|    8|          2|
    |or_ln86_5_reg_2803                    |   6|   0|    8|          2|
    |or_ln86_6_reg_2809                    |   5|   0|    8|          3|
    |or_ln86_7_reg_2815                    |   7|   0|    8|          1|
    |or_ln86_8_reg_2821                    |   6|   0|    8|          2|
    |or_ln86_reg_2773                      |   7|   0|    8|          1|
    |tmp_15_reg_2883                       |   5|   0|    5|          0|
    |tmp_16_reg_2968                       |   5|   0|    5|          0|
    |tmp_17_reg_2973                       |   5|   0|    5|          0|
    |tmp_18_reg_2978                       |   5|   0|    5|          0|
    |tmp_19_reg_2983                       |   5|   0|    5|          0|
    |tmp_20_reg_2991                       |   5|   0|    5|          0|
    |tmp_21_reg_2996                       |   5|   0|    5|          0|
    |tmp_22_reg_3011                       |   5|   0|    5|          0|
    |tmp_23_reg_3016                       |   5|   0|    5|          0|
    |tmp_24_reg_3027                       |   5|   0|    5|          0|
    |tmp_25_reg_3032                       |   5|   0|    5|          0|
    |tmp_26_reg_3043                       |   5|   0|    5|          0|
    |tmp_27_reg_3048                       |   5|   0|    5|          0|
    |tmp_28_reg_3059                       |   5|   0|    5|          0|
    |tmp_reg_2877                          |   5|   0|    5|          0|
    |trunc_ln83_reg_2755                   |   8|   0|    8|          0|
    |trunc_ln83_reg_2755_pp0_iter1_reg     |   8|   0|    8|          0|
    |trunc_ln84_10_reg_2943                |  32|   0|   32|          0|
    |trunc_ln84_11_reg_2948                |  32|   0|   32|          0|
    |trunc_ln84_12_reg_2953                |  32|   0|   32|          0|
    |trunc_ln84_13_reg_2958                |  32|   0|   32|          0|
    |trunc_ln84_14_reg_2963                |  32|   0|   32|          0|
    |trunc_ln84_14_reg_2963_pp0_iter2_reg  |  32|   0|   32|          0|
    |trunc_ln84_1_reg_2893                 |  32|   0|   32|          0|
    |trunc_ln84_2_reg_2898                 |  32|   0|   32|          0|
    |trunc_ln84_3_reg_2903                 |  32|   0|   32|          0|
    |trunc_ln84_4_reg_2908                 |  32|   0|   32|          0|
    |trunc_ln84_5_reg_2913                 |  32|   0|   32|          0|
    |trunc_ln84_6_reg_2918                 |  32|   0|   32|          0|
    |trunc_ln84_7_reg_2923                 |  32|   0|   32|          0|
    |trunc_ln84_8_reg_2928                 |  32|   0|   32|          0|
    |trunc_ln84_9_reg_2933                 |  32|   0|   32|          0|
    |trunc_ln84_reg_2888                   |  32|   0|   32|          0|
    |trunc_ln84_s_reg_2938                 |  32|   0|   32|          0|
    |trunc_ln86_1_reg_3086                 |   4|   0|    4|          0|
    |trunc_ln86_2_reg_3104                 |   4|   0|    4|          0|
    |trunc_ln86_3_reg_3122                 |   4|   0|    4|          0|
    |trunc_ln86_4_reg_3140                 |   4|   0|    4|          0|
    |trunc_ln86_reg_3068                   |   4|   0|    4|          0|
    |trunc_ln87_reg_3001                   |   4|   0|    4|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 949|   0|  979|         30|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_7|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_7|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_7|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_7|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_7|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_7|  return value|
|m_axi_gmem4_AWVALID   |  out|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_AWREADY   |   in|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_AWADDR    |  out|   64|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_AWID      |  out|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_AWLEN     |  out|   32|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_AWSIZE    |  out|    3|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_AWBURST   |  out|    2|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_AWLOCK    |  out|    2|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_AWCACHE   |  out|    4|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_AWPROT    |  out|    3|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_AWQOS     |  out|    4|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_AWREGION  |  out|    4|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_AWUSER    |  out|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_WVALID    |  out|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_WREADY    |   in|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_WDATA     |  out|  512|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_WSTRB     |  out|   64|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_WLAST     |  out|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_WID       |  out|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_WUSER     |  out|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_ARVALID   |  out|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_ARREADY   |   in|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_ARADDR    |  out|   64|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_ARID      |  out|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_ARLEN     |  out|   32|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_ARSIZE    |  out|    3|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_ARBURST   |  out|    2|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_ARLOCK    |  out|    2|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_ARCACHE   |  out|    4|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_ARPROT    |  out|    3|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_ARQOS     |  out|    4|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_ARREGION  |  out|    4|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_ARUSER    |  out|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_RVALID    |   in|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_RREADY    |  out|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_RDATA     |   in|  512|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_RLAST     |   in|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_RID       |   in|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_RFIFONUM  |   in|    9|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_RUSER     |   in|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_RRESP     |   in|    2|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_BVALID    |   in|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_BREADY    |  out|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_BRESP     |   in|    2|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_BID       |   in|    1|       m_axi|                                gmem4|       pointer|
|m_axi_gmem4_BUSER     |   in|    1|       m_axi|                                gmem4|       pointer|
|v4_address0           |  out|    5|   ap_memory|                                   v4|         array|
|v4_ce0                |  out|    1|   ap_memory|                                   v4|         array|
|v4_we0                |  out|    1|   ap_memory|                                   v4|         array|
|v4_d0                 |  out|   32|   ap_memory|                                   v4|         array|
|v4_address1           |  out|    5|   ap_memory|                                   v4|         array|
|v4_ce1                |  out|    1|   ap_memory|                                   v4|         array|
|v4_we1                |  out|    1|   ap_memory|                                   v4|         array|
|v4_d1                 |  out|   32|   ap_memory|                                   v4|         array|
|v4_1_address0         |  out|    5|   ap_memory|                                 v4_1|         array|
|v4_1_ce0              |  out|    1|   ap_memory|                                 v4_1|         array|
|v4_1_we0              |  out|    1|   ap_memory|                                 v4_1|         array|
|v4_1_d0               |  out|   32|   ap_memory|                                 v4_1|         array|
|v4_1_address1         |  out|    5|   ap_memory|                                 v4_1|         array|
|v4_1_ce1              |  out|    1|   ap_memory|                                 v4_1|         array|
|v4_1_we1              |  out|    1|   ap_memory|                                 v4_1|         array|
|v4_1_d1               |  out|   32|   ap_memory|                                 v4_1|         array|
|v4_2_address0         |  out|    5|   ap_memory|                                 v4_2|         array|
|v4_2_ce0              |  out|    1|   ap_memory|                                 v4_2|         array|
|v4_2_we0              |  out|    1|   ap_memory|                                 v4_2|         array|
|v4_2_d0               |  out|   32|   ap_memory|                                 v4_2|         array|
|v4_2_address1         |  out|    5|   ap_memory|                                 v4_2|         array|
|v4_2_ce1              |  out|    1|   ap_memory|                                 v4_2|         array|
|v4_2_we1              |  out|    1|   ap_memory|                                 v4_2|         array|
|v4_2_d1               |  out|   32|   ap_memory|                                 v4_2|         array|
|v4_3_address0         |  out|    5|   ap_memory|                                 v4_3|         array|
|v4_3_ce0              |  out|    1|   ap_memory|                                 v4_3|         array|
|v4_3_we0              |  out|    1|   ap_memory|                                 v4_3|         array|
|v4_3_d0               |  out|   32|   ap_memory|                                 v4_3|         array|
|v4_3_address1         |  out|    5|   ap_memory|                                 v4_3|         array|
|v4_3_ce1              |  out|    1|   ap_memory|                                 v4_3|         array|
|v4_3_we1              |  out|    1|   ap_memory|                                 v4_3|         array|
|v4_3_d1               |  out|   32|   ap_memory|                                 v4_3|         array|
|v4_4_address0         |  out|    5|   ap_memory|                                 v4_4|         array|
|v4_4_ce0              |  out|    1|   ap_memory|                                 v4_4|         array|
|v4_4_we0              |  out|    1|   ap_memory|                                 v4_4|         array|
|v4_4_d0               |  out|   32|   ap_memory|                                 v4_4|         array|
|v4_4_address1         |  out|    5|   ap_memory|                                 v4_4|         array|
|v4_4_ce1              |  out|    1|   ap_memory|                                 v4_4|         array|
|v4_4_we1              |  out|    1|   ap_memory|                                 v4_4|         array|
|v4_4_d1               |  out|   32|   ap_memory|                                 v4_4|         array|
|v4_5_address0         |  out|    5|   ap_memory|                                 v4_5|         array|
|v4_5_ce0              |  out|    1|   ap_memory|                                 v4_5|         array|
|v4_5_we0              |  out|    1|   ap_memory|                                 v4_5|         array|
|v4_5_d0               |  out|   32|   ap_memory|                                 v4_5|         array|
|v4_5_address1         |  out|    5|   ap_memory|                                 v4_5|         array|
|v4_5_ce1              |  out|    1|   ap_memory|                                 v4_5|         array|
|v4_5_we1              |  out|    1|   ap_memory|                                 v4_5|         array|
|v4_5_d1               |  out|   32|   ap_memory|                                 v4_5|         array|
|v4_6_address0         |  out|    5|   ap_memory|                                 v4_6|         array|
|v4_6_ce0              |  out|    1|   ap_memory|                                 v4_6|         array|
|v4_6_we0              |  out|    1|   ap_memory|                                 v4_6|         array|
|v4_6_d0               |  out|   32|   ap_memory|                                 v4_6|         array|
|v4_6_address1         |  out|    5|   ap_memory|                                 v4_6|         array|
|v4_6_ce1              |  out|    1|   ap_memory|                                 v4_6|         array|
|v4_6_we1              |  out|    1|   ap_memory|                                 v4_6|         array|
|v4_6_d1               |  out|   32|   ap_memory|                                 v4_6|         array|
|v4_7_address0         |  out|    5|   ap_memory|                                 v4_7|         array|
|v4_7_ce0              |  out|    1|   ap_memory|                                 v4_7|         array|
|v4_7_we0              |  out|    1|   ap_memory|                                 v4_7|         array|
|v4_7_d0               |  out|   32|   ap_memory|                                 v4_7|         array|
|v4_7_address1         |  out|    5|   ap_memory|                                 v4_7|         array|
|v4_7_ce1              |  out|    1|   ap_memory|                                 v4_7|         array|
|v4_7_we1              |  out|    1|   ap_memory|                                 v4_7|         array|
|v4_7_d1               |  out|   32|   ap_memory|                                 v4_7|         array|
|v4_8_address0         |  out|    5|   ap_memory|                                 v4_8|         array|
|v4_8_ce0              |  out|    1|   ap_memory|                                 v4_8|         array|
|v4_8_we0              |  out|    1|   ap_memory|                                 v4_8|         array|
|v4_8_d0               |  out|   32|   ap_memory|                                 v4_8|         array|
|v4_8_address1         |  out|    5|   ap_memory|                                 v4_8|         array|
|v4_8_ce1              |  out|    1|   ap_memory|                                 v4_8|         array|
|v4_8_we1              |  out|    1|   ap_memory|                                 v4_8|         array|
|v4_8_d1               |  out|   32|   ap_memory|                                 v4_8|         array|
|v4_9_address0         |  out|    5|   ap_memory|                                 v4_9|         array|
|v4_9_ce0              |  out|    1|   ap_memory|                                 v4_9|         array|
|v4_9_we0              |  out|    1|   ap_memory|                                 v4_9|         array|
|v4_9_d0               |  out|   32|   ap_memory|                                 v4_9|         array|
|v4_9_address1         |  out|    5|   ap_memory|                                 v4_9|         array|
|v4_9_ce1              |  out|    1|   ap_memory|                                 v4_9|         array|
|v4_9_we1              |  out|    1|   ap_memory|                                 v4_9|         array|
|v4_9_d1               |  out|   32|   ap_memory|                                 v4_9|         array|
|sext_ln83             |   in|   58|     ap_none|                            sext_ln83|        scalar|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

