

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Mar 26 22:47:26 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|    10.489|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------------+------+-------------+---------+
    |       Latency      |      Interval      | Pipeline|
    |  min |     max     |  min |     max     |   Type  |
    +------+-------------+------+-------------+---------+
    |  4821|  11438876931|  4821|  11438876931|   none  |
    +------+-------------+------+-------------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+--------+-------------+--------+-------------+---------+
        |                      |           |        Latency       |       Interval       | Pipeline|
        |       Instance       |   Module  |   min  |     max     |   min  |     max     |   Type  |
        +----------------------+-----------+--------+-------------+--------+-------------+---------+
        |grp_bin_conv_fu_409   |bin_conv   |  310790|       344439|  310790|       344439|   none  |
        |grp_fp_conv_fu_425    |fp_conv    |       1|  11438872111|       1|  11438872111|   none  |
        |grp_bin_dense_fu_440  |bin_dense  |      13|           13|      13|           13|   none  |
        +----------------------+-----------+--------+-------------+--------+-------------+---------+

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- LOOP_DMEM_I  |    64|    64|         2|          1|          1|    64|    yes   |
        |- LOOP_WT_I    |  4682|  4682|         2|          1|          1|  4682|    yes   |
        |- LOOP_KH_I    |    64|    64|         2|          1|          1|    64|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    467|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |       11|      1|   2409|  11251|    0|
|Memory           |       50|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|    418|    -|
|Register         |        -|      -|    236|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |       61|      1|   2645|  12136|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |       22|   ~0  |      3|     29|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+------+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------+-----------+---------+-------+------+------+-----+
    |grp_bin_conv_fu_409   |bin_conv   |        7|      1|  1618|  7396|    0|
    |grp_bin_dense_fu_440  |bin_dense  |        0|      0|   210|   949|    0|
    |grp_fp_conv_fu_425    |fp_conv    |        4|      0|   581|  2906|    0|
    +----------------------+-----------+---------+-------+------+------+-----+
    |Total                 |           |       11|      1|  2409| 11251|    0|
    +----------------------+-----------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |dmem_V_U    |top_dmem_V    |       16|  0|   0|    0|  4096|   64|     1|       262144|
    |kh_mem_V_U  |top_kh_mem_V  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |wt_mem_V_U  |top_wt_mem_V  |       32|  0|   0|    0|  4682|   64|     1|       299648|
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |              |       50|  0|   0|    0|  8842|  192|     3|       565888|
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln180_1_fu_755_p2             |     +    |      0|  0|  20|          13|          13|
    |add_ln180_2_fu_619_p2             |     +    |      0|  0|  14|          14|          14|
    |add_ln180_fu_638_p2               |     +    |      0|  0|  14|          14|          14|
    |add_ln700_6_fu_848_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln700_fu_844_p2               |     +    |      0|  0|  23|          16|          16|
    |i_V_1_fu_776_p2                   |     +    |      0|  0|  15|           7|           1|
    |i_V_2_fu_554_p2                   |     +    |      0|  0|  15|           7|           1|
    |i_V_fu_723_p2                     |     +    |      0|  0|  20|          13|           1|
    |img_idx_V_fu_660_p2               |     +    |      0|  0|  23|          16|           1|
    |img_off_V_fu_649_p2               |     +    |      0|  0|  17|          10|           1|
    |ap_block_state13_on_subcall_done  |    and   |      0|  0|   6|           1|           1|
    |ap_condition_829                  |    and   |      0|  0|   6|           1|           1|
    |ap_predicate_op171_call_state13   |    and   |      0|  0|   6|           1|           1|
    |t_V_fu_486_p2                     |    and   |      0|  0|   6|           1|           1|
    |icmp_ln879_1_fu_542_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_2_fu_655_p2            |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln879_fu_532_p2              |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln887_1_fu_717_p2            |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln887_2_fu_770_p2            |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln887_fu_548_p2              |   icmp   |      0|  0|  11|           7|           8|
    |or_ln879_fu_792_p2                |    or    |      0|  0|   6|           1|           1|
    |nc_V_fu_829_p3                    |  select  |      0|  0|  16|           1|          16|
    |select_ln180_fu_747_p3            |  select  |      0|  0|  12|           1|          12|
    |select_ln700_fu_837_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln784_1_fu_674_p3          |  select  |      0|  0|  10|           1|           1|
    |select_ln784_fu_666_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln879_fu_821_p3            |  select  |      0|  0|  16|           1|          16|
    |t_V_1_fu_496_p3                   |  select  |      0|  0|  16|           1|           1|
    |r_V_fu_606_p2                     |    shl   |      0|  0|  35|          16|          16|
    |words_per_image_V_fu_526_p2       |    shl   |      0|  0|  12|           1|           5|
    |ap_enable_pp0                     |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   6|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   6|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   6|           2|           1|
    |p_Result_s_fu_468_p2              |    xor   |      0|  0|   6|           1|           2|
    |r_V_2_fu_504_p2                   |    xor   |      0|  0|   6|           1|           2|
    |xor_ln879_fu_787_p2               |    xor   |      0|  0|   6|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 467|         208|         224|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1   |  15|          3|    1|          3|
    |dmem_V_address0           |  41|          8|   12|         96|
    |dmem_V_ce0                |  27|          5|    1|          5|
    |dmem_V_d0                 |  27|          5|   64|        320|
    |dmem_V_we0                |  27|          5|    1|          5|
    |dmem_i_V_address0         |  21|          4|   11|         44|
    |kh_index_V_new_1_reg_385  |  15|          3|   16|         48|
    |kh_mem_V_address0         |  27|          5|    6|         30|
    |kh_mem_V_ce0              |  21|          4|    1|          4|
    |n_outputs_V_pn_reg_396    |   9|          2|   16|         32|
    |p_0229_0_reg_352          |   9|          2|    7|         14|
    |p_0492_0_reg_363          |   9|          2|   13|         26|
    |p_0595_0_reg_374          |   9|          2|    7|         14|
    |p_0701_0_reg_330          |   9|          2|   16|         32|
    |p_0869_0_reg_341          |   9|          2|   10|         20|
    |wt_mem_V_address0         |  27|          5|   13|         65|
    |wt_mem_V_ce0              |  27|          5|    1|          5|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 418|         84|  199|        783|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln180_1_reg_1035               |  13|   0|   13|          0|
    |add_ln180_reg_1006                 |  14|   0|   14|          0|
    |ap_CS_fsm                          |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |grp_bin_conv_fu_409_ap_start_reg   |   1|   0|    1|          0|
    |grp_bin_dense_fu_440_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp_conv_fu_425_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln879_1_reg_968               |   1|   0|    1|          0|
    |icmp_ln879_reg_959                 |   1|   0|    1|          0|
    |icmp_ln887_1_reg_1026              |   1|   0|    1|          0|
    |icmp_ln887_2_reg_1045              |   1|   0|    1|          0|
    |kh_index_V                         |  16|   0|   16|          0|
    |kh_index_V_new_1_reg_385           |  16|   0|   16|          0|
    |layer_type_V_reg_910               |   2|   0|    2|          0|
    |n_outputs_V_pn_reg_396             |  16|   0|   16|          0|
    |nc_V_reg_1064                      |  16|   0|   16|          0|
    |o_index_V                          |  16|   0|   16|          0|
    |p_0229_0_reg_352                   |   7|   0|    7|          0|
    |p_0492_0_reg_363                   |  13|   0|   13|          0|
    |p_0595_0_reg_374                   |   7|   0|    7|          0|
    |p_0701_0_reg_330                   |  16|   0|   16|          0|
    |p_0869_0_reg_341                   |  10|   0|   10|          0|
    |r_V_2_reg_946                      |   1|   0|    1|          0|
    |ret_V_3_reg_986                    |   6|   0|    6|          0|
    |ret_V_5_reg_981                    |   1|   0|    1|          0|
    |ret_V_6_reg_991                    |   6|   0|    6|          0|
    |t_V_1_reg_938                      |  16|   0|   16|          0|
    |t_V_reg_925                        |   1|   0|    1|          0|
    |trunc_ln792_reg_915                |   1|   0|    1|          0|
    |trunc_ln807_reg_920                |   1|   0|    1|          0|
    |zext_ln544_4_reg_1054              |   7|   0|   64|         57|
    |zext_ln758_reg_932                 |   1|   0|   16|         15|
    |zext_ln769_reg_954                 |   2|   0|   16|         14|
    |zext_ln879_reg_963                 |   5|   0|   10|          5|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 236|   0|  327|         91|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_start           |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_done            | out |    1| ap_ctrl_hs |       top      | return value |
|ap_idle            | out |    1| ap_ctrl_hs |       top      | return value |
|ap_ready           | out |    1| ap_ctrl_hs |       top      | return value |
|wt_i_V_address0    | out |   13|  ap_memory |     wt_i_V     |     array    |
|wt_i_V_ce0         | out |    1|  ap_memory |     wt_i_V     |     array    |
|wt_i_V_q0          |  in |   64|  ap_memory |     wt_i_V     |     array    |
|kh_i_V_address0    | out |    6|  ap_memory |     kh_i_V     |     array    |
|kh_i_V_ce0         | out |    1|  ap_memory |     kh_i_V     |     array    |
|kh_i_V_q0          |  in |   64|  ap_memory |     kh_i_V     |     array    |
|dmem_i_V_address0  | out |   11|  ap_memory |    dmem_i_V    |     array    |
|dmem_i_V_ce0       | out |    1|  ap_memory |    dmem_i_V    |     array    |
|dmem_i_V_q0        |  in |   64|  ap_memory |    dmem_i_V    |     array    |
|dmem_o_V_address0  | out |    7|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_ce0       | out |    1|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_we0       | out |    1|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_d0        | out |   64|  ap_memory |    dmem_o_V    |     array    |
|n_inputs_V         |  in |   16|   ap_none  |   n_inputs_V   |    scalar    |
|n_outputs_V        |  in |   16|   ap_none  |   n_outputs_V  |    scalar    |
|input_words_V      |  in |   16|   ap_none  |  input_words_V |    scalar    |
|output_words_V     |  in |   16|   ap_none  | output_words_V |    scalar    |
|layer_mode_V       |  in |    3|   ap_none  |  layer_mode_V  |    scalar    |
|dmem_mode_V        |  in |    1|   ap_none  |   dmem_mode_V  |    scalar    |
|width_mode_V       |  in |    2|   ap_none  |  width_mode_V  |    scalar    |
|norm_mode_V        |  in |    2|   ap_none  |   norm_mode_V  |    scalar    |
+-------------------+-----+-----+------------+----------------+--------------+

