Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Fri Mar  1 03:37:18 2024
| Host             : artti-desktop running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
| Design           : finn_design_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 577.577 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 576.523                           |
| Device Static (W)        | 1.054                             |
| Effective TJA (C/W)      | 11.5                              |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |   367.911 |    75787 |       --- |             --- |
|   LUT as Logic           |   348.364 |    30142 |     53200 |           56.66 |
|   Register               |     9.101 |    20148 |    106400 |           18.94 |
|   CARRY4                 |     9.086 |     4989 |     13300 |           37.51 |
|   F7/F8 Muxes            |     0.939 |      636 |     53200 |            1.20 |
|   LUT as Shift Register  |     0.297 |       71 |     17400 |            0.41 |
|   LUT as Distributed RAM |     0.117 |      732 |     17400 |            4.21 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |     1431 |       --- |             --- |
| Signals                  |   204.364 |    33574 |       --- |             --- |
| Block RAM                |     0.409 |        7 |       140 |            5.00 |
| I/O                      |     3.839 |       22 |       200 |           11.00 |
| Static Power             |     1.054 |          |           |                 |
| Total                    |   577.577 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   573.004 |     572.698 |      0.306 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.411 |       0.311 |      0.100 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     1.799 |       1.798 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.064 |       0.030 |      0.034 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| finn_design_wrapper                  |   576.523 |
|   finn_design_i                      |   571.622 |
|     ConvolutionInputGenerator_0      |     4.617 |
|       inst                           |     4.617 |
|     ConvolutionInputGenerator_1      |     5.054 |
|       inst                           |     5.054 |
|     ConvolutionInputGenerator_2      |     5.481 |
|       inst                           |     5.481 |
|     ConvolutionInputGenerator_3      |     3.538 |
|       inst                           |     3.538 |
|     ConvolutionInputGenerator_4      |     1.317 |
|       inst                           |     1.317 |
|     FMPadding_Batch_0                |     0.557 |
|       inst                           |     0.557 |
|     FMPadding_Batch_1                |     0.718 |
|       inst                           |     0.718 |
|     FMPadding_Batch_2                |     0.981 |
|       inst                           |     0.981 |
|     FMPadding_Batch_3                |     1.101 |
|       inst                           |     1.101 |
|     MatrixVectorActivation_0         |   105.031 |
|       MatrixVectorActivation_0       |   104.900 |
|       MatrixVectorActivation_0_wstrm |     0.131 |
|     MatrixVectorActivation_1         |   137.532 |
|       MatrixVectorActivation_1       |   137.315 |
|       MatrixVectorActivation_1_wstrm |     0.216 |
|     MatrixVectorActivation_2         |   136.835 |
|       MatrixVectorActivation_2       |   136.639 |
|       MatrixVectorActivation_2_wstrm |     0.196 |
|     MatrixVectorActivation_3         |   130.724 |
|       MatrixVectorActivation_3       |   130.567 |
|       MatrixVectorActivation_3_wstrm |     0.157 |
|     Pool_Batch_0                     |     0.608 |
|       inst                           |     0.608 |
|     StreamingFIFO_0                  |     0.164 |
|       inst                           |     0.164 |
|     StreamingFIFO_1                  |     0.325 |
|       fifo                           |     0.325 |
|     StreamingFIFO_12                 |     0.506 |
|       inst                           |     0.506 |
|     StreamingFIFO_13                 |     0.147 |
|       fifo                           |     0.147 |
|     StreamingFIFO_17                 |     0.504 |
|       inst                           |     0.504 |
|     StreamingFIFO_18                 |     0.139 |
|       fifo                           |     0.139 |
|     StreamingFIFO_2                  |     0.403 |
|       fifo                           |     0.403 |
|     StreamingFIFO_3                  |     0.177 |
|       fifo                           |     0.177 |
|     StreamingFIFO_6                  |     0.202 |
|       inst                           |     0.202 |
|     StreamingFIFO_7                  |     0.254 |
|       fifo                           |     0.254 |
|     StreamingFIFO_8                  |     0.141 |
|       fifo                           |     0.141 |
|     Thresholding_Batch_0             |     0.277 |
|       inst                           |     0.277 |
|     Thresholding_Batch_1             |     1.604 |
|       inst                           |     1.604 |
|     Thresholding_Batch_2             |     9.543 |
|       inst                           |     9.543 |
|     Thresholding_Batch_3             |     0.983 |
|       inst                           |     0.983 |
|     Thresholding_Batch_4             |    10.081 |
|       inst                           |    10.081 |
|     Thresholding_Batch_5             |     1.401 |
|       inst                           |     1.401 |
|     Thresholding_Batch_6             |     9.213 |
|       inst                           |     9.213 |
|     Thresholding_Batch_7             |     1.463 |
|       inst                           |     1.463 |
+--------------------------------------+-----------+


