<stg><name>dut_cnn_xcel</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="38">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="2" to="2">
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="3" to="4">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="4" to="5">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="5" to="6">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="6" to="7">
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="7" to="8">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="8" to="9">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="9" to="10">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="10" to="11">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="11" to="12">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="12" to="13">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="13" to="14">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="14" to="6">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:0  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

]]></node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="64">
<![CDATA[
:1  %mem_conv1_0_V = alloca [200 x i32], align 4

]]></node>
<StgValue><ssdm name="mem_conv1_0_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="64">
<![CDATA[
:2  %mem_conv1_1_V = alloca [200 x i32], align 4

]]></node>
<StgValue><ssdm name="mem_conv1_1_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="64">
<![CDATA[
:3  %mem_conv1_2_V = alloca [200 x i32], align 4

]]></node>
<StgValue><ssdm name="mem_conv1_2_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="64">
<![CDATA[
:4  %mem_conv1_3_V = alloca [200 x i32], align 4

]]></node>
<StgValue><ssdm name="mem_conv1_3_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="64">
<![CDATA[
:5  %mem_conv2_V = alloca [800 x i32], align 4

]]></node>
<StgValue><ssdm name="mem_conv2_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %bvh_d_index = phi i6 [ 0, %0 ], [ %i, %3 ]

]]></node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="6">
<![CDATA[
:1  %index_assign_cast2 = zext i6 %bvh_d_index to i32

]]></node>
<StgValue><ssdm name="index_assign_cast2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond1 = icmp eq i6 %bvh_d_index, -15

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i = add i6 %bvh_d_index, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %4, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
:0  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %input_V_read, i32 %index_assign_cast2)

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="30">
<![CDATA[
:1  %tmp_s = call i31 @_ssdm_op_BitConcatenate.i31.i1.i30(i1 %tmp_72, i30 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="31">
<![CDATA[
:2  %tmp_4_cast = zext i31 %tmp_s to i32

]]></node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="2" op_0_bw="6">
<![CDATA[
:3  %tmp_73 = trunc i6 %bvh_d_index to i2

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %newIndex8 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %bvh_d_index, i32 2, i32 5)

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="4">
<![CDATA[
:5  %newIndex26 = zext i4 %newIndex8 to i64

]]></node>
<StgValue><ssdm name="newIndex26"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %mem_conv1_0_V_addr = getelementptr [200 x i32]* %mem_conv1_0_V, i64 0, i64 %newIndex26

]]></node>
<StgValue><ssdm name="mem_conv1_0_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %mem_conv1_1_V_addr = getelementptr [200 x i32]* %mem_conv1_1_V, i64 0, i64 %newIndex26

]]></node>
<StgValue><ssdm name="mem_conv1_1_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %mem_conv1_2_V_addr = getelementptr [200 x i32]* %mem_conv1_2_V, i64 0, i64 %newIndex26

]]></node>
<StgValue><ssdm name="mem_conv1_2_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %mem_conv1_3_V_addr = getelementptr [200 x i32]* %mem_conv1_3_V, i64 0, i64 %newIndex26

]]></node>
<StgValue><ssdm name="mem_conv1_3_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:10  switch i2 %tmp_73, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_73" val="2"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch2:0  store i32 %tmp_4_cast, i32* %mem_conv1_2_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_73" val="2"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch1:0  store i32 %tmp_4_cast, i32* %mem_conv1_1_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch0:0  store i32 %tmp_4_cast, i32* %mem_conv1_0_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_73" val="3"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch3:0  store i32 %tmp_4_cast, i32* %mem_conv1_3_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_73" val="3"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:0  call fastcc void @dut_perform_conv([200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V, [800 x i32]* %mem_conv2_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:0  call fastcc void @dut_perform_conv([200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V, [800 x i32]* %mem_conv2_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:1  call fastcc void @dut_perform_conv.1([800 x i32]* %mem_conv2_V, [200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:1  call fastcc void @dut_perform_conv.1([800 x i32]* %mem_conv2_V, [200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i2 = phi i10 [ 0, %4 ], [ %i_2, %_ifconv ]

]]></node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond = icmp eq i10 %i2, -448

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

]]></node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_2 = add i10 %i2, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %6, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2  %newIndex = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %i2, i32 2, i32 9)

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:3  %newIndex3 = zext i8 %newIndex to i64

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %mem_conv1_0_V_addr_1 = getelementptr [200 x i32]* %mem_conv1_0_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="mem_conv1_0_V_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:5  %mem_conv1_0_V_load = load i32* %mem_conv1_0_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_0_V_load"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %mem_conv1_1_V_addr_1 = getelementptr [200 x i32]* %mem_conv1_1_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="mem_conv1_1_V_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:7  %mem_conv1_1_V_load = load i32* %mem_conv1_1_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_1_V_load"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %mem_conv1_2_V_addr_1 = getelementptr [200 x i32]* %mem_conv1_2_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="mem_conv1_2_V_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:9  %mem_conv1_2_V_load = load i32* %mem_conv1_2_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_2_V_load"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %mem_conv1_3_V_addr_1 = getelementptr [200 x i32]* %mem_conv1_3_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="mem_conv1_3_V_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:11  %mem_conv1_3_V_load = load i32* %mem_conv1_3_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_3_V_load"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="2" op_0_bw="10">
<![CDATA[
_ifconv:1  %tmp_74 = trunc i10 %i2 to i2

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:5  %mem_conv1_0_V_load = load i32* %mem_conv1_0_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_0_V_load"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:7  %mem_conv1_1_V_load = load i32* %mem_conv1_1_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_1_V_load"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:9  %mem_conv1_2_V_load = load i32* %mem_conv1_2_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_2_V_load"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:11  %mem_conv1_3_V_load = load i32* %mem_conv1_3_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_3_V_load"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
_ifconv:12  %tmp = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %mem_conv1_0_V_load, i32 %mem_conv1_1_V_load, i32 %mem_conv1_2_V_load, i32 %mem_conv1_3_V_load, i2 %tmp_74)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_6 = icmp eq i32 %tmp, 0

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14  %dp = sitofp i32 %tmp to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14  %dp = sitofp i32 %tmp to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14  %dp = sitofp i32 %tmp to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="79" st_id="11" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14  %dp = sitofp i32 %tmp to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="80" st_id="12" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14  %dp = sitofp i32 %tmp to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="81" st_id="13" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14  %dp = sitofp i32 %tmp to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %res_V_1 = bitcast float %dp to i32

]]></node>
<StgValue><ssdm name="res_V_1"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:16  %exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_V_1, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:17  %exp_V_2 = add i8 -30, %exp_V

]]></node>
<StgValue><ssdm name="exp_V_2"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:18  %p_Result_s = call i32 @llvm.part.set.i32.i8(i32 %res_V_1, i8 %exp_V_2, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:0  %tmp_5 = zext i10 %i2 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19  %val_assign = select i1 %tmp_6, i32 0, i32 %p_Result_s

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:20  %output_V_addr = getelementptr [576 x i32]* %output_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
_ifconv:21  store i32 %val_assign, i32* %output_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:22  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="108" name="input_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_V"/></StgValue>
</port>
<port id="109" name="output_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="w_conv1_0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="w_conv1_1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="w_conv1_2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="w_conv1_3" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="b_conv1_0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_conv1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="b_conv1_1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_conv1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="b_conv1_2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_conv1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="117" name="b_conv1_3" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_conv1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="w_conv2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="b_conv2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="121" from="_ssdm_op_Read.ap_auto.i49" to="input_V_read" fromId="120" toId="15">
</dataflow>
<dataflow id="122" from="input_V" to="input_V_read" fromId="108" toId="15">
</dataflow>
<dataflow id="124" from="stg_123" to="mem_conv1_0_V" fromId="123" toId="16">
</dataflow>
<dataflow id="125" from="stg_123" to="mem_conv1_1_V" fromId="123" toId="17">
</dataflow>
<dataflow id="126" from="stg_123" to="mem_conv1_2_V" fromId="123" toId="18">
</dataflow>
<dataflow id="127" from="stg_123" to="mem_conv1_3_V" fromId="123" toId="19">
</dataflow>
<dataflow id="128" from="stg_123" to="mem_conv2_V" fromId="123" toId="20">
</dataflow>
<dataflow id="130" from="stg_129" to="bvh_d_index" fromId="129" toId="22">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="stg_21" to="bvh_d_index" fromId="21" toId="22">
</dataflow>
<dataflow id="132" from="i" to="bvh_d_index" fromId="26" toId="22">
<BackEdge/>
<condition id="83">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="stg_47" to="bvh_d_index" fromId="47" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="134" from="bvh_d_index" to="index_assign_cast2" fromId="22" toId="23">
</dataflow>
<dataflow id="135" from="bvh_d_index" to="exitcond1" fromId="22" toId="24">
</dataflow>
<dataflow id="137" from="stg_136" to="exitcond1" fromId="136" toId="24">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="138" toId="25">
</dataflow>
<dataflow id="141" from="stg_140" to="empty" fromId="140" toId="25">
</dataflow>
<dataflow id="142" from="stg_140" to="empty" fromId="140" toId="25">
</dataflow>
<dataflow id="143" from="stg_140" to="empty" fromId="140" toId="25">
</dataflow>
<dataflow id="144" from="bvh_d_index" to="i" fromId="22" toId="26">
</dataflow>
<dataflow id="146" from="stg_145" to="i" fromId="145" toId="26">
</dataflow>
<dataflow id="147" from="exitcond1" to="stg_27" fromId="24" toId="27">
</dataflow>
<dataflow id="149" from="_ssdm_op_BitSelect.i1.i49.i32" to="tmp_72" fromId="148" toId="28">
</dataflow>
<dataflow id="150" from="input_V_read" to="tmp_72" fromId="15" toId="28">
</dataflow>
<dataflow id="151" from="index_assign_cast2" to="tmp_72" fromId="23" toId="28">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitConcatenate.i31.i1.i30" to="tmp_s" fromId="152" toId="29">
</dataflow>
<dataflow id="154" from="tmp_72" to="tmp_s" fromId="28" toId="29">
</dataflow>
<dataflow id="156" from="stg_155" to="tmp_s" fromId="155" toId="29">
</dataflow>
<dataflow id="157" from="tmp_s" to="tmp_4_cast" fromId="29" toId="30">
</dataflow>
<dataflow id="158" from="bvh_d_index" to="tmp_73" fromId="22" toId="31">
</dataflow>
<dataflow id="160" from="_ssdm_op_PartSelect.i4.i6.i32.i32" to="newIndex8" fromId="159" toId="32">
</dataflow>
<dataflow id="161" from="bvh_d_index" to="newIndex8" fromId="22" toId="32">
</dataflow>
<dataflow id="163" from="stg_162" to="newIndex8" fromId="162" toId="32">
</dataflow>
<dataflow id="165" from="stg_164" to="newIndex8" fromId="164" toId="32">
</dataflow>
<dataflow id="166" from="newIndex8" to="newIndex26" fromId="32" toId="33">
</dataflow>
<dataflow id="167" from="mem_conv1_0_V" to="mem_conv1_0_V_addr" fromId="16" toId="34">
</dataflow>
<dataflow id="169" from="stg_168" to="mem_conv1_0_V_addr" fromId="168" toId="34">
</dataflow>
<dataflow id="170" from="newIndex26" to="mem_conv1_0_V_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="171" from="mem_conv1_1_V" to="mem_conv1_1_V_addr" fromId="17" toId="35">
</dataflow>
<dataflow id="172" from="stg_168" to="mem_conv1_1_V_addr" fromId="168" toId="35">
</dataflow>
<dataflow id="173" from="newIndex26" to="mem_conv1_1_V_addr" fromId="33" toId="35">
</dataflow>
<dataflow id="174" from="mem_conv1_2_V" to="mem_conv1_2_V_addr" fromId="18" toId="36">
</dataflow>
<dataflow id="175" from="stg_168" to="mem_conv1_2_V_addr" fromId="168" toId="36">
</dataflow>
<dataflow id="176" from="newIndex26" to="mem_conv1_2_V_addr" fromId="33" toId="36">
</dataflow>
<dataflow id="177" from="mem_conv1_3_V" to="mem_conv1_3_V_addr" fromId="19" toId="37">
</dataflow>
<dataflow id="178" from="stg_168" to="mem_conv1_3_V_addr" fromId="168" toId="37">
</dataflow>
<dataflow id="179" from="newIndex26" to="mem_conv1_3_V_addr" fromId="33" toId="37">
</dataflow>
<dataflow id="180" from="tmp_73" to="stg_38" fromId="31" toId="38">
</dataflow>
<dataflow id="182" from="stg_181" to="stg_38" fromId="181" toId="38">
</dataflow>
<dataflow id="184" from="stg_183" to="stg_38" fromId="183" toId="38">
</dataflow>
<dataflow id="186" from="stg_185" to="stg_38" fromId="185" toId="38">
</dataflow>
<dataflow id="187" from="tmp_4_cast" to="stg_39" fromId="30" toId="39">
</dataflow>
<dataflow id="188" from="mem_conv1_2_V_addr" to="stg_39" fromId="36" toId="39">
</dataflow>
<dataflow id="189" from="tmp_4_cast" to="stg_41" fromId="30" toId="41">
</dataflow>
<dataflow id="190" from="mem_conv1_1_V_addr" to="stg_41" fromId="35" toId="41">
</dataflow>
<dataflow id="191" from="tmp_4_cast" to="stg_43" fromId="30" toId="43">
</dataflow>
<dataflow id="192" from="mem_conv1_0_V_addr" to="stg_43" fromId="34" toId="43">
</dataflow>
<dataflow id="193" from="tmp_4_cast" to="stg_45" fromId="30" toId="45">
</dataflow>
<dataflow id="194" from="mem_conv1_3_V_addr" to="stg_45" fromId="37" toId="45">
</dataflow>
<dataflow id="196" from="dut_perform_conv" to="stg_48" fromId="195" toId="48">
</dataflow>
<dataflow id="197" from="mem_conv1_0_V" to="stg_48" fromId="16" toId="48">
</dataflow>
<dataflow id="198" from="mem_conv1_1_V" to="stg_48" fromId="17" toId="48">
</dataflow>
<dataflow id="199" from="mem_conv1_2_V" to="stg_48" fromId="18" toId="48">
</dataflow>
<dataflow id="200" from="mem_conv1_3_V" to="stg_48" fromId="19" toId="48">
</dataflow>
<dataflow id="201" from="mem_conv2_V" to="stg_48" fromId="20" toId="48">
</dataflow>
<dataflow id="202" from="w_conv1_0" to="stg_48" fromId="110" toId="48">
</dataflow>
<dataflow id="203" from="w_conv1_1" to="stg_48" fromId="111" toId="48">
</dataflow>
<dataflow id="204" from="w_conv1_2" to="stg_48" fromId="112" toId="48">
</dataflow>
<dataflow id="205" from="w_conv1_3" to="stg_48" fromId="113" toId="48">
</dataflow>
<dataflow id="206" from="b_conv1_0" to="stg_48" fromId="114" toId="48">
</dataflow>
<dataflow id="207" from="b_conv1_1" to="stg_48" fromId="115" toId="48">
</dataflow>
<dataflow id="208" from="b_conv1_2" to="stg_48" fromId="116" toId="48">
</dataflow>
<dataflow id="209" from="b_conv1_3" to="stg_48" fromId="117" toId="48">
</dataflow>
<dataflow id="210" from="dut_perform_conv" to="stg_49" fromId="195" toId="49">
</dataflow>
<dataflow id="211" from="mem_conv1_0_V" to="stg_49" fromId="16" toId="49">
</dataflow>
<dataflow id="212" from="mem_conv1_1_V" to="stg_49" fromId="17" toId="49">
</dataflow>
<dataflow id="213" from="mem_conv1_2_V" to="stg_49" fromId="18" toId="49">
</dataflow>
<dataflow id="214" from="mem_conv1_3_V" to="stg_49" fromId="19" toId="49">
</dataflow>
<dataflow id="215" from="mem_conv2_V" to="stg_49" fromId="20" toId="49">
</dataflow>
<dataflow id="216" from="w_conv1_0" to="stg_49" fromId="110" toId="49">
</dataflow>
<dataflow id="217" from="w_conv1_1" to="stg_49" fromId="111" toId="49">
</dataflow>
<dataflow id="218" from="w_conv1_2" to="stg_49" fromId="112" toId="49">
</dataflow>
<dataflow id="219" from="w_conv1_3" to="stg_49" fromId="113" toId="49">
</dataflow>
<dataflow id="220" from="b_conv1_0" to="stg_49" fromId="114" toId="49">
</dataflow>
<dataflow id="221" from="b_conv1_1" to="stg_49" fromId="115" toId="49">
</dataflow>
<dataflow id="222" from="b_conv1_2" to="stg_49" fromId="116" toId="49">
</dataflow>
<dataflow id="223" from="b_conv1_3" to="stg_49" fromId="117" toId="49">
</dataflow>
<dataflow id="225" from="dut_perform_conv.1" to="stg_50" fromId="224" toId="50">
</dataflow>
<dataflow id="226" from="mem_conv2_V" to="stg_50" fromId="20" toId="50">
</dataflow>
<dataflow id="227" from="mem_conv1_0_V" to="stg_50" fromId="16" toId="50">
</dataflow>
<dataflow id="228" from="mem_conv1_1_V" to="stg_50" fromId="17" toId="50">
</dataflow>
<dataflow id="229" from="mem_conv1_2_V" to="stg_50" fromId="18" toId="50">
</dataflow>
<dataflow id="230" from="mem_conv1_3_V" to="stg_50" fromId="19" toId="50">
</dataflow>
<dataflow id="231" from="w_conv2" to="stg_50" fromId="118" toId="50">
</dataflow>
<dataflow id="232" from="b_conv2" to="stg_50" fromId="119" toId="50">
</dataflow>
<dataflow id="233" from="dut_perform_conv.1" to="stg_51" fromId="224" toId="51">
</dataflow>
<dataflow id="234" from="mem_conv2_V" to="stg_51" fromId="20" toId="51">
</dataflow>
<dataflow id="235" from="mem_conv1_0_V" to="stg_51" fromId="16" toId="51">
</dataflow>
<dataflow id="236" from="mem_conv1_1_V" to="stg_51" fromId="17" toId="51">
</dataflow>
<dataflow id="237" from="mem_conv1_2_V" to="stg_51" fromId="18" toId="51">
</dataflow>
<dataflow id="238" from="mem_conv1_3_V" to="stg_51" fromId="19" toId="51">
</dataflow>
<dataflow id="239" from="w_conv2" to="stg_51" fromId="118" toId="51">
</dataflow>
<dataflow id="240" from="b_conv2" to="stg_51" fromId="119" toId="51">
</dataflow>
<dataflow id="242" from="stg_241" to="i2" fromId="241" toId="53">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="243" from="stg_52" to="i2" fromId="52" toId="53">
</dataflow>
<dataflow id="244" from="i_2" to="i2" fromId="56" toId="53">
<BackEdge/>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="245" from="stg_90" to="i2" fromId="90" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="246" from="i2" to="exitcond" fromId="53" toId="54">
</dataflow>
<dataflow id="248" from="stg_247" to="exitcond" fromId="247" toId="54">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecLoopTripCount" to="empty_37" fromId="138" toId="55">
</dataflow>
<dataflow id="251" from="stg_250" to="empty_37" fromId="250" toId="55">
</dataflow>
<dataflow id="252" from="stg_250" to="empty_37" fromId="250" toId="55">
</dataflow>
<dataflow id="253" from="stg_250" to="empty_37" fromId="250" toId="55">
</dataflow>
<dataflow id="254" from="i2" to="i_2" fromId="53" toId="56">
</dataflow>
<dataflow id="256" from="stg_255" to="i_2" fromId="255" toId="56">
</dataflow>
<dataflow id="257" from="exitcond" to="stg_57" fromId="54" toId="57">
</dataflow>
<dataflow id="259" from="_ssdm_op_PartSelect.i8.i10.i32.i32" to="newIndex" fromId="258" toId="58">
</dataflow>
<dataflow id="260" from="i2" to="newIndex" fromId="53" toId="58">
</dataflow>
<dataflow id="261" from="stg_162" to="newIndex" fromId="162" toId="58">
</dataflow>
<dataflow id="263" from="stg_262" to="newIndex" fromId="262" toId="58">
</dataflow>
<dataflow id="264" from="newIndex" to="newIndex3" fromId="58" toId="59">
</dataflow>
<dataflow id="265" from="mem_conv1_0_V" to="mem_conv1_0_V_addr_1" fromId="16" toId="60">
</dataflow>
<dataflow id="266" from="stg_168" to="mem_conv1_0_V_addr_1" fromId="168" toId="60">
</dataflow>
<dataflow id="267" from="newIndex3" to="mem_conv1_0_V_addr_1" fromId="59" toId="60">
</dataflow>
<dataflow id="268" from="mem_conv1_0_V_addr_1" to="mem_conv1_0_V_load" fromId="60" toId="61">
</dataflow>
<dataflow id="269" from="mem_conv1_1_V" to="mem_conv1_1_V_addr_1" fromId="17" toId="62">
</dataflow>
<dataflow id="270" from="stg_168" to="mem_conv1_1_V_addr_1" fromId="168" toId="62">
</dataflow>
<dataflow id="271" from="newIndex3" to="mem_conv1_1_V_addr_1" fromId="59" toId="62">
</dataflow>
<dataflow id="272" from="mem_conv1_1_V_addr_1" to="mem_conv1_1_V_load" fromId="62" toId="63">
</dataflow>
<dataflow id="273" from="mem_conv1_2_V" to="mem_conv1_2_V_addr_1" fromId="18" toId="64">
</dataflow>
<dataflow id="274" from="stg_168" to="mem_conv1_2_V_addr_1" fromId="168" toId="64">
</dataflow>
<dataflow id="275" from="newIndex3" to="mem_conv1_2_V_addr_1" fromId="59" toId="64">
</dataflow>
<dataflow id="276" from="mem_conv1_2_V_addr_1" to="mem_conv1_2_V_load" fromId="64" toId="65">
</dataflow>
<dataflow id="277" from="mem_conv1_3_V" to="mem_conv1_3_V_addr_1" fromId="19" toId="66">
</dataflow>
<dataflow id="278" from="stg_168" to="mem_conv1_3_V_addr_1" fromId="168" toId="66">
</dataflow>
<dataflow id="279" from="newIndex3" to="mem_conv1_3_V_addr_1" fromId="59" toId="66">
</dataflow>
<dataflow id="280" from="mem_conv1_3_V_addr_1" to="mem_conv1_3_V_load" fromId="66" toId="67">
</dataflow>
<dataflow id="281" from="i2" to="tmp_74" fromId="53" toId="69">
</dataflow>
<dataflow id="282" from="mem_conv1_0_V_addr_1" to="mem_conv1_0_V_load" fromId="60" toId="70">
</dataflow>
<dataflow id="283" from="mem_conv1_1_V_addr_1" to="mem_conv1_1_V_load" fromId="62" toId="71">
</dataflow>
<dataflow id="284" from="mem_conv1_2_V_addr_1" to="mem_conv1_2_V_load" fromId="64" toId="72">
</dataflow>
<dataflow id="285" from="mem_conv1_3_V_addr_1" to="mem_conv1_3_V_load" fromId="66" toId="73">
</dataflow>
<dataflow id="287" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="tmp" fromId="286" toId="74">
</dataflow>
<dataflow id="288" from="mem_conv1_0_V_load" to="tmp" fromId="70" toId="74">
</dataflow>
<dataflow id="289" from="mem_conv1_1_V_load" to="tmp" fromId="71" toId="74">
</dataflow>
<dataflow id="290" from="mem_conv1_2_V_load" to="tmp" fromId="72" toId="74">
</dataflow>
<dataflow id="291" from="mem_conv1_3_V_load" to="tmp" fromId="73" toId="74">
</dataflow>
<dataflow id="292" from="tmp_74" to="tmp" fromId="69" toId="74">
</dataflow>
<dataflow id="293" from="tmp" to="tmp_6" fromId="74" toId="75">
</dataflow>
<dataflow id="295" from="stg_294" to="tmp_6" fromId="294" toId="75">
</dataflow>
<dataflow id="296" from="tmp" to="dp" fromId="74" toId="76">
</dataflow>
<dataflow id="297" from="tmp" to="dp" fromId="74" toId="77">
</dataflow>
<dataflow id="298" from="tmp" to="dp" fromId="74" toId="78">
</dataflow>
<dataflow id="299" from="tmp" to="dp" fromId="74" toId="79">
</dataflow>
<dataflow id="300" from="tmp" to="dp" fromId="74" toId="80">
</dataflow>
<dataflow id="301" from="tmp" to="dp" fromId="74" toId="81">
</dataflow>
<dataflow id="302" from="dp" to="res_V_1" fromId="81" toId="82">
</dataflow>
<dataflow id="304" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="exp_V" fromId="303" toId="83">
</dataflow>
<dataflow id="305" from="res_V_1" to="exp_V" fromId="82" toId="83">
</dataflow>
<dataflow id="307" from="stg_306" to="exp_V" fromId="306" toId="83">
</dataflow>
<dataflow id="309" from="stg_308" to="exp_V" fromId="308" toId="83">
</dataflow>
<dataflow id="311" from="stg_310" to="exp_V_2" fromId="310" toId="84">
</dataflow>
<dataflow id="312" from="exp_V" to="exp_V_2" fromId="83" toId="84">
</dataflow>
<dataflow id="314" from="llvm.part.set.i32.i8" to="p_Result_s" fromId="313" toId="85">
</dataflow>
<dataflow id="315" from="res_V_1" to="p_Result_s" fromId="82" toId="85">
</dataflow>
<dataflow id="316" from="exp_V_2" to="p_Result_s" fromId="84" toId="85">
</dataflow>
<dataflow id="317" from="stg_306" to="p_Result_s" fromId="306" toId="85">
</dataflow>
<dataflow id="318" from="stg_308" to="p_Result_s" fromId="308" toId="85">
</dataflow>
<dataflow id="319" from="i2" to="tmp_5" fromId="53" toId="86">
</dataflow>
<dataflow id="320" from="tmp_6" to="val_assign" fromId="75" toId="87">
</dataflow>
<dataflow id="321" from="stg_294" to="val_assign" fromId="294" toId="87">
</dataflow>
<dataflow id="322" from="p_Result_s" to="val_assign" fromId="85" toId="87">
</dataflow>
<dataflow id="323" from="output_V" to="output_V_addr" fromId="109" toId="88">
</dataflow>
<dataflow id="324" from="stg_168" to="output_V_addr" fromId="168" toId="88">
</dataflow>
<dataflow id="325" from="tmp_5" to="output_V_addr" fromId="86" toId="88">
</dataflow>
<dataflow id="326" from="val_assign" to="stg_89" fromId="87" toId="89">
</dataflow>
<dataflow id="327" from="output_V_addr" to="stg_89" fromId="88" toId="89">
</dataflow>
<dataflow id="328" from="exitcond1" to="stg_2" fromId="24" toId="2">
</dataflow>
<dataflow id="329" from="tmp_73" to="stg_2" fromId="31" toId="2">
</dataflow>
<dataflow id="330" from="exitcond" to="stg_6" fromId="54" toId="6">
</dataflow>
<dataflow id="331" from="tmp_6" to="stg_8" fromId="75" toId="8">
</dataflow>
<dataflow id="332" from="tmp_6" to="stg_9" fromId="75" toId="9">
</dataflow>
<dataflow id="333" from="tmp_6" to="stg_10" fromId="75" toId="10">
</dataflow>
<dataflow id="334" from="tmp_6" to="stg_11" fromId="75" toId="11">
</dataflow>
<dataflow id="335" from="tmp_6" to="stg_12" fromId="75" toId="12">
</dataflow>
<dataflow id="336" from="tmp_6" to="stg_13" fromId="75" toId="13">
</dataflow>
</dataflows>


</stg>
