<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../Proyecto1/Counter/Counter.cpp&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Linking Time (s): cpu = 00:01:30 ; elapsed = 00:02:18 . Memory (MB): peak = 372.688 ; gain = 0.086 ; free physical = 3693 ; free virtual = 14055"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1465" tag="" content="Validating synthesis directives ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Pragmas Time (s): cpu = 00:01:30 ; elapsed = 00:02:18 . Memory (MB): peak = 372.688 ; gain = 0.086 ; free physical = 3693 ; free virtual = 14055"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;bidirectional_counter::incr_count&apos; into &apos;bidirectional_counter::mode_choice&apos; (../Proyecto1/Counter/Counter.cpp:47)."/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;bidirectional_counter::decr_count&apos; into &apos;bidirectional_counter::mode_choice&apos; (../Proyecto1/Counter/Counter.cpp:49)."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Standard Transforms Time (s): cpu = 00:01:31 ; elapsed = 00:02:20 . Memory (MB): peak = 372.859 ; gain = 0.258 ; free physical = 3685 ; free virtual = 14049"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Synthesizability Time (s): cpu = 00:01:31 ; elapsed = 00:02:20 . Memory (MB): peak = 372.859 ; gain = 0.258 ; free physical = 3681 ; free virtual = 14045"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Pre-synthesis Time (s): cpu = 00:01:31 ; elapsed = 00:02:21 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 3658 ; free virtual = 14023"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Architecture Synthesis Time (s): cpu = 00:01:31 ; elapsed = 00:02:21 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 3649 ; free virtual = 14013"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_804" tag="" content="Elaborating SystemC module &apos;bidirectional_counter&apos;."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_797" tag="" content="Performing SystemC synthesis linting."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_800" tag="" content="Analyzing ports and processes."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_786" tag="" content="Found the clock port of process &apos;bidirectional_counter::mode_choice&apos;: &apos;clock&apos;."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_799" tag="" content="Process &apos;bidirectional_counter::mode_choice&apos; has no reset block."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_776" tag="" content="Cannot find reset port in module &apos;bidirectional_counter&apos;, an RTL reset port will be automatically inserted."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_782" tag="" content="Port &apos;counter_out&apos; has no reset."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_782" tag="" content="Signal &apos;bidirectional_counter_count_V&apos; has no reset."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_774" tag="" content="Found reading to uninitialized signal/variable &apos;bidirectional_counter_count_V&apos;(&apos;bidirectional_counte&apos;, ../Proyecto1/Counter/Counter.cpp:21-&gt;../Proyecto1/Counter/Counter.cpp:47), the signal/variable should be written or reset firstly, or it may introduce RTL simulation mismatch."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1495" tag="" content="Synthesizing SystemC module &apos;bidirectional_counter&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1496" tag="" content="Found SystemC process: &apos;bidirectional_counter_mode_choice&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;bidirectional_counter_mode_choice&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;bidirectional_counter_mode_choice&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..."/>
	<Message severity="WARNING" prefix="[SCHED 204-35]" key="SCHED_ACCESS_CONFLICT_IN_PROTOCOL_25" tag="SCHEDULE" content="Protocol &apos;SC_METHOD&apos; contains conflicting I/O accesses:
   wire write on port &apos;counter_out&apos; (../Proyecto1/Counter/Counter.cpp:36-&gt;../Proyecto1/Counter/Counter.cpp:49) and wire read on port &apos;counter_out&apos; (../Proyecto1/Counter/Counter.cpp:37-&gt;../Proyecto1/Counter/Counter.cpp:49) occur in the same clock cycle."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 141.26 seconds; current allocated memory: 84.856 MB."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.07 seconds; current allocated memory: 84.987 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;bidirectional_counter_mode_choice&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;bidirectional_counter_mode_choice&apos;."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.09 seconds; current allocated memory: 85.155 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;bidirectional_counter&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;bidirectional_counter&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.21 seconds; current allocated memory: 85.810 MB."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.08 seconds; current allocated memory: 85.882 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;bidirectional_counter&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;bidirectional_counter/clock&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;bidirectional_counter/reset&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;bidirectional_counter/enable&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;bidirectional_counter/mode&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;bidirectional_counter/counter_out&apos; to &apos;ap_ovld&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;bidirectional_counter&apos;."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.11 seconds; current allocated memory: 86.051 MB."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished generating all RTL models Time (s): cpu = 00:01:32 ; elapsed = 00:02:23 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 3645 ; free virtual = 14011"/>
	<Message severity="INFO" prefix="[SYSC 207-301]" key="SYSC_301_1065" tag="" content="Generating SystemC RTL for bidirectional_counter."/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for bidirectional_counter."/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for bidirectional_counter."/>
	<Message severity="INFO" prefix="[HLS 200-112]" key="HLS_112_964" tag="" content="Total elapsed time: 142.96 seconds; peak allocated memory: 86.051 MB."/>
</Messages>
