// Seed: 3745188518
module module_0;
  wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input wor id_2,
    input wand id_3,
    input wand id_4,
    input tri id_5,
    output wand id_6,
    output wand id_7
    , id_28,
    input wand id_8,
    input tri id_9,
    output uwire id_10,
    input wor id_11,
    input wand id_12,
    input uwire id_13,
    input wire id_14,
    input uwire id_15,
    input tri1 id_16,
    input wire id_17,
    output wor id_18,
    input supply1 id_19,
    input tri0 id_20,
    input tri0 id_21,
    input uwire id_22,
    output wire id_23,
    output wand id_24,
    input supply1 id_25,
    input wor id_26
);
  wire id_29;
  module_0();
  wire id_30;
  wire id_31;
  assign id_6 = id_16;
  wire  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  =  1 'b0 +  1 'h0 ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  =  {  id_33  {  1  }  }  ;
endmodule
