###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:19:50 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin dut4/\alu_out_reg[11] /CK 
Endpoint:   dut4/\alu_out_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SCAN_RST                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.188
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.611
- Arrival Time                  2.231
= Slack Time                   17.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   17.380 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   17.803 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   18.635 | 
     | FE_OFC15_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   19.578 | 
     | dut4/\alu_out_reg[11]           | RN ^        | SDFFRQX2M | 1.194 | 0.032 |   2.231 |   19.611 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |              |       |       |  Time   |   Time   | 
     |-----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0             | ECK ^       |              | 0.322 |       |   0.000 |  -17.380 | 
     | dut9                  | gated_clk ^ | clock_gating |       |       |   0.001 |  -17.379 | 
     | gated_clk__L1_I0      | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -17.198 | 
     | dut4/\alu_out_reg[11] | CK ^        | SDFFRQX2M    | 0.071 | 0.005 |   0.188 |  -17.192 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin dut4/\alu_out_reg[12] /CK 
Endpoint:   dut4/\alu_out_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SCAN_RST                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.188
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.611
- Arrival Time                  2.231
= Slack Time                   17.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   17.380 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   17.803 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   18.635 | 
     | FE_OFC15_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   19.579 | 
     | dut4/\alu_out_reg[12]           | RN ^        | SDFFRQX2M | 1.194 | 0.032 |   2.231 |   19.611 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |              |       |       |  Time   |   Time   | 
     |-----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0             | ECK ^       |              | 0.322 |       |   0.000 |  -17.380 | 
     | dut9                  | gated_clk ^ | clock_gating |       |       |   0.001 |  -17.379 | 
     | gated_clk__L1_I0      | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -17.198 | 
     | dut4/\alu_out_reg[12] | CK ^        | SDFFRQX2M    | 0.071 | 0.005 |   0.188 |  -17.192 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin dut4/\alu_out_reg[15] /CK 
Endpoint:   dut4/\alu_out_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SCAN_RST                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.188
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.611
- Arrival Time                  2.231
= Slack Time                   17.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   17.380 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   17.803 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   18.635 | 
     | FE_OFC15_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   19.579 | 
     | dut4/\alu_out_reg[15]           | RN ^        | SDFFRQX2M | 1.194 | 0.032 |   2.231 |   19.611 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |              |       |       |  Time   |   Time   | 
     |-----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0             | ECK ^       |              | 0.322 |       |   0.000 |  -17.380 | 
     | dut9                  | gated_clk ^ | clock_gating |       |       |   0.001 |  -17.379 | 
     | gated_clk__L1_I0      | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -17.198 | 
     | dut4/\alu_out_reg[15] | CK ^        | SDFFRQX2M    | 0.071 | 0.005 |   0.188 |  -17.192 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin dut4/\alu_out_reg[13] /CK 
Endpoint:   dut4/\alu_out_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SCAN_RST                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.188
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.611
- Arrival Time                  2.231
= Slack Time                   17.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   17.380 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   17.803 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   18.635 | 
     | FE_OFC15_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   19.579 | 
     | dut4/\alu_out_reg[13]           | RN ^        | SDFFRQX2M | 1.194 | 0.032 |   2.231 |   19.611 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |              |       |       |  Time   |   Time   | 
     |-----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0             | ECK ^       |              | 0.322 |       |   0.000 |  -17.380 | 
     | dut9                  | gated_clk ^ | clock_gating |       |       |   0.001 |  -17.379 | 
     | gated_clk__L1_I0      | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -17.198 | 
     | dut4/\alu_out_reg[13] | CK ^        | SDFFRQX2M    | 0.071 | 0.006 |   0.188 |  -17.192 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin dut4/\alu_out_reg[14] /CK 
Endpoint:   dut4/\alu_out_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SCAN_RST                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.188
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.611
- Arrival Time                  2.231
= Slack Time                   17.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   17.380 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   17.804 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   18.636 | 
     | FE_OFC15_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   19.579 | 
     | dut4/\alu_out_reg[14]           | RN ^        | SDFFRQX2M | 1.194 | 0.032 |   2.231 |   19.611 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |              |       |       |  Time   |   Time   | 
     |-----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0             | ECK ^       |              | 0.322 |       |   0.000 |  -17.380 | 
     | dut9                  | gated_clk ^ | clock_gating |       |       |   0.001 |  -17.379 | 
     | gated_clk__L1_I0      | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -17.198 | 
     | dut4/\alu_out_reg[14] | CK ^        | SDFFRQX2M    | 0.071 | 0.006 |   0.188 |  -17.193 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin dut4/out_valid_reg/CK 
Endpoint:   dut4/out_valid_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.185
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.608
- Arrival Time                  1.300
= Slack Time                   18.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   18.308 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   18.731 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   19.563 | 
     | dut4/out_valid_reg              | RN ^        | SDFFRQX2M | 1.191 | 0.045 |   1.300 |   19.608 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                    |             |              |       |       |  Time   |   Time   | 
     |--------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0          | ECK ^       |              | 0.322 |       |   0.000 |  -18.308 | 
     | dut9               | gated_clk ^ | clock_gating |       |       |   0.001 |  -18.307 | 
     | gated_clk__L1_I0   | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -18.126 | 
     | dut4/out_valid_reg | CK ^        | SDFFRQX2M    | 0.071 | 0.003 |   0.185 |  -18.123 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin dut4/\alu_out_reg[0] /CK 
Endpoint:   dut4/\alu_out_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.186
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.609
- Arrival Time                  1.301
= Slack Time                   18.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   18.308 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   18.732 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   19.564 | 
     | dut4/\alu_out_reg[0]            | RN ^        | SDFFRQX2M | 1.191 | 0.046 |   1.301 |   19.609 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.322 |       |   0.000 |  -18.308 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |  -18.307 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -18.126 | 
     | dut4/\alu_out_reg[0] | CK ^        | SDFFRQX2M    | 0.071 | 0.004 |   0.186 |  -18.123 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin dut4/\alu_out_reg[8] /CK 
Endpoint:   dut4/\alu_out_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.186
- Setup                         0.384
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.602
- Arrival Time                  1.294
= Slack Time                   18.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   18.309 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   18.732 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   19.564 | 
     | dut4/\alu_out_reg[8]            | RN ^        | SDFFRQX1M | 1.191 | 0.038 |   1.294 |   19.602 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.322 |       |   0.000 |  -18.309 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |  -18.308 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -18.127 | 
     | dut4/\alu_out_reg[8] | CK ^        | SDFFRQX1M    | 0.071 | 0.004 |   0.187 |  -18.122 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin dut4/\alu_out_reg[1] /CK 
Endpoint:   dut4/\alu_out_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.186
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.609
- Arrival Time                  1.300
= Slack Time                   18.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   18.309 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   18.732 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   19.564 | 
     | dut4/\alu_out_reg[1]            | RN ^        | SDFFRQX2M | 1.191 | 0.045 |   1.300 |   19.609 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.322 |       |   0.000 |  -18.309 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |  -18.308 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -18.127 | 
     | dut4/\alu_out_reg[1] | CK ^        | SDFFRQX2M    | 0.071 | 0.004 |   0.186 |  -18.123 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin dut4/\alu_out_reg[2] /CK 
Endpoint:   dut4/\alu_out_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.186
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.609
- Arrival Time                  1.299
= Slack Time                   18.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   18.310 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   18.733 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   19.565 | 
     | dut4/\alu_out_reg[2]            | RN ^        | SDFFRQX2M | 1.191 | 0.044 |   1.299 |   19.609 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.322 |       |   0.000 |  -18.310 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |  -18.309 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -18.128 | 
     | dut4/\alu_out_reg[2] | CK ^        | SDFFRQX2M    | 0.071 | 0.004 |   0.186 |  -18.124 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin dut4/\alu_out_reg[7] /CK 
Endpoint:   dut4/\alu_out_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.186
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.610
- Arrival Time                  1.299
= Slack Time                   18.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   18.311 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   18.734 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   19.566 | 
     | dut4/\alu_out_reg[7]            | RN ^        | SDFFRQX2M | 1.191 | 0.043 |   1.299 |   19.610 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.322 |       |   0.000 |  -18.311 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |  -18.310 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -18.129 | 
     | dut4/\alu_out_reg[7] | CK ^        | SDFFRQX2M    | 0.071 | 0.004 |   0.186 |  -18.125 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin dut4/\alu_out_reg[4] /CK 
Endpoint:   dut4/\alu_out_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.187
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.610
- Arrival Time                  1.298
= Slack Time                   18.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   18.312 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   18.736 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   19.568 | 
     | dut4/\alu_out_reg[4]            | RN ^        | SDFFRQX2M | 1.191 | 0.043 |   1.298 |   19.610 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.322 |       |   0.000 |  -18.313 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |  -18.311 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -18.130 | 
     | dut4/\alu_out_reg[4] | CK ^        | SDFFRQX2M    | 0.071 | 0.005 |   0.187 |  -18.125 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin dut4/\alu_out_reg[5] /CK 
Endpoint:   dut4/\alu_out_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.187
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.610
- Arrival Time                  1.297
= Slack Time                   18.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   18.313 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   18.736 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   19.568 | 
     | dut4/\alu_out_reg[5]            | RN ^        | SDFFRQX2M | 1.191 | 0.042 |   1.297 |   19.610 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.322 |       |   0.000 |  -18.313 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |  -18.312 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -18.131 | 
     | dut4/\alu_out_reg[5] | CK ^        | SDFFRQX2M    | 0.071 | 0.005 |   0.187 |  -18.126 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin dut4/\alu_out_reg[6] /CK 
Endpoint:   dut4/\alu_out_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.187
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.610
- Arrival Time                  1.297
= Slack Time                   18.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   18.313 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   18.736 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   19.568 | 
     | dut4/\alu_out_reg[6]            | RN ^        | SDFFRQX2M | 1.191 | 0.042 |   1.297 |   19.610 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.322 |       |   0.000 |  -18.313 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |  -18.312 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -18.131 | 
     | dut4/\alu_out_reg[6] | CK ^        | SDFFRQX2M    | 0.071 | 0.005 |   0.187 |  -18.126 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin dut4/\alu_out_reg[10] /CK 
Endpoint:   dut4/\alu_out_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SCAN_RST                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.187
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.611
- Arrival Time                  1.296
= Slack Time                   18.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   18.315 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   18.738 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   19.570 | 
     | dut4/\alu_out_reg[10]           | RN ^        | SDFFRQX2M | 1.191 | 0.041 |   1.296 |   19.611 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |              |       |       |  Time   |   Time   | 
     |-----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0             | ECK ^       |              | 0.322 |       |   0.000 |  -18.315 | 
     | dut9                  | gated_clk ^ | clock_gating |       |       |   0.001 |  -18.314 | 
     | gated_clk__L1_I0      | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -18.133 | 
     | dut4/\alu_out_reg[10] | CK ^        | SDFFRQX2M    | 0.071 | 0.005 |   0.187 |  -18.128 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin dut4/\alu_out_reg[9] /CK 
Endpoint:   dut4/\alu_out_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.187
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.610
- Arrival Time                  1.294
= Slack Time                   18.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   18.316 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   18.739 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   19.571 | 
     | dut4/\alu_out_reg[9]            | RN ^        | SDFFRQX2M | 1.191 | 0.039 |   1.294 |   19.610 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.322 |       |   0.000 |  -18.316 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |  -18.315 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -18.134 | 
     | dut4/\alu_out_reg[9] | CK ^        | SDFFRQX2M    | 0.071 | 0.005 |   0.187 |  -18.129 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin dut4/\alu_out_reg[3] /CK 
Endpoint:   dut4/\alu_out_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.187
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.610
- Arrival Time                  1.294
= Slack Time                   18.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |   18.316 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   18.739 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   19.571 | 
     | dut4/\alu_out_reg[3]            | RN ^        | SDFFRQX2M | 1.191 | 0.039 |   1.294 |   19.610 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.322 |       |   0.000 |  -18.316 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |  -18.315 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.182 |   0.182 |  -18.134 | 
     | dut4/\alu_out_reg[3] | CK ^        | SDFFRQX2M    | 0.071 | 0.005 |   0.187 |  -18.129 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[1] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.924
- Setup                         0.295
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.429
- Arrival Time                  0.318
= Slack Time                   20.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |   20.110 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.401 | 0.317 |   0.317 |   20.427 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | RN ^        | SDFFRQX1M | 0.401 | 0.002 |   0.318 |   20.429 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |  -20.110 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -20.076 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -20.043 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -19.765 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -19.592 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -19.480 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -19.397 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.921 |  -19.189 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.290 | 0.002 |   0.924 |  -19.187 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[2] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[2] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.924
- Setup                         0.290
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.433
- Arrival Time                  0.319
= Slack Time                   20.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |   20.115 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.401 | 0.317 |   0.317 |   20.431 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | RN ^        | SDFFRQX2M | 0.401 | 0.002 |   0.319 |   20.433 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |  -20.115 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -20.080 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -20.047 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -19.769 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -19.596 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -19.484 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -19.401 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.921 |  -19.193 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^        | SDFFRQX2M  | 0.290 | 0.002 |   0.924 |  -19.191 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[0] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.924
- Setup                         0.290
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.433
- Arrival Time                  0.319
= Slack Time                   20.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |   20.115 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.401 | 0.317 |   0.317 |   20.432 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | RN ^        | SDFFRQX2M | 0.401 | 0.002 |   0.319 |   20.433 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |  -20.115 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -20.081 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -20.048 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -19.769 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -19.596 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -19.484 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -19.402 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.921 |  -19.193 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.290 | 0.002 |   0.924 |  -19.191 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin rx_div/clk_reg_reg/CK 
Endpoint:   rx_div/clk_reg_reg/D (v) checked with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_CLK             (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.420
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.839
- Arrival Time                 51.642
= Slack Time                   48.197
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                  |              |                |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK v   |                | 0.000 |       |  50.000 |   98.197 | 
     | SCAN_CLK__L1_I0                  | A v -> Y ^   | CLKINVX40M     | 0.031 | 0.028 |  50.028 |   98.225 | 
     | SCAN_CLK__L2_I2                  | A ^ -> Y v   | INVX2M         | 0.022 | 0.027 |  50.055 |   98.252 | 
     | scan_clk_uart_clk_mux/U1         | B1 v -> Y v  | AO2B2X2M       | 0.245 | 0.466 |  50.521 |   98.719 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A v -> Y v   | CLKBUFX40M     | 0.044 | 0.163 |  50.685 |   98.882 | 
     | scan_clk_uart_clk_mux_out__L2_I0 | A v -> Y v   | CLKBUFX40M     | 0.057 | 0.119 |  50.804 |   99.001 | 
     | scan_clk_uart_clk_mux_out__L3_I0 | A v -> Y ^   | CLKINVX40M     | 0.038 | 0.045 |  50.849 |   99.046 | 
     | scan_clk_uart_clk_mux_out__L4_I0 | A ^ -> Y v   | CLKINVX32M     | 0.025 | 0.033 |  50.882 |   99.080 | 
     | rx_div/U19                       | A0N v -> Y v | OAI2BB2X1M     | 0.217 | 0.287 |  51.169 |   99.367 | 
     | rx_div                           | o_div_clk v  | clk_div_test_0 |       |       |  51.169 |   99.367 | 
     | rx_clk__Exclude_0                | A v -> Y v   | CLKBUFX1M      | 0.106 | 0.184 |  51.353 |   99.550 | 
     | rx_div/U32                       | A v -> Y ^   | CLKXOR2X2M     | 0.094 | 0.198 |  51.551 |   99.748 | 
     | rx_div/U31                       | A ^ -> Y v   | MXI2X1M        | 0.144 | 0.091 |  51.642 |   99.839 | 
     | rx_div/clk_reg_reg               | D v          | SDFFRX1M       | 0.144 | 0.000 |  51.642 |   99.839 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -48.197 | 
     | SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -48.168 | 
     | SCAN_CLK__L2_I2          | A v -> Y ^  | INVX2M     | 0.045 | 0.040 |   0.069 |  -48.128 | 
     | scan_clk_uart_clk_mux/U1 | B1 ^ -> Y ^ | AO2B2X2M   | 0.382 | 0.348 |   0.417 |  -47.780 | 
     | rx_div/clk_reg_reg       | CK ^        | SDFFRX1M   | 0.382 | 0.003 |   0.420 |  -47.777 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin tx_div/clk_reg_reg/CK 
Endpoint:   tx_div/clk_reg_reg/D (v) checked with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_CLK             (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.420
- Setup                         0.385
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.835
- Arrival Time                 51.619
= Slack Time                   48.216
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                  |              |                |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK v   |                | 0.000 |       |  50.000 |   98.216 | 
     | SCAN_CLK__L1_I0                  | A v -> Y ^   | CLKINVX40M     | 0.031 | 0.028 |  50.028 |   98.243 | 
     | SCAN_CLK__L2_I2                  | A ^ -> Y v   | INVX2M         | 0.022 | 0.027 |  50.055 |   98.270 | 
     | scan_clk_uart_clk_mux/U1         | B1 v -> Y v  | AO2B2X2M       | 0.245 | 0.466 |  50.521 |   98.737 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A v -> Y v   | CLKBUFX40M     | 0.044 | 0.163 |  50.685 |   98.900 | 
     | scan_clk_uart_clk_mux_out__L2_I0 | A v -> Y v   | CLKBUFX40M     | 0.057 | 0.119 |  50.804 |   99.019 | 
     | scan_clk_uart_clk_mux_out__L3_I0 | A v -> Y ^   | CLKINVX40M     | 0.038 | 0.045 |  50.849 |   99.065 | 
     | scan_clk_uart_clk_mux_out__L4_I0 | A ^ -> Y v   | CLKINVX32M     | 0.025 | 0.033 |  50.882 |   99.098 | 
     | tx_div/U19                       | A0N v -> Y v | OAI2BB2X1M     | 0.186 | 0.265 |  51.148 |   99.363 | 
     | tx_div                           | o_div_clk v  | clk_div_test_1 |       |       |  51.148 |   99.363 | 
     | tx_clk__Exclude_0                | A v -> Y v   | CLKBUFX1M      | 0.110 | 0.179 |  51.327 |   99.542 | 
     | tx_div/U32                       | A v -> Y ^   | CLKXOR2X2M     | 0.089 | 0.193 |  51.520 |   99.735 | 
     | tx_div/U31                       | A ^ -> Y v   | MXI2X1M        | 0.165 | 0.100 |  51.619 |   99.835 | 
     | tx_div/clk_reg_reg               | D v          | SDFFRX1M       | 0.165 | 0.000 |  51.619 |   99.835 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -48.216 | 
     | SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -48.186 | 
     | SCAN_CLK__L2_I2          | A v -> Y ^  | INVX2M     | 0.045 | 0.040 |   0.069 |  -48.146 | 
     | scan_clk_uart_clk_mux/U1 | B1 ^ -> Y ^ | AO2B2X2M   | 0.382 | 0.348 |   0.417 |  -47.799 | 
     | tx_div/clk_reg_reg       | CK ^        | SDFFRX1M   | 0.382 | 0.003 |   0.420 |  -47.795 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin dut0/\address_reg[0] /CK 
Endpoint:   dut0/\address_reg[0] /SI (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[4]                    (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.505
- Setup                         0.508
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.797
- Arrival Time                 20.043
= Slack Time                   80.755
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time           20.042
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance       |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |         |          |       |       |  Time   |   Time   | 
     |----------------------+---------+----------+-------+-------+---------+----------| 
     |                      | SI[4] v |          | 0.084 |       |  20.042 |  100.797 | 
     | dut0/\address_reg[0] | SI v    | SDFFRX1M | 0.084 | 0.000 |  20.043 |  100.797 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.755 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -80.725 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -80.608 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -80.402 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -80.212 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -80.142 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -79.820 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -79.647 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -79.535 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -79.452 | 
     | scan_clk_ref_clk_mux_out__L4_I1 | A v -> Y ^  | INVX8M     | 0.281 | 0.198 |   1.501 |  -79.254 | 
     | dut0/\address_reg[0]            | CK ^        | SDFFRX1M   | 0.281 | 0.004 |   1.505 |  -79.250 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin dut3/\reg_file_reg[3][4] /CK 
Endpoint:   dut3/\reg_file_reg[3][4] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[3]                        (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.505
- Setup                         0.471
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.834
- Arrival Time                 20.040
= Slack Time                   80.793
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.040
     = Beginpoint Arrival Time           20.040
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance         |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |         |           |       |       |  Time   |   Time   | 
     |--------------------------+---------+-----------+-------+-------+---------+----------| 
     |                          | SI[3] v |           | 0.081 |       |  20.040 |  100.833 | 
     | dut3/\reg_file_reg[3][4] | SI v    | SDFFRQX2M | 0.081 | 0.000 |  20.040 |  100.834 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.793 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -80.764 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -80.647 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -80.441 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -80.251 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -80.181 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -79.859 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -79.686 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -79.573 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -79.491 | 
     | scan_clk_ref_clk_mux_out__L4_I1 | A v -> Y ^  | INVX8M     | 0.281 | 0.198 |   1.501 |  -79.293 | 
     | dut3/\reg_file_reg[3][4]        | CK ^        | SDFFRQX2M  | 0.281 | 0.004 |   1.505 |  -79.289 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin dut5/dut2/\fifo_reg[5][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[5][0] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                         (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.527
- Setup                         0.463
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                 20.011
= Slack Time                   80.853
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time           20.011
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Instance          |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |         |           |       |       |  Time   |   Time   | 
     |---------------------------+---------+-----------+-------+-------+---------+----------| 
     |                           | SI[1] v |           | 0.048 |       |  20.011 |  100.864 | 
     | dut5/dut2/\fifo_reg[5][0] | SI v    | SDFFRQX2M | 0.048 | 0.000 |  20.011 |  100.864 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.853 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -80.823 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -80.706 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -80.500 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -80.311 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -80.241 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -79.919 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -79.745 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -79.633 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -79.550 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   1.523 |  -79.329 | 
     | dut5/dut2/\fifo_reg[5][0]       | CK ^        | SDFFRQX2M  | 0.288 | 0.004 |   1.527 |  -79.326 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin dut5/dut2/\fifo_reg[15][3] /CK 
Endpoint:   dut5/dut2/\fifo_reg[15][3] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[0]                          (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.538
- Setup                         0.460
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.878
- Arrival Time                 20.010
= Slack Time                   80.869
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time           20.010
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance          |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |         |           |       |       |  Time   |   Time   | 
     |----------------------------+---------+-----------+-------+-------+---------+----------| 
     |                            | SI[0] v |           | 0.047 |       |  20.010 |  100.878 | 
     | dut5/dut2/\fifo_reg[15][3] | SI v    | SDFFRQX2M | 0.047 | 0.000 |  20.010 |  100.878 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.868 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -80.839 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -80.722 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -80.516 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -80.326 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -80.256 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -79.934 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -79.761 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -79.648 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -79.566 | 
     | scan_clk_ref_clk_mux_out__L4_I5 | A v -> Y ^  | INVX8M     | 0.306 | 0.233 |   1.536 |  -79.333 | 
     | dut5/dut2/\fifo_reg[15][3]      | CK ^        | SDFFRQX2M  | 0.306 | 0.002 |   1.538 |  -79.331 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin dut3/\reg_file_reg[13][7] /CK 
Endpoint:   dut3/\reg_file_reg[13][7] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[2]                         (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.548
- Setup                         0.455
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.893
- Arrival Time                 20.022
= Slack Time                   80.871
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time           20.022
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Instance          |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |         |           |       |       |  Time   |   Time   | 
     |---------------------------+---------+-----------+-------+-------+---------+----------| 
     |                           | SI[2] v |           | 0.060 |       |  20.022 |  100.893 | 
     | dut3/\reg_file_reg[13][7] | SI v    | SDFFRQX2M | 0.060 | 0.000 |  20.022 |  100.893 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.871 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -80.841 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -80.724 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -80.518 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -80.328 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -80.258 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -79.936 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -79.763 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -79.650 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -79.568 | 
     | scan_clk_ref_clk_mux_out__L4_I7 | A v -> Y ^  | INVX8M     | 0.347 | 0.230 |   1.533 |  -79.338 | 
     | dut3/\reg_file_reg[13][7]       | CK ^        | SDFFRQX2M  | 0.347 | 0.015 |   1.548 |  -79.323 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin dut5/dut1/\wr_ptr_reg[1] /CK 
Endpoint:   dut5/dut1/\wr_ptr_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.505
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.965
- Arrival Time                  4.008
= Slack Time                   96.957
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.957 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.380 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.212 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.156 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.091 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.947 | 
     | dut5/dut1/\wr_ptr_reg[1]             | RN ^        | SDFFRQX2M | 1.181 | 0.019 |   4.008 |  100.965 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.957 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.928 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.811 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.604 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.415 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.345 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.023 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.849 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.737 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.654 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.454 | 
     | dut5/dut1/\wr_ptr_reg[1]        | CK ^        | SDFFRQX2M  | 0.266 | 0.001 |   1.505 |  -95.452 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin dut5/dut1/\wr_ptr_reg[0] /CK 
Endpoint:   dut5/dut1/\wr_ptr_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.506
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.967
- Arrival Time                  4.008
= Slack Time                   96.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.959 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.382 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.214 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.157 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.093 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.948 | 
     | dut5/dut1/\wr_ptr_reg[0]             | RN ^        | SDFFRQX2M | 1.181 | 0.019 |   4.008 |  100.967 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.959 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.929 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.812 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.606 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.417 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.347 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.025 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.851 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.739 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.656 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.455 | 
     | dut5/dut1/\wr_ptr_reg[0]        | CK ^        | SDFFRQX2M  | 0.266 | 0.003 |   1.506 |  -95.452 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin dut5/dut2/\fifo_reg[0][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[0][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.506
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.967
- Arrival Time                  4.008
= Slack Time                   96.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.959 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.382 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.214 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.158 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.093 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.948 | 
     | dut5/dut2/\fifo_reg[0][0]            | RN ^        | SDFFRQX2M | 1.181 | 0.019 |   4.008 |  100.967 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.959 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.930 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.813 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.606 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.417 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.347 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.025 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.851 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.739 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.656 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.455 | 
     | dut5/dut2/\fifo_reg[0][0]       | CK ^        | SDFFRQX2M  | 0.266 | 0.003 |   1.507 |  -95.452 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin dut5/dut2/\fifo_reg[3][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[3][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.506
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.967
- Arrival Time                  4.008
= Slack Time                   96.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.959 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.382 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.214 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.158 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.093 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.948 | 
     | dut5/dut2/\fifo_reg[3][0]            | RN ^        | SDFFRQX2M | 1.181 | 0.019 |   4.008 |  100.967 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.959 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.930 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.813 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.606 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.417 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.347 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.025 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.851 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.739 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.656 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.455 | 
     | dut5/dut2/\fifo_reg[3][0]       | CK ^        | SDFFRQX2M  | 0.266 | 0.003 |   1.507 |  -95.453 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin dut5/dut2/\fifo_reg[1][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[1][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.506
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.967
- Arrival Time                  4.008
= Slack Time                   96.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.959 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.382 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.214 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.158 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.093 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.949 | 
     | dut5/dut2/\fifo_reg[1][0]            | RN ^        | SDFFRQX2M | 1.181 | 0.019 |   4.008 |  100.967 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.959 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.930 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.813 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.606 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.417 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.347 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.025 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.851 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.739 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.657 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.456 | 
     | dut5/dut2/\fifo_reg[1][0]       | CK ^        | SDFFRQX2M  | 0.266 | 0.003 |   1.507 |  -95.453 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin dut5/dut4/\q1_reg[0] /CK 
Endpoint:   dut5/dut4/\q1_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.514
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.974
- Arrival Time                  4.013
= Slack Time                   96.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.961 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.385 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.217 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.160 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.096 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.951 | 
     | dut5/dut4/\q1_reg[0]                 | RN ^        | SDFFRQX2M | 1.181 | 0.024 |   4.013 |  100.974 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.961 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.932 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.815 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.609 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.419 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.349 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.027 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.853 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.741 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.659 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.458 | 
     | dut5/dut4/\q1_reg[0]            | CK ^        | SDFFRQX2M  | 0.266 | 0.010 |   1.514 |  -95.448 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin dut5/dut4/\q1_reg[1] /CK 
Endpoint:   dut5/dut4/\q1_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.514
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.974
- Arrival Time                  4.013
= Slack Time                   96.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.961 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.385 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.217 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.160 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.096 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.951 | 
     | dut5/dut4/\q1_reg[1]                 | RN ^        | SDFFRQX2M | 1.181 | 0.024 |   4.013 |  100.974 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.961 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.932 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.815 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.609 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.419 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.349 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.027 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.854 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.741 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.659 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.458 | 
     | dut5/dut4/\q1_reg[1]            | CK ^        | SDFFRQX2M  | 0.266 | 0.010 |   1.514 |  -95.448 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin dut5/dut4/\q2_reg[1] /CK 
Endpoint:   dut5/dut4/\q2_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.513
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.974
- Arrival Time                  4.012
= Slack Time                   96.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.961 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.385 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.217 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.160 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.096 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.951 | 
     | dut5/dut4/\q2_reg[1]                 | RN ^        | SDFFRQX2M | 1.181 | 0.023 |   4.012 |  100.974 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.961 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.932 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.815 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.609 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.419 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.349 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.027 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.854 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.741 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.659 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.458 | 
     | dut5/dut4/\q2_reg[1]            | CK ^        | SDFFRQX2M  | 0.266 | 0.010 |   1.513 |  -95.448 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin dut5/dut4/\q1_reg[2] /CK 
Endpoint:   dut5/dut4/\q1_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.514
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.974
- Arrival Time                  4.013
= Slack Time                   96.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.962 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.385 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.217 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.160 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.096 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.951 | 
     | dut5/dut4/\q1_reg[2]                 | RN ^        | SDFFRQX2M | 1.181 | 0.024 |   4.013 |  100.974 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.961 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.932 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.815 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.609 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.419 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.349 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.027 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.854 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.741 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.659 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.458 | 
     | dut5/dut4/\q1_reg[2]            | CK ^        | SDFFRQX2M  | 0.266 | 0.010 |   1.514 |  -95.448 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin dut5/dut4/\q2_reg[0] /CK 
Endpoint:   dut5/dut4/\q2_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.513
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.974
- Arrival Time                  4.013
= Slack Time                   96.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.962 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.385 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.217 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.160 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.096 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.951 | 
     | dut5/dut4/\q2_reg[0]                 | RN ^        | SDFFRQX2M | 1.181 | 0.023 |   4.013 |  100.974 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.961 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.932 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.815 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.609 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.419 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.349 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.027 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.854 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.741 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.659 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.458 | 
     | dut5/dut4/\q2_reg[0]            | CK ^        | SDFFRQX2M  | 0.266 | 0.010 |   1.513 |  -95.448 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin dut5/dut4/\q1_reg[3] /CK 
Endpoint:   dut5/dut4/\q1_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.513
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.974
- Arrival Time                  4.012
= Slack Time                   96.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.962 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.385 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.217 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.161 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.096 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.951 | 
     | dut5/dut4/\q1_reg[3]                 | RN ^        | SDFFRQX2M | 1.181 | 0.023 |   4.012 |  100.974 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.962 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.933 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.816 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.609 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.420 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.350 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.028 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.854 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.742 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.659 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.458 | 
     | dut5/dut4/\q1_reg[3]            | CK ^        | SDFFRQX2M  | 0.266 | 0.010 |   1.513 |  -95.449 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin dut5/dut4/\q1_reg[4] /CK 
Endpoint:   dut5/dut4/\q1_reg[4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.513
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.974
- Arrival Time                  4.012
= Slack Time                   96.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.962 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.385 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.217 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.161 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.096 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.951 | 
     | dut5/dut4/\q1_reg[4]                 | RN ^        | SDFFRQX2M | 1.181 | 0.022 |   4.012 |  100.974 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.962 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.933 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.816 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.609 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.420 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.350 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.028 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.854 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.742 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.659 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.458 | 
     | dut5/dut4/\q1_reg[4]            | CK ^        | SDFFRQX2M  | 0.266 | 0.009 |   1.513 |  -95.449 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin dut5/dut4/\q2_reg[3] /CK 
Endpoint:   dut5/dut4/\q2_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.512
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.973
- Arrival Time                  4.011
= Slack Time                   96.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.962 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.385 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.217 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.161 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.096 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.951 | 
     | dut5/dut4/\q2_reg[3]                 | RN ^        | SDFFRQX2M | 1.181 | 0.022 |   4.011 |  100.973 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.962 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.933 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.816 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.609 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.420 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.350 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.028 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.854 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.742 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.659 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.458 | 
     | dut5/dut4/\q2_reg[3]            | CK ^        | SDFFRQX2M  | 0.266 | 0.009 |   1.512 |  -95.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin dut5/dut4/\q2_reg[2] /CK 
Endpoint:   dut5/dut4/\q2_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.513
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.973
- Arrival Time                  4.011
= Slack Time                   96.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.962 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.385 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.217 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.161 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.096 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.951 | 
     | dut5/dut4/\q2_reg[2]                 | RN ^        | SDFFRQX2M | 1.181 | 0.022 |   4.011 |  100.973 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.962 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.933 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.816 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.609 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.420 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.350 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.028 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.854 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.742 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.659 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.459 | 
     | dut5/dut4/\q2_reg[2]            | CK ^        | SDFFRQX2M  | 0.266 | 0.009 |   1.513 |  -95.449 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin dut5/dut4/\q2_reg[4] /CK 
Endpoint:   dut5/dut4/\q2_reg[4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.512
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.973
- Arrival Time                  4.011
= Slack Time                   96.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.962 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.385 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.217 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.161 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.096 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.951 | 
     | dut5/dut4/\q2_reg[4]                 | RN ^        | SDFFRQX2M | 1.181 | 0.021 |   4.011 |  100.973 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.962 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.933 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.816 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.609 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.420 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.350 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.028 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.854 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.742 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.660 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.459 | 
     | dut5/dut4/\q2_reg[4]            | CK ^        | SDFFRQX2M  | 0.266 | 0.009 |   1.512 |  -95.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin dut5/dut2/\fifo_reg[0][7] /CK 
Endpoint:   dut5/dut2/\fifo_reg[0][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.509
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.970
- Arrival Time                  4.008
= Slack Time                   96.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.963 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.386 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.218 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.161 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.097 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.952 | 
     | dut5/dut2/\fifo_reg[0][7]            | RN ^        | SDFFRQX2M | 1.181 | 0.018 |   4.008 |  100.970 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.962 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.933 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.816 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.610 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.420 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.350 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.028 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.855 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.742 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.660 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.459 | 
     | dut5/dut2/\fifo_reg[0][7]       | CK ^        | SDFFRQX2M  | 0.266 | 0.006 |   1.509 |  -95.453 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin dut5/dut1/\wr_ptr_reg[2] /CK 
Endpoint:   dut5/dut1/\wr_ptr_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.512
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.973
- Arrival Time                  4.010
= Slack Time                   96.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.963 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.386 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.218 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.161 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.097 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.952 | 
     | dut5/dut1/\wr_ptr_reg[2]             | RN ^        | SDFFRQX2M | 1.181 | 0.020 |   4.010 |  100.973 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.963 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.933 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.816 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.610 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.421 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.351 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.029 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.855 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.743 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.660 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.459 | 
     | dut5/dut1/\wr_ptr_reg[2]        | CK ^        | SDFFRQX2M  | 0.266 | 0.008 |   1.512 |  -95.451 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin dut5/dut1/\wr_ptr_reg[3] /CK 
Endpoint:   dut5/dut1/\wr_ptr_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.512
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.972
- Arrival Time                  4.009
= Slack Time                   96.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.963 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.386 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.218 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.162 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.097 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.953 | 
     | dut5/dut1/\wr_ptr_reg[3]             | RN ^        | SDFFRQX2M | 1.181 | 0.020 |   4.009 |  100.972 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.963 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.934 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.817 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.610 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.421 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.351 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.029 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.855 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.743 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.660 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.460 | 
     | dut5/dut1/\wr_ptr_reg[3]        | CK ^        | SDFFRQX2M  | 0.266 | 0.008 |   1.512 |  -95.451 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin dut5/dut2/\fifo_reg[2][7] /CK 
Endpoint:   dut5/dut2/\fifo_reg[2][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.510
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.971
- Arrival Time                  4.007
= Slack Time                   96.964
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.964 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.387 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.219 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.163 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.099 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.954 | 
     | dut5/dut2/\fifo_reg[2][7]            | RN ^        | SDFFRQX2M | 1.181 | 0.017 |   4.007 |  100.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.964 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.935 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.818 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.612 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.422 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.352 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.030 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.856 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.744 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.662 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.461 | 
     | dut5/dut2/\fifo_reg[2][7]       | CK ^        | SDFFRQX2M  | 0.266 | 0.007 |   1.510 |  -95.454 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin dut5/dut1/\wr_ptr_reg[4] /CK 
Endpoint:   dut5/dut1/\wr_ptr_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.511
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.972
- Arrival Time                  4.008
= Slack Time                   96.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.965 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.388 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.220 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.163 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.099 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.954 | 
     | dut5/dut1/\wr_ptr_reg[4]             | RN ^        | SDFFRQX2M | 1.181 | 0.018 |   4.008 |  100.972 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.964 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.935 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.818 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.612 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.422 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.352 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.030 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.857 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.744 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.662 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.461 | 
     | dut5/dut1/\wr_ptr_reg[4]        | CK ^        | SDFFRQX2M  | 0.266 | 0.008 |   1.511 |  -95.453 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin dut5/dut2/\fifo_reg[2][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[2][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.511
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.972
- Arrival Time                  4.007
= Slack Time                   96.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.965 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.388 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.220 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.163 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.099 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.954 | 
     | dut5/dut2/\fifo_reg[2][0]            | RN ^        | SDFFRQX2M | 1.181 | 0.018 |   4.007 |  100.972 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.965 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.935 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.818 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.612 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.422 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.352 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.030 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.857 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.744 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.662 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   1.504 |  -95.461 | 
     | dut5/dut2/\fifo_reg[2][0]       | CK ^        | SDFFRQX2M  | 0.266 | 0.007 |   1.511 |  -95.453 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin dut5/dut2/\fifo_reg[3][5] /CK 
Endpoint:   dut5/dut2/\fifo_reg[3][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.525
- Setup                         0.335
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.990
- Arrival Time                  4.008
= Slack Time                   96.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.981 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.405 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.237 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.180 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.116 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.971 | 
     | dut5/dut2/\fifo_reg[3][5]            | RN ^        | SDFFRQX2M | 1.181 | 0.019 |   4.008 |  100.990 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.981 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.952 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.835 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.629 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.439 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.369 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.047 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.874 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.761 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.679 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   1.523 |  -95.458 | 
     | dut5/dut2/\fifo_reg[3][5]       | CK ^        | SDFFRQX2M  | 0.288 | 0.002 |   1.525 |  -95.456 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin dut5/dut2/\fifo_reg[4][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[4][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.526
- Setup                         0.335
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.991
- Arrival Time                  4.008
= Slack Time                   96.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.982 | 
     | scan_rst1_mux/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.531 | 0.423 |   0.423 |   97.406 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.189 | 0.832 |   1.255 |   98.238 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.192 | 0.943 |   2.199 |   99.181 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M | 1.184 | 0.936 |   3.134 |  100.117 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 1.181 | 0.855 |   3.989 |  100.972 | 
     | dut5/dut2/\fifo_reg[4][0]            | RN ^        | SDFFRQX2M | 1.181 | 0.019 |   4.008 |  100.991 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.982 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.029 |   0.029 |  -96.953 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.056 | 0.117 |   0.146 |  -96.836 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.214 | 0.206 |   0.353 |  -96.630 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.115 | 0.189 |   0.542 |  -96.440 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   0.612 |  -96.370 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.336 | 0.322 |   0.934 |  -96.048 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.174 |   1.108 |  -95.875 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   1.220 |  -95.762 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   1.303 |  -95.680 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   1.523 |  -95.459 | 
     | dut5/dut2/\fifo_reg[4][0]       | CK ^        | SDFFRQX2M  | 0.288 | 0.003 |   1.526 |  -95.456 | 
     +-------------------------------------------------------------------------------------------------+ 

