	component lacheze_lab2_qsys is
		port (
			clk_clk                             : in  std_logic                    := 'X'; -- clk
			pio7seg0_external_connection_export : out std_logic_vector(3 downto 0);        -- export
			pio7seg1_external_connection_export : out std_logic_vector(3 downto 0);        -- export
			pio7seg2_external_connection_export : out std_logic_vector(3 downto 0);        -- export
			reset_reset_n                       : in  std_logic                    := 'X'  -- reset_n
		);
	end component lacheze_lab2_qsys;

