
*** Running vivado
    with args -log NanoProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NanoProcessor.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source NanoProcessor.tcl -notrace
Command: synth_design -top NanoProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 358.539 ; gain = 99.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:17]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Slow_Clk.vhd:6' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Slow_Clk.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Slow_Clk.vhd:11]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/ProgramCounter.vhd:4' bound to instance 'ProgramCounter_0' of component 'ProgramCounter' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:128]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/ProgramCounter.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (2#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/ProgramCounter.vhd:11]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Program_ROM.vhd:5' bound to instance 'Program_ROM_0' of component 'Program_ROM' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:134]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Program_ROM.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (3#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Program_ROM.vhd:11]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:139]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (4#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:17]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Register_Bank.vhd:6' bound to instance 'Register_Bank_0' of component 'Register_Bank' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:151]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Register_Bank.vhd:14]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder' of component 'Decoder_3_to_8' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Register_Bank.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (5#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Decoder_3_to_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (6#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Reg.vhd:4' bound to instance 'Reg_0' of component 'Reg' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Register_Bank.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Reg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg' (7#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Reg.vhd:11]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Reg.vhd:4' bound to instance 'reg_inst' of component 'Reg' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Register_Bank.vhd:48]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Reg.vhd:4' bound to instance 'reg_inst' of component 'Reg' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Register_Bank.vhd:48]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Reg.vhd:4' bound to instance 'reg_inst' of component 'Reg' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Register_Bank.vhd:48]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Reg.vhd:4' bound to instance 'reg_inst' of component 'Reg' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Register_Bank.vhd:48]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Reg.vhd:4' bound to instance 'reg_inst' of component 'Reg' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Register_Bank.vhd:48]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Reg.vhd:4' bound to instance 'reg_inst' of component 'Reg' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Register_Bank.vhd:48]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/Reg.vhd:4' bound to instance 'reg_inst' of component 'Reg' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Register_Bank.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (8#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Register_Bank.vhd:14]
INFO: [Synth 8-3491] module 'Mux_8_to_4' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Mux_8_to_4.vhd:4' bound to instance 'Mux_8_to_4_A' of component 'Mux_8_to_4' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_4' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Mux_8_to_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_4' (9#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Mux_8_to_4.vhd:18]
INFO: [Synth 8-3491] module 'Mux_8_to_4' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Mux_8_to_4.vhd:4' bound to instance 'Mux_8_to_4_B' of component 'Mux_8_to_4' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:170]
INFO: [Synth 8-3491] module 'bit4_Add_Sub_Unit' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/bit4_Add_Sub_Unit.vhd:4' bound to instance 'bit4_Add_Sub_Unit_0' of component 'bit4_Add_Sub_Unit' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:182]
INFO: [Synth 8-638] synthesizing module 'bit4_Add_Sub_Unit' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/bit4_Add_Sub_Unit.vhd:13]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/bit4_Add_Sub_Unit.vhd:32]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/HA.vhd:4' bound to instance 'HA_0' of component 'HA' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/FA.vhd:25]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (10#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/HA.vhd:4' bound to instance 'HA_1' of component 'HA' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/FA.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'FA' (11#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/bit4_Add_Sub_Unit.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/bit4_Add_Sub_Unit.vhd:48]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_Components/imports/new/FA.vhd:4' bound to instance 'FA_3' of component 'FA' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/bit4_Add_Sub_Unit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'bit4_Add_Sub_Unit' (12#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/bit4_Add_Sub_Unit.vhd:13]
INFO: [Synth 8-3491] module 'Mux_2_to_4' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Mux_2_to_4.vhd:4' bound to instance 'Mux_2_to_4_0' of component 'Mux_2_to_4' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:190]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_4' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Mux_2_to_4.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_4' (13#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Mux_2_to_4.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_3' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Mux_2_to_3.vhd:4' bound to instance 'Mux_2_to_3_0' of component 'Mux_2_to_3' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_3' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Mux_2_to_3.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_3' (14#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/Mux_2_to_3.vhd:11]
INFO: [Synth 8-3491] module 'bit3_Adder' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/bit3_Adder.vhd:4' bound to instance 'bit3_Adder_0' of component 'bit3_Adder' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:202]
INFO: [Synth 8-638] synthesizing module 'bit3_Adder' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/bit3_Adder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'bit3_Adder' (15#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/bit3_Adder.vhd:9]
INFO: [Synth 8-3491] module 'LUT_11_7' declared at 'D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/LUT _11_7.vhd:5' bound to instance 'LUT_11_7_0' of component 'LUT_11_7' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:206]
INFO: [Synth 8-638] synthesizing module 'LUT_11_7' [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/LUT _11_7.vhd:12]
INFO: [Synth 8-226] default block is never used [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/LUT _11_7.vhd:67]
WARNING: [Synth 8-614] signal 'sevenSegment_ROM' is read in the process but is not in the sensitivity list [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/LUT _11_7.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'LUT_11_7' (16#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/LUT _11_7.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (17#1) [D:/Github repository/NanoProcessor/nanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 413.340 ; gain = 154.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 413.340 ; gain = 154.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 413.340 ; gain = 154.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Github repository/NanoProcessor/Basys3Labs.xdc]
Finished Parsing XDC File [D:/Github repository/NanoProcessor/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Github repository/NanoProcessor/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NanoProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NanoProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 744.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 744.742 ; gain = 485.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 744.742 ; gain = 485.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 744.742 ; gain = 485.969
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clk_status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Second_Program" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "First_Program" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 744.742 ; gain = 485.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module bit4_Add_Sub_Unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Mux_2_to_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Mux_2_to_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module bit3_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module LUT_11_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "LUT_11_7_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LUT_11_7_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design NanoProcessor has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port anode[2] driven by constant 1
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_0/Q_reg[3]' (FD) to 'Register_Bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_0/Q_reg[2]' (FD) to 'Register_Bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_0/Q_reg[1]' (FD) to 'Register_Bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_0/Q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_0/Q_reg[0]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 744.742 ; gain = 485.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 744.742 ; gain = 485.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 755.312 ; gain = 496.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/gen_regs[4].reg_inst/Q_reg[1]' (FDE) to 'Register_Bank_0/gen_regs[3].reg_inst/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/gen_regs[4].reg_inst/Q_reg[0]' (FDE) to 'Register_Bank_0/gen_regs[3].reg_inst/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/gen_regs[3].reg_inst/Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/gen_regs[3].reg_inst/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/gen_regs[4].reg_inst/Q_reg[2]' (FDE) to 'Register_Bank_0/gen_regs[3].reg_inst/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/gen_regs[3].reg_inst/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/gen_regs[4].reg_inst/Q_reg[3]' (FDE) to 'Register_Bank_0/gen_regs[3].reg_inst/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/gen_regs[3].reg_inst/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/gen_regs[3].reg_inst/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/gen_regs[3].reg_inst/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/gen_regs[3].reg_inst/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/gen_regs[3].reg_inst/Q_reg[3]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 756.113 ; gain = 497.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 756.113 ; gain = 497.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 756.113 ; gain = 497.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 756.113 ; gain = 497.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 756.113 ; gain = 497.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 756.113 ; gain = 497.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 756.113 ; gain = 497.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |     2|
|5     |LUT3   |     3|
|6     |LUT4   |    19|
|7     |LUT5   |    28|
|8     |LUT6   |    27|
|9     |FDRE   |    60|
|10    |IBUF   |     3|
|11    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+---------------+------+
|      |Instance                   |Module         |Cells |
+------+---------------------------+---------------+------+
|1     |top                        |               |   171|
|2     |  LUT_11_7_0               |LUT_11_7       |    55|
|3     |  ProgramCounter_0         |ProgramCounter |    62|
|4     |  Register_Bank_0          |Register_Bank  |    27|
|5     |    \gen_regs[1].reg_inst  |Reg            |     4|
|6     |    \gen_regs[2].reg_inst  |Reg_0          |     4|
|7     |    \gen_regs[5].reg_inst  |Reg_1          |     4|
|8     |    \gen_regs[6].reg_inst  |Reg_2          |     4|
|9     |    \gen_regs[7].reg_inst  |Reg_3          |    11|
|10    |  Slow_Clk_0               |Slow_Clk       |     6|
+------+---------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 756.113 ; gain = 497.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 756.113 ; gain = 165.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 756.113 ; gain = 497.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 756.113 ; gain = 510.355
INFO: [Common 17-1381] The checkpoint 'D:/Github repository/NanoProcessor/nanoProcessor.runs/synth_1/NanoProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NanoProcessor_utilization_synth.rpt -pb NanoProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 756.113 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 15 21:35:07 2025...
