axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../../../apps/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../../../apps/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../apps/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../apps/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../apps/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../apps/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../apps/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_if.sv,
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../apps/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/clk_vip_if.sv,
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../apps/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/rst_vip_if.sv,
xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../apps/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../apps/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../apps/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../apps/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
channel_Q3_14_to_Q2_14_0_0.v,verilog,xil_defaultlib,../../../bd/channel/ip/channel_Q3_14_to_Q2_14_0_0/sim/channel_Q3_14_to_Q2_14_0_0.v,
channel_Q3_14_to_Q2_14_1_0.v,verilog,xil_defaultlib,../../../bd/channel/ip/channel_Q3_14_to_Q2_14_1_0/sim/channel_Q3_14_to_Q2_14_1_0.v,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_10,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd,
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_6,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd,
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_4,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_6,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
xbip_dsp48_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_addsub_v3_0_6,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd,
xbip_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_addsub_v3_0_6,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd,
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_14,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd,
xbip_bram18k_v3_0_vh_rfs.vhd,vhdl,xbip_bram18k_v3_0_6,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd,
mult_gen_v12_0_vh_rfs.vhd,vhdl,mult_gen_v12_0_16,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/ce84/hdl/mult_gen_v12_0_vh_rfs.vhd,
axi_utils_v2_0_vh_rfs.vhd,vhdl,axi_utils_v2_0_6,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd,
cordic_v6_0_vh_rfs.vhd,vhdl,cordic_v6_0_16,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/5bf0/hdl/cordic_v6_0_vh_rfs.vhd,
channel_cordic_0_0.vhd,vhdl,xil_defaultlib,../../../bd/channel/ip/channel_cordic_0_0/sim/channel_cordic_0_0.vhd,
xbip_dsp48_multadd_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_multadd_v3_0_6,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd,
dds_compiler_v6_0_vh_rfs.vhd,vhdl,dds_compiler_v6_0_20,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/398e/hdl/dds_compiler_v6_0_vh_rfs.vhd,
channel_dds_compiler_0_0.vhd,vhdl,xil_defaultlib,../../../bd/channel/ip/channel_dds_compiler_0_0/sim/channel_dds_compiler_0_0.vhd,
channel_ff_0_0.v,verilog,xil_defaultlib,../../../bd/channel/ip/channel_ff_0_0/sim/channel_ff_0_0.v,
channel_ff_1_0.v,verilog,xil_defaultlib,../../../bd/channel/ip/channel_ff_1_0/sim/channel_ff_1_0.v,
channel_ff_2_0.v,verilog,xil_defaultlib,../../../bd/channel/ip/channel_ff_2_0/sim/channel_ff_2_0.v,
fir_compiler_v7_2_vh_rfs.vhd,vhdl,fir_compiler_v7_2_14,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/cc9c/hdl/fir_compiler_v7_2_vh_rfs.vhd,
channel_fir_compiler_0_0.vhd,vhdl,xil_defaultlib,../../../bd/channel/ip/channel_fir_compiler_0_0/sim/channel_fir_compiler_0_0.vhd,
channel_fir_compiler_1_0.vhd,vhdl,xil_defaultlib,../../../bd/channel/ip/channel_fir_compiler_1_0/sim/channel_fir_compiler_1_0.vhd,
channel_mult_gen_0_0.vhd,vhdl,xil_defaultlib,../../../bd/channel/ip/channel_mult_gen_0_0/sim/channel_mult_gen_0_0.vhd,
channel_mult_gen_1_0.vhd,vhdl,xil_defaultlib,../../../bd/channel/ip/channel_mult_gen_1_0/sim/channel_mult_gen_1_0.vhd,
channel_signal_spliter_0_0.v,verilog,xil_defaultlib,../../../bd/channel/ip/channel_signal_spliter_0_0/sim/channel_signal_spliter_0_0.v,
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_3,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v,
channel_xlconcat_2_0.v,verilog,xil_defaultlib,../../../bd/channel/ip/channel_xlconcat_2_0/sim/channel_xlconcat_2_0.v,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_2,../../../../4_frequency_counter.srcs/sources_1/bd/channel/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v,
channel_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/channel/ip/channel_xlslice_0_0/sim/channel_xlslice_0_0.v,
channel_xlslice_5_0.v,verilog,xil_defaultlib,../../../bd/channel/ip/channel_xlslice_5_0/sim/channel_xlslice_5_0.v,
channel_xlslice_6_0.v,verilog,xil_defaultlib,../../../bd/channel/ip/channel_xlslice_6_0/sim/channel_xlslice_6_0.v,
channel_xlslice_7_0.v,verilog,xil_defaultlib,../../../bd/channel/ip/channel_xlslice_7_0/sim/channel_xlslice_7_0.v,
channel_xlslice_1_1.v,verilog,xil_defaultlib,../../../bd/channel/ip/channel_xlslice_1_1/sim/channel_xlslice_1_1.v,
channel_xlslice_1_2.v,verilog,xil_defaultlib,../../../bd/channel/ip/channel_xlslice_1_2/sim/channel_xlslice_1_2.v,
channel.v,verilog,xil_defaultlib,../../../bd/channel/sim/channel.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
