
---------- Begin Simulation Statistics ----------
final_tick                               202732624000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 418751                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661132                       # Number of bytes of host memory used
host_op_rate                                   418767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   238.81                       # Real time elapsed on the host
host_tick_rate                              848944786                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003793                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.202733                       # Number of seconds simulated
sim_ticks                                202732624000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003793                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.027326                       # CPI: cycles per instruction
system.cpu.discardedOps                         21361                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        87486717                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.493261                       # IPC: instructions per cycle
system.cpu.numCycles                        202732624                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995768     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892130     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115786     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003793                       # Class of committed instruction
system.cpu.tickCycles                       115245907                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       739832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1484000                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        23284                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       831007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1662509                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            240                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  607020                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604804                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               848                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602687                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601502                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.803381                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     599                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             387                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                173                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              214                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47181235                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47181235                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47181284                       # number of overall hits
system.cpu.dcache.overall_hits::total        47181284                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1613719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1613719                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1613735                       # number of overall misses
system.cpu.dcache.overall_misses::total       1613735                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 168490626000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 168490626000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 168490626000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 168490626000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48794954                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48794954                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795019                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795019                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033071                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033072                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033072                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 104411.378933                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104411.378933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 104410.343706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 104410.343706                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       807448                       # number of writebacks
system.cpu.dcache.writebacks::total            807448                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       782678                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       782678                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       782678                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       782678                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       831041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       831041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       831051                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       831051                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  87116896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  87116896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  87117862000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  87117862000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017031                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104828.637817                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104828.637817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104828.538802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104828.538802                       # average overall mshr miss latency
system.cpu.dcache.replacements                 830796                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35655905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35655905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        46616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2125278000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2125278000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45591.170414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45591.170414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2031530000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2031530000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43585.711221                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43585.711221                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11525330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11525330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1567103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1567103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 166365348000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 166365348000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092433                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092433                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.119695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.119695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106161.080669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106161.080669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       782672                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       782672                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       784431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       784431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  85085366000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  85085366000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.059915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108467.623029                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108467.623029                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           49                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            49                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           65                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           65                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.246154                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.246154                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       966000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       966000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        96600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        96600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.903807                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48012363                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            831052                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.772995                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.903807                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49626099                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49626099                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49675004                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37096815                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161145                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      4246955                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4246955                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4246955                       # number of overall hits
system.cpu.icache.overall_hits::total         4246955                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          451                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            451                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          451                       # number of overall misses
system.cpu.icache.overall_misses::total           451                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39197000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39197000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39197000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39197000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4247406                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4247406                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4247406                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4247406                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000106                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86911.308204                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86911.308204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86911.308204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86911.308204                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          210                       # number of writebacks
system.cpu.icache.writebacks::total               210                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          451                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38295000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38295000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38295000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38295000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84911.308204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84911.308204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84911.308204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84911.308204                       # average overall mshr miss latency
system.cpu.icache.replacements                    210                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4246955                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4246955                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          451                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           451                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39197000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39197000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4247406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4247406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86911.308204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86911.308204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38295000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38295000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84911.308204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84911.308204                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           240.968136                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4247406                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               451                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9417.751663                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   240.968136                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.470641                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.470641                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.470703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4247857                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4247857                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 202732624000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003793                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  115                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                87217                       # number of demand (read+write) hits
system.l2.demand_hits::total                    87332                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 115                       # number of overall hits
system.l2.overall_hits::.cpu.data               87217                       # number of overall hits
system.l2.overall_hits::total                   87332                       # number of overall hits
system.l2.demand_misses::.cpu.inst                336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             743835                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744171                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               336                       # number of overall misses
system.l2.overall_misses::.cpu.data            743835                       # number of overall misses
system.l2.overall_misses::total                744171                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  80544235000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80578647000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34412000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  80544235000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80578647000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           831052                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               831503                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          831052                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              831503                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.745011                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.895052                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.894971                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.745011                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.895052                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.894971                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108282.394617                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108279.746187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 102416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108282.394617                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108279.746187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              739672                       # number of writebacks
system.l2.writebacks::total                    739672                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        743832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744168                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       743832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744168                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27692000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  65667329000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65695021000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27692000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  65667329000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65695021000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.745011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.895049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.894967                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.745011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.895049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.894967                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82416.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88282.473731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88279.825255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82416.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88282.473731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88279.825255                       # average overall mshr miss latency
system.l2.replacements                         740072                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       807448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           807448                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       807448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       807448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          195                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              195                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          195                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             40679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40679                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          743752                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743752                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  80535457000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80535457000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        784431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            784431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.948142                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948142                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108282.676215                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108282.676215                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743752                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743752                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  65660417000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65660417000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.948142                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948142                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88282.676215                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88282.676215                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34412000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34412000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.745011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.745011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102416.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102416.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27692000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27692000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.745011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.745011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82416.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82416.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         46538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           83                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              83                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8778000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8778000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        46621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105759.036145                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105759.036145                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           80                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           80                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6912000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6912000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        86400                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        86400                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.493540                       # Cycle average of tags in use
system.l2.tags.total_refs                     1639222                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744168                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.202758                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.406644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4083.086896                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997435                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          427                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4022618                       # Number of tag accesses
system.l2.tags.data_accesses                  4022618                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1479344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001080713500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        82172                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        82172                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3021071                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1399853                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744168                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     739672                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488336                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479344                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488336                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479344                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  81878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  81878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  82542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  82173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  82172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  82172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        82172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.112301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.004877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.838648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         82171    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         82172                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        82172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.002689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.001748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.184608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              295      0.36%      0.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            81471     99.15%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              405      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         82172                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95253504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94678016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    469.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    467.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  202732488000                       # Total gap between requests
system.mem_ctrls.avgGap                     136626.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95210496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     94676288                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 212141.485427624109                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 469635789.847025334835                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 467000752.676096200943                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487664                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1479344                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19203500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  51278256250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4754333367750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28576.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34468.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3213811.91                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95210496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95253504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94678016                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94678016                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       743832                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         744168                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       739672                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        739672                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       212141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    469635790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        469847931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       212141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       212141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    467009276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       467009276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    467009276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       212141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    469635790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       936857208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488336                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1479317                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        92954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92420                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             23391159750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7441680000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        51297459750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15716.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34466.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1320713                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1314140                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       332799                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   570.701907                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   382.437788                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   414.887527                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5096      1.53%      1.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       131183     39.42%     40.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        12367      3.72%     44.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10908      3.28%     47.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10486      3.15%     51.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        10553      3.17%     54.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         9698      2.91%     57.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        10162      3.05%     60.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       132346     39.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       332799                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95253504                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94676288                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              469.847931                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              467.000753                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1188467280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       631685340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5314316280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3862236240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 16003381680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  46540742820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  38657123520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  112197953160                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   553.428210                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  98762634250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6769620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  97200369750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1187724720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       631286865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5312402760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3859798500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 16003381680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  46510085370                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38682940320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  112187620215                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   553.377241                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  98829543500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6769620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  97133460500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                416                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       739672                       # Transaction distribution
system.membus.trans_dist::CleanEvict              160                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743752                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743752                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           416                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2228168                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2228168                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    189931520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               189931520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744168                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744168    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744168                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7401376000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6912292000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             47072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1547120                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23748                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           784431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          784431                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46621                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1112                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2492900                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2494012                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        84608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    209728000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              209812608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          740072                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94678016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1571575                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014969                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.121429                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1548050     98.50%     98.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23525      1.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1571575                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 202732624000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4893141000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2255000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4155262997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
