
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001da  00800200  00005c2e  00005cc2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00005c2e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000004ce  008003da  008003da  00005e9c  2**0
                  ALLOC
  3 .stab         00011100  00000000  00000000  00005e9c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00008edd  00000000  00000000  00016f9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  0001fe79  2**0
                  CONTENTS, READONLY
  6 .debug_info   00001160  00000000  00000000  0001fe8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001072  00000000  00000000  00020fea  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001d  00000000  00000000  0002205c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006de  00000000  00000000  00022079  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 87 02 	jmp	0x50e	; 0x50e <__ctors_end>
       4:	0c 94 89 27 	jmp	0x4f12	; 0x4f12 <__vector_1>
       8:	0c 94 bb 27 	jmp	0x4f76	; 0x4f76 <__vector_2>
       c:	0c 94 ed 27 	jmp	0x4fda	; 0x4fda <__vector_3>
      10:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      14:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      18:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      1c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      20:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      24:	0c 94 57 27 	jmp	0x4eae	; 0x4eae <__vector_9>
      28:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      2c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      30:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      34:	0c 94 b6 25 	jmp	0x4b6c	; 0x4b6c <__vector_13>
      38:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      3c:	0c 94 b6 25 	jmp	0x4b6c	; 0x4b6c <__vector_13>
      40:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      44:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      48:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      4c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      50:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      54:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      58:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      5c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      60:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      64:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      68:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      6c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      70:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      74:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      78:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      7c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      80:	0c 94 e9 25 	jmp	0x4bd2	; 0x4bd2 <__vector_32>
      84:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      88:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      8c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      90:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      94:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      98:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      9c:	0c 94 f6 04 	jmp	0x9ec	; 0x9ec <__vector_39>
      a0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      a4:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      a8:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      ac:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      b0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      b4:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      b8:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      bc:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      c0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      c4:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      c8:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      cc:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      d0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      d4:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      d8:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      dc:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      e0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      e4:	0c 94 e2 08 	jmp	0x11c4	; 0x11c4 <__vector_57>
      e8:	0c 94 d3 08 	jmp	0x11a6	; 0x11a6 <__vector_58>
      ec:	0c 94 a3 08 	jmp	0x1146	; 0x1146 <__vector_59>
      f0:	0c 94 93 09 	jmp	0x1326	; 0x1326 <__vector_60>
      f4:	0c 94 94 08 	jmp	0x1128	; 0x1128 <__vector_61>
      f8:	0c 94 85 08 	jmp	0x110a	; 0x110a <__vector_62>
      fc:	0c 94 73 08 	jmp	0x10e6	; 0x10e6 <__vector_63>
     100:	0c 94 64 08 	jmp	0x10c8	; 0x10c8 <__vector_64>
     104:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     108:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     10c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     110:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     114:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     118:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     11c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     120:	18 0b       	sbc	r17, r24
     122:	25 0b       	sbc	r18, r21
     124:	32 0b       	sbc	r19, r18
     126:	3f 0b       	sbc	r19, r31
     128:	4c 0b       	sbc	r20, r28
     12a:	59 0b       	sbc	r21, r25
     12c:	66 0b       	sbc	r22, r22
     12e:	89 0b       	sbc	r24, r25
     130:	97 0b       	sbc	r25, r23
     132:	a5 0b       	sbc	r26, r21
     134:	b3 0b       	sbc	r27, r19
     136:	c1 0b       	sbc	r28, r17
     138:	cf 0b       	sbc	r28, r31
     13a:	dd 0b       	sbc	r29, r29
     13c:	00 0c       	add	r0, r0
     13e:	02 0c       	add	r0, r2
     140:	04 0c       	add	r0, r4
     142:	06 0c       	add	r0, r6
     144:	08 0c       	add	r0, r8
     146:	0a 0c       	add	r0, r10
     148:	0c 0c       	add	r0, r12
     14a:	2b 0c       	add	r2, r11
     14c:	4e 0c       	add	r4, r14
     14e:	72 0c       	add	r7, r2
     150:	95 0c       	add	r9, r5
     152:	b8 0c       	add	r11, r8
     154:	db 0c       	add	r13, r11
     156:	fe 0c       	add	r15, r14
     158:	38 0d       	add	r19, r8
     15a:	4a 0d       	add	r20, r10
     15c:	5c 0d       	add	r21, r12
     15e:	6e 0d       	add	r22, r14
     160:	80 0d       	add	r24, r0
     162:	92 0d       	add	r25, r2
     164:	a4 0d       	add	r26, r4
     166:	c2 0d       	add	r28, r2
     168:	cf 0d       	add	r28, r15
     16a:	dc 0d       	add	r29, r12
     16c:	e9 0d       	add	r30, r9
     16e:	f6 0d       	add	r31, r6
     170:	03 0e       	add	r0, r19
     172:	10 0e       	add	r1, r16
     174:	0f 15       	cp	r16, r15
     176:	15 15       	cp	r17, r5
     178:	18 15       	cp	r17, r8
     17a:	1b 15       	cp	r17, r11
     17c:	1e 15       	cp	r17, r14
     17e:	21 15       	cp	r18, r1
     180:	27 15       	cp	r18, r7
     182:	24 15       	cp	r18, r4
     184:	2a 15       	cp	r18, r10
     186:	2d 15       	cp	r18, r13
     188:	30 15       	cp	r19, r0
     18a:	39 15       	cp	r19, r9
     18c:	3c 15       	cp	r19, r12
     18e:	3f 15       	cp	r19, r15
     190:	42 15       	cp	r20, r2
     192:	36 15       	cp	r19, r6
     194:	0c 15       	cp	r16, r12
     196:	12 15       	cp	r17, r2
     198:	45 15       	cp	r20, r5
     19a:	48 15       	cp	r20, r8
     19c:	33 15       	cp	r19, r3
     19e:	09 15       	cp	r16, r9
     1a0:	31 16       	cp	r3, r17
     1a2:	34 16       	cp	r3, r20
     1a4:	3f 16       	cp	r3, r31
     1a6:	44 16       	cp	r4, r20
     1a8:	4b 16       	cp	r4, r27
     1aa:	54 16       	cp	r5, r20
     1ac:	57 16       	cp	r5, r23
     1ae:	5c 16       	cp	r5, r28
     1b0:	63 16       	cp	r6, r19
     1b2:	6c 16       	cp	r6, r28

000001b4 <__trampolines_end>:
     1b4:	0d 0a       	sbc	r0, r29
     1b6:	4e 61       	ori	r20, 0x1E	; 30
     1b8:	6e 6f       	ori	r22, 0xFE	; 254
     1ba:	2d 52       	subi	r18, 0x2D	; 45
     1bc:	4b 20       	and	r4, r11
     1be:	54 61       	ori	r21, 0x14	; 20
     1c0:	73 6b       	ori	r23, 0xB3	; 179
     1c2:	20 53       	subi	r18, 0x30	; 48
     1c4:	74 61       	ori	r23, 0x14	; 20
     1c6:	74 69       	ori	r23, 0x94	; 148
     1c8:	73 74       	andi	r23, 0x43	; 67
     1ca:	69 63       	ori	r22, 0x39	; 57
     1cc:	73 3a       	cpi	r23, 0xA3	; 163
     1ce:	0d 0a       	sbc	r0, r29
	...

000001d1 <__c.3336>:
     1d1:	0d 0a 00                                            ...

000001d4 <__c.3334>:
     1d4:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     1e4:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

000001f1 <__c.3332>:
     1f1:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     201:	61 74 69 6f 6e 73 3a 20 00                          ations: .

0000020a <__c.3330>:
     20a:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     21a:	3a 20 00                                            : .

0000021d <__c.3328>:
     21d:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

0000022d <__c.3326>:
     22d:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     23d:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

00000248 <__c.3324>:
     248:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

00000259 <__c.3322>:
     259:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     269:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

0000027a <__c.3320>:
     27a:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     28a:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

00000295 <__c.3318>:
     295:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

000002a0 <__c.3420>:
     2a0:	55 4e 4b 4f 57 4e 00                                UNKOWN.

000002a7 <__c.3417>:
     2a7:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

000002b6 <__c.3414>:
     2b6:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

000002c7 <__c.3411>:
     2c7:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     2d7:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

000002e2 <__c.3408>:
     2e2:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     2f2:	20 53 69 67 6e 61 6c 00                              Signal.

000002fa <__c.3405>:
     2fa:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     30a:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

0000031a <__c.3402>:
     31a:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     32a:	72 6f 72 00                                         ror.

0000032e <__c.3399>:
     32e:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

0000033f <__c.3396>:
     33f:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     34f:	61 72 74 00                                         art.

00000353 <__c.3393>:
     353:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

00000362 <__c.3390>:
     362:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     372:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

0000037d <__c.3387>:
     37d:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000389 <__c.3384>:
     389:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     399:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     3a9:	20 6f 6b 3f 00                                       ok?.

000003ae <__c.3381>:
     3ae:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     3be:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

000003cc <__c.3378>:
     3cc:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     3dc:	72 74 00                                            rt.

000003df <__c.3375>:
     3df:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     3ef:	49 44 00                                            ID.

000003f2 <__c.3372>:
     3f2:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     402:	20 57 61 6b 65 75 70 00                              Wakeup.

0000040a <__c.3369>:
     40a:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     41a:	6c 61 74 65 64 00                                   lated.

00000420 <__c.3366>:
     420:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     430:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

0000043b <__c.3363>:
     43b:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     44b:	69 6e 74 65 72 00                                   inter.

00000451 <__c.3360>:
     451:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     461:	6c 6f 77 00                                         low.

00000465 <__c.3357>:
     465:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     475:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     485:	6e 6f 75 67 68 21 00                                nough!.

0000048c <__c.3353>:
     48c:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     49c:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     4ac:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     4bc:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

000004c8 <__c.3350>:
     4c8:	29 3a 20 00                                         ): .

000004cc <__c.3348>:
     4cc:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

000004d8 <__c.3341>:
     4d8:	4e 52 4b 20 52 65 62 6f 6f 74 2e 2e 2e 0d 0a 00     NRK Reboot......

000004e8 <__c.3249>:
     4e8:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

000004f7 <__c.2228>:
     4f7:	45 46 47 65 66 67 00                                EFGefg.

000004fe <__c.2222>:
     4fe:	20 2b 2d 2e 30 31 32 33 34 35 36 37 38 39 68 00      +-.0123456789h.

0000050e <__ctors_end>:
     50e:	11 24       	eor	r1, r1
     510:	1f be       	out	0x3f, r1	; 63
     512:	cf ef       	ldi	r28, 0xFF	; 255
     514:	d1 e4       	ldi	r29, 0x41	; 65
     516:	de bf       	out	0x3e, r29	; 62
     518:	cd bf       	out	0x3d, r28	; 61

0000051a <__do_copy_data>:
     51a:	13 e0       	ldi	r17, 0x03	; 3
     51c:	a0 e0       	ldi	r26, 0x00	; 0
     51e:	b2 e0       	ldi	r27, 0x02	; 2
     520:	ee e2       	ldi	r30, 0x2E	; 46
     522:	fc e5       	ldi	r31, 0x5C	; 92
     524:	00 e0       	ldi	r16, 0x00	; 0
     526:	0b bf       	out	0x3b, r16	; 59
     528:	02 c0       	rjmp	.+4      	; 0x52e <__do_copy_data+0x14>
     52a:	07 90       	elpm	r0, Z+
     52c:	0d 92       	st	X+, r0
     52e:	aa 3d       	cpi	r26, 0xDA	; 218
     530:	b1 07       	cpc	r27, r17
     532:	d9 f7       	brne	.-10     	; 0x52a <__do_copy_data+0x10>

00000534 <__do_clear_bss>:
     534:	18 e0       	ldi	r17, 0x08	; 8
     536:	aa ed       	ldi	r26, 0xDA	; 218
     538:	b3 e0       	ldi	r27, 0x03	; 3
     53a:	01 c0       	rjmp	.+2      	; 0x53e <.do_clear_bss_start>

0000053c <.do_clear_bss_loop>:
     53c:	1d 92       	st	X+, r1

0000053e <.do_clear_bss_start>:
     53e:	a8 3a       	cpi	r26, 0xA8	; 168
     540:	b1 07       	cpc	r27, r17
     542:	e1 f7       	brne	.-8      	; 0x53c <.do_clear_bss_loop>
     544:	0e 94 02 29 	call	0x5204	; 0x5204 <main>
     548:	0c 94 15 2e 	jmp	0x5c2a	; 0x5c2a <_exit>

0000054c <__bad_interrupt>:
     54c:	0c 94 ac 25 	jmp	0x4b58	; 0x4b58 <__vector_default>

00000550 <Task_Accelorometer>:

/* prints out data received from the adxl345 */
void Task_Accelorometer()
{
  while(1){
    messageBuf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     550:	16 ea       	ldi	r17, 0xA6	; 166
    messageBuf[1] = ADXL345_REGISTER_XLSB;
     552:	02 e3       	ldi	r16, 0x32	; 50
    TWI_Start_Transceiver_With_Data(messageBuf, 2);

    /* Read 7 bytes from the data registers, starting with the LSB of X */
    messageBuf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     554:	87 ea       	ldi	r24, 0xA7	; 167
     556:	f8 2e       	mov	r15, r24
    TWI_Start_Transceiver_With_Data(messageBuf, 7);
    /* if successful, print data received */
    /* data comes in like so: x1, x0, y1, y0, z1, z0, sign extended format */
    /* the 0th byte of every axis represents its sign */
    if (TWI_Get_Data_From_Transceiver(messageBuf, 7)){ 
      printf("ADXL: x0:%x x1:%x y0:%x y1:%x z0:%x z1:%x \r\n",messageBuf[2],messageBuf[1],messageBuf[4],messageBuf[3],messageBuf[6],messageBuf[5]);
     558:	c8 e6       	ldi	r28, 0x68	; 104
     55a:	d2 e0       	ldi	r29, 0x02	; 2

/* prints out data received from the adxl345 */
void Task_Accelorometer()
{
  while(1){
    messageBuf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     55c:	10 93 01 07 	sts	0x0701, r17
    messageBuf[1] = ADXL345_REGISTER_XLSB;
     560:	00 93 02 07 	sts	0x0702, r16
    TWI_Start_Transceiver_With_Data(messageBuf, 2);
     564:	62 e0       	ldi	r22, 0x02	; 2
     566:	81 e0       	ldi	r24, 0x01	; 1
     568:	97 e0       	ldi	r25, 0x07	; 7
     56a:	0e 94 b0 04 	call	0x960	; 0x960 <TWI_Start_Transceiver_With_Data>

    /* Read 7 bytes from the data registers, starting with the LSB of X */
    messageBuf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     56e:	f0 92 01 07 	sts	0x0701, r15
    /* set the rest of the messagebuf to 0, probably not necessary */
    messageBuf[1] = 0;
     572:	10 92 02 07 	sts	0x0702, r1
    messageBuf[2] = 0;
     576:	10 92 03 07 	sts	0x0703, r1
    messageBuf[3] = 0;
     57a:	10 92 04 07 	sts	0x0704, r1
    messageBuf[4] = 0;
     57e:	10 92 05 07 	sts	0x0705, r1
    messageBuf[5] = 0;
     582:	10 92 06 07 	sts	0x0706, r1
    messageBuf[6] = 0; 
     586:	10 92 07 07 	sts	0x0707, r1
    TWI_Start_Transceiver_With_Data(messageBuf, 7);
     58a:	67 e0       	ldi	r22, 0x07	; 7
     58c:	81 e0       	ldi	r24, 0x01	; 1
     58e:	97 e0       	ldi	r25, 0x07	; 7
     590:	0e 94 b0 04 	call	0x960	; 0x960 <TWI_Start_Transceiver_With_Data>
    /* if successful, print data received */
    /* data comes in like so: x1, x0, y1, y0, z1, z0, sign extended format */
    /* the 0th byte of every axis represents its sign */
    if (TWI_Get_Data_From_Transceiver(messageBuf, 7)){ 
     594:	67 e0       	ldi	r22, 0x07	; 7
     596:	81 e0       	ldi	r24, 0x01	; 1
     598:	97 e0       	ldi	r25, 0x07	; 7
     59a:	0e 94 df 04 	call	0x9be	; 0x9be <TWI_Get_Data_From_Transceiver>
     59e:	88 23       	and	r24, r24
     5a0:	21 f1       	breq	.+72     	; 0x5ea <Task_Accelorometer+0x9a>
      printf("ADXL: x0:%x x1:%x y0:%x y1:%x z0:%x z1:%x \r\n",messageBuf[2],messageBuf[1],messageBuf[4],messageBuf[3],messageBuf[6],messageBuf[5]);
     5a2:	80 91 06 07 	lds	r24, 0x0706
     5a6:	1f 92       	push	r1
     5a8:	8f 93       	push	r24
     5aa:	80 91 07 07 	lds	r24, 0x0707
     5ae:	1f 92       	push	r1
     5b0:	8f 93       	push	r24
     5b2:	80 91 04 07 	lds	r24, 0x0704
     5b6:	1f 92       	push	r1
     5b8:	8f 93       	push	r24
     5ba:	80 91 05 07 	lds	r24, 0x0705
     5be:	1f 92       	push	r1
     5c0:	8f 93       	push	r24
     5c2:	80 91 02 07 	lds	r24, 0x0702
     5c6:	1f 92       	push	r1
     5c8:	8f 93       	push	r24
     5ca:	80 91 03 07 	lds	r24, 0x0703
     5ce:	1f 92       	push	r1
     5d0:	8f 93       	push	r24
     5d2:	df 93       	push	r29
     5d4:	cf 93       	push	r28
     5d6:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
     5da:	8d b7       	in	r24, 0x3d	; 61
     5dc:	9e b7       	in	r25, 0x3e	; 62
     5de:	0e 96       	adiw	r24, 0x0e	; 14
     5e0:	0f b6       	in	r0, 0x3f	; 63
     5e2:	f8 94       	cli
     5e4:	9e bf       	out	0x3e, r25	; 62
     5e6:	0f be       	out	0x3f, r0	; 63
     5e8:	8d bf       	out	0x3d, r24	; 61
    }
    nrk_wait_until_next_period();
     5ea:	0e 94 09 1c 	call	0x3812	; 0x3812 <nrk_wait_until_next_period>
  }
     5ee:	b6 cf       	rjmp	.-148    	; 0x55c <Task_Accelorometer+0xc>

000005f0 <Task_Gyro>:


void Task_Gyro()
{
  while(1){
    messageBuf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     5f0:	10 ed       	ldi	r17, 0xD0	; 208
    messageBuf[1] = ITG3200_REGISTER_XMSB;
     5f2:	0d e1       	ldi	r16, 0x1D	; 29
    TWI_Start_Transceiver_With_Data(messageBuf, 2);

    /* Read first byte */
    messageBuf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     5f4:	81 ed       	ldi	r24, 0xD1	; 209
     5f6:	f8 2e       	mov	r15, r24
    messageBuf[4] = 0;
    messageBuf[5] = 0;
    messageBuf[6] = 0; 
    TWI_Start_Transceiver_With_Data(messageBuf, 7);
    if (TWI_Get_Data_From_Transceiver(messageBuf, 7)){
      printf("ITG: %x %x %x %x %x %x \r\n",messageBuf[1],messageBuf[2],messageBuf[3],messageBuf[4],messageBuf[5],messageBuf[6]);
     5f8:	c5 e9       	ldi	r28, 0x95	; 149
     5fa:	d2 e0       	ldi	r29, 0x02	; 2


void Task_Gyro()
{
  while(1){
    messageBuf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     5fc:	10 93 01 07 	sts	0x0701, r17
    messageBuf[1] = ITG3200_REGISTER_XMSB;
     600:	00 93 02 07 	sts	0x0702, r16
    TWI_Start_Transceiver_With_Data(messageBuf, 2);
     604:	62 e0       	ldi	r22, 0x02	; 2
     606:	81 e0       	ldi	r24, 0x01	; 1
     608:	97 e0       	ldi	r25, 0x07	; 7
     60a:	0e 94 b0 04 	call	0x960	; 0x960 <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    messageBuf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     60e:	f0 92 01 07 	sts	0x0701, r15
    messageBuf[1] = 0;
     612:	10 92 02 07 	sts	0x0702, r1
    messageBuf[2] = 0;
     616:	10 92 03 07 	sts	0x0703, r1
    messageBuf[3] = 0;
     61a:	10 92 04 07 	sts	0x0704, r1
    messageBuf[4] = 0;
     61e:	10 92 05 07 	sts	0x0705, r1
    messageBuf[5] = 0;
     622:	10 92 06 07 	sts	0x0706, r1
    messageBuf[6] = 0; 
     626:	10 92 07 07 	sts	0x0707, r1
    TWI_Start_Transceiver_With_Data(messageBuf, 7);
     62a:	67 e0       	ldi	r22, 0x07	; 7
     62c:	81 e0       	ldi	r24, 0x01	; 1
     62e:	97 e0       	ldi	r25, 0x07	; 7
     630:	0e 94 b0 04 	call	0x960	; 0x960 <TWI_Start_Transceiver_With_Data>
    if (TWI_Get_Data_From_Transceiver(messageBuf, 7)){
     634:	67 e0       	ldi	r22, 0x07	; 7
     636:	81 e0       	ldi	r24, 0x01	; 1
     638:	97 e0       	ldi	r25, 0x07	; 7
     63a:	0e 94 df 04 	call	0x9be	; 0x9be <TWI_Get_Data_From_Transceiver>
     63e:	88 23       	and	r24, r24
     640:	21 f1       	breq	.+72     	; 0x68a <Task_Gyro+0x9a>
      printf("ITG: %x %x %x %x %x %x \r\n",messageBuf[1],messageBuf[2],messageBuf[3],messageBuf[4],messageBuf[5],messageBuf[6]);
     642:	80 91 07 07 	lds	r24, 0x0707
     646:	1f 92       	push	r1
     648:	8f 93       	push	r24
     64a:	80 91 06 07 	lds	r24, 0x0706
     64e:	1f 92       	push	r1
     650:	8f 93       	push	r24
     652:	80 91 05 07 	lds	r24, 0x0705
     656:	1f 92       	push	r1
     658:	8f 93       	push	r24
     65a:	80 91 04 07 	lds	r24, 0x0704
     65e:	1f 92       	push	r1
     660:	8f 93       	push	r24
     662:	80 91 03 07 	lds	r24, 0x0703
     666:	1f 92       	push	r1
     668:	8f 93       	push	r24
     66a:	80 91 02 07 	lds	r24, 0x0702
     66e:	1f 92       	push	r1
     670:	8f 93       	push	r24
     672:	df 93       	push	r29
     674:	cf 93       	push	r28
     676:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
     67a:	8d b7       	in	r24, 0x3d	; 61
     67c:	9e b7       	in	r25, 0x3e	; 62
     67e:	0e 96       	adiw	r24, 0x0e	; 14
     680:	0f b6       	in	r0, 0x3f	; 63
     682:	f8 94       	cli
     684:	9e bf       	out	0x3e, r25	; 62
     686:	0f be       	out	0x3f, r0	; 63
     688:	8d bf       	out	0x3d, r24	; 61
    }
    nrk_wait_until_next_period();
     68a:	0e 94 09 1c 	call	0x3812	; 0x3812 <nrk_wait_until_next_period>
  }
     68e:	b6 cf       	rjmp	.-148    	; 0x5fc <Task_Gyro+0xc>

00000690 <Task_Magneto>:
}

void Task_Magneto()
{
  while(1){
    messageBuf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     690:	1c e3       	ldi	r17, 0x3C	; 60
    messageBuf[1] = HMC5843_REGISTER_XMSB;
     692:	03 e0       	ldi	r16, 0x03	; 3
    TWI_Start_Transceiver_With_Data(messageBuf, 2);

    /* Read first byte */
    messageBuf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     694:	8d e3       	ldi	r24, 0x3D	; 61
     696:	f8 2e       	mov	r15, r24
    messageBuf[4] = 0;
    messageBuf[5] = 0;
    messageBuf[6] = 0; 
    TWI_Start_Transceiver_With_Data(messageBuf, 7);
    if (TWI_Get_Data_From_Transceiver(messageBuf, 7)){
      printf("HMC: %x %x %x %x %x %x \r\n",messageBuf[1],messageBuf[2],messageBuf[3],messageBuf[4],messageBuf[5],messageBuf[6]);
     698:	cf ea       	ldi	r28, 0xAF	; 175
     69a:	d2 e0       	ldi	r29, 0x02	; 2
}

void Task_Magneto()
{
  while(1){
    messageBuf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     69c:	10 93 01 07 	sts	0x0701, r17
    messageBuf[1] = HMC5843_REGISTER_XMSB;
     6a0:	00 93 02 07 	sts	0x0702, r16
    TWI_Start_Transceiver_With_Data(messageBuf, 2);
     6a4:	62 e0       	ldi	r22, 0x02	; 2
     6a6:	81 e0       	ldi	r24, 0x01	; 1
     6a8:	97 e0       	ldi	r25, 0x07	; 7
     6aa:	0e 94 b0 04 	call	0x960	; 0x960 <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    messageBuf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     6ae:	f0 92 01 07 	sts	0x0701, r15
    messageBuf[1] = 0;
     6b2:	10 92 02 07 	sts	0x0702, r1
    messageBuf[2] = 0;
     6b6:	10 92 03 07 	sts	0x0703, r1
    messageBuf[3] = 0;
     6ba:	10 92 04 07 	sts	0x0704, r1
    messageBuf[4] = 0;
     6be:	10 92 05 07 	sts	0x0705, r1
    messageBuf[5] = 0;
     6c2:	10 92 06 07 	sts	0x0706, r1
    messageBuf[6] = 0; 
     6c6:	10 92 07 07 	sts	0x0707, r1
    TWI_Start_Transceiver_With_Data(messageBuf, 7);
     6ca:	67 e0       	ldi	r22, 0x07	; 7
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	97 e0       	ldi	r25, 0x07	; 7
     6d0:	0e 94 b0 04 	call	0x960	; 0x960 <TWI_Start_Transceiver_With_Data>
    if (TWI_Get_Data_From_Transceiver(messageBuf, 7)){
     6d4:	67 e0       	ldi	r22, 0x07	; 7
     6d6:	81 e0       	ldi	r24, 0x01	; 1
     6d8:	97 e0       	ldi	r25, 0x07	; 7
     6da:	0e 94 df 04 	call	0x9be	; 0x9be <TWI_Get_Data_From_Transceiver>
     6de:	88 23       	and	r24, r24
     6e0:	21 f1       	breq	.+72     	; 0x72a <Task_Magneto+0x9a>
      printf("HMC: %x %x %x %x %x %x \r\n",messageBuf[1],messageBuf[2],messageBuf[3],messageBuf[4],messageBuf[5],messageBuf[6]);
     6e2:	80 91 07 07 	lds	r24, 0x0707
     6e6:	1f 92       	push	r1
     6e8:	8f 93       	push	r24
     6ea:	80 91 06 07 	lds	r24, 0x0706
     6ee:	1f 92       	push	r1
     6f0:	8f 93       	push	r24
     6f2:	80 91 05 07 	lds	r24, 0x0705
     6f6:	1f 92       	push	r1
     6f8:	8f 93       	push	r24
     6fa:	80 91 04 07 	lds	r24, 0x0704
     6fe:	1f 92       	push	r1
     700:	8f 93       	push	r24
     702:	80 91 03 07 	lds	r24, 0x0703
     706:	1f 92       	push	r1
     708:	8f 93       	push	r24
     70a:	80 91 02 07 	lds	r24, 0x0702
     70e:	1f 92       	push	r1
     710:	8f 93       	push	r24
     712:	df 93       	push	r29
     714:	cf 93       	push	r28
     716:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
     71a:	8d b7       	in	r24, 0x3d	; 61
     71c:	9e b7       	in	r25, 0x3e	; 62
     71e:	0e 96       	adiw	r24, 0x0e	; 14
     720:	0f b6       	in	r0, 0x3f	; 63
     722:	f8 94       	cli
     724:	9e bf       	out	0x3e, r25	; 62
     726:	0f be       	out	0x3f, r0	; 63
     728:	8d bf       	out	0x3d, r24	; 61
    }
    nrk_wait_until_next_period();
     72a:	0e 94 09 1c 	call	0x3812	; 0x3812 <nrk_wait_until_next_period>
  }
     72e:	b6 cf       	rjmp	.-148    	; 0x69c <Task_Magneto+0xc>

00000730 <TWI_Act_On_Failure_In_Last_Transmission>:
 #define HMC5843_MEASMODE_CONT 0x00

uint8_t messageBuf[16];

unsigned char TWI_Act_On_Failure_In_Last_Transmission ( unsigned char TWIerrorMsg )
{
     730:	cf 93       	push	r28
     732:	c8 2f       	mov	r28, r24
                    // and take appropriate actions.
                    // Se header file for a list of possible failures messages.
                    
                    // Here is a simple sample, where if received a NACK on the slave address,
                    // then a retransmission will be initiated.
if ( (TWIerrorMsg == TWI_MTX_ADR_NACK) | (TWIerrorMsg == TWI_MRX_ADR_NACK) ){
     734:	88 34       	cpi	r24, 0x48	; 72
     736:	11 f0       	breq	.+4      	; 0x73c <TWI_Act_On_Failure_In_Last_Transmission+0xc>
     738:	80 32       	cpi	r24, 0x20	; 32
     73a:	71 f4       	brne	.+28     	; 0x758 <TWI_Act_On_Failure_In_Last_Transmission+0x28>
  printf("%c \n",TWIerrorMsg);  
     73c:	1f 92       	push	r1
     73e:	cf 93       	push	r28
     740:	89 ec       	ldi	r24, 0xC9	; 201
     742:	92 e0       	ldi	r25, 0x02	; 2
     744:	9f 93       	push	r25
     746:	8f 93       	push	r24
     748:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
  TWI_Start_Transceiver();
     74c:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <TWI_Start_Transceiver>
     750:	0f 90       	pop	r0
     752:	0f 90       	pop	r0
     754:	0f 90       	pop	r0
     756:	0f 90       	pop	r0
}

    
  return TWIerrorMsg; 
}
     758:	8c 2f       	mov	r24, r28
     75a:	cf 91       	pop	r28
     75c:	08 95       	ret

0000075e <init_itg3200>:
  return 0;
}

void init_itg3200() {
    /* put in standby mode while we change fifo control bits */
  messageBuf[0] = ITG3200_ADDRESS | FALSE<<TWI_READ_BIT;
     75e:	e1 e0       	ldi	r30, 0x01	; 1
     760:	f7 e0       	ldi	r31, 0x07	; 7
     762:	80 ed       	ldi	r24, 0xD0	; 208
     764:	80 83       	st	Z, r24
  messageBuf[1] = ITG3200_REGISTER_DLPF;
     766:	86 e1       	ldi	r24, 0x16	; 22
     768:	81 83       	std	Z+1, r24	; 0x01
  messageBuf[2] = ITG3200_FULLSCALE | ITG3200_42HZ;
     76a:	8b e1       	ldi	r24, 0x1B	; 27
     76c:	82 83       	std	Z+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(messageBuf, 3);
     76e:	63 e0       	ldi	r22, 0x03	; 3
     770:	cf 01       	movw	r24, r30
     772:	0c 94 b0 04 	jmp	0x960	; 0x960 <TWI_Start_Transceiver_With_Data>

00000776 <init_hmc5843>:
}

void init_hmc5843() {
    /* put in standby mode while we change fifo control bits */
  messageBuf[0] = HMC5843_ADDRESS | FALSE<<TWI_READ_BIT;
     776:	e1 e0       	ldi	r30, 0x01	; 1
     778:	f7 e0       	ldi	r31, 0x07	; 7
     77a:	8c e3       	ldi	r24, 0x3C	; 60
     77c:	80 83       	st	Z, r24
  messageBuf[1] = HMC5843_REGISTER_MEASMODE;
     77e:	82 e0       	ldi	r24, 0x02	; 2
     780:	81 83       	std	Z+1, r24	; 0x01
  messageBuf[2] = HMC5843_MEASMODE_CONT;
     782:	12 82       	std	Z+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(messageBuf, 3);
     784:	63 e0       	ldi	r22, 0x03	; 3
     786:	cf 01       	movw	r24, r30
     788:	0c 94 b0 04 	jmp	0x960	; 0x960 <TWI_Start_Transceiver_With_Data>

0000078c <init_adxl345>:
}


void init_adxl345() {
     78c:	0f 93       	push	r16
     78e:	1f 93       	push	r17
     790:	cf 93       	push	r28
     792:	df 93       	push	r29
  unsigned int read = 0;

  /* put in standby mode while we change fifo control bits */
  messageBuf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     794:	c1 e0       	ldi	r28, 0x01	; 1
     796:	d7 e0       	ldi	r29, 0x07	; 7
     798:	16 ea       	ldi	r17, 0xA6	; 166
     79a:	18 83       	st	Y, r17
  messageBuf[1] = ADXL_REGISTER_PWRCTL;
     79c:	0d e2       	ldi	r16, 0x2D	; 45
     79e:	09 83       	std	Y+1, r16	; 0x01
  messageBuf[2] = ADXL_PWRCTL_STBY;
     7a0:	1a 82       	std	Y+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(messageBuf, 3);
     7a2:	63 e0       	ldi	r22, 0x03	; 3
     7a4:	ce 01       	movw	r24, r28
     7a6:	0e 94 b0 04 	call	0x960	; 0x960 <TWI_Start_Transceiver_With_Data>
  /* set the fifo mode to stream */
  messageBuf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     7aa:	18 83       	st	Y, r17
  messageBuf[1] = ADXL_REGISTER_FIFOCTL;
     7ac:	88 e3       	ldi	r24, 0x38	; 56
     7ae:	89 83       	std	Y+1, r24	; 0x01
  messageBuf[2] = ADXL_FIFOCTL_STREAM;
     7b0:	80 e8       	ldi	r24, 0x80	; 128
     7b2:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(messageBuf,3);
     7b4:	63 e0       	ldi	r22, 0x03	; 3
     7b6:	ce 01       	movw	r24, r28
     7b8:	0e 94 b0 04 	call	0x960	; 0x960 <TWI_Start_Transceiver_With_Data>


  /* set to measure mode */
  messageBuf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     7bc:	18 83       	st	Y, r17
  messageBuf[1] = ADXL_REGISTER_PWRCTL;
     7be:	09 83       	std	Y+1, r16	; 0x01
  messageBuf[2] = ADXL_PWRCTL_MEASURE;
     7c0:	88 e0       	ldi	r24, 0x08	; 8
     7c2:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(messageBuf, 3);
     7c4:	63 e0       	ldi	r22, 0x03	; 3
     7c6:	ce 01       	movw	r24, r28
     7c8:	0e 94 b0 04 	call	0x960	; 0x960 <TWI_Start_Transceiver_With_Data>
    /* set the data format */
  messageBuf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     7cc:	18 83       	st	Y, r17
  messageBuf[1] = ADXL_REGISTER_DATAFMT;
     7ce:	81 e3       	ldi	r24, 0x31	; 49
     7d0:	89 83       	std	Y+1, r24	; 0x01
  messageBuf[2] = ADXL_DATAFMT_4G;
     7d2:	81 e0       	ldi	r24, 0x01	; 1
     7d4:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(messageBuf,3);
     7d6:	63 e0       	ldi	r22, 0x03	; 3
     7d8:	ce 01       	movw	r24, r28
}
     7da:	df 91       	pop	r29
     7dc:	cf 91       	pop	r28
     7de:	1f 91       	pop	r17
     7e0:	0f 91       	pop	r16
  TWI_Start_Transceiver_With_Data(messageBuf, 3);
    /* set the data format */
  messageBuf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
  messageBuf[1] = ADXL_REGISTER_DATAFMT;
  messageBuf[2] = ADXL_DATAFMT_4G;
  TWI_Start_Transceiver_With_Data(messageBuf,3);
     7e2:	0c 94 b0 04 	jmp	0x960	; 0x960 <TWI_Start_Transceiver_With_Data>

000007e6 <nrk_create_taskset>:



void
nrk_create_taskset()
{
     7e6:	8f 92       	push	r8
     7e8:	9f 92       	push	r9
     7ea:	af 92       	push	r10
     7ec:	bf 92       	push	r11
     7ee:	cf 92       	push	r12
     7f0:	df 92       	push	r13
     7f2:	ef 92       	push	r14
     7f4:	ff 92       	push	r15
     7f6:	cf 93       	push	r28
  nrk_task_set_entry_function( &TaskOne, Task_Accelorometer);
     7f8:	68 ea       	ldi	r22, 0xA8	; 168
     7fa:	72 e0       	ldi	r23, 0x02	; 2
     7fc:	81 e7       	ldi	r24, 0x71	; 113
     7fe:	94 e0       	ldi	r25, 0x04	; 4
     800:	0e 94 5d 28 	call	0x50ba	; 0x50ba <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     804:	40 e8       	ldi	r20, 0x80	; 128
     806:	50 e0       	ldi	r21, 0x00	; 0
     808:	63 e4       	ldi	r22, 0x43	; 67
     80a:	75 e0       	ldi	r23, 0x05	; 5
     80c:	81 e7       	ldi	r24, 0x71	; 113
     80e:	94 e0       	ldi	r25, 0x04	; 4
     810:	0e 94 61 28 	call	0x50c2	; 0x50c2 <nrk_task_set_stk>
  TaskOne.prio = 1;
     814:	e1 e7       	ldi	r30, 0x71	; 113
     816:	f4 e0       	ldi	r31, 0x04	; 4
     818:	c1 e0       	ldi	r28, 0x01	; 1
     81a:	c0 87       	std	Z+8, r28	; 0x08
  TaskOne.FirstActivation = TRUE;
     81c:	c7 83       	std	Z+7, r28	; 0x07
  TaskOne.Type = BASIC_TASK;
     81e:	c1 87       	std	Z+9, r28	; 0x09
  TaskOne.SchType = PREEMPTIVE;
     820:	c2 87       	std	Z+10, r28	; 0x0a
  TaskOne.period.secs = 0;
     822:	13 86       	std	Z+11, r1	; 0x0b
     824:	14 86       	std	Z+12, r1	; 0x0c
     826:	15 86       	std	Z+13, r1	; 0x0d
     828:	16 86       	std	Z+14, r1	; 0x0e
  TaskOne.period.nano_secs = 250*NANOS_PER_MS;
     82a:	80 e8       	ldi	r24, 0x80	; 128
     82c:	c8 2e       	mov	r12, r24
     82e:	82 eb       	ldi	r24, 0xB2	; 178
     830:	d8 2e       	mov	r13, r24
     832:	86 ee       	ldi	r24, 0xE6	; 230
     834:	e8 2e       	mov	r14, r24
     836:	8e e0       	ldi	r24, 0x0E	; 14
     838:	f8 2e       	mov	r15, r24
     83a:	c7 86       	std	Z+15, r12	; 0x0f
     83c:	d0 8a       	std	Z+16, r13	; 0x10
     83e:	e1 8a       	std	Z+17, r14	; 0x11
     840:	f2 8a       	std	Z+18, r15	; 0x12
  TaskOne.cpu_reserve.secs = 0;
     842:	13 8a       	std	Z+19, r1	; 0x13
     844:	14 8a       	std	Z+20, r1	; 0x14
     846:	15 8a       	std	Z+21, r1	; 0x15
     848:	16 8a       	std	Z+22, r1	; 0x16
  TaskOne.cpu_reserve.nano_secs = 250*NANOS_PER_MS;
     84a:	c7 8a       	std	Z+23, r12	; 0x17
     84c:	d0 8e       	std	Z+24, r13	; 0x18
     84e:	e1 8e       	std	Z+25, r14	; 0x19
     850:	f2 8e       	std	Z+26, r15	; 0x1a
  TaskOne.offset.secs = 1;
     852:	81 2c       	mov	r8, r1
     854:	91 2c       	mov	r9, r1
     856:	54 01       	movw	r10, r8
     858:	83 94       	inc	r8
     85a:	83 8e       	std	Z+27, r8	; 0x1b
     85c:	94 8e       	std	Z+28, r9	; 0x1c
     85e:	a5 8e       	std	Z+29, r10	; 0x1d
     860:	b6 8e       	std	Z+30, r11	; 0x1e
  TaskOne.offset.nano_secs= 0;
     862:	17 8e       	std	Z+31, r1	; 0x1f
     864:	10 a2       	std	Z+32, r1	; 0x20
     866:	11 a2       	std	Z+33, r1	; 0x21
     868:	12 a2       	std	Z+34, r1	; 0x22
  //nrk_activate_task (&TaskOne);

  nrk_task_set_entry_function( &TaskTwo, Task_Gyro);
     86a:	68 ef       	ldi	r22, 0xF8	; 248
     86c:	72 e0       	ldi	r23, 0x02	; 2
     86e:	8e ed       	ldi	r24, 0xDE	; 222
     870:	96 e0       	ldi	r25, 0x06	; 6
     872:	0e 94 5d 28 	call	0x50ba	; 0x50ba <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskTwo, Stack2, NRK_APP_STACKSIZE);
     876:	40 e8       	ldi	r20, 0x80	; 128
     878:	50 e0       	ldi	r21, 0x00	; 0
     87a:	6c e9       	ldi	r22, 0x9C	; 156
     87c:	74 e0       	ldi	r23, 0x04	; 4
     87e:	8e ed       	ldi	r24, 0xDE	; 222
     880:	96 e0       	ldi	r25, 0x06	; 6
     882:	0e 94 61 28 	call	0x50c2	; 0x50c2 <nrk_task_set_stk>
  TaskTwo.prio = 2;
     886:	ee ed       	ldi	r30, 0xDE	; 222
     888:	f6 e0       	ldi	r31, 0x06	; 6
     88a:	82 e0       	ldi	r24, 0x02	; 2
     88c:	80 87       	std	Z+8, r24	; 0x08
  TaskTwo.FirstActivation = TRUE;
     88e:	c7 83       	std	Z+7, r28	; 0x07
  TaskTwo.Type = BASIC_TASK;
     890:	c1 87       	std	Z+9, r28	; 0x09
  TaskTwo.SchType = PREEMPTIVE;
     892:	c2 87       	std	Z+10, r28	; 0x0a
  TaskTwo.period.secs = 0;
     894:	13 86       	std	Z+11, r1	; 0x0b
     896:	14 86       	std	Z+12, r1	; 0x0c
     898:	15 86       	std	Z+13, r1	; 0x0d
     89a:	16 86       	std	Z+14, r1	; 0x0e
  TaskTwo.period.nano_secs = 250*NANOS_PER_MS;
     89c:	c7 86       	std	Z+15, r12	; 0x0f
     89e:	d0 8a       	std	Z+16, r13	; 0x10
     8a0:	e1 8a       	std	Z+17, r14	; 0x11
     8a2:	f2 8a       	std	Z+18, r15	; 0x12
  TaskTwo.cpu_reserve.secs = 0;
     8a4:	13 8a       	std	Z+19, r1	; 0x13
     8a6:	14 8a       	std	Z+20, r1	; 0x14
     8a8:	15 8a       	std	Z+21, r1	; 0x15
     8aa:	16 8a       	std	Z+22, r1	; 0x16
  TaskTwo.cpu_reserve.nano_secs = 250*NANOS_PER_MS;
     8ac:	c7 8a       	std	Z+23, r12	; 0x17
     8ae:	d0 8e       	std	Z+24, r13	; 0x18
     8b0:	e1 8e       	std	Z+25, r14	; 0x19
     8b2:	f2 8e       	std	Z+26, r15	; 0x1a
  TaskTwo.offset.secs = 1;
     8b4:	83 8e       	std	Z+27, r8	; 0x1b
     8b6:	94 8e       	std	Z+28, r9	; 0x1c
     8b8:	a5 8e       	std	Z+29, r10	; 0x1d
     8ba:	b6 8e       	std	Z+30, r11	; 0x1e
  TaskTwo.offset.nano_secs= 0;
     8bc:	17 8e       	std	Z+31, r1	; 0x1f
     8be:	10 a2       	std	Z+32, r1	; 0x20
     8c0:	11 a2       	std	Z+33, r1	; 0x21
     8c2:	12 a2       	std	Z+34, r1	; 0x22
 // nrk_activate_task (&TaskTwo);

  nrk_task_set_entry_function( &TaskThree, Task_Magneto);
     8c4:	68 e4       	ldi	r22, 0x48	; 72
     8c6:	73 e0       	ldi	r23, 0x03	; 3
     8c8:	80 e2       	ldi	r24, 0x20	; 32
     8ca:	95 e0       	ldi	r25, 0x05	; 5
     8cc:	0e 94 5d 28 	call	0x50ba	; 0x50ba <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskThree, Stack3, NRK_APP_STACKSIZE);
     8d0:	40 e8       	ldi	r20, 0x80	; 128
     8d2:	50 e0       	ldi	r21, 0x00	; 0
     8d4:	6f ee       	ldi	r22, 0xEF	; 239
     8d6:	73 e0       	ldi	r23, 0x03	; 3
     8d8:	80 e2       	ldi	r24, 0x20	; 32
     8da:	95 e0       	ldi	r25, 0x05	; 5
     8dc:	0e 94 61 28 	call	0x50c2	; 0x50c2 <nrk_task_set_stk>
  TaskThree.prio = 3;
     8e0:	e0 e2       	ldi	r30, 0x20	; 32
     8e2:	f5 e0       	ldi	r31, 0x05	; 5
     8e4:	83 e0       	ldi	r24, 0x03	; 3
     8e6:	80 87       	std	Z+8, r24	; 0x08
  TaskThree.FirstActivation = TRUE;
     8e8:	c7 83       	std	Z+7, r28	; 0x07
  TaskThree.Type = BASIC_TASK;
     8ea:	c1 87       	std	Z+9, r28	; 0x09
  TaskThree.SchType = PREEMPTIVE;
     8ec:	c2 87       	std	Z+10, r28	; 0x0a
  TaskThree.period.secs = 0;
     8ee:	13 86       	std	Z+11, r1	; 0x0b
     8f0:	14 86       	std	Z+12, r1	; 0x0c
     8f2:	15 86       	std	Z+13, r1	; 0x0d
     8f4:	16 86       	std	Z+14, r1	; 0x0e
  TaskThree.period.nano_secs = 250*NANOS_PER_MS;
     8f6:	c7 86       	std	Z+15, r12	; 0x0f
     8f8:	d0 8a       	std	Z+16, r13	; 0x10
     8fa:	e1 8a       	std	Z+17, r14	; 0x11
     8fc:	f2 8a       	std	Z+18, r15	; 0x12
  TaskThree.cpu_reserve.secs = 0;
     8fe:	13 8a       	std	Z+19, r1	; 0x13
     900:	14 8a       	std	Z+20, r1	; 0x14
     902:	15 8a       	std	Z+21, r1	; 0x15
     904:	16 8a       	std	Z+22, r1	; 0x16
  TaskThree.cpu_reserve.nano_secs = 0*NANOS_PER_MS;
     906:	17 8a       	std	Z+23, r1	; 0x17
     908:	10 8e       	std	Z+24, r1	; 0x18
     90a:	11 8e       	std	Z+25, r1	; 0x19
     90c:	12 8e       	std	Z+26, r1	; 0x1a
  TaskThree.offset.secs = 1;
     90e:	83 8e       	std	Z+27, r8	; 0x1b
     910:	94 8e       	std	Z+28, r9	; 0x1c
     912:	a5 8e       	std	Z+29, r10	; 0x1d
     914:	b6 8e       	std	Z+30, r11	; 0x1e
  TaskThree.offset.nano_secs= 0;
     916:	17 8e       	std	Z+31, r1	; 0x1f
     918:	10 a2       	std	Z+32, r1	; 0x20
     91a:	11 a2       	std	Z+33, r1	; 0x21
     91c:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&TaskThree);
     91e:	cf 01       	movw	r24, r30
}
     920:	cf 91       	pop	r28
     922:	ff 90       	pop	r15
     924:	ef 90       	pop	r14
     926:	df 90       	pop	r13
     928:	cf 90       	pop	r12
     92a:	bf 90       	pop	r11
     92c:	af 90       	pop	r10
     92e:	9f 90       	pop	r9
     930:	8f 90       	pop	r8
  TaskThree.period.nano_secs = 250*NANOS_PER_MS;
  TaskThree.cpu_reserve.secs = 0;
  TaskThree.cpu_reserve.nano_secs = 0*NANOS_PER_MS;
  TaskThree.offset.secs = 1;
  TaskThree.offset.nano_secs= 0;
  nrk_activate_task (&TaskThree);
     932:	0c 94 77 1b 	jmp	0x36ee	; 0x36ee <nrk_activate_task>

00000936 <TWI_Master_Initialise>:

void TWI_Master_Initialise(void)

{

  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
     936:	8a e0       	ldi	r24, 0x0A	; 10
     938:	80 93 b8 00 	sts	0x00B8, r24

// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.

  TWDR = 0xFF;                                      // Default content = SDA released.
     93c:	8f ef       	ldi	r24, 0xFF	; 255
     93e:	80 93 bb 00 	sts	0x00BB, r24

  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
     942:	84 e0       	ldi	r24, 0x04	; 4
     944:	80 93 bc 00 	sts	0x00BC, r24
     948:	08 95       	ret

0000094a <TWI_Transceiver_Busy>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     94a:	80 91 bc 00 	lds	r24, 0x00BC

}
     94e:	81 70       	andi	r24, 0x01	; 1
     950:	08 95       	ret

00000952 <TWI_Get_State_Info>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     952:	80 91 bc 00 	lds	r24, 0x00BC

unsigned char TWI_Get_State_Info( void )

{

  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
     956:	80 fd       	sbrc	r24, 0
     958:	fc cf       	rjmp	.-8      	; 0x952 <TWI_Get_State_Info>

  return ( TWI_state );                         // Return error state.

}
     95a:	80 91 00 02 	lds	r24, 0x0200
     95e:	08 95       	ret

00000960 <TWI_Start_Transceiver_With_Data>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     960:	20 91 bc 00 	lds	r18, 0x00BC
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )

{
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     964:	20 fd       	sbrc	r18, 0
     966:	fc cf       	rjmp	.-8      	; 0x960 <TWI_Start_Transceiver_With_Data>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
     968:	60 93 dc 03 	sts	0x03DC, r22
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
     96c:	fc 01       	movw	r30, r24
     96e:	20 81       	ld	r18, Z
     970:	20 93 dd 03 	sts	0x03DD, r18
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     974:	20 ff       	sbrs	r18, 0
     976:	09 c0       	rjmp	.+18     	; 0x98a <TWI_Start_Transceiver_With_Data+0x2a>
  {
    for ( temp = 1; temp < msgSize; temp++ )
      TWI_buf[ temp ] = msg[ temp ];
  }

  TWI_statusReg.all = 0;      
     978:	10 92 da 03 	sts	0x03DA, r1
  TWI_state         = TWI_NO_STATE ;
     97c:	88 ef       	ldi	r24, 0xF8	; 248
     97e:	80 93 00 02 	sts	0x0200, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     982:	85 ea       	ldi	r24, 0xA5	; 165
     984:	80 93 bc 00 	sts	0x00BC, r24
     988:	08 95       	ret
     98a:	fc 01       	movw	r30, r24
     98c:	31 96       	adiw	r30, 0x01	; 1
     98e:	2d ed       	ldi	r18, 0xDD	; 221
     990:	33 e0       	ldi	r19, 0x03	; 3

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     992:	d9 01       	movw	r26, r18
     994:	11 96       	adiw	r26, 0x01	; 1
     996:	8a 2f       	mov	r24, r26
     998:	82 1b       	sub	r24, r18
  {
    for ( temp = 1; temp < msgSize; temp++ )
     99a:	86 17       	cp	r24, r22
     99c:	68 f7       	brcc	.-38     	; 0x978 <TWI_Start_Transceiver_With_Data+0x18>
      TWI_buf[ temp ] = msg[ temp ];
     99e:	81 91       	ld	r24, Z+
     9a0:	8c 93       	st	X, r24
     9a2:	f8 cf       	rjmp	.-16     	; 0x994 <TWI_Start_Transceiver_With_Data+0x34>

000009a4 <TWI_Start_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     9a4:	80 91 bc 00 	lds	r24, 0x00BC
****************************************************************************/

void TWI_Start_Transceiver( void )

{
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     9a8:	80 fd       	sbrc	r24, 0
     9aa:	fc cf       	rjmp	.-8      	; 0x9a4 <TWI_Start_Transceiver>
  TWI_statusReg.all = 0;      
     9ac:	10 92 da 03 	sts	0x03DA, r1
  TWI_state         = TWI_NO_STATE ;
     9b0:	88 ef       	ldi	r24, 0xF8	; 248
     9b2:	80 93 00 02 	sts	0x0200, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     9b6:	85 ea       	ldi	r24, 0xA5	; 165
     9b8:	80 93 bc 00 	sts	0x00BC, r24
     9bc:	08 95       	ret

000009be <TWI_Get_Data_From_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     9be:	20 91 bc 00 	lds	r18, 0x00BC
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )

{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     9c2:	20 fd       	sbrc	r18, 0
     9c4:	fc cf       	rjmp	.-8      	; 0x9be <TWI_Get_Data_From_Transceiver>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     9c6:	20 91 da 03 	lds	r18, 0x03DA
     9ca:	20 fd       	sbrc	r18, 0
     9cc:	04 c0       	rjmp	.+8      	; 0x9d6 <TWI_Get_Data_From_Transceiver+0x18>
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
     9ce:	80 91 da 03 	lds	r24, 0x03DA
     9d2:	81 70       	andi	r24, 0x01	; 1
     9d4:	08 95       	ret
     9d6:	2d ed       	ldi	r18, 0xDD	; 221
     9d8:	33 e0       	ldi	r19, 0x03	; 3
     9da:	fc 01       	movw	r30, r24
{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     9dc:	d9 01       	movw	r26, r18
     9de:	8a 2f       	mov	r24, r26
     9e0:	82 1b       	sub	r24, r18
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
     9e2:	86 17       	cp	r24, r22
     9e4:	a0 f7       	brcc	.-24     	; 0x9ce <TWI_Get_Data_From_Transceiver+0x10>
    {
      msg[ i ] = TWI_buf[ i ];
     9e6:	8d 91       	ld	r24, X+
     9e8:	81 93       	st	Z+, r24
     9ea:	f9 cf       	rjmp	.-14     	; 0x9de <TWI_Get_Data_From_Transceiver+0x20>

000009ec <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect) 
{
     9ec:	1f 92       	push	r1
     9ee:	0f 92       	push	r0
     9f0:	0f b6       	in	r0, 0x3f	; 63
     9f2:	0f 92       	push	r0
     9f4:	11 24       	eor	r1, r1
     9f6:	0b b6       	in	r0, 0x3b	; 59
     9f8:	0f 92       	push	r0
     9fa:	2f 93       	push	r18
     9fc:	3f 93       	push	r19
     9fe:	8f 93       	push	r24
     a00:	9f 93       	push	r25
     a02:	ef 93       	push	r30
     a04:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     a06:	80 91 b9 00 	lds	r24, 0x00B9
     a0a:	88 32       	cpi	r24, 0x28	; 40
     a0c:	01 f1       	breq	.+64     	; 0xa4e <__vector_39+0x62>
     a0e:	40 f4       	brcc	.+16     	; 0xa20 <__vector_39+0x34>
     a10:	80 31       	cpi	r24, 0x10	; 16
     a12:	d9 f0       	breq	.+54     	; 0xa4a <__vector_39+0x5e>
     a14:	88 31       	cpi	r24, 0x18	; 24
     a16:	d9 f0       	breq	.+54     	; 0xa4e <__vector_39+0x62>
     a18:	88 30       	cpi	r24, 0x08	; 8
     a1a:	09 f0       	breq	.+2      	; 0xa1e <__vector_39+0x32>
     a1c:	4a c0       	rjmp	.+148    	; 0xab2 <__vector_39+0xc6>
     a1e:	15 c0       	rjmp	.+42     	; 0xa4a <__vector_39+0x5e>
     a20:	80 34       	cpi	r24, 0x40	; 64
     a22:	91 f1       	breq	.+100    	; 0xa88 <__vector_39+0x9c>
     a24:	28 f4       	brcc	.+10     	; 0xa30 <__vector_39+0x44>
     a26:	88 33       	cpi	r24, 0x38	; 56
     a28:	09 f0       	breq	.+2      	; 0xa2c <__vector_39+0x40>
     a2a:	43 c0       	rjmp	.+134    	; 0xab2 <__vector_39+0xc6>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a2c:	85 ea       	ldi	r24, 0xA5	; 165
     a2e:	46 c0       	rjmp	.+140    	; 0xabc <__vector_39+0xd0>
ISR(TWI_vect) 
{
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     a30:	80 35       	cpi	r24, 0x50	; 80
     a32:	f1 f0       	breq	.+60     	; 0xa70 <__vector_39+0x84>
     a34:	88 35       	cpi	r24, 0x58	; 88
     a36:	e9 f5       	brne	.+122    	; 0xab2 <__vector_39+0xc6>
               (0<<TWWC);                                 // 
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a38:	80 91 bb 00 	lds	r24, 0x00BB
     a3c:	e0 91 db 03 	lds	r30, 0x03DB
     a40:	f0 e0       	ldi	r31, 0x00	; 0
     a42:	e3 52       	subi	r30, 0x23	; 35
     a44:	fc 4f       	sbci	r31, 0xFC	; 252
     a46:	80 83       	st	Z, r24
     a48:	2d c0       	rjmp	.+90     	; 0xaa4 <__vector_39+0xb8>

  switch (TWSR)
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     a4a:	10 92 db 03 	sts	0x03DB, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     a4e:	e0 91 db 03 	lds	r30, 0x03DB
     a52:	80 91 dc 03 	lds	r24, 0x03DC
     a56:	e8 17       	cp	r30, r24
     a58:	28 f5       	brcc	.+74     	; 0xaa4 <__vector_39+0xb8>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     a5a:	81 e0       	ldi	r24, 0x01	; 1
     a5c:	8e 0f       	add	r24, r30
     a5e:	80 93 db 03 	sts	0x03DB, r24
     a62:	f0 e0       	ldi	r31, 0x00	; 0
     a64:	e3 52       	subi	r30, 0x23	; 35
     a66:	fc 4f       	sbci	r31, 0xFC	; 252
     a68:	80 81       	ld	r24, Z
     a6a:	80 93 bb 00 	sts	0x00BB, r24
     a6e:	18 c0       	rjmp	.+48     	; 0xaa0 <__vector_39+0xb4>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a70:	e0 91 db 03 	lds	r30, 0x03DB
     a74:	81 e0       	ldi	r24, 0x01	; 1
     a76:	8e 0f       	add	r24, r30
     a78:	80 93 db 03 	sts	0x03DB, r24
     a7c:	80 91 bb 00 	lds	r24, 0x00BB
     a80:	f0 e0       	ldi	r31, 0x00	; 0
     a82:	e3 52       	subi	r30, 0x23	; 35
     a84:	fc 4f       	sbci	r31, 0xFC	; 252
     a86:	80 83       	st	Z, r24

    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a88:	20 91 db 03 	lds	r18, 0x03DB
     a8c:	30 e0       	ldi	r19, 0x00	; 0
     a8e:	80 91 dc 03 	lds	r24, 0x03DC
     a92:	90 e0       	ldi	r25, 0x00	; 0
     a94:	01 97       	sbiw	r24, 0x01	; 1
     a96:	28 17       	cp	r18, r24
     a98:	39 07       	cpc	r19, r25
     a9a:	14 f4       	brge	.+4      	; 0xaa0 <__vector_39+0xb4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a9c:	85 ec       	ldi	r24, 0xC5	; 197
     a9e:	0e c0       	rjmp	.+28     	; 0xabc <__vector_39+0xd0>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     aa0:	85 e8       	ldi	r24, 0x85	; 133
     aa2:	0c c0       	rjmp	.+24     	; 0xabc <__vector_39+0xd0>
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     aa4:	80 91 da 03 	lds	r24, 0x03DA
     aa8:	81 60       	ori	r24, 0x01	; 1
     aaa:	80 93 da 03 	sts	0x03DA, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     aae:	84 e9       	ldi	r24, 0x94	; 148
     ab0:	05 c0       	rjmp	.+10     	; 0xabc <__vector_39+0xd0>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     ab2:	80 91 b9 00 	lds	r24, 0x00B9
     ab6:	80 93 00 02 	sts	0x0200, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     aba:	84 e0       	ldi	r24, 0x04	; 4
     abc:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }

}
     ac0:	ff 91       	pop	r31
     ac2:	ef 91       	pop	r30
     ac4:	9f 91       	pop	r25
     ac6:	8f 91       	pop	r24
     ac8:	3f 91       	pop	r19
     aca:	2f 91       	pop	r18
     acc:	0f 90       	pop	r0
     ace:	0b be       	out	0x3b, r0	; 59
     ad0:	0f 90       	pop	r0
     ad2:	0f be       	out	0x3f, r0	; 63
     ad4:	0f 90       	pop	r0
     ad6:	1f 90       	pop	r1
     ad8:	18 95       	reti

00000ada <rf_cmd>:


/* Safely change the radio state */
static void rf_cmd(uint8_t cmd)
{
	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
     ada:	90 91 41 01 	lds	r25, 0x0141
     ade:	9f 71       	andi	r25, 0x1F	; 31
     ae0:	9f 31       	cpi	r25, 0x1F	; 31
     ae2:	d9 f3       	breq	.-10     	; 0xada <rf_cmd>
		continue;
	TRX_STATE = cmd;
     ae4:	80 93 42 01 	sts	0x0142, r24
     ae8:	08 95       	ret

00000aea <set_wireless_prog>:
uint8_t reset_val[] = {0x43, 0x15, 0xa6, 0xd9, 0x3d, 0x31, 0x82, 0xf1, 0x8c, 0xa7, 0x4f, 0xc5, 0x99, 0x97, 0x04, 0xac};


void set_wireless_prog(uint8_t val)
{
   wireless_prog = val;
     aea:	80 93 e7 03 	sts	0x03E7, r24
     aee:	08 95       	ret

00000af0 <rf_enable_glossy>:
}

void rf_enable_glossy()
{
	use_glossy = 1;
     af0:	81 e0       	ldi	r24, 0x01	; 1
     af2:	80 93 17 07 	sts	0x0717, r24
     af6:	08 95       	ret

00000af8 <rf_disable_glossy>:
}

void rf_disable_glossy()
{
	use_glossy = 0;
     af8:	10 92 17 07 	sts	0x0717, r1
     afc:	08 95       	ret

00000afe <rf_power_down>:

void rf_power_down()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
     afe:	80 91 41 01 	lds	r24, 0x0141
     b02:	8f 71       	andi	r24, 0x1F	; 31
     b04:	8f 31       	cpi	r24, 0x1F	; 31
     b06:	d9 f3       	breq	.-10     	; 0xafe <rf_power_down>
		continue;

	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
     b08:	80 91 41 01 	lds	r24, 0x0141
     b0c:	8f 71       	andi	r24, 0x1F	; 31
	if((status == 0) || (status == 0xF))
     b0e:	e1 f0       	breq	.+56     	; 0xb48 <rf_power_down+0x4a>
     b10:	8f 30       	cpi	r24, 0x0F	; 15
     b12:	d1 f0       	breq	.+52     	; 0xb48 <rf_power_down+0x4a>
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
     b14:	80 91 41 01 	lds	r24, 0x0141
     b18:	8f 71       	andi	r24, 0x1F	; 31
     b1a:	88 30       	cpi	r24, 0x08	; 8
     b1c:	31 f4       	brne	.+12     	; 0xb2a <rf_power_down+0x2c>
		do{
			status = (TRX_STATUS & 0x1F);
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
     b1e:	80 91 39 01 	lds	r24, 0x0139
     b22:	82 60       	ori	r24, 0x02	; 2
     b24:	80 93 39 01 	sts	0x0139, r24
     b28:	0b c0       	rjmp	.+22     	; 0xb40 <rf_power_down+0x42>
	status = (TRX_STATUS & 0x1F);
	if((status == 0) || (status == 0xF))
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
		rf_cmd(TRX_OFF);
     b2a:	88 e0       	ldi	r24, 0x08	; 8
     b2c:	0e 94 6d 05 	call	0xada	; 0xada <rf_cmd>
		do{
			status = (TRX_STATUS & 0x1F);
     b30:	80 91 41 01 	lds	r24, 0x0141
     b34:	8f 71       	andi	r24, 0x1F	; 31
		}while(status != TRX_OFF);
     b36:	88 30       	cpi	r24, 0x08	; 8
     b38:	d9 f7       	brne	.-10     	; 0xb30 <rf_power_down+0x32>
     b3a:	f1 cf       	rjmp	.-30     	; 0xb1e <rf_power_down+0x20>
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
	}while((status != 0) && (status != 0xF));
     b3c:	8f 30       	cpi	r24, 0x0F	; 15
     b3e:	21 f0       	breq	.+8      	; 0xb48 <rf_power_down+0x4a>
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
     b40:	80 91 41 01 	lds	r24, 0x0141
     b44:	8f 71       	andi	r24, 0x1F	; 31
	}while((status != 0) && (status != 0xF));
     b46:	d1 f7       	brne	.-12     	; 0xb3c <rf_power_down+0x3e>
     b48:	08 95       	ret

00000b4a <rf_power_up>:

void rf_power_up()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
     b4a:	80 91 41 01 	lds	r24, 0x0141
     b4e:	8f 71       	andi	r24, 0x1F	; 31
     b50:	8f 31       	cpi	r24, 0x1F	; 31
     b52:	d9 f3       	breq	.-10     	; 0xb4a <rf_power_up>
		continue;
	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
     b54:	80 91 41 01 	lds	r24, 0x0141
     b58:	8f 71       	andi	r24, 0x1F	; 31
	if((status != 0) && (status != 0xF))
     b5a:	11 f0       	breq	.+4      	; 0xb60 <rf_power_up+0x16>
     b5c:	8f 30       	cpi	r24, 0x0F	; 15
     b5e:	51 f4       	brne	.+20     	; 0xb74 <rf_power_up+0x2a>
		return;

	/* Wake up */
	TRXPR &= ~(1 << SLPTR);
     b60:	80 91 39 01 	lds	r24, 0x0139
     b64:	8d 7f       	andi	r24, 0xFD	; 253
     b66:	80 93 39 01 	sts	0x0139, r24
	while((TRX_STATUS & 0x1F) != TRX_OFF)
     b6a:	80 91 41 01 	lds	r24, 0x0141
     b6e:	8f 71       	andi	r24, 0x1F	; 31
     b70:	88 30       	cpi	r24, 0x08	; 8
     b72:	d9 f7       	brne	.-10     	; 0xb6a <rf_power_up+0x20>
     b74:	08 95       	ret

00000b76 <rf_pll_on>:
	TRX_STATE = cmd;
}

void rf_pll_on()
{
   rf_cmd(PLL_ON);
     b76:	89 e0       	ldi	r24, 0x09	; 9
     b78:	0c 94 6d 05 	jmp	0xada	; 0xada <rf_cmd>

00000b7c <rf_tx_power>:
}


void rf_tx_power(uint8_t pwr)
{
	PHY_TX_PWR &= 0xF0;
     b7c:	e5 e4       	ldi	r30, 0x45	; 69
     b7e:	f1 e0       	ldi	r31, 0x01	; 1
     b80:	90 81       	ld	r25, Z
     b82:	90 7f       	andi	r25, 0xF0	; 240
     b84:	90 83       	st	Z, r25
	PHY_TX_PWR |= (pwr & 0xF);
     b86:	90 81       	ld	r25, Z
     b88:	8f 70       	andi	r24, 0x0F	; 15
     b8a:	98 2b       	or	r25, r24
     b8c:	90 83       	st	Z, r25
     b8e:	08 95       	ret

00000b90 <rf_addr_decode_enable>:
}

void rf_addr_decode_enable()
{
	XAH_CTRL_1 &= ~(1 << AACK_PROM_MODE);
     b90:	e7 e5       	ldi	r30, 0x57	; 87
     b92:	f1 e0       	ldi	r31, 0x01	; 1
     b94:	80 81       	ld	r24, Z
     b96:	8d 7f       	andi	r24, 0xFD	; 253
     b98:	80 83       	st	Z, r24
     b9a:	08 95       	ret

00000b9c <rf_addr_decode_disable>:
}


void rf_addr_decode_disable()
{
	XAH_CTRL_1 |= (1 << AACK_PROM_MODE);
     b9c:	e7 e5       	ldi	r30, 0x57	; 87
     b9e:	f1 e0       	ldi	r31, 0x01	; 1
     ba0:	80 81       	ld	r24, Z
     ba2:	82 60       	ori	r24, 0x02	; 2
     ba4:	80 83       	st	Z, r24
     ba6:	08 95       	ret

00000ba8 <rf_auto_ack_enable>:
}


void rf_auto_ack_enable()
{
	CSMA_SEED_1 &= ~(1 << AACK_DIS_ACK);
     ba8:	ee e6       	ldi	r30, 0x6E	; 110
     baa:	f1 e0       	ldi	r31, 0x01	; 1
     bac:	80 81       	ld	r24, Z
     bae:	8f 7e       	andi	r24, 0xEF	; 239
     bb0:	80 83       	st	Z, r24
     bb2:	08 95       	ret

00000bb4 <rf_auto_ack_disable>:
}

void rf_auto_ack_disable()
{
	CSMA_SEED_1 |= (1 << AACK_DIS_ACK);
     bb4:	ee e6       	ldi	r30, 0x6E	; 110
     bb6:	f1 e0       	ldi	r31, 0x01	; 1
     bb8:	80 81       	ld	r24, Z
     bba:	80 61       	ori	r24, 0x10	; 16
     bbc:	80 83       	st	Z, r24
     bbe:	08 95       	ret

00000bc0 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
	/* Set short MAC address */
	SHORT_ADDR_0 = (my_mac & 0xFF); 
     bc0:	80 93 60 01 	sts	0x0160, r24
	SHORT_ADDR_1 = (my_mac >> 8);
     bc4:	90 93 61 01 	sts	0x0161, r25
	rfSettings.myAddr = my_mac;
     bc8:	90 93 21 07 	sts	0x0721, r25
     bcc:	80 93 20 07 	sts	0x0720, r24
     bd0:	08 95       	ret

00000bd2 <rf_set_rx>:
}


void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
	rfSettings.pRxInfo = pRRI;
     bd2:	90 93 1b 07 	sts	0x071B, r25
     bd6:	80 93 1a 07 	sts	0x071A, r24
	PHY_CC_CCA &= ~(0x1F);
     bda:	e8 e4       	ldi	r30, 0x48	; 72
     bdc:	f1 e0       	ldi	r31, 0x01	; 1
     bde:	80 81       	ld	r24, Z
     be0:	80 7e       	andi	r24, 0xE0	; 224
     be2:	80 83       	st	Z, r24
	PHY_CC_CCA |= (channel << CHANNEL0);
     be4:	80 81       	ld	r24, Z
     be6:	68 2b       	or	r22, r24
     be8:	60 83       	st	Z, r22
     bea:	08 95       	ret

00000bec <rx_start_callback>:
}

void rx_start_callback(void (*func)(void)){
	rx_start_func = func;
     bec:	90 93 eb 03 	sts	0x03EB, r25
     bf0:	80 93 ea 03 	sts	0x03EA, r24
     bf4:	08 95       	ret

00000bf6 <rx_end_callback>:
}

void rx_end_callback(void (*func)(void)){
	rx_end_func = func;
     bf6:	90 93 e9 03 	sts	0x03E9, r25
     bfa:	80 93 e8 03 	sts	0x03E8, r24
     bfe:	08 95       	ret

00000c00 <rf_init>:
}


void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{ 
     c00:	0f 93       	push	r16
     c02:	1f 93       	push	r17
     c04:	cf 93       	push	r28
     c06:	df 93       	push	r29
     c08:	fc 01       	movw	r30, r24
     c0a:	d9 01       	movw	r26, r18

*/


	/* Turn on auto crc calculation */
	TRX_CTRL_1 = (1 << TX_AUTO_CRC_ON);
     c0c:	80 e2       	ldi	r24, 0x20	; 32
     c0e:	80 93 44 01 	sts	0x0144, r24
	/* Set PA buffer lead time to 6 us and TX power to 3.0 dBm (maximum) */
	PHY_TX_PWR = (1 << PA_BUF_LT1) | (1 << PA_BUF_LT0) | (0 << TX_PWR0);
     c12:	80 ec       	ldi	r24, 0xC0	; 192
     c14:	80 93 45 01 	sts	0x0145, r24
	/* CCA Mode and Channel selection */
	PHY_CC_CCA = (0 << CCA_MODE1) | (1 << CCA_MODE0) | (channel << CHANNEL0);
     c18:	60 62       	ori	r22, 0x20	; 32
     c1a:	60 93 48 01 	sts	0x0148, r22
	/* Set CCA energy threshold */
	CCA_THRES = 0xC5;
     c1e:	85 ec       	ldi	r24, 0xC5	; 197
     c20:	80 93 49 01 	sts	0x0149, r24
	/* Start of frame delimiter */
	SFD_VALUE = 0xA7;
     c24:	87 ea       	ldi	r24, 0xA7	; 167
     c26:	80 93 4b 01 	sts	0x014B, r24
	/* Dynamic buffer protection on and data rate is 250 kb/s */
	TRX_CTRL_2 = (1 << RX_SAFE_MODE) | (0 << OQPSK_DATA_RATE1) | (0 << OQPSK_DATA_RATE0);
     c2a:	80 e8       	ldi	r24, 0x80	; 128
     c2c:	80 93 4c 01 	sts	0x014C, r24
	
	/* Set short MAC address */
	SHORT_ADDR_0 = (myAddr & 0xFF); SHORT_ADDR_1 = (myAddr >> 8);
     c30:	20 93 60 01 	sts	0x0160, r18
     c34:	b0 93 61 01 	sts	0x0161, r27
	/* Set PAN ID */
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
     c38:	40 93 62 01 	sts	0x0162, r20
     c3c:	50 93 63 01 	sts	0x0163, r21
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
     c40:	c6 e4       	ldi	r28, 0x46	; 70
     c42:	d1 e0       	ldi	r29, 0x01	; 1
     c44:	08 81       	ld	r16, Y
     c46:	88 81       	ld	r24, Y
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
     c48:	98 81       	ld	r25, Y
     c4a:	28 81       	ld	r18, Y
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
     c4c:	30 2f       	mov	r19, r16
     c4e:	32 95       	swap	r19
     c50:	36 95       	lsr	r19
     c52:	37 70       	andi	r19, 0x07	; 7
     c54:	60 e4       	ldi	r22, 0x40	; 64
     c56:	36 9f       	mul	r19, r22
     c58:	80 01       	movw	r16, r0
     c5a:	11 24       	eor	r1, r1
     c5c:	22 95       	swap	r18
     c5e:	26 95       	lsr	r18
     c60:	23 70       	andi	r18, 0x03	; 3
     c62:	62 2f       	mov	r22, r18
     c64:	60 2b       	or	r22, r16
     c66:	82 95       	swap	r24
     c68:	86 95       	lsr	r24
     c6a:	83 70       	andi	r24, 0x03	; 3
     c6c:	70 e1       	ldi	r23, 0x10	; 16
     c6e:	87 9f       	mul	r24, r23
     c70:	90 01       	movw	r18, r0
     c72:	11 24       	eor	r1, r1
     c74:	26 2b       	or	r18, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
     c76:	92 95       	swap	r25
     c78:	96 95       	lsr	r25
     c7a:	93 70       	andi	r25, 0x03	; 3
     c7c:	84 e0       	ldi	r24, 0x04	; 4
     c7e:	98 9f       	mul	r25, r24
     c80:	b0 01       	movw	r22, r0
     c82:	11 24       	eor	r1, r1
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
     c84:	62 2b       	or	r22, r18
     c86:	60 93 6d 01 	sts	0x016D, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
     c8a:	88 81       	ld	r24, Y
     c8c:	98 81       	ld	r25, Y
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
     c8e:	92 95       	swap	r25
     c90:	96 95       	lsr	r25
     c92:	93 70       	andi	r25, 0x03	; 3
     c94:	39 2f       	mov	r19, r25
     c96:	30 64       	ori	r19, 0x40	; 64
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
     c98:	98 2f       	mov	r25, r24
     c9a:	92 95       	swap	r25
     c9c:	96 70       	andi	r25, 0x06	; 6
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
     c9e:	93 2b       	or	r25, r19
     ca0:	90 93 6e 01 	sts	0x016E, r25
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);

	/* don't re-transmit frames or perform cca multiple times, slotted op is off */
	XAH_CTRL_0 = (0 << MAX_FRAME_RETRIES0) | (0 << MAX_CSMA_RETRIES0)
     ca4:	10 92 6c 01 	sts	0x016C, r1
			| (0 << SLOTTED_OPERATION);
   
   /* Enable all radio interrupts */
	IRQ_MASK = (1 << AWAKE_EN) | (1 << TX_END_EN) | (1 << AMI_EN) | (1 << CCA_ED_DONE_EN)
     ca8:	8f ef       	ldi	r24, 0xFF	; 255
     caa:	80 93 4e 01 	sts	0x014E, r24
			| (1 << RX_END_EN) | (1 << RX_START_EN) | (1 << PLL_UNLOCK_EN) | (1 << PLL_LOCK_EN);

	/* Initialize settings struct */
	rfSettings.pRxInfo = pRRI;
     cae:	ca e1       	ldi	r28, 0x1A	; 26
     cb0:	d7 e0       	ldi	r29, 0x07	; 7
     cb2:	f9 83       	std	Y+1, r31	; 0x01
     cb4:	e8 83       	st	Y, r30
	rfSettings.txSeqNumber = 0;
     cb6:	1a 82       	std	Y+2, r1	; 0x02
	rfSettings.ackReceived = 0;
     cb8:	1b 82       	std	Y+3, r1	; 0x03
	rfSettings.panId = panId;
     cba:	5d 83       	std	Y+5, r21	; 0x05
     cbc:	4c 83       	std	Y+4, r20	; 0x04
	rfSettings.myAddr = myAddr;
     cbe:	bf 83       	std	Y+7, r27	; 0x07
     cc0:	ae 83       	std	Y+6, r26	; 0x06
	rfSettings.receiveOn = 0;
     cc2:	18 86       	std	Y+8, r1	; 0x08

	rf_ready = 1;
     cc4:	81 e0       	ldi	r24, 0x01	; 1
     cc6:	80 93 34 07 	sts	0x0734, r24
   rx_ready = 0;
     cca:	10 92 4b 07 	sts	0x074B, r1
   tx_done = 0;
     cce:	10 92 23 07 	sts	0x0723, r1

	use_glossy = 0;
     cd2:	10 92 17 07 	sts	0x0717, r1

} // rf_init() 
     cd6:	df 91       	pop	r29
     cd8:	cf 91       	pop	r28
     cda:	1f 91       	pop	r17
     cdc:	0f 91       	pop	r16
     cde:	08 95       	ret

00000ce0 <rf_rx_on>:
	rf_cc2591_rx_on();
#endif
#ifdef GLOSSY_TESTING
	clear_packet_flags();
#endif
	rf_cmd(RX_AACK_ON);
     ce0:	86 e1       	ldi	r24, 0x16	; 22
     ce2:	0c 94 6d 05 	jmp	0xada	; 0xada <rf_cmd>

00000ce6 <rf_polling_rx_on>:

#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	rf_cmd(RX_AACK_ON);
     ce6:	86 e1       	ldi	r24, 0x16	; 22
     ce8:	0c 94 6d 05 	jmp	0xada	; 0xada <rf_cmd>

00000cec <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
  nrk_sem_post(radio_sem);
#endif
  //	DISABLE_FIFOP_INT();
*/
   rf_cmd(TRX_OFF);
     cec:	88 e0       	ldi	r24, 0x08	; 8
     cee:	0e 94 6d 05 	call	0xada	; 0xada <rf_cmd>
   rx_ready = 0;
     cf2:	10 92 4b 07 	sts	0x074B, r1
     cf6:	08 95       	ret

00000cf8 <rf_tx_packet>:
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------


uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
     cf8:	0f 93       	push	r16
     cfa:	1f 93       	push	r17
     cfc:	cf 93       	push	r28
     cfe:	df 93       	push	r29
     d00:	fc 01       	movw	r30, r24
	*/

	uint8_t trx_status, trx_error, *data_start, *frame_start = &TRXFBST;
	uint16_t i;

	if(!rf_ready) 
     d02:	80 91 34 07 	lds	r24, 0x0734
     d06:	81 11       	cpse	r24, r1
     d08:	02 c0       	rjmp	.+4      	; 0xd0e <rf_tx_packet+0x16>
		return NRK_ERROR;
     d0a:	8f ef       	ldi	r24, 0xFF	; 255
     d0c:	ab c0       	rjmp	.+342    	; 0xe64 <rf_tx_packet+0x16c>

	/* TODO: Setting FCF bits is probably slow. Optimize later. */
	fcf.frame_type = 1;
	fcf.sec_en = 0;
	fcf.frame_pending = 0;
	fcf.ack_request = pRTI->ackRequest;
     d0e:	26 81       	ldd	r18, Z+6	; 0x06
	fcf.dest_addr_mode = 2;
	fcf.frame_version = 0;
	fcf.src_addr_mode = 2;
	
	/* Build the rest of the MAC header */
	rfSettings.txSeqNumber++;
     d10:	80 91 1c 07 	lds	r24, 0x071C
     d14:	8f 5f       	subi	r24, 0xFF	; 255
     d16:	80 93 1c 07 	sts	0x071C, r24
	machead->fcf = fcf;
     d1a:	90 91 81 01 	lds	r25, 0x0181
     d1e:	90 7e       	andi	r25, 0xE0	; 224
     d20:	91 60       	ori	r25, 0x01	; 1
     d22:	20 fb       	bst	r18, 0
     d24:	95 f9       	bld	r25, 5
     d26:	9f 73       	andi	r25, 0x3F	; 63
     d28:	90 64       	ori	r25, 0x40	; 64
     d2a:	90 93 81 01 	sts	0x0181, r25
     d2e:	88 e8       	ldi	r24, 0x88	; 136
     d30:	80 93 82 01 	sts	0x0182, r24
	if (use_glossy) {
     d34:	80 91 17 07 	lds	r24, 0x0717
     d38:	88 23       	and	r24, r24
     d3a:	61 f0       	breq	.+24     	; 0xd54 <rf_tx_packet+0x5c>
		machead->seq_num = 0xFF;
     d3c:	8f ef       	ldi	r24, 0xFF	; 255
     d3e:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = 0xAAAA;
     d42:	8a ea       	ldi	r24, 0xAA	; 170
     d44:	9a ea       	ldi	r25, 0xAA	; 170
     d46:	90 93 89 01 	sts	0x0189, r25
     d4a:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = 0xFFFF;
     d4e:	8f ef       	ldi	r24, 0xFF	; 255
     d50:	9f ef       	ldi	r25, 0xFF	; 255
     d52:	10 c0       	rjmp	.+32     	; 0xd74 <rf_tx_packet+0x7c>
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	} else {
		machead->seq_num = rfSettings.txSeqNumber;
     d54:	80 91 1c 07 	lds	r24, 0x071C
     d58:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = (SHORT_ADDR_1 << 8) | SHORT_ADDR_0;
     d5c:	20 91 61 01 	lds	r18, 0x0161
     d60:	80 91 60 01 	lds	r24, 0x0160
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	92 2b       	or	r25, r18
     d68:	90 93 89 01 	sts	0x0189, r25
     d6c:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = pRTI->destAddr;
     d70:	80 81       	ld	r24, Z
     d72:	91 81       	ldd	r25, Z+1	; 0x01
     d74:	90 93 87 01 	sts	0x0187, r25
     d78:	80 93 86 01 	sts	0x0186, r24
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
     d7c:	20 91 63 01 	lds	r18, 0x0163
     d80:	80 91 62 01 	lds	r24, 0x0162
     d84:	90 e0       	ldi	r25, 0x00	; 0
     d86:	92 2b       	or	r25, r18
     d88:	90 93 85 01 	sts	0x0185, r25
     d8c:	80 93 84 01 	sts	0x0184, r24
     d90:	8f 01       	movw	r16, r30
	}
	//machead->src_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	
	/* Copy data payload into packet */
	data_start = frame_start + sizeof(ieee_mac_frame_header_t) + 1;
	memcpy(data_start, pRTI->pPayload, pRTI->length);
     d92:	42 81       	ldd	r20, Z+2	; 0x02
     d94:	55 27       	eor	r21, r21
     d96:	47 fd       	sbrc	r20, 7
     d98:	50 95       	com	r21
     d9a:	63 81       	ldd	r22, Z+3	; 0x03
     d9c:	74 81       	ldd	r23, Z+4	; 0x04
     d9e:	8a e8       	ldi	r24, 0x8A	; 138
     da0:	91 e0       	ldi	r25, 0x01	; 1
     da2:	0e 94 3d 2b 	call	0x567a	; 0x567a <memcpy>
	/* Set the size of the packet */
	*frame_start = sizeof(ieee_mac_frame_header_t) + pRTI->length + 2;
     da6:	f8 01       	movw	r30, r16
     da8:	82 81       	ldd	r24, Z+2	; 0x02
     daa:	85 5f       	subi	r24, 0xF5	; 245
     dac:	80 93 80 01 	sts	0x0180, r24
	
	vprintf("packet length: %d bytes\r\n", *frame_start);

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
     db0:	80 91 41 01 	lds	r24, 0x0141
     db4:	d8 2f       	mov	r29, r24
     db6:	df 71       	andi	r29, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
     db8:	9f ef       	ldi	r25, 0xFF	; 255
     dba:	9d 0f       	add	r25, r29
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
     dbc:	92 30       	cpi	r25, 0x02	; 2
     dbe:	c0 f3       	brcs	.-16     	; 0xdb0 <rf_tx_packet+0xb8>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
     dc0:	d1 31       	cpi	r29, 0x11	; 17
     dc2:	b1 f3       	breq	.-20     	; 0xdb0 <rf_tx_packet+0xb8>
     dc4:	d2 31       	cpi	r29, 0x12	; 18
     dc6:	a1 f3       	breq	.-24     	; 0xdb0 <rf_tx_packet+0xb8>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
     dc8:	df 31       	cpi	r29, 0x1F	; 31
     dca:	91 f3       	breq	.-28     	; 0xdb0 <rf_tx_packet+0xb8>
	
	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
     dcc:	98 ef       	ldi	r25, 0xF8	; 248
     dce:	9d 0f       	add	r25, r29
     dd0:	92 30       	cpi	r25, 0x02	; 2
     dd2:	20 f0       	brcs	.+8      	; 0xddc <rf_tx_packet+0xe4>
     dd4:	8f 70       	andi	r24, 0x0F	; 15
     dd6:	86 30       	cpi	r24, 0x06	; 6
     dd8:	09 f0       	breq	.+2      	; 0xddc <rf_tx_packet+0xe4>
     dda:	97 cf       	rjmp	.-210    	; 0xd0a <rf_tx_packet+0x12>
			&& (trx_status != RX_AACK_ON) && (trx_status != PLL_ON)){
		return NRK_ERROR;
	}

	rf_cmd(RX_AACK_ON);
     ddc:	86 e1       	ldi	r24, 0x16	; 22
     dde:	0e 94 6d 05 	call	0xada	; 0xada <rf_cmd>

	/* Perform CCA if requested */
	if(pRTI->cca){
     de2:	f8 01       	movw	r30, r16
     de4:	85 81       	ldd	r24, Z+5	; 0x05
     de6:	81 11       	cpse	r24, r1
     de8:	0b c0       	rjmp	.+22     	; 0xe00 <rf_tx_packet+0x108>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
			return NRK_ERROR;
	}

	rf_cmd(PLL_ON);
     dea:	89 e0       	ldi	r24, 0x09	; 9
     dec:	0e 94 6d 05 	call	0xada	; 0xada <rf_cmd>
	if(pRTI->ackRequest)
     df0:	f8 01       	movw	r30, r16
     df2:	86 81       	ldd	r24, Z+6	; 0x06
     df4:	88 23       	and	r24, r24
     df6:	91 f0       	breq	.+36     	; 0xe1c <rf_tx_packet+0x124>
		rf_cmd(TX_ARET_ON);
     df8:	89 e1       	ldi	r24, 0x19	; 25
     dfa:	0e 94 6d 05 	call	0xada	; 0xada <rf_cmd>
     dfe:	0e c0       	rjmp	.+28     	; 0xe1c <rf_tx_packet+0x124>

	rf_cmd(RX_AACK_ON);

	/* Perform CCA if requested */
	if(pRTI->cca){
		PHY_CC_CCA |= (1 << CCA_REQUEST);
     e00:	80 91 48 01 	lds	r24, 0x0148
     e04:	80 68       	ori	r24, 0x80	; 128
     e06:	80 93 48 01 	sts	0x0148, r24
		while(!(TRX_STATUS & (1 << CCA_DONE)))
     e0a:	80 91 41 01 	lds	r24, 0x0141
     e0e:	87 ff       	sbrs	r24, 7
     e10:	fc cf       	rjmp	.-8      	; 0xe0a <rf_tx_packet+0x112>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
     e12:	80 91 41 01 	lds	r24, 0x0141
     e16:	86 ff       	sbrs	r24, 6
     e18:	78 cf       	rjmp	.-272    	; 0xd0a <rf_tx_packet+0x12>
     e1a:	e7 cf       	rjmp	.-50     	; 0xdea <rf_tx_packet+0xf2>
	
#ifdef RADIO_CC2591
		rf_cc2591_tx_on();
#endif

   tx_done = 0;
     e1c:	10 92 23 07 	sts	0x0723, r1
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
     e20:	82 e0       	ldi	r24, 0x02	; 2
     e22:	0e 94 6d 05 	call	0xada	; 0xada <rf_cmd>
   for(i=0; (i<65000) && !tx_done; i++){
     e26:	80 e0       	ldi	r24, 0x00	; 0
     e28:	90 e0       	ldi	r25, 0x00	; 0
     e2a:	20 91 23 07 	lds	r18, 0x0723
     e2e:	21 11       	cpse	r18, r1
     e30:	05 c0       	rjmp	.+10     	; 0xe3c <rf_tx_packet+0x144>
     e32:	01 96       	adiw	r24, 0x01	; 1
     e34:	88 3e       	cpi	r24, 0xE8	; 232
     e36:	fd ef       	ldi	r31, 0xFD	; 253
     e38:	9f 07       	cpc	r25, r31
     e3a:	b9 f7       	brne	.-18     	; 0xe2a <rf_tx_packet+0x132>
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
     e3c:	f8 01       	movw	r30, r16
     e3e:	26 81       	ldd	r18, Z+6	; 0x06
     e40:	22 23       	and	r18, r18
     e42:	31 f0       	breq	.+12     	; 0xe50 <rf_tx_packet+0x158>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
     e44:	20 91 42 01 	lds	r18, 0x0142
     e48:	22 95       	swap	r18
     e4a:	26 95       	lsr	r18
     e4c:	27 70       	andi	r18, 0x07	; 7
   for(i=0; (i<65000) && !tx_done; i++){
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
     e4e:	29 f4       	brne	.+10     	; 0xe5a <rf_tx_packet+0x162>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
     e50:	88 3e       	cpi	r24, 0xE8	; 232
     e52:	9d 4f       	sbci	r25, 0xFD	; 253
     e54:	11 f0       	breq	.+4      	; 0xe5a <rf_tx_packet+0x162>
   for(i=0; (i<65000) && !tx_done; i++){
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
     e56:	c1 e0       	ldi	r28, 0x01	; 1
     e58:	01 c0       	rjmp	.+2      	; 0xe5c <rf_tx_packet+0x164>
     e5a:	cf ef       	ldi	r28, 0xFF	; 255
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
	rf_cmd(trx_status);
     e5c:	8d 2f       	mov	r24, r29
     e5e:	0e 94 6d 05 	call	0xada	; 0xada <rf_cmd>

#ifdef RADIO_CC2591
	if (trx_error == NRK_ERROR) rf_cc2591_rx_on();
#endif

	return trx_error;
     e62:	8c 2f       	mov	r24, r28
}
     e64:	df 91       	pop	r29
     e66:	cf 91       	pop	r28
     e68:	1f 91       	pop	r17
     e6a:	0f 91       	pop	r16
     e6c:	08 95       	ret

00000e6e <rf_tx_packet_resend>:
uint8_t rf_tx_packet_resend()
{
   uint8_t trx_error;
   uint16_t i;

   tx_done = 0;
     e6e:	10 92 23 07 	sts	0x0723, r1
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
     e72:	82 e0       	ldi	r24, 0x02	; 2
     e74:	0e 94 6d 05 	call	0xada	; 0xada <rf_cmd>
     e78:	88 ee       	ldi	r24, 0xE8	; 232
     e7a:	9d ef       	ldi	r25, 0xFD	; 253
   for(i=0; (i<65000) && !tx_done; i++)
     e7c:	20 91 23 07 	lds	r18, 0x0723
     e80:	21 11       	cpse	r18, r1
     e82:	04 c0       	rjmp	.+8      	; 0xe8c <rf_tx_packet_resend+0x1e>
     e84:	01 97       	sbiw	r24, 0x01	; 1
     e86:	d1 f7       	brne	.-12     	; 0xe7c <rf_tx_packet_resend+0xe>
      continue;
   trx_error = (i == 65000) ? NRK_ERROR : NRK_OK;
     e88:	8f ef       	ldi	r24, 0xFF	; 255

   return trx_error;
}
     e8a:	08 95       	ret
   tx_done = 0;
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
   for(i=0; (i<65000) && !tx_done; i++)
      continue;
   trx_error = (i == 65000) ? NRK_ERROR : NRK_OK;
     e8c:	81 e0       	ldi	r24, 0x01	; 1
     e8e:	08 95       	ret

00000e90 <rf_cca_check>:

/* Returns 1 if the channel is clear
 * Returns 0 if the channel is being used
 */
int8_t rf_cca_check()
{
     e90:	cf 93       	push	r28
     e92:	df 93       	push	r29
	uint8_t trx_status, cca_value;

	if(!rf_ready)
     e94:	80 91 34 07 	lds	r24, 0x0734
     e98:	88 23       	and	r24, r24
     e9a:	41 f1       	breq	.+80     	; 0xeec <rf_cca_check+0x5c>
		return NRK_ERROR;

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
     e9c:	80 91 41 01 	lds	r24, 0x0141
     ea0:	c8 2f       	mov	r28, r24
     ea2:	cf 71       	andi	r28, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
     ea4:	9f ef       	ldi	r25, 0xFF	; 255
     ea6:	9c 0f       	add	r25, r28
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
     ea8:	92 30       	cpi	r25, 0x02	; 2
     eaa:	c0 f3       	brcs	.-16     	; 0xe9c <rf_cca_check+0xc>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
     eac:	c1 31       	cpi	r28, 0x11	; 17
     eae:	b1 f3       	breq	.-20     	; 0xe9c <rf_cca_check+0xc>
     eb0:	c2 31       	cpi	r28, 0x12	; 18
     eb2:	a1 f3       	breq	.-24     	; 0xe9c <rf_cca_check+0xc>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
     eb4:	cf 31       	cpi	r28, 0x1F	; 31
     eb6:	91 f3       	breq	.-28     	; 0xe9c <rf_cca_check+0xc>

	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
     eb8:	c8 30       	cpi	r28, 0x08	; 8
     eba:	19 f0       	breq	.+6      	; 0xec2 <rf_cca_check+0x32>
     ebc:	8f 70       	andi	r24, 0x0F	; 15
     ebe:	86 30       	cpi	r24, 0x06	; 6
     ec0:	a9 f4       	brne	.+42     	; 0xeec <rf_cca_check+0x5c>
			&& (trx_status != RX_AACK_ON))
		return NRK_ERROR;
	
	rf_cmd(RX_AACK_ON);
     ec2:	86 e1       	ldi	r24, 0x16	; 22
     ec4:	0e 94 6d 05 	call	0xada	; 0xada <rf_cmd>

	PHY_CC_CCA |= (1 << CCA_REQUEST);
     ec8:	80 91 48 01 	lds	r24, 0x0148
     ecc:	80 68       	ori	r24, 0x80	; 128
     ece:	80 93 48 01 	sts	0x0148, r24
	while(!(TRX_STATUS & (1 << CCA_DONE)))
     ed2:	80 91 41 01 	lds	r24, 0x0141
     ed6:	87 ff       	sbrs	r24, 7
     ed8:	fc cf       	rjmp	.-8      	; 0xed2 <rf_cca_check+0x42>
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
     eda:	d0 91 41 01 	lds	r29, 0x0141
	rf_cmd(trx_status);
     ede:	8c 2f       	mov	r24, r28
     ee0:	0e 94 6d 05 	call	0xada	; 0xada <rf_cmd>
	rf_cmd(RX_AACK_ON);

	PHY_CC_CCA |= (1 << CCA_REQUEST);
	while(!(TRX_STATUS & (1 << CCA_DONE)))
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
     ee4:	d6 fb       	bst	r29, 6
     ee6:	88 27       	eor	r24, r24
     ee8:	80 f9       	bld	r24, 0
	rf_cmd(trx_status);

	return cca_value;
     eea:	01 c0       	rjmp	.+2      	; 0xeee <rf_cca_check+0x5e>
int8_t rf_cca_check()
{
	uint8_t trx_status, cca_value;

	if(!rf_ready)
		return NRK_ERROR;
     eec:	8f ef       	ldi	r24, 0xFF	; 255
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
	rf_cmd(trx_status);

	return cca_value;
}
     eee:	df 91       	pop	r29
     ef0:	cf 91       	pop	r28
     ef2:	08 95       	ret

00000ef4 <rf_rx_packet_nonblock>:
	#endif
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
     ef4:	80 91 34 07 	lds	r24, 0x0734
     ef8:	88 23       	and	r24, r24
     efa:	09 f4       	brne	.+2      	; 0xefe <rf_rx_packet_nonblock+0xa>
     efc:	e3 c0       	rjmp	.+454    	; 0x10c4 <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;

   if(!rx_ready)
     efe:	80 91 4b 07 	lds	r24, 0x074B
     f02:	88 23       	and	r24, r24
     f04:	09 f4       	brne	.+2      	; 0xf08 <rf_rx_packet_nonblock+0x14>
     f06:	dc c0       	rjmp	.+440    	; 0x10c0 <rf_rx_packet_nonblock+0x1cc>
      return 0;
   else if((TST_RX_LENGTH - 2) > rfSettings.pRxInfo->max_length)
     f08:	80 91 7b 01 	lds	r24, 0x017B
     f0c:	e0 91 1a 07 	lds	r30, 0x071A
     f10:	f0 91 1b 07 	lds	r31, 0x071B
     f14:	90 e0       	ldi	r25, 0x00	; 0
     f16:	02 97       	sbiw	r24, 0x02	; 2
     f18:	24 81       	ldd	r18, Z+4	; 0x04
     f1a:	33 27       	eor	r19, r19
     f1c:	27 fd       	sbrc	r18, 7
     f1e:	30 95       	com	r19
     f20:	28 17       	cp	r18, r24
     f22:	39 07       	cpc	r19, r25
     f24:	0c f4       	brge	.+2      	; 0xf28 <rf_rx_packet_nonblock+0x34>
     f26:	ce c0       	rjmp	.+412    	; 0x10c4 <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;


	ieee_mac_frame_header_t *machead = frame_start;

	rfSettings.pRxInfo->seqNumber = machead->seq_num;
     f28:	e0 91 1a 07 	lds	r30, 0x071A
     f2c:	f0 91 1b 07 	lds	r31, 0x071B
     f30:	80 91 82 01 	lds	r24, 0x0182
     f34:	80 83       	st	Z, r24
	rfSettings.pRxInfo->srcAddr = machead->src_addr;
     f36:	e0 91 1a 07 	lds	r30, 0x071A
     f3a:	f0 91 1b 07 	lds	r31, 0x071B
     f3e:	80 91 87 01 	lds	r24, 0x0187
     f42:	90 91 88 01 	lds	r25, 0x0188
     f46:	92 83       	std	Z+2, r25	; 0x02
     f48:	81 83       	std	Z+1, r24	; 0x01
	rfSettings.pRxInfo->length = TST_RX_LENGTH - sizeof(ieee_mac_frame_header_t) - 2;
     f4a:	e0 91 1a 07 	lds	r30, 0x071A
     f4e:	f0 91 1b 07 	lds	r31, 0x071B
     f52:	80 91 7b 01 	lds	r24, 0x017B
     f56:	8b 50       	subi	r24, 0x0B	; 11
     f58:	83 83       	std	Z+3, r24	; 0x03

	if((rfSettings.pRxInfo->length > rfSettings.pRxInfo->max_length)
     f5a:	a0 91 1a 07 	lds	r26, 0x071A
     f5e:	b0 91 1b 07 	lds	r27, 0x071B
     f62:	e0 91 1a 07 	lds	r30, 0x071A
     f66:	f0 91 1b 07 	lds	r31, 0x071B
     f6a:	13 96       	adiw	r26, 0x03	; 3
     f6c:	9c 91       	ld	r25, X
     f6e:	84 81       	ldd	r24, Z+4	; 0x04
     f70:	89 17       	cp	r24, r25
     f72:	3c f0       	brlt	.+14     	; 0xf82 <rf_rx_packet_nonblock+0x8e>
			|| (rfSettings.pRxInfo->length < 0)){
     f74:	e0 91 1a 07 	lds	r30, 0x071A
     f78:	f0 91 1b 07 	lds	r31, 0x071B
     f7c:	83 81       	ldd	r24, Z+3	; 0x03
     f7e:	87 ff       	sbrs	r24, 7
     f80:	0d c0       	rjmp	.+26     	; 0xf9c <rf_rx_packet_nonblock+0xa8>
		rx_ready = 0;
     f82:	10 92 4b 07 	sts	0x074B, r1
      TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
     f86:	80 91 4c 01 	lds	r24, 0x014C
     f8a:	8f 77       	andi	r24, 0x7F	; 127
     f8c:	80 93 4c 01 	sts	0x014C, r24
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
     f90:	80 91 4c 01 	lds	r24, 0x014C
     f94:	80 68       	ori	r24, 0x80	; 128
     f96:	80 93 4c 01 	sts	0x014C, r24
     f9a:	94 c0       	rjmp	.+296    	; 0x10c4 <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);
     f9c:	a0 91 1a 07 	lds	r26, 0x071A
     fa0:	b0 91 1b 07 	lds	r27, 0x071B
      TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
     fa4:	e0 91 1a 07 	lds	r30, 0x071A
     fa8:	f0 91 1b 07 	lds	r31, 0x071B
     fac:	13 96       	adiw	r26, 0x03	; 3
     fae:	4c 91       	ld	r20, X
     fb0:	55 27       	eor	r21, r21
     fb2:	47 fd       	sbrc	r20, 7
     fb4:	50 95       	com	r21
     fb6:	69 e8       	ldi	r22, 0x89	; 137
     fb8:	71 e0       	ldi	r23, 0x01	; 1
     fba:	85 81       	ldd	r24, Z+5	; 0x05
     fbc:	96 81       	ldd	r25, Z+6	; 0x06
     fbe:	0e 94 3d 2b 	call	0x567a	; 0x567a <memcpy>
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);

   /* if reset packet received, perform reset */
   if(wireless_prog && (rfSettings.pRxInfo->length == 16)){
     fc2:	80 91 e7 03 	lds	r24, 0x03E7
     fc6:	88 23       	and	r24, r24
     fc8:	09 f4       	brne	.+2      	; 0xfcc <rf_rx_packet_nonblock+0xd8>
     fca:	3e c0       	rjmp	.+124    	; 0x1048 <rf_rx_packet_nonblock+0x154>
     fcc:	e0 91 1a 07 	lds	r30, 0x071A
     fd0:	f0 91 1b 07 	lds	r31, 0x071B
     fd4:	83 81       	ldd	r24, Z+3	; 0x03
     fd6:	80 31       	cpi	r24, 0x10	; 16
     fd8:	b9 f5       	brne	.+110    	; 0x1048 <rf_rx_packet_nonblock+0x154>
      if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 4) == 0){
     fda:	e0 91 1a 07 	lds	r30, 0x071A
     fde:	f0 91 1b 07 	lds	r31, 0x071B
     fe2:	65 81       	ldd	r22, Z+5	; 0x05
     fe4:	76 81       	ldd	r23, Z+6	; 0x06
     fe6:	44 e0       	ldi	r20, 0x04	; 4
     fe8:	50 e0       	ldi	r21, 0x00	; 0
     fea:	81 e0       	ldi	r24, 0x01	; 1
     fec:	92 e0       	ldi	r25, 0x02	; 2
     fee:	0e 94 46 2b 	call	0x568c	; 0x568c <strncmp>
     ff2:	89 2b       	or	r24, r25
     ff4:	49 f5       	brne	.+82     	; 0x1048 <rf_rx_packet_nonblock+0x154>
         if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 16) == 0){
     ff6:	e0 91 1a 07 	lds	r30, 0x071A
     ffa:	f0 91 1b 07 	lds	r31, 0x071B
     ffe:	65 81       	ldd	r22, Z+5	; 0x05
    1000:	76 81       	ldd	r23, Z+6	; 0x06
    1002:	40 e1       	ldi	r20, 0x10	; 16
    1004:	50 e0       	ldi	r21, 0x00	; 0
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	92 e0       	ldi	r25, 0x02	; 2
    100a:	0e 94 46 2b 	call	0x568c	; 0x568c <strncmp>
    100e:	89 2b       	or	r24, r25
    1010:	d9 f4       	brne	.+54     	; 0x1048 <rf_rx_packet_nonblock+0x154>
            wdt_enable(WDTO_500MS);
    1012:	9d e0       	ldi	r25, 0x0D	; 13
    1014:	88 e1       	ldi	r24, 0x18	; 24
    1016:	0f b6       	in	r0, 0x3f	; 63
    1018:	f8 94       	cli
    101a:	a8 95       	wdr
    101c:	80 93 60 00 	sts	0x0060, r24
    1020:	0f be       	out	0x3f, r0	; 63
    1022:	90 93 60 00 	sts	0x0060, r25
            nrk_led_set(0);
    1026:	80 e0       	ldi	r24, 0x00	; 0
    1028:	90 e0       	ldi	r25, 0x00	; 0
    102a:	0e 94 44 0e 	call	0x1c88	; 0x1c88 <nrk_led_set>
            nrk_led_set(1);
    102e:	81 e0       	ldi	r24, 0x01	; 1
    1030:	90 e0       	ldi	r25, 0x00	; 0
    1032:	0e 94 44 0e 	call	0x1c88	; 0x1c88 <nrk_led_set>
            nrk_led_set(2);
    1036:	82 e0       	ldi	r24, 0x02	; 2
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	0e 94 44 0e 	call	0x1c88	; 0x1c88 <nrk_led_set>
            nrk_led_set(3);
    103e:	83 e0       	ldi	r24, 0x03	; 3
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	0e 94 44 0e 	call	0x1c88	; 0x1c88 <nrk_led_set>
    1046:	ff cf       	rjmp	.-2      	; 0x1046 <rf_rx_packet_nonblock+0x152>
      }
   }

	/* I am assuming that ackRequest is supposed to
	 * be set, not read, by rf_basic */
	rfSettings.pRxInfo->ackRequest = machead->fcf.ack_request;
    1048:	e0 91 1a 07 	lds	r30, 0x071A
    104c:	f0 91 1b 07 	lds	r31, 0x071B
    1050:	80 91 80 01 	lds	r24, 0x0180
    1054:	85 fb       	bst	r24, 5
    1056:	88 27       	eor	r24, r24
    1058:	80 f9       	bld	r24, 0
    105a:	87 83       	std	Z+7, r24	; 0x07
	//rfSettings.pRxInfo->rssi = *(frame_start + TST_RX_LENGTH);
	rfSettings.pRxInfo->rssi = PHY_ED_LEVEL;
    105c:	e0 91 1a 07 	lds	r30, 0x071A
    1060:	f0 91 1b 07 	lds	r31, 0x071B
    1064:	80 91 47 01 	lds	r24, 0x0147
    1068:	80 87       	std	Z+8, r24	; 0x08
	rfSettings.pRxInfo->actualRssi = PHY_RSSI >> 3;
    106a:	e0 91 1a 07 	lds	r30, 0x071A
    106e:	f0 91 1b 07 	lds	r31, 0x071B
    1072:	80 91 46 01 	lds	r24, 0x0146
    1076:	86 95       	lsr	r24
    1078:	86 95       	lsr	r24
    107a:	86 95       	lsr	r24
    107c:	81 87       	std	Z+9, r24	; 0x09
	rfSettings.pRxInfo->energyDetectionLevel = PHY_ED_LEVEL;
    107e:	e0 91 1a 07 	lds	r30, 0x071A
    1082:	f0 91 1b 07 	lds	r31, 0x071B
    1086:	80 91 47 01 	lds	r24, 0x0147
    108a:	82 87       	std	Z+10, r24	; 0x0a
	rfSettings.pRxInfo->linkQualityIndication = *(frame_start + TST_RX_LENGTH);
    108c:	a0 91 1a 07 	lds	r26, 0x071A
    1090:	b0 91 1b 07 	lds	r27, 0x071B
    1094:	e0 91 7b 01 	lds	r30, 0x017B
    1098:	f0 e0       	ldi	r31, 0x00	; 0
    109a:	e0 58       	subi	r30, 0x80	; 128
    109c:	fe 4f       	sbci	r31, 0xFE	; 254
    109e:	80 81       	ld	r24, Z
    10a0:	1b 96       	adiw	r26, 0x0b	; 11
    10a2:	8c 93       	st	X, r24

	/* Reset frame buffer protection */
	rx_ready = 0;
    10a4:	10 92 4b 07 	sts	0x074B, r1
   TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    10a8:	80 91 4c 01 	lds	r24, 0x014C
    10ac:	8f 77       	andi	r24, 0x7F	; 127
    10ae:	80 93 4c 01 	sts	0x014C, r24
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    10b2:	80 91 4c 01 	lds	r24, 0x014C
    10b6:	80 68       	ori	r24, 0x80	; 128
    10b8:	80 93 4c 01 	sts	0x014C, r24

	return NRK_OK;
    10bc:	81 e0       	ldi	r24, 0x01	; 1
    10be:	08 95       	ret

	if(!rf_ready)
		return NRK_ERROR;

   if(!rx_ready)
      return 0;
    10c0:	80 e0       	ldi	r24, 0x00	; 0
    10c2:	08 95       	ret
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
		return NRK_ERROR;
    10c4:	8f ef       	ldi	r24, 0xFF	; 255
	rx_ready = 0;
   TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);

	return NRK_OK;
}
    10c6:	08 95       	ret

000010c8 <__vector_64>:

/* These interrupt handlers are useful for finding
 * out the exact order of events during a transmission */

SIGNAL(TRX24_AWAKE_vect)
{
    10c8:	1f 92       	push	r1
    10ca:	0f 92       	push	r0
    10cc:	0f b6       	in	r0, 0x3f	; 63
    10ce:	0f 92       	push	r0
    10d0:	11 24       	eor	r1, r1
    10d2:	8f 93       	push	r24
	vprintf("RADIO AWAKE IRQ!\r\n");
	IRQ_STATUS = (1 << AWAKE);
    10d4:	80 e8       	ldi	r24, 0x80	; 128
    10d6:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    10da:	8f 91       	pop	r24
    10dc:	0f 90       	pop	r0
    10de:	0f be       	out	0x3f, r0	; 63
    10e0:	0f 90       	pop	r0
    10e2:	1f 90       	pop	r1
    10e4:	18 95       	reti

000010e6 <__vector_63>:

SIGNAL(TRX24_TX_END_vect)
{
    10e6:	1f 92       	push	r1
    10e8:	0f 92       	push	r0
    10ea:	0f b6       	in	r0, 0x3f	; 63
    10ec:	0f 92       	push	r0
    10ee:	11 24       	eor	r1, r1
    10f0:	8f 93       	push	r24
	vprintf("TX_END IRQ!\r\n");
	tx_done = 1;
    10f2:	81 e0       	ldi	r24, 0x01	; 1
    10f4:	80 93 23 07 	sts	0x0723, r24
   IRQ_STATUS = (1 << TX_END);
    10f8:	80 e4       	ldi	r24, 0x40	; 64
    10fa:	80 93 4f 01 	sts	0x014F, r24
#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	return;
}
    10fe:	8f 91       	pop	r24
    1100:	0f 90       	pop	r0
    1102:	0f be       	out	0x3f, r0	; 63
    1104:	0f 90       	pop	r0
    1106:	1f 90       	pop	r1
    1108:	18 95       	reti

0000110a <__vector_62>:

SIGNAL(TRX24_XAH_AMI_vect)
{
    110a:	1f 92       	push	r1
    110c:	0f 92       	push	r0
    110e:	0f b6       	in	r0, 0x3f	; 63
    1110:	0f 92       	push	r0
    1112:	11 24       	eor	r1, r1
    1114:	8f 93       	push	r24
	vprintf("AMI IRQ!\r\n");
	IRQ_STATUS = (1 << AMI);
    1116:	80 e2       	ldi	r24, 0x20	; 32
    1118:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    111c:	8f 91       	pop	r24
    111e:	0f 90       	pop	r0
    1120:	0f be       	out	0x3f, r0	; 63
    1122:	0f 90       	pop	r0
    1124:	1f 90       	pop	r1
    1126:	18 95       	reti

00001128 <__vector_61>:

SIGNAL(TRX24_CCA_ED_DONE_vect)
{
    1128:	1f 92       	push	r1
    112a:	0f 92       	push	r0
    112c:	0f b6       	in	r0, 0x3f	; 63
    112e:	0f 92       	push	r0
    1130:	11 24       	eor	r1, r1
    1132:	8f 93       	push	r24
	vprintf("CCA_ED_DONE IRQ!\r\n");
	IRQ_STATUS = (1 << CCA_ED_DONE);
    1134:	80 e1       	ldi	r24, 0x10	; 16
    1136:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    113a:	8f 91       	pop	r24
    113c:	0f 90       	pop	r0
    113e:	0f be       	out	0x3f, r0	; 63
    1140:	0f 90       	pop	r0
    1142:	1f 90       	pop	r1
    1144:	18 95       	reti

00001146 <__vector_59>:

SIGNAL(TRX24_RX_START_vect)
{
    1146:	1f 92       	push	r1
    1148:	0f 92       	push	r0
    114a:	0f b6       	in	r0, 0x3f	; 63
    114c:	0f 92       	push	r0
    114e:	11 24       	eor	r1, r1
    1150:	0b b6       	in	r0, 0x3b	; 59
    1152:	0f 92       	push	r0
    1154:	2f 93       	push	r18
    1156:	3f 93       	push	r19
    1158:	4f 93       	push	r20
    115a:	5f 93       	push	r21
    115c:	6f 93       	push	r22
    115e:	7f 93       	push	r23
    1160:	8f 93       	push	r24
    1162:	9f 93       	push	r25
    1164:	af 93       	push	r26
    1166:	bf 93       	push	r27
    1168:	ef 93       	push	r30
    116a:	ff 93       	push	r31
	vprintf("RX_START IRQ!\r\n");
	IRQ_STATUS = (1 << RX_START);
    116c:	84 e0       	ldi	r24, 0x04	; 4
    116e:	80 93 4f 01 	sts	0x014F, r24

	if(rx_start_func)
    1172:	e0 91 ea 03 	lds	r30, 0x03EA
    1176:	f0 91 eb 03 	lds	r31, 0x03EB
    117a:	30 97       	sbiw	r30, 0x00	; 0
    117c:	09 f0       	breq	.+2      	; 0x1180 <__vector_59+0x3a>
		rx_start_func();
    117e:	09 95       	icall

	return;
}
    1180:	ff 91       	pop	r31
    1182:	ef 91       	pop	r30
    1184:	bf 91       	pop	r27
    1186:	af 91       	pop	r26
    1188:	9f 91       	pop	r25
    118a:	8f 91       	pop	r24
    118c:	7f 91       	pop	r23
    118e:	6f 91       	pop	r22
    1190:	5f 91       	pop	r21
    1192:	4f 91       	pop	r20
    1194:	3f 91       	pop	r19
    1196:	2f 91       	pop	r18
    1198:	0f 90       	pop	r0
    119a:	0b be       	out	0x3b, r0	; 59
    119c:	0f 90       	pop	r0
    119e:	0f be       	out	0x3f, r0	; 63
    11a0:	0f 90       	pop	r0
    11a2:	1f 90       	pop	r1
    11a4:	18 95       	reti

000011a6 <__vector_58>:

SIGNAL(TRX24_PLL_UNLOCK_vect)
{
    11a6:	1f 92       	push	r1
    11a8:	0f 92       	push	r0
    11aa:	0f b6       	in	r0, 0x3f	; 63
    11ac:	0f 92       	push	r0
    11ae:	11 24       	eor	r1, r1
    11b0:	8f 93       	push	r24
	vprintf("PLL_UNLOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_UNLOCK);
    11b2:	82 e0       	ldi	r24, 0x02	; 2
    11b4:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    11b8:	8f 91       	pop	r24
    11ba:	0f 90       	pop	r0
    11bc:	0f be       	out	0x3f, r0	; 63
    11be:	0f 90       	pop	r0
    11c0:	1f 90       	pop	r1
    11c2:	18 95       	reti

000011c4 <__vector_57>:

SIGNAL(TRX24_PLL_LOCK_vect)
{
    11c4:	1f 92       	push	r1
    11c6:	0f 92       	push	r0
    11c8:	0f b6       	in	r0, 0x3f	; 63
    11ca:	0f 92       	push	r0
    11cc:	11 24       	eor	r1, r1
    11ce:	8f 93       	push	r24
	vprintf("PLL_LOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_LOCK);
    11d0:	81 e0       	ldi	r24, 0x01	; 1
    11d2:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    11d6:	8f 91       	pop	r24
    11d8:	0f 90       	pop	r0
    11da:	0f be       	out	0x3f, r0	; 63
    11dc:	0f 90       	pop	r0
    11de:	1f 90       	pop	r1
    11e0:	18 95       	reti

000011e2 <rf_set_cca_thresh>:



void rf_set_cca_thresh(int8_t t)
{
	CCA_THRES &= 0xF0;
    11e2:	e9 e4       	ldi	r30, 0x49	; 73
    11e4:	f1 e0       	ldi	r31, 0x01	; 1
    11e6:	90 81       	ld	r25, Z
    11e8:	90 7f       	andi	r25, 0xF0	; 240
    11ea:	90 83       	st	Z, r25
	CCA_THRES |= (t & 0xF);
    11ec:	90 81       	ld	r25, Z
    11ee:	8f 70       	andi	r24, 0x0F	; 15
    11f0:	98 2b       	or	r25, r24
    11f2:	90 83       	st	Z, r25
    11f4:	08 95       	ret

000011f6 <rf_security_last_pkt_status>:
// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
	//return last_pkt_encrypted;
	return NRK_ERROR;
}
    11f6:	8f ef       	ldi	r24, 0xFF	; 255
    11f8:	08 95       	ret

000011fa <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    11fa:	08 95       	ret

000011fc <rf_security_set_key>:
	return;
}


void rf_security_set_key(uint8_t *key)
{
    11fc:	08 95       	ret

000011fe <rf_security_disable>:
}



void rf_security_disable()
{
    11fe:	08 95       	ret

00001200 <rf_tx_tdma_packet>:


uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time) {
//    return success;
	return NRK_ERROR;
}
    1200:	8f ef       	ldi	r24, 0xFF	; 255
    1202:	08 95       	ret

00001204 <rf_get_sem>:


nrk_sem_t* rf_get_sem()
{
return radio_sem;
}
    1204:	80 91 15 07 	lds	r24, 0x0715
    1208:	90 91 16 07 	lds	r25, 0x0716
    120c:	08 95       	ret

0000120e <rf_flush_rx_fifo>:



inline void rf_flush_rx_fifo()
{
    120e:	08 95       	ret

00001210 <rf_busy>:

uint8_t rf_busy()
{
//return SFD_IS_1;
return 1;
}
    1210:	81 e0       	ldi	r24, 0x01	; 1
    1212:	08 95       	ret

00001214 <rf_rx_check_fifop>:
/* Implement */
uint8_t rf_rx_check_fifop()
{
//return FIFOP_IS_1;
return 1;
}
    1214:	81 e0       	ldi	r24, 0x01	; 1
    1216:	08 95       	ret

00001218 <rf_rx_check_sfd>:

uint8_t rf_rx_check_sfd()
{
//return SFD_IS_1;
return 1;
}
    1218:	81 e0       	ldi	r24, 0x01	; 1
    121a:	08 95       	ret

0000121c <rf_carrier_on>:
/**********************************************************
 * start sending a carrier pulse
 * assumes wdrf_radio_test_mode() was called before doing this
 */
void rf_carrier_on()
{
    121c:	08 95       	ret

0000121e <rf_carrier_off>:

/**********************************************************
 * stop sending a carrier pulse; set the radio to idle state
 */
void rf_carrier_off()
{
    121e:	08 95       	ret

00001220 <rf_test_mode>:
}



void rf_test_mode()
{
    1220:	08 95       	ret

00001222 <rf_data_mode>:


/**********************************************************
 * set the radio into "normal" mode (buffered TXFIFO) and go into (data) receive */
void rf_data_mode()
{
    1222:	08 95       	ret

00001224 <rf_rx_set_serial>:
 * RX data is received through sampling the FIFO pin, timing is done using FIFOP 
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    1224:	08 95       	ret

00001226 <rf_tx_set_serial>:
 * to go up and down, then set next bit etc.
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    1226:	08 95       	ret

00001228 <rf_set_preamble_length>:
 * arg is equal to number of bytes - 1.
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    1228:	08 95       	ret

0000122a <rf_set_cca_mode>:
}


void rf_set_cca_mode(uint8_t mode)
{
    122a:	08 95       	ret

0000122c <rf_cc2591_tx_on>:
	PORTG	|= 0x1;
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	
	DDRG	&= ~(0x1);  // Set RXTX as input
    122c:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    122e:	8d b1       	in	r24, 0x0d	; 13
    1230:	80 6e       	ori	r24, 0xE0	; 224
    1232:	8d b9       	out	0x0d, r24	; 13
	// PAEN=1  EN=0  HGM=x RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0xA0;
    1234:	8e b1       	in	r24, 0x0e	; 14
    1236:	80 6a       	ori	r24, 0xA0	; 160
    1238:	8e b9       	out	0x0e, r24	; 14
    123a:	08 95       	ret

0000123c <rf_cc2591_rx_on>:
	DDRG	|= 0x1;
	PORTG	&= ~(0x1);
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	DDRG	&= ~(0x1);  // Set RXTX as input
    123c:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    123e:	8d b1       	in	r24, 0x0d	; 13
    1240:	80 6e       	ori	r24, 0xE0	; 224
    1242:	8d b9       	out	0x0d, r24	; 13
	// PAEN=0  EN=1  HGM=1 RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0x60;
    1244:	8e b1       	in	r24, 0x0e	; 14
    1246:	80 66       	ori	r24, 0x60	; 96
    1248:	8e b9       	out	0x0e, r24	; 14
    124a:	08 95       	ret

0000124c <rf_glossy_interrupt>:
	curr_count = 0;
}
#endif

void rf_glossy_interrupt()
{
    124c:	cf 92       	push	r12
    124e:	df 92       	push	r13
    1250:	ef 92       	push	r14
    1252:	ff 92       	push	r15
    1254:	0f 93       	push	r16
    1256:	1f 93       	push	r17
    1258:	cf 93       	push	r28
    125a:	df 93       	push	r29
    125c:	cd b7       	in	r28, 0x3d	; 61
    125e:	de b7       	in	r29, 0x3e	; 62
    1260:	27 97       	sbiw	r28, 0x07	; 7
    1262:	0f b6       	in	r0, 0x3f	; 63
    1264:	f8 94       	cli
    1266:	de bf       	out	0x3e, r29	; 62
    1268:	0f be       	out	0x3f, r0	; 63
    126a:	cd bf       	out	0x3d, r28	; 61
	nrk_int_disable();
    126c:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>

	RF_RX_INFO rfRxInfo = *(rfSettings.pRxInfo);
    1270:	e0 91 1a 07 	lds	r30, 0x071A
    1274:	f0 91 1b 07 	lds	r31, 0x071B
    1278:	c0 80       	ld	r12, Z
    127a:	d3 80       	ldd	r13, Z+3	; 0x03
    127c:	e5 80       	ldd	r14, Z+5	; 0x05
    127e:	f6 80       	ldd	r15, Z+6	; 0x06
    1280:	00 85       	ldd	r16, Z+8	; 0x08
	RF_TX_INFO rfTxInfo;

	/* Grab packet */
	int err = rf_rx_packet_nonblock();
    1282:	0e 94 7a 07 	call	0xef4	; 0xef4 <rf_rx_packet_nonblock>
	if (err < 1) {
    1286:	18 16       	cp	r1, r24
    1288:	1c f0       	brlt	.+6      	; 0x1290 <rf_glossy_interrupt+0x44>
		printf("rf_rx_packet_nonblock failed]\r\n");
    128a:	89 ee       	ldi	r24, 0xE9	; 233
    128c:	92 e0       	ldi	r25, 0x02	; 2
    128e:	06 c0       	rjmp	.+12     	; 0x129c <rf_glossy_interrupt+0x50>
		nrk_int_enable();
		return;
	}

	/* TTL should be the first byte of the payload */
	uint8_t ttl = rfRxInfo.pPayload[0];
    1290:	f7 01       	movw	r30, r14
    1292:	10 81       	ld	r17, Z
	if (ttl == 0) {
    1294:	11 11       	cpse	r17, r1
    1296:	07 c0       	rjmp	.+14     	; 0x12a6 <rf_glossy_interrupt+0x5a>
#ifndef GLOSSY_TESTING
		printf("Packet is done bouncing around!\r\n\n");
    1298:	88 e0       	ldi	r24, 0x08	; 8
    129a:	93 e0       	ldi	r25, 0x03	; 3
    129c:	0e 94 f1 2b 	call	0x57e2	; 0x57e2 <puts>
#endif
		nrk_int_enable();
    12a0:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>
		return;
    12a4:	31 c0       	rjmp	.+98     	; 0x1308 <rf_glossy_interrupt+0xbc>
	} else if (ttl == 5) {
    12a6:	15 30       	cpi	r17, 0x05	; 5
    12a8:	21 f4       	brne	.+8      	; 0x12b2 <rf_glossy_interrupt+0x66>
#ifndef GLOSSY_TESTING
		printf("\n");
    12aa:	8a e0       	ldi	r24, 0x0A	; 10
    12ac:	90 e0       	ldi	r25, 0x00	; 0
    12ae:	0e 94 eb 2b 	call	0x57d6	; 0x57d6 <putchar>

	/* Print packet information */
#ifndef GLOSSY_TESTING
	int8_t rssi = rfRxInfo.rssi;
	uint8_t snum = rfRxInfo.seqNumber;
	printf("SEQ:%4u\tTTL:%2d\tRSSI:%4d\tPayload: [%s]\r\n", 
    12b2:	c7 01       	movw	r24, r14
    12b4:	01 96       	adiw	r24, 0x01	; 1
    12b6:	9f 93       	push	r25
    12b8:	8f 93       	push	r24
    12ba:	80 2f       	mov	r24, r16
    12bc:	99 27       	eor	r25, r25
    12be:	87 fd       	sbrc	r24, 7
    12c0:	90 95       	com	r25
    12c2:	9f 93       	push	r25
    12c4:	0f 93       	push	r16
    12c6:	1f 92       	push	r1
    12c8:	1f 93       	push	r17
    12ca:	1f 92       	push	r1
    12cc:	cf 92       	push	r12
    12ce:	8a e2       	ldi	r24, 0x2A	; 42
    12d0:	93 e0       	ldi	r25, 0x03	; 3
    12d2:	9f 93       	push	r25
    12d4:	8f 93       	push	r24
    12d6:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
					snum, ttl, rssi, rfRxInfo.pPayload + 1);
#endif
	/* Copy pointer to payload and length */
	rfTxInfo.pPayload = rfRxInfo.pPayload;
    12da:	fd 82       	std	Y+5, r15	; 0x05
    12dc:	ec 82       	std	Y+4, r14	; 0x04
	rfTxInfo.pPayload[0] = ttl - 1;
    12de:	11 50       	subi	r17, 0x01	; 1
    12e0:	f7 01       	movw	r30, r14
    12e2:	10 83       	st	Z, r17
	rfTxInfo.length = rfRxInfo.length;
    12e4:	db 82       	std	Y+3, r13	; 0x03
	rfTxInfo.cca = 0;
    12e6:	1e 82       	std	Y+6, r1	; 0x06
	rfTxInfo.ackRequest = 0;
    12e8:	1f 82       	std	Y+7, r1	; 0x07
	rfTxInfo.destAddr = 0xFFFF;
    12ea:	8f ef       	ldi	r24, 0xFF	; 255
    12ec:	9f ef       	ldi	r25, 0xFF	; 255
    12ee:	9a 83       	std	Y+2, r25	; 0x02
    12f0:	89 83       	std	Y+1, r24	; 0x01
		rf_tx_packet(&rfTxInfo);
	} else {
		nrk_int_enable();
	}
#else
	nrk_int_enable();
    12f2:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>
	rf_tx_packet(&rfTxInfo);
    12f6:	ce 01       	movw	r24, r28
    12f8:	01 96       	adiw	r24, 0x01	; 1
    12fa:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <rf_tx_packet>
#endif
	return;
    12fe:	0f b6       	in	r0, 0x3f	; 63
    1300:	f8 94       	cli
    1302:	de bf       	out	0x3e, r29	; 62
    1304:	0f be       	out	0x3f, r0	; 63
    1306:	cd bf       	out	0x3d, r28	; 61
}
    1308:	27 96       	adiw	r28, 0x07	; 7
    130a:	0f b6       	in	r0, 0x3f	; 63
    130c:	f8 94       	cli
    130e:	de bf       	out	0x3e, r29	; 62
    1310:	0f be       	out	0x3f, r0	; 63
    1312:	cd bf       	out	0x3d, r28	; 61
    1314:	df 91       	pop	r29
    1316:	cf 91       	pop	r28
    1318:	1f 91       	pop	r17
    131a:	0f 91       	pop	r16
    131c:	ff 90       	pop	r15
    131e:	ef 90       	pop	r14
    1320:	df 90       	pop	r13
    1322:	cf 90       	pop	r12
    1324:	08 95       	ret

00001326 <__vector_60>:
	return NRK_OK;
}


SIGNAL(TRX24_RX_END_vect)
{	
    1326:	1f 92       	push	r1
    1328:	0f 92       	push	r0
    132a:	0f b6       	in	r0, 0x3f	; 63
    132c:	0f 92       	push	r0
    132e:	11 24       	eor	r1, r1
    1330:	0b b6       	in	r0, 0x3b	; 59
    1332:	0f 92       	push	r0
    1334:	2f 93       	push	r18
    1336:	3f 93       	push	r19
    1338:	4f 93       	push	r20
    133a:	5f 93       	push	r21
    133c:	6f 93       	push	r22
    133e:	7f 93       	push	r23
    1340:	8f 93       	push	r24
    1342:	9f 93       	push	r25
    1344:	af 93       	push	r26
    1346:	bf 93       	push	r27
    1348:	ef 93       	push	r30
    134a:	ff 93       	push	r31
	uint8_t i, *byte_ptr = &TRXFBST;

	/* Verbose mode print block */
	vprintf("RX_END IRQ!\r\n");	
	for(i=0; i<TST_RX_LENGTH; i++){
    134c:	80 e0       	ldi	r24, 0x00	; 0
    134e:	90 91 7b 01 	lds	r25, 0x017B
    1352:	89 17       	cp	r24, r25
    1354:	10 f4       	brcc	.+4      	; 0x135a <__vector_60+0x34>
    1356:	8f 5f       	subi	r24, 0xFF	; 255
    1358:	fa cf       	rjmp	.-12     	; 0x134e <__vector_60+0x28>
		if(((i+1) % 16) == 0)
			vprintf("\r\n");
	}
	vprintf("\r\n");

   if((PHY_RSSI >> RX_CRC_VALID) & 0x1){
    135a:	80 91 46 01 	lds	r24, 0x0146
    135e:	87 ff       	sbrs	r24, 7
    1360:	04 c0       	rjmp	.+8      	; 0x136a <__vector_60+0x44>
      rx_ready = 1;
    1362:	81 e0       	ldi	r24, 0x01	; 1
    1364:	80 93 4b 07 	sts	0x074B, r24
    1368:	04 c0       	rjmp	.+8      	; 0x1372 <__vector_60+0x4c>
   } else {
      printf("RX end failed checksum!\r\n");
    136a:	83 e5       	ldi	r24, 0x53	; 83
    136c:	93 e0       	ldi	r25, 0x03	; 3
    136e:	0e 94 f1 2b 	call	0x57e2	; 0x57e2 <puts>
   }
   IRQ_STATUS = (1 << RX_END);
    1372:	88 e0       	ldi	r24, 0x08	; 8
    1374:	80 93 4f 01 	sts	0x014F, r24
	
	if((PHY_RSSI >> RX_CRC_VALID) & 0x1) {
    1378:	80 91 46 01 	lds	r24, 0x0146
    137c:	87 ff       	sbrs	r24, 7
    137e:	05 c0       	rjmp	.+10     	; 0x138a <__vector_60+0x64>
		if (use_glossy) rf_glossy_interrupt();
    1380:	80 91 17 07 	lds	r24, 0x0717
    1384:	81 11       	cpse	r24, r1
    1386:	0e 94 26 09 	call	0x124c	; 0x124c <rf_glossy_interrupt>
	}

	if(rx_end_func)
    138a:	e0 91 e8 03 	lds	r30, 0x03E8
    138e:	f0 91 e9 03 	lds	r31, 0x03E9
    1392:	30 97       	sbiw	r30, 0x00	; 0
    1394:	09 f0       	breq	.+2      	; 0x1398 <__vector_60+0x72>
		rx_end_func();
    1396:	09 95       	icall

	return;
}
    1398:	ff 91       	pop	r31
    139a:	ef 91       	pop	r30
    139c:	bf 91       	pop	r27
    139e:	af 91       	pop	r26
    13a0:	9f 91       	pop	r25
    13a2:	8f 91       	pop	r24
    13a4:	7f 91       	pop	r23
    13a6:	6f 91       	pop	r22
    13a8:	5f 91       	pop	r21
    13aa:	4f 91       	pop	r20
    13ac:	3f 91       	pop	r19
    13ae:	2f 91       	pop	r18
    13b0:	0f 90       	pop	r0
    13b2:	0b be       	out	0x3b, r0	; 59
    13b4:	0f 90       	pop	r0
    13b6:	0f be       	out	0x3f, r0	; 63
    13b8:	0f 90       	pop	r0
    13ba:	1f 90       	pop	r1
    13bc:	18 95       	reti

000013be <aes_setkey>:


/* AES encryption and decryption */

void aes_setkey(uint8_t *key)
{
    13be:	a4 e2       	ldi	r26, 0x24	; 36
    13c0:	b7 e0       	ldi	r27, 0x07	; 7
    13c2:	fc 01       	movw	r30, r24
    13c4:	40 96       	adiw	r24, 0x10	; 16
   uint8_t i;

   for(i=0; i<16; i++){
      ekey[i] = key[i];
    13c6:	20 81       	ld	r18, Z
    13c8:	2d 93       	st	X+, r18
      AES_KEY = key[i];
    13ca:	21 91       	ld	r18, Z+
    13cc:	20 93 3f 01 	sts	0x013F, r18

void aes_setkey(uint8_t *key)
{
   uint8_t i;

   for(i=0; i<16; i++){
    13d0:	e8 17       	cp	r30, r24
    13d2:	f9 07       	cpc	r31, r25
    13d4:	c1 f7       	brne	.-16     	; 0x13c6 <aes_setkey+0x8>
    13d6:	80 e1       	ldi	r24, 0x10	; 16
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
      AES_STATE = 0x00;
    13d8:	10 92 3e 01 	sts	0x013E, r1
    13dc:	81 50       	subi	r24, 0x01	; 1

   for(i=0; i<16; i++){
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
    13de:	e1 f7       	brne	.-8      	; 0x13d8 <aes_setkey+0x1a>
      AES_STATE = 0x00;
   }
   AES_CTRL = (1 << AES_REQUEST);
    13e0:	80 e8       	ldi	r24, 0x80	; 128
    13e2:	80 93 3c 01 	sts	0x013C, r24

   while(!(AES_STATUS & (1 << AES_DONE))){
    13e6:	80 91 3d 01 	lds	r24, 0x013D
    13ea:	80 ff       	sbrs	r24, 0
    13ec:	fc cf       	rjmp	.-8      	; 0x13e6 <aes_setkey+0x28>
    13ee:	e5 e3       	ldi	r30, 0x35	; 53
    13f0:	f7 e0       	ldi	r31, 0x07	; 7
    13f2:	80 e1       	ldi	r24, 0x10	; 16
    13f4:	8e 0f       	add	r24, r30
      continue;
   }
   for(i=0; i<16; i++){
      dkey[i] = AES_KEY;
    13f6:	90 91 3f 01 	lds	r25, 0x013F
    13fa:	91 93       	st	Z+, r25
   AES_CTRL = (1 << AES_REQUEST);

   while(!(AES_STATUS & (1 << AES_DONE))){
      continue;
   }
   for(i=0; i<16; i++){
    13fc:	8e 13       	cpse	r24, r30
    13fe:	fb cf       	rjmp	.-10     	; 0x13f6 <aes_setkey+0x38>
      dkey[i] = AES_KEY;
   }
}
    1400:	08 95       	ret

00001402 <aes_encrypt>:


uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
    1402:	cf 93       	push	r28
    1404:	df 93       	push	r29
    1406:	dc 01       	movw	r26, r24
   uint8_t i, j;

   if(len==0 || len%16!=0)
    1408:	66 23       	and	r22, r22
    140a:	09 f4       	brne	.+2      	; 0x140e <aes_encrypt+0xc>
    140c:	45 c0       	rjmp	.+138    	; 0x1498 <aes_encrypt+0x96>
    140e:	86 2f       	mov	r24, r22
    1410:	8f 70       	andi	r24, 0x0F	; 15
    1412:	09 f0       	breq	.+2      	; 0x1416 <aes_encrypt+0x14>
    1414:	41 c0       	rjmp	.+130    	; 0x1498 <aes_encrypt+0x96>
    1416:	e4 e2       	ldi	r30, 0x24	; 36
    1418:	f7 e0       	ldi	r31, 0x07	; 7
    141a:	90 e1       	ldi	r25, 0x10	; 16
    141c:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];
    141e:	21 91       	ld	r18, Z+
    1420:	20 93 3f 01 	sts	0x013F, r18
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    1424:	9e 13       	cpse	r25, r30
    1426:	fb cf       	rjmp	.-10     	; 0x141e <aes_encrypt+0x1c>
    1428:	90 e0       	ldi	r25, 0x00	; 0
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    142a:	70 e0       	ldi	r23, 0x00	; 0
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    142c:	e0 e2       	ldi	r30, 0x20	; 32
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    142e:	40 e1       	ldi	r20, 0x10	; 16
    1430:	94 9f       	mul	r25, r20
    1432:	90 01       	movw	r18, r0
    1434:	11 24       	eor	r1, r1
    1436:	26 17       	cp	r18, r22
    1438:	37 07       	cpc	r19, r23
    143a:	7c f5       	brge	.+94     	; 0x149a <aes_encrypt+0x98>
      if(i==0)
    143c:	91 11       	cpse	r25, r1
    143e:	03 c0       	rjmp	.+6      	; 0x1446 <aes_encrypt+0x44>
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
    1440:	10 92 3c 01 	sts	0x013C, r1
    1444:	02 c0       	rjmp	.+4      	; 0x144a <aes_encrypt+0x48>
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    1446:	e0 93 3c 01 	sts	0x013C, r30

uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
    144a:	40 e0       	ldi	r20, 0x00	; 0
    144c:	50 e0       	ldi	r21, 0x00	; 0
    144e:	2a 0f       	add	r18, r26
    1450:	3b 1f       	adc	r19, r27
    1452:	e9 01       	movw	r28, r18
    1454:	c4 0f       	add	r28, r20
    1456:	d5 1f       	adc	r29, r21
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    1458:	f8 81       	ld	r31, Y
    145a:	f0 93 3e 01 	sts	0x013E, r31
    145e:	4f 5f       	subi	r20, 0xFF	; 255
    1460:	5f 4f       	sbci	r21, 0xFF	; 255
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
    1462:	40 31       	cpi	r20, 0x10	; 16
    1464:	51 05       	cpc	r21, r1
    1466:	a9 f7       	brne	.-22     	; 0x1452 <aes_encrypt+0x50>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    1468:	40 91 3c 01 	lds	r20, 0x013C
    146c:	40 68       	ori	r20, 0x80	; 128
    146e:	40 93 3c 01 	sts	0x013C, r20
      while(!(AES_STATUS & (1 << AES_DONE)))
    1472:	40 91 3d 01 	lds	r20, 0x013D
    1476:	40 ff       	sbrs	r20, 0
    1478:	fc cf       	rjmp	.-8      	; 0x1472 <aes_encrypt+0x70>
    147a:	40 e0       	ldi	r20, 0x00	; 0
    147c:	50 e0       	ldi	r21, 0x00	; 0
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
    147e:	f0 91 3e 01 	lds	r31, 0x013E
    1482:	e9 01       	movw	r28, r18
    1484:	c4 0f       	add	r28, r20
    1486:	d5 1f       	adc	r29, r21
    1488:	f8 83       	st	Y, r31
    148a:	4f 5f       	subi	r20, 0xFF	; 255
    148c:	5f 4f       	sbci	r21, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++)
    148e:	40 31       	cpi	r20, 0x10	; 16
    1490:	51 05       	cpc	r21, r1
    1492:	a9 f7       	brne	.-22     	; 0x147e <aes_encrypt+0x7c>
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    1494:	9f 5f       	subi	r25, 0xFF	; 255
    1496:	cb cf       	rjmp	.-106    	; 0x142e <aes_encrypt+0x2c>
uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;
    1498:	81 e0       	ldi	r24, 0x01	; 1
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
   }
   return 0;
}
    149a:	df 91       	pop	r29
    149c:	cf 91       	pop	r28
    149e:	08 95       	ret

000014a0 <aes_decrypt>:

uint8_t aes_decrypt(uint8_t *data, uint8_t len)
{
    14a0:	0f 93       	push	r16
    14a2:	1f 93       	push	r17
    14a4:	cf 93       	push	r28
    14a6:	df 93       	push	r29
    14a8:	dc 01       	movw	r26, r24
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
    14aa:	61 30       	cpi	r22, 0x01	; 1
    14ac:	09 f4       	brne	.+2      	; 0x14b0 <aes_decrypt+0x10>
    14ae:	58 c0       	rjmp	.+176    	; 0x1560 <aes_decrypt+0xc0>
    14b0:	86 2f       	mov	r24, r22
    14b2:	8f 70       	andi	r24, 0x0F	; 15
    14b4:	09 f0       	breq	.+2      	; 0x14b8 <aes_decrypt+0x18>
    14b6:	54 c0       	rjmp	.+168    	; 0x1560 <aes_decrypt+0xc0>
    14b8:	e5 e3       	ldi	r30, 0x35	; 53
    14ba:	f7 e0       	ldi	r31, 0x07	; 7
    14bc:	90 e1       	ldi	r25, 0x10	; 16
    14be:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];
    14c0:	21 91       	ld	r18, Z+
    14c2:	20 93 3f 01 	sts	0x013F, r18
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    14c6:	9e 13       	cpse	r25, r30
    14c8:	fb cf       	rjmp	.-10     	; 0x14c0 <aes_decrypt+0x20>
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    14ca:	62 95       	swap	r22
    14cc:	6f 70       	andi	r22, 0x0F	; 15
    14ce:	61 50       	subi	r22, 0x01	; 1
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    14d0:	78 e0       	ldi	r23, 0x08	; 8
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    14d2:	6f 3f       	cpi	r22, 0xFF	; 255
    14d4:	09 f4       	brne	.+2      	; 0x14d8 <aes_decrypt+0x38>
    14d6:	45 c0       	rjmp	.+138    	; 0x1562 <aes_decrypt+0xc2>
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    14d8:	70 93 3c 01 	sts	0x013C, r23
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    14dc:	46 2f       	mov	r20, r22
    14de:	55 27       	eor	r21, r21
    14e0:	47 fd       	sbrc	r20, 7
    14e2:	50 95       	com	r21
    14e4:	20 e0       	ldi	r18, 0x00	; 0
    14e6:	30 e0       	ldi	r19, 0x00	; 0
    14e8:	ed 01       	movw	r28, r26
    14ea:	90 e1       	ldi	r25, 0x10	; 16
    14ec:	69 02       	muls	r22, r25
    14ee:	c0 0d       	add	r28, r0
    14f0:	d1 1d       	adc	r29, r1
    14f2:	11 24       	eor	r1, r1
    14f4:	fe 01       	movw	r30, r28
    14f6:	e2 0f       	add	r30, r18
    14f8:	f3 1f       	adc	r31, r19
    14fa:	90 81       	ld	r25, Z
    14fc:	90 93 3e 01 	sts	0x013E, r25
    1500:	2f 5f       	subi	r18, 0xFF	; 255
    1502:	3f 4f       	sbci	r19, 0xFF	; 255
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
      
      for(j=0; j<16; j++)
    1504:	20 31       	cpi	r18, 0x10	; 16
    1506:	31 05       	cpc	r19, r1
    1508:	a9 f7       	brne	.-22     	; 0x14f4 <aes_decrypt+0x54>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    150a:	90 91 3c 01 	lds	r25, 0x013C
    150e:	90 68       	ori	r25, 0x80	; 128
    1510:	90 93 3c 01 	sts	0x013C, r25
      while(!(AES_STATUS & (1 << AES_DONE)))
    1514:	90 91 3d 01 	lds	r25, 0x013D
    1518:	90 ff       	sbrs	r25, 0
    151a:	fc cf       	rjmp	.-8      	; 0x1514 <aes_decrypt+0x74>
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
    151c:	41 50       	subi	r20, 0x01	; 1
    151e:	51 09       	sbc	r21, r1
    1520:	94 e0       	ldi	r25, 0x04	; 4
    1522:	44 0f       	add	r20, r20
    1524:	55 1f       	adc	r21, r21
    1526:	9a 95       	dec	r25
    1528:	e1 f7       	brne	.-8      	; 0x1522 <aes_decrypt+0x82>
    152a:	20 e0       	ldi	r18, 0x00	; 0
    152c:	30 e0       	ldi	r19, 0x00	; 0
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
    152e:	90 91 3e 01 	lds	r25, 0x013E
    1532:	8e 01       	movw	r16, r28
    1534:	02 0f       	add	r16, r18
    1536:	13 1f       	adc	r17, r19
    1538:	f8 01       	movw	r30, r16
    153a:	90 83       	st	Z, r25
         if(i!=0)
    153c:	66 23       	and	r22, r22
    153e:	49 f0       	breq	.+18     	; 0x1552 <aes_decrypt+0xb2>
    1540:	f9 01       	movw	r30, r18
    1542:	e4 0f       	add	r30, r20
    1544:	f5 1f       	adc	r31, r21
    1546:	ea 0f       	add	r30, r26
    1548:	fb 1f       	adc	r31, r27
            data[16*i+j] ^= data[16*(i-1)+j];
    154a:	e0 81       	ld	r30, Z
    154c:	9e 27       	eor	r25, r30
    154e:	f8 01       	movw	r30, r16
    1550:	90 83       	st	Z, r25
    1552:	2f 5f       	subi	r18, 0xFF	; 255
    1554:	3f 4f       	sbci	r19, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
    1556:	20 31       	cpi	r18, 0x10	; 16
    1558:	31 05       	cpc	r19, r1
    155a:	49 f7       	brne	.-46     	; 0x152e <aes_decrypt+0x8e>
    155c:	61 50       	subi	r22, 0x01	; 1
    155e:	b9 cf       	rjmp	.-142    	; 0x14d2 <aes_decrypt+0x32>
{
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;
    1560:	81 e0       	ldi	r24, 0x01	; 1
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
      }
   }
   return 0;
}
    1562:	df 91       	pop	r29
    1564:	cf 91       	pop	r28
    1566:	1f 91       	pop	r17
    1568:	0f 91       	pop	r16
    156a:	08 95       	ret

0000156c <getc0>:
return 0;
}

char getc0(void){
        unsigned char tmp;
        UART0_WAIT_AND_RECEIVE(tmp);
    156c:	80 91 c0 00 	lds	r24, 0x00C0
    1570:	87 ff       	sbrs	r24, 7
    1572:	fc cf       	rjmp	.-8      	; 0x156c <getc0>
    1574:	80 91 c0 00 	lds	r24, 0x00C0
    1578:	8f 77       	andi	r24, 0x7F	; 127
    157a:	80 93 c0 00 	sts	0x00C0, r24
    157e:	80 91 c6 00 	lds	r24, 0x00C6
        return tmp;
}
    1582:	08 95       	ret

00001584 <putc0>:
}
*/

void putc0(char x)
{
     UART0_WAIT_AND_SEND(x);
    1584:	90 91 c0 00 	lds	r25, 0x00C0
    1588:	95 ff       	sbrs	r25, 5
    158a:	fc cf       	rjmp	.-8      	; 0x1584 <putc0>
    158c:	90 91 c0 00 	lds	r25, 0x00C0
    1590:	9f 7d       	andi	r25, 0xDF	; 223
    1592:	90 93 c0 00 	sts	0x00C0, r25
    1596:	80 93 c6 00 	sts	0x00C6, r24
    159a:	08 95       	ret

0000159c <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
   return NRK_ERROR;
}
    159c:	8f ef       	ldi	r24, 0xFF	; 255
    159e:	08 95       	ret

000015a0 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
if(uart_num==1)
    15a0:	81 30       	cpi	r24, 0x01	; 1
    15a2:	19 f4       	brne	.+6      	; 0x15aa <nrk_uart_data_ready+0xa>
        {
        if( UCSR1A & BM(RXC1) ) return 1;
    15a4:	80 91 c8 00 	lds	r24, 0x00C8
    15a8:	04 c0       	rjmp	.+8      	; 0x15b2 <nrk_uart_data_ready+0x12>
        }
if(uart_num==0)
    15aa:	81 11       	cpse	r24, r1
    15ac:	06 c0       	rjmp	.+12     	; 0x15ba <nrk_uart_data_ready+0x1a>
        {
        if( UCSR0A & BM(RXC0) ) return 1;
    15ae:	80 91 c0 00 	lds	r24, 0x00C0
    15b2:	88 1f       	adc	r24, r24
    15b4:	88 27       	eor	r24, r24
    15b6:	88 1f       	adc	r24, r24
    15b8:	08 95       	ret
        }
return 0;
    15ba:	80 e0       	ldi	r24, 0x00	; 0
}
    15bc:	08 95       	ret

000015be <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    15be:	cf 93       	push	r28
    15c0:	df 93       	push	r29
 char c;
   while((c=pgm_read_byte(addr++)))
    15c2:	fc 01       	movw	r30, r24
    15c4:	24 91       	lpm	r18, Z
    15c6:	ec 01       	movw	r28, r24
    15c8:	21 96       	adiw	r28, 0x01	; 1
    15ca:	22 23       	and	r18, r18
    15cc:	51 f0       	breq	.+20     	; 0x15e2 <nrk_kprintf+0x24>
        putchar(c);
    15ce:	60 91 a0 08 	lds	r22, 0x08A0
    15d2:	70 91 a1 08 	lds	r23, 0x08A1
    15d6:	82 2f       	mov	r24, r18
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	0e 94 9f 2b 	call	0x573e	; 0x573e <fputc>
    15de:	ce 01       	movw	r24, r28
    15e0:	f0 cf       	rjmp	.-32     	; 0x15c2 <nrk_kprintf+0x4>
}
    15e2:	df 91       	pop	r29
    15e4:	cf 91       	pop	r28
    15e6:	08 95       	ret

000015e8 <PORT_INIT>:

#ifdef SPI_SS_PULLUP
        DDRB  = BM(MOSI) | BM(SCK) | BM(SPI_SS);  
        PORTB = BM(MOSI) | BM(SCK) | BM(SPI_SS); 
#else
        DDRB  = BM(MOSI) | BM(SCK);  
    15e8:	86 e0       	ldi	r24, 0x06	; 6
    15ea:	84 b9       	out	0x04, r24	; 4
        PORTB = BM(MOSI) | BM(SCK); 
    15ec:	85 b9       	out	0x05, r24	; 5
#endif
       // DDRE  = ; 
        DDRD  = BM(LED_0) | BM(LED_1) | BM(UART1_TXD) ; 
    15ee:	88 e3       	ldi	r24, 0x38	; 56
    15f0:	8a b9       	out	0x0a, r24	; 10
	PORTD = BM(LED_0)|BM(LED_1);
    15f2:	80 e3       	ldi	r24, 0x30	; 48
    15f4:	8b b9       	out	0x0b, r24	; 11
        DDRE = BM(UART0_TXD); 
    15f6:	82 e0       	ldi	r24, 0x02	; 2
    15f8:	8d b9       	out	0x0d, r24	; 13

	// Configure the antenna control pins as outputs
	DDRF = BM(ANT_1);	
    15fa:	94 e0       	ldi	r25, 0x04	; 4
    15fc:	90 bb       	out	0x10, r25	; 16
	DDRG = BM(ANT_0);	
    15fe:	83 bb       	out	0x13, r24	; 19
	// Set antenna into normal forward mode
	PORTF = 0;
    1600:	11 ba       	out	0x11, r1	; 17
	PORTG = BM(ANT_0);
    1602:	84 bb       	out	0x14, r24	; 20
    1604:	08 95       	ret

00001606 <nrk_setup_ports>:
        putchar(c);
}

void nrk_setup_ports()
{
PORT_INIT();
    1606:	0c 94 f4 0a 	jmp	0x15e8	; 0x15e8 <PORT_INIT>

0000160a <nrk_gpio_set>:
//-------------------------------
// GPIO handling functions

int8_t nrk_gpio_set(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    160a:	8f 3f       	cpi	r24, 0xFF	; 255
    160c:	09 f4       	brne	.+2      	; 0x1610 <nrk_gpio_set+0x6>
    160e:	6c c0       	rjmp	.+216    	; 0x16e8 <nrk_gpio_set+0xde>
        switch (pin & 0x07) {
    1610:	e8 2f       	mov	r30, r24
    1612:	e7 70       	andi	r30, 0x07	; 7
    1614:	4e 2f       	mov	r20, r30
    1616:	50 e0       	ldi	r21, 0x00	; 0
    1618:	47 30       	cpi	r20, 0x07	; 7
    161a:	51 05       	cpc	r21, r1
    161c:	08 f0       	brcs	.+2      	; 0x1620 <nrk_gpio_set+0x16>
    161e:	64 c0       	rjmp	.+200    	; 0x16e8 <nrk_gpio_set+0xde>
    1620:	fa 01       	movw	r30, r20
    1622:	e0 57       	subi	r30, 0x70	; 112
    1624:	ff 4f       	sbci	r31, 0xFF	; 255
    1626:	86 95       	lsr	r24
    1628:	86 95       	lsr	r24
    162a:	86 95       	lsr	r24
    162c:	0c 94 1d 2b 	jmp	0x563a	; 0x563a <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA |= BM((pin & 0xF8) >> 3); } while(0); break; 
    1630:	42 b1       	in	r20, 0x02	; 2
    1632:	21 e0       	ldi	r18, 0x01	; 1
    1634:	30 e0       	ldi	r19, 0x00	; 0
    1636:	b9 01       	movw	r22, r18
    1638:	02 c0       	rjmp	.+4      	; 0x163e <nrk_gpio_set+0x34>
    163a:	66 0f       	add	r22, r22
    163c:	77 1f       	adc	r23, r23
    163e:	8a 95       	dec	r24
    1640:	e2 f7       	brpl	.-8      	; 0x163a <nrk_gpio_set+0x30>
    1642:	cb 01       	movw	r24, r22
    1644:	84 2b       	or	r24, r20
    1646:	82 b9       	out	0x02, r24	; 2
    1648:	4d c0       	rjmp	.+154    	; 0x16e4 <nrk_gpio_set+0xda>
                case NRK_PORTB:
                        do { PORTB |= BM((pin & 0xF8) >> 3); } while(0); break; 
    164a:	45 b1       	in	r20, 0x05	; 5
    164c:	21 e0       	ldi	r18, 0x01	; 1
    164e:	30 e0       	ldi	r19, 0x00	; 0
    1650:	b9 01       	movw	r22, r18
    1652:	02 c0       	rjmp	.+4      	; 0x1658 <nrk_gpio_set+0x4e>
    1654:	66 0f       	add	r22, r22
    1656:	77 1f       	adc	r23, r23
    1658:	8a 95       	dec	r24
    165a:	e2 f7       	brpl	.-8      	; 0x1654 <nrk_gpio_set+0x4a>
    165c:	cb 01       	movw	r24, r22
    165e:	84 2b       	or	r24, r20
    1660:	85 b9       	out	0x05, r24	; 5
    1662:	40 c0       	rjmp	.+128    	; 0x16e4 <nrk_gpio_set+0xda>
                case NRK_PORTC:
                        do { PORTC |= BM((pin & 0xF8) >> 3); } while(0); break; 
    1664:	48 b1       	in	r20, 0x08	; 8
    1666:	21 e0       	ldi	r18, 0x01	; 1
    1668:	30 e0       	ldi	r19, 0x00	; 0
    166a:	b9 01       	movw	r22, r18
    166c:	02 c0       	rjmp	.+4      	; 0x1672 <nrk_gpio_set+0x68>
    166e:	66 0f       	add	r22, r22
    1670:	77 1f       	adc	r23, r23
    1672:	8a 95       	dec	r24
    1674:	e2 f7       	brpl	.-8      	; 0x166e <nrk_gpio_set+0x64>
    1676:	cb 01       	movw	r24, r22
    1678:	84 2b       	or	r24, r20
    167a:	88 b9       	out	0x08, r24	; 8
    167c:	33 c0       	rjmp	.+102    	; 0x16e4 <nrk_gpio_set+0xda>
                case NRK_PORTD:
                        do { PORTD |= BM((pin & 0xF8) >> 3); } while(0); break; 
    167e:	4b b1       	in	r20, 0x0b	; 11
    1680:	21 e0       	ldi	r18, 0x01	; 1
    1682:	30 e0       	ldi	r19, 0x00	; 0
    1684:	b9 01       	movw	r22, r18
    1686:	02 c0       	rjmp	.+4      	; 0x168c <nrk_gpio_set+0x82>
    1688:	66 0f       	add	r22, r22
    168a:	77 1f       	adc	r23, r23
    168c:	8a 95       	dec	r24
    168e:	e2 f7       	brpl	.-8      	; 0x1688 <nrk_gpio_set+0x7e>
    1690:	cb 01       	movw	r24, r22
    1692:	84 2b       	or	r24, r20
    1694:	8b b9       	out	0x0b, r24	; 11
    1696:	26 c0       	rjmp	.+76     	; 0x16e4 <nrk_gpio_set+0xda>
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
    1698:	4e b1       	in	r20, 0x0e	; 14
    169a:	21 e0       	ldi	r18, 0x01	; 1
    169c:	30 e0       	ldi	r19, 0x00	; 0
    169e:	b9 01       	movw	r22, r18
    16a0:	02 c0       	rjmp	.+4      	; 0x16a6 <nrk_gpio_set+0x9c>
    16a2:	66 0f       	add	r22, r22
    16a4:	77 1f       	adc	r23, r23
    16a6:	8a 95       	dec	r24
    16a8:	e2 f7       	brpl	.-8      	; 0x16a2 <nrk_gpio_set+0x98>
    16aa:	cb 01       	movw	r24, r22
    16ac:	84 2b       	or	r24, r20
    16ae:	8e b9       	out	0x0e, r24	; 14
    16b0:	19 c0       	rjmp	.+50     	; 0x16e4 <nrk_gpio_set+0xda>
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
    16b2:	41 b3       	in	r20, 0x11	; 17
    16b4:	21 e0       	ldi	r18, 0x01	; 1
    16b6:	30 e0       	ldi	r19, 0x00	; 0
    16b8:	b9 01       	movw	r22, r18
    16ba:	02 c0       	rjmp	.+4      	; 0x16c0 <nrk_gpio_set+0xb6>
    16bc:	66 0f       	add	r22, r22
    16be:	77 1f       	adc	r23, r23
    16c0:	8a 95       	dec	r24
    16c2:	e2 f7       	brpl	.-8      	; 0x16bc <nrk_gpio_set+0xb2>
    16c4:	cb 01       	movw	r24, r22
    16c6:	84 2b       	or	r24, r20
    16c8:	81 bb       	out	0x11, r24	; 17
    16ca:	0c c0       	rjmp	.+24     	; 0x16e4 <nrk_gpio_set+0xda>
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    16cc:	44 b3       	in	r20, 0x14	; 20
    16ce:	21 e0       	ldi	r18, 0x01	; 1
    16d0:	30 e0       	ldi	r19, 0x00	; 0
    16d2:	b9 01       	movw	r22, r18
    16d4:	02 c0       	rjmp	.+4      	; 0x16da <nrk_gpio_set+0xd0>
    16d6:	66 0f       	add	r22, r22
    16d8:	77 1f       	adc	r23, r23
    16da:	8a 95       	dec	r24
    16dc:	e2 f7       	brpl	.-8      	; 0x16d6 <nrk_gpio_set+0xcc>
    16de:	cb 01       	movw	r24, r22
    16e0:	84 2b       	or	r24, r20
    16e2:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    16e4:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    16e6:	08 95       	ret
                default: return -1;
    16e8:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    16ea:	08 95       	ret

000016ec <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    16ec:	8f 3f       	cpi	r24, 0xFF	; 255
    16ee:	09 f4       	brne	.+2      	; 0x16f2 <nrk_gpio_clr+0x6>
    16f0:	73 c0       	rjmp	.+230    	; 0x17d8 <nrk_gpio_clr+0xec>
        switch (pin & 0x07) {
    16f2:	e8 2f       	mov	r30, r24
    16f4:	e7 70       	andi	r30, 0x07	; 7
    16f6:	4e 2f       	mov	r20, r30
    16f8:	50 e0       	ldi	r21, 0x00	; 0
    16fa:	47 30       	cpi	r20, 0x07	; 7
    16fc:	51 05       	cpc	r21, r1
    16fe:	08 f0       	brcs	.+2      	; 0x1702 <nrk_gpio_clr+0x16>
    1700:	6b c0       	rjmp	.+214    	; 0x17d8 <nrk_gpio_clr+0xec>
    1702:	fa 01       	movw	r30, r20
    1704:	e9 56       	subi	r30, 0x69	; 105
    1706:	ff 4f       	sbci	r31, 0xFF	; 255
    1708:	86 95       	lsr	r24
    170a:	86 95       	lsr	r24
    170c:	86 95       	lsr	r24
    170e:	0c 94 1d 2b 	jmp	0x563a	; 0x563a <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    1712:	42 b1       	in	r20, 0x02	; 2
    1714:	21 e0       	ldi	r18, 0x01	; 1
    1716:	30 e0       	ldi	r19, 0x00	; 0
    1718:	b9 01       	movw	r22, r18
    171a:	02 c0       	rjmp	.+4      	; 0x1720 <nrk_gpio_clr+0x34>
    171c:	66 0f       	add	r22, r22
    171e:	77 1f       	adc	r23, r23
    1720:	8a 95       	dec	r24
    1722:	e2 f7       	brpl	.-8      	; 0x171c <nrk_gpio_clr+0x30>
    1724:	cb 01       	movw	r24, r22
    1726:	80 95       	com	r24
    1728:	84 23       	and	r24, r20
    172a:	82 b9       	out	0x02, r24	; 2
    172c:	53 c0       	rjmp	.+166    	; 0x17d4 <nrk_gpio_clr+0xe8>
                case NRK_PORTB:
                        do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    172e:	45 b1       	in	r20, 0x05	; 5
    1730:	21 e0       	ldi	r18, 0x01	; 1
    1732:	30 e0       	ldi	r19, 0x00	; 0
    1734:	b9 01       	movw	r22, r18
    1736:	02 c0       	rjmp	.+4      	; 0x173c <nrk_gpio_clr+0x50>
    1738:	66 0f       	add	r22, r22
    173a:	77 1f       	adc	r23, r23
    173c:	8a 95       	dec	r24
    173e:	e2 f7       	brpl	.-8      	; 0x1738 <nrk_gpio_clr+0x4c>
    1740:	cb 01       	movw	r24, r22
    1742:	80 95       	com	r24
    1744:	84 23       	and	r24, r20
    1746:	85 b9       	out	0x05, r24	; 5
    1748:	45 c0       	rjmp	.+138    	; 0x17d4 <nrk_gpio_clr+0xe8>
                case NRK_PORTC:
                        do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    174a:	48 b1       	in	r20, 0x08	; 8
    174c:	21 e0       	ldi	r18, 0x01	; 1
    174e:	30 e0       	ldi	r19, 0x00	; 0
    1750:	b9 01       	movw	r22, r18
    1752:	02 c0       	rjmp	.+4      	; 0x1758 <nrk_gpio_clr+0x6c>
    1754:	66 0f       	add	r22, r22
    1756:	77 1f       	adc	r23, r23
    1758:	8a 95       	dec	r24
    175a:	e2 f7       	brpl	.-8      	; 0x1754 <nrk_gpio_clr+0x68>
    175c:	cb 01       	movw	r24, r22
    175e:	80 95       	com	r24
    1760:	84 23       	and	r24, r20
    1762:	88 b9       	out	0x08, r24	; 8
    1764:	37 c0       	rjmp	.+110    	; 0x17d4 <nrk_gpio_clr+0xe8>
                case NRK_PORTD:
                        do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    1766:	4b b1       	in	r20, 0x0b	; 11
    1768:	21 e0       	ldi	r18, 0x01	; 1
    176a:	30 e0       	ldi	r19, 0x00	; 0
    176c:	b9 01       	movw	r22, r18
    176e:	02 c0       	rjmp	.+4      	; 0x1774 <nrk_gpio_clr+0x88>
    1770:	66 0f       	add	r22, r22
    1772:	77 1f       	adc	r23, r23
    1774:	8a 95       	dec	r24
    1776:	e2 f7       	brpl	.-8      	; 0x1770 <nrk_gpio_clr+0x84>
    1778:	cb 01       	movw	r24, r22
    177a:	80 95       	com	r24
    177c:	84 23       	and	r24, r20
    177e:	8b b9       	out	0x0b, r24	; 11
    1780:	29 c0       	rjmp	.+82     	; 0x17d4 <nrk_gpio_clr+0xe8>
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    1782:	4e b1       	in	r20, 0x0e	; 14
    1784:	21 e0       	ldi	r18, 0x01	; 1
    1786:	30 e0       	ldi	r19, 0x00	; 0
    1788:	b9 01       	movw	r22, r18
    178a:	02 c0       	rjmp	.+4      	; 0x1790 <nrk_gpio_clr+0xa4>
    178c:	66 0f       	add	r22, r22
    178e:	77 1f       	adc	r23, r23
    1790:	8a 95       	dec	r24
    1792:	e2 f7       	brpl	.-8      	; 0x178c <nrk_gpio_clr+0xa0>
    1794:	cb 01       	movw	r24, r22
    1796:	80 95       	com	r24
    1798:	84 23       	and	r24, r20
    179a:	8e b9       	out	0x0e, r24	; 14
    179c:	1b c0       	rjmp	.+54     	; 0x17d4 <nrk_gpio_clr+0xe8>
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    179e:	41 b3       	in	r20, 0x11	; 17
    17a0:	21 e0       	ldi	r18, 0x01	; 1
    17a2:	30 e0       	ldi	r19, 0x00	; 0
    17a4:	b9 01       	movw	r22, r18
    17a6:	02 c0       	rjmp	.+4      	; 0x17ac <nrk_gpio_clr+0xc0>
    17a8:	66 0f       	add	r22, r22
    17aa:	77 1f       	adc	r23, r23
    17ac:	8a 95       	dec	r24
    17ae:	e2 f7       	brpl	.-8      	; 0x17a8 <nrk_gpio_clr+0xbc>
    17b0:	cb 01       	movw	r24, r22
    17b2:	80 95       	com	r24
    17b4:	84 23       	and	r24, r20
    17b6:	81 bb       	out	0x11, r24	; 17
    17b8:	0d c0       	rjmp	.+26     	; 0x17d4 <nrk_gpio_clr+0xe8>
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    17ba:	44 b3       	in	r20, 0x14	; 20
    17bc:	21 e0       	ldi	r18, 0x01	; 1
    17be:	30 e0       	ldi	r19, 0x00	; 0
    17c0:	b9 01       	movw	r22, r18
    17c2:	02 c0       	rjmp	.+4      	; 0x17c8 <nrk_gpio_clr+0xdc>
    17c4:	66 0f       	add	r22, r22
    17c6:	77 1f       	adc	r23, r23
    17c8:	8a 95       	dec	r24
    17ca:	e2 f7       	brpl	.-8      	; 0x17c4 <nrk_gpio_clr+0xd8>
    17cc:	cb 01       	movw	r24, r22
    17ce:	80 95       	com	r24
    17d0:	84 23       	and	r24, r20
    17d2:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    17d4:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    17d6:	08 95       	ret
                default: return -1;
    17d8:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    17da:	08 95       	ret

000017dc <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    17dc:	8f 3f       	cpi	r24, 0xFF	; 255
    17de:	31 f1       	breq	.+76     	; 0x182c <nrk_gpio_get+0x50>
        switch (pin & 0x07) {
    17e0:	e8 2f       	mov	r30, r24
    17e2:	e7 70       	andi	r30, 0x07	; 7
    17e4:	4e 2f       	mov	r20, r30
    17e6:	50 e0       	ldi	r21, 0x00	; 0
    17e8:	47 30       	cpi	r20, 0x07	; 7
    17ea:	51 05       	cpc	r21, r1
    17ec:	f8 f4       	brcc	.+62     	; 0x182c <nrk_gpio_get+0x50>
    17ee:	fa 01       	movw	r30, r20
    17f0:	e2 56       	subi	r30, 0x62	; 98
    17f2:	ff 4f       	sbci	r31, 0xFF	; 255
    17f4:	28 2f       	mov	r18, r24
    17f6:	26 95       	lsr	r18
    17f8:	26 95       	lsr	r18
    17fa:	26 95       	lsr	r18
    17fc:	0c 94 1d 2b 	jmp	0x563a	; 0x563a <__tablejump2__>
                case NRK_PORTA:
                        return !!(PINA & BM((pin & 0xF8) >> 3));
    1800:	90 b1       	in	r25, 0x00	; 0
    1802:	0b c0       	rjmp	.+22     	; 0x181a <nrk_gpio_get+0x3e>
                case NRK_PORTB:
                        return !!(PINB & BM((pin & 0xF8) >> 3));
    1804:	93 b1       	in	r25, 0x03	; 3
    1806:	09 c0       	rjmp	.+18     	; 0x181a <nrk_gpio_get+0x3e>
                case NRK_PORTC:
                        return !!(PINC & BM((pin & 0xF8) >> 3));
    1808:	96 b1       	in	r25, 0x06	; 6
    180a:	07 c0       	rjmp	.+14     	; 0x181a <nrk_gpio_get+0x3e>
                case NRK_PORTD:
                        return !!(PIND & BM((pin & 0xF8) >> 3));
    180c:	99 b1       	in	r25, 0x09	; 9
    180e:	05 c0       	rjmp	.+10     	; 0x181a <nrk_gpio_get+0x3e>
                case NRK_PORTE:
                        return !!(PINE & BM((pin & 0xF8) >> 3));
    1810:	9c b1       	in	r25, 0x0c	; 12
    1812:	03 c0       	rjmp	.+6      	; 0x181a <nrk_gpio_get+0x3e>
                case NRK_PORTF:
                        return !!(PINF & BM((pin & 0xF8) >> 3));
    1814:	9f b1       	in	r25, 0x0f	; 15
    1816:	01 c0       	rjmp	.+2      	; 0x181a <nrk_gpio_get+0x3e>
                case NRK_PORTG:
                        return !!(PING & BM((pin & 0xF8) >> 3));
    1818:	92 b3       	in	r25, 0x12	; 18
    181a:	89 2f       	mov	r24, r25
    181c:	90 e0       	ldi	r25, 0x00	; 0
    181e:	02 c0       	rjmp	.+4      	; 0x1824 <nrk_gpio_get+0x48>
    1820:	95 95       	asr	r25
    1822:	87 95       	ror	r24
    1824:	2a 95       	dec	r18
    1826:	e2 f7       	brpl	.-8      	; 0x1820 <nrk_gpio_get+0x44>
    1828:	81 70       	andi	r24, 0x01	; 1
    182a:	08 95       	ret
                default: return -1;
    182c:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    182e:	08 95       	ret

00001830 <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1830:	8f 3f       	cpi	r24, 0xFF	; 255
    1832:	09 f4       	brne	.+2      	; 0x1836 <nrk_gpio_toggle+0x6>
    1834:	06 c1       	rjmp	.+524    	; 0x1a42 <nrk_gpio_toggle+0x212>
        switch (pin & 0x07) {
    1836:	e8 2f       	mov	r30, r24
    1838:	e7 70       	andi	r30, 0x07	; 7
    183a:	4e 2f       	mov	r20, r30
    183c:	50 e0       	ldi	r21, 0x00	; 0
    183e:	47 30       	cpi	r20, 0x07	; 7
    1840:	51 05       	cpc	r21, r1
    1842:	08 f0       	brcs	.+2      	; 0x1846 <nrk_gpio_toggle+0x16>
    1844:	fe c0       	rjmp	.+508    	; 0x1a42 <nrk_gpio_toggle+0x212>
    1846:	fa 01       	movw	r30, r20
    1848:	eb 55       	subi	r30, 0x5B	; 91
    184a:	ff 4f       	sbci	r31, 0xFF	; 255
    184c:	86 95       	lsr	r24
    184e:	86 95       	lsr	r24
    1850:	86 95       	lsr	r24
    1852:	0c 94 1d 2b 	jmp	0x563a	; 0x563a <__tablejump2__>
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    1856:	20 b1       	in	r18, 0x00	; 0
    1858:	30 e0       	ldi	r19, 0x00	; 0
    185a:	08 2e       	mov	r0, r24
    185c:	02 c0       	rjmp	.+4      	; 0x1862 <nrk_gpio_toggle+0x32>
    185e:	35 95       	asr	r19
    1860:	27 95       	ror	r18
    1862:	0a 94       	dec	r0
    1864:	e2 f7       	brpl	.-8      	; 0x185e <nrk_gpio_toggle+0x2e>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    1866:	42 b1       	in	r20, 0x02	; 2
int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
        switch (pin & 0x07) {
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    1868:	20 fd       	sbrc	r18, 0
    186a:	0b c0       	rjmp	.+22     	; 0x1882 <nrk_gpio_toggle+0x52>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    186c:	21 e0       	ldi	r18, 0x01	; 1
    186e:	30 e0       	ldi	r19, 0x00	; 0
    1870:	b9 01       	movw	r22, r18
    1872:	02 c0       	rjmp	.+4      	; 0x1878 <nrk_gpio_toggle+0x48>
    1874:	66 0f       	add	r22, r22
    1876:	77 1f       	adc	r23, r23
    1878:	8a 95       	dec	r24
    187a:	e2 f7       	brpl	.-8      	; 0x1874 <nrk_gpio_toggle+0x44>
    187c:	cb 01       	movw	r24, r22
    187e:	84 2b       	or	r24, r20
    1880:	0b c0       	rjmp	.+22     	; 0x1898 <nrk_gpio_toggle+0x68>
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
    1882:	21 e0       	ldi	r18, 0x01	; 1
    1884:	30 e0       	ldi	r19, 0x00	; 0
    1886:	b9 01       	movw	r22, r18
    1888:	02 c0       	rjmp	.+4      	; 0x188e <nrk_gpio_toggle+0x5e>
    188a:	66 0f       	add	r22, r22
    188c:	77 1f       	adc	r23, r23
    188e:	8a 95       	dec	r24
    1890:	e2 f7       	brpl	.-8      	; 0x188a <nrk_gpio_toggle+0x5a>
    1892:	cb 01       	movw	r24, r22
    1894:	80 95       	com	r24
    1896:	84 23       	and	r24, r20
    1898:	82 b9       	out	0x02, r24	; 2
    189a:	16 c0       	rjmp	.+44     	; 0x18c8 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    189c:	23 b1       	in	r18, 0x03	; 3
    189e:	30 e0       	ldi	r19, 0x00	; 0
    18a0:	08 2e       	mov	r0, r24
    18a2:	02 c0       	rjmp	.+4      	; 0x18a8 <nrk_gpio_toggle+0x78>
    18a4:	35 95       	asr	r19
    18a6:	27 95       	ror	r18
    18a8:	0a 94       	dec	r0
    18aa:	e2 f7       	brpl	.-8      	; 0x18a4 <nrk_gpio_toggle+0x74>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    18ac:	45 b1       	in	r20, 0x05	; 5
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    18ae:	20 fd       	sbrc	r18, 0
    18b0:	0d c0       	rjmp	.+26     	; 0x18cc <nrk_gpio_toggle+0x9c>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    18b2:	21 e0       	ldi	r18, 0x01	; 1
    18b4:	30 e0       	ldi	r19, 0x00	; 0
    18b6:	b9 01       	movw	r22, r18
    18b8:	02 c0       	rjmp	.+4      	; 0x18be <nrk_gpio_toggle+0x8e>
    18ba:	66 0f       	add	r22, r22
    18bc:	77 1f       	adc	r23, r23
    18be:	8a 95       	dec	r24
    18c0:	e2 f7       	brpl	.-8      	; 0x18ba <nrk_gpio_toggle+0x8a>
    18c2:	cb 01       	movw	r24, r22
    18c4:	84 2b       	or	r24, r20
    18c6:	85 b9       	out	0x05, r24	; 5
                        }
                        break;
 
                default: return -1;
        }
        return 1;
    18c8:	81 e0       	ldi	r24, 0x01	; 1
    18ca:	08 95       	ret
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
    18cc:	21 e0       	ldi	r18, 0x01	; 1
    18ce:	30 e0       	ldi	r19, 0x00	; 0
    18d0:	b9 01       	movw	r22, r18
    18d2:	02 c0       	rjmp	.+4      	; 0x18d8 <nrk_gpio_toggle+0xa8>
    18d4:	66 0f       	add	r22, r22
    18d6:	77 1f       	adc	r23, r23
    18d8:	8a 95       	dec	r24
    18da:	e2 f7       	brpl	.-8      	; 0x18d4 <nrk_gpio_toggle+0xa4>
    18dc:	cb 01       	movw	r24, r22
    18de:	80 95       	com	r24
    18e0:	84 23       	and	r24, r20
    18e2:	f1 cf       	rjmp	.-30     	; 0x18c6 <nrk_gpio_toggle+0x96>
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    18e4:	26 b1       	in	r18, 0x06	; 6
    18e6:	30 e0       	ldi	r19, 0x00	; 0
    18e8:	08 2e       	mov	r0, r24
    18ea:	02 c0       	rjmp	.+4      	; 0x18f0 <nrk_gpio_toggle+0xc0>
    18ec:	35 95       	asr	r19
    18ee:	27 95       	ror	r18
    18f0:	0a 94       	dec	r0
    18f2:	e2 f7       	brpl	.-8      	; 0x18ec <nrk_gpio_toggle+0xbc>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    18f4:	48 b1       	in	r20, 0x08	; 8
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    18f6:	20 fd       	sbrc	r18, 0
    18f8:	0b c0       	rjmp	.+22     	; 0x1910 <nrk_gpio_toggle+0xe0>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    18fa:	21 e0       	ldi	r18, 0x01	; 1
    18fc:	30 e0       	ldi	r19, 0x00	; 0
    18fe:	b9 01       	movw	r22, r18
    1900:	02 c0       	rjmp	.+4      	; 0x1906 <nrk_gpio_toggle+0xd6>
    1902:	66 0f       	add	r22, r22
    1904:	77 1f       	adc	r23, r23
    1906:	8a 95       	dec	r24
    1908:	e2 f7       	brpl	.-8      	; 0x1902 <nrk_gpio_toggle+0xd2>
    190a:	cb 01       	movw	r24, r22
    190c:	84 2b       	or	r24, r20
    190e:	0b c0       	rjmp	.+22     	; 0x1926 <nrk_gpio_toggle+0xf6>
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
    1910:	21 e0       	ldi	r18, 0x01	; 1
    1912:	30 e0       	ldi	r19, 0x00	; 0
    1914:	b9 01       	movw	r22, r18
    1916:	02 c0       	rjmp	.+4      	; 0x191c <nrk_gpio_toggle+0xec>
    1918:	66 0f       	add	r22, r22
    191a:	77 1f       	adc	r23, r23
    191c:	8a 95       	dec	r24
    191e:	e2 f7       	brpl	.-8      	; 0x1918 <nrk_gpio_toggle+0xe8>
    1920:	cb 01       	movw	r24, r22
    1922:	80 95       	com	r24
    1924:	84 23       	and	r24, r20
    1926:	88 b9       	out	0x08, r24	; 8
    1928:	cf cf       	rjmp	.-98     	; 0x18c8 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    192a:	29 b1       	in	r18, 0x09	; 9
    192c:	30 e0       	ldi	r19, 0x00	; 0
    192e:	08 2e       	mov	r0, r24
    1930:	02 c0       	rjmp	.+4      	; 0x1936 <nrk_gpio_toggle+0x106>
    1932:	35 95       	asr	r19
    1934:	27 95       	ror	r18
    1936:	0a 94       	dec	r0
    1938:	e2 f7       	brpl	.-8      	; 0x1932 <nrk_gpio_toggle+0x102>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    193a:	4b b1       	in	r20, 0x0b	; 11
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    193c:	20 fd       	sbrc	r18, 0
    193e:	0b c0       	rjmp	.+22     	; 0x1956 <nrk_gpio_toggle+0x126>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    1940:	21 e0       	ldi	r18, 0x01	; 1
    1942:	30 e0       	ldi	r19, 0x00	; 0
    1944:	b9 01       	movw	r22, r18
    1946:	02 c0       	rjmp	.+4      	; 0x194c <nrk_gpio_toggle+0x11c>
    1948:	66 0f       	add	r22, r22
    194a:	77 1f       	adc	r23, r23
    194c:	8a 95       	dec	r24
    194e:	e2 f7       	brpl	.-8      	; 0x1948 <nrk_gpio_toggle+0x118>
    1950:	cb 01       	movw	r24, r22
    1952:	84 2b       	or	r24, r20
    1954:	0b c0       	rjmp	.+22     	; 0x196c <nrk_gpio_toggle+0x13c>
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
    1956:	21 e0       	ldi	r18, 0x01	; 1
    1958:	30 e0       	ldi	r19, 0x00	; 0
    195a:	b9 01       	movw	r22, r18
    195c:	02 c0       	rjmp	.+4      	; 0x1962 <nrk_gpio_toggle+0x132>
    195e:	66 0f       	add	r22, r22
    1960:	77 1f       	adc	r23, r23
    1962:	8a 95       	dec	r24
    1964:	e2 f7       	brpl	.-8      	; 0x195e <nrk_gpio_toggle+0x12e>
    1966:	cb 01       	movw	r24, r22
    1968:	80 95       	com	r24
    196a:	84 23       	and	r24, r20
    196c:	8b b9       	out	0x0b, r24	; 11
    196e:	ac cf       	rjmp	.-168    	; 0x18c8 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    1970:	2c b1       	in	r18, 0x0c	; 12
    1972:	30 e0       	ldi	r19, 0x00	; 0
    1974:	08 2e       	mov	r0, r24
    1976:	02 c0       	rjmp	.+4      	; 0x197c <nrk_gpio_toggle+0x14c>
    1978:	35 95       	asr	r19
    197a:	27 95       	ror	r18
    197c:	0a 94       	dec	r0
    197e:	e2 f7       	brpl	.-8      	; 0x1978 <nrk_gpio_toggle+0x148>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    1980:	4e b1       	in	r20, 0x0e	; 14
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    1982:	20 fd       	sbrc	r18, 0
    1984:	0b c0       	rjmp	.+22     	; 0x199c <nrk_gpio_toggle+0x16c>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    1986:	21 e0       	ldi	r18, 0x01	; 1
    1988:	30 e0       	ldi	r19, 0x00	; 0
    198a:	b9 01       	movw	r22, r18
    198c:	02 c0       	rjmp	.+4      	; 0x1992 <nrk_gpio_toggle+0x162>
    198e:	66 0f       	add	r22, r22
    1990:	77 1f       	adc	r23, r23
    1992:	8a 95       	dec	r24
    1994:	e2 f7       	brpl	.-8      	; 0x198e <nrk_gpio_toggle+0x15e>
    1996:	cb 01       	movw	r24, r22
    1998:	84 2b       	or	r24, r20
    199a:	0b c0       	rjmp	.+22     	; 0x19b2 <nrk_gpio_toggle+0x182>
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
    199c:	21 e0       	ldi	r18, 0x01	; 1
    199e:	30 e0       	ldi	r19, 0x00	; 0
    19a0:	b9 01       	movw	r22, r18
    19a2:	02 c0       	rjmp	.+4      	; 0x19a8 <nrk_gpio_toggle+0x178>
    19a4:	66 0f       	add	r22, r22
    19a6:	77 1f       	adc	r23, r23
    19a8:	8a 95       	dec	r24
    19aa:	e2 f7       	brpl	.-8      	; 0x19a4 <nrk_gpio_toggle+0x174>
    19ac:	cb 01       	movw	r24, r22
    19ae:	80 95       	com	r24
    19b0:	84 23       	and	r24, r20
    19b2:	8e b9       	out	0x0e, r24	; 14
    19b4:	89 cf       	rjmp	.-238    	; 0x18c8 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    19b6:	2f b1       	in	r18, 0x0f	; 15
    19b8:	30 e0       	ldi	r19, 0x00	; 0
    19ba:	08 2e       	mov	r0, r24
    19bc:	02 c0       	rjmp	.+4      	; 0x19c2 <nrk_gpio_toggle+0x192>
    19be:	35 95       	asr	r19
    19c0:	27 95       	ror	r18
    19c2:	0a 94       	dec	r0
    19c4:	e2 f7       	brpl	.-8      	; 0x19be <nrk_gpio_toggle+0x18e>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    19c6:	41 b3       	in	r20, 0x11	; 17
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    19c8:	20 fd       	sbrc	r18, 0
    19ca:	0b c0       	rjmp	.+22     	; 0x19e2 <nrk_gpio_toggle+0x1b2>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    19cc:	21 e0       	ldi	r18, 0x01	; 1
    19ce:	30 e0       	ldi	r19, 0x00	; 0
    19d0:	b9 01       	movw	r22, r18
    19d2:	02 c0       	rjmp	.+4      	; 0x19d8 <nrk_gpio_toggle+0x1a8>
    19d4:	66 0f       	add	r22, r22
    19d6:	77 1f       	adc	r23, r23
    19d8:	8a 95       	dec	r24
    19da:	e2 f7       	brpl	.-8      	; 0x19d4 <nrk_gpio_toggle+0x1a4>
    19dc:	cb 01       	movw	r24, r22
    19de:	84 2b       	or	r24, r20
    19e0:	0b c0       	rjmp	.+22     	; 0x19f8 <nrk_gpio_toggle+0x1c8>
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
    19e2:	21 e0       	ldi	r18, 0x01	; 1
    19e4:	30 e0       	ldi	r19, 0x00	; 0
    19e6:	b9 01       	movw	r22, r18
    19e8:	02 c0       	rjmp	.+4      	; 0x19ee <nrk_gpio_toggle+0x1be>
    19ea:	66 0f       	add	r22, r22
    19ec:	77 1f       	adc	r23, r23
    19ee:	8a 95       	dec	r24
    19f0:	e2 f7       	brpl	.-8      	; 0x19ea <nrk_gpio_toggle+0x1ba>
    19f2:	cb 01       	movw	r24, r22
    19f4:	80 95       	com	r24
    19f6:	84 23       	and	r24, r20
    19f8:	81 bb       	out	0x11, r24	; 17
    19fa:	66 cf       	rjmp	.-308    	; 0x18c8 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTG:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    19fc:	2f b1       	in	r18, 0x0f	; 15
    19fe:	30 e0       	ldi	r19, 0x00	; 0
    1a00:	08 2e       	mov	r0, r24
    1a02:	02 c0       	rjmp	.+4      	; 0x1a08 <nrk_gpio_toggle+0x1d8>
    1a04:	35 95       	asr	r19
    1a06:	27 95       	ror	r18
    1a08:	0a 94       	dec	r0
    1a0a:	e2 f7       	brpl	.-8      	; 0x1a04 <nrk_gpio_toggle+0x1d4>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    1a0c:	44 b3       	in	r20, 0x14	; 20
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTG:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    1a0e:	20 fd       	sbrc	r18, 0
    1a10:	0b c0       	rjmp	.+22     	; 0x1a28 <nrk_gpio_toggle+0x1f8>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    1a12:	21 e0       	ldi	r18, 0x01	; 1
    1a14:	30 e0       	ldi	r19, 0x00	; 0
    1a16:	b9 01       	movw	r22, r18
    1a18:	02 c0       	rjmp	.+4      	; 0x1a1e <nrk_gpio_toggle+0x1ee>
    1a1a:	66 0f       	add	r22, r22
    1a1c:	77 1f       	adc	r23, r23
    1a1e:	8a 95       	dec	r24
    1a20:	e2 f7       	brpl	.-8      	; 0x1a1a <nrk_gpio_toggle+0x1ea>
    1a22:	cb 01       	movw	r24, r22
    1a24:	84 2b       	or	r24, r20
    1a26:	0b c0       	rjmp	.+22     	; 0x1a3e <nrk_gpio_toggle+0x20e>
                        } else {
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
    1a28:	21 e0       	ldi	r18, 0x01	; 1
    1a2a:	30 e0       	ldi	r19, 0x00	; 0
    1a2c:	b9 01       	movw	r22, r18
    1a2e:	02 c0       	rjmp	.+4      	; 0x1a34 <nrk_gpio_toggle+0x204>
    1a30:	66 0f       	add	r22, r22
    1a32:	77 1f       	adc	r23, r23
    1a34:	8a 95       	dec	r24
    1a36:	e2 f7       	brpl	.-8      	; 0x1a30 <nrk_gpio_toggle+0x200>
    1a38:	cb 01       	movw	r24, r22
    1a3a:	80 95       	com	r24
    1a3c:	84 23       	and	r24, r20
    1a3e:	84 bb       	out	0x14, r24	; 20
    1a40:	43 cf       	rjmp	.-378    	; 0x18c8 <nrk_gpio_toggle+0x98>
                        }
                        break;
 
                default: return -1;
    1a42:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    1a44:	08 95       	ret

00001a46 <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    1a46:	8f 3f       	cpi	r24, 0xFF	; 255
    1a48:	09 f4       	brne	.+2      	; 0x1a4c <nrk_gpio_direction+0x6>
    1a4a:	f8 c0       	rjmp	.+496    	; 0x1c3c <nrk_gpio_direction+0x1f6>
    1a4c:	e8 2f       	mov	r30, r24
    1a4e:	e7 70       	andi	r30, 0x07	; 7
        if (pin_direction == NRK_PIN_INPUT) {
                switch (pin & 0x07) {
    1a50:	4e 2f       	mov	r20, r30
    1a52:	50 e0       	ldi	r21, 0x00	; 0
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
        if (pin_direction == NRK_PIN_INPUT) {
    1a54:	61 11       	cpse	r22, r1
    1a56:	8a c0       	rjmp	.+276    	; 0x1b6c <nrk_gpio_direction+0x126>
                switch (pin & 0x07) {
    1a58:	47 30       	cpi	r20, 0x07	; 7
    1a5a:	51 05       	cpc	r21, r1
    1a5c:	08 f0       	brcs	.+2      	; 0x1a60 <nrk_gpio_direction+0x1a>
    1a5e:	ee c0       	rjmp	.+476    	; 0x1c3c <nrk_gpio_direction+0x1f6>
    1a60:	fa 01       	movw	r30, r20
    1a62:	e4 55       	subi	r30, 0x54	; 84
    1a64:	ff 4f       	sbci	r31, 0xFF	; 255
    1a66:	86 95       	lsr	r24
    1a68:	86 95       	lsr	r24
    1a6a:	86 95       	lsr	r24
    1a6c:	0c 94 1d 2b 	jmp	0x563a	; 0x563a <__tablejump2__>
                        case NRK_PORTA:
                                DDRA &= ~BM((pin & 0xF8) >> 3); 
    1a70:	41 b1       	in	r20, 0x01	; 1
    1a72:	21 e0       	ldi	r18, 0x01	; 1
    1a74:	30 e0       	ldi	r19, 0x00	; 0
    1a76:	b9 01       	movw	r22, r18
    1a78:	02 c0       	rjmp	.+4      	; 0x1a7e <nrk_gpio_direction+0x38>
    1a7a:	66 0f       	add	r22, r22
    1a7c:	77 1f       	adc	r23, r23
    1a7e:	8a 95       	dec	r24
    1a80:	e2 f7       	brpl	.-8      	; 0x1a7a <nrk_gpio_direction+0x34>
    1a82:	cb 01       	movw	r24, r22
    1a84:	96 2f       	mov	r25, r22
    1a86:	90 95       	com	r25
    1a88:	94 23       	and	r25, r20
    1a8a:	91 b9       	out	0x01, r25	; 1
                                PORTA |= BM((pin & 0xF8) >> 3); 
    1a8c:	92 b1       	in	r25, 0x02	; 2
    1a8e:	89 2b       	or	r24, r25
    1a90:	82 b9       	out	0x02, r24	; 2
    1a92:	d2 c0       	rjmp	.+420    	; 0x1c38 <nrk_gpio_direction+0x1f2>
                                break;
                        case NRK_PORTB:
                                DDRB &= ~BM((pin & 0xF8) >> 3); 
    1a94:	44 b1       	in	r20, 0x04	; 4
    1a96:	21 e0       	ldi	r18, 0x01	; 1
    1a98:	30 e0       	ldi	r19, 0x00	; 0
    1a9a:	b9 01       	movw	r22, r18
    1a9c:	02 c0       	rjmp	.+4      	; 0x1aa2 <nrk_gpio_direction+0x5c>
    1a9e:	66 0f       	add	r22, r22
    1aa0:	77 1f       	adc	r23, r23
    1aa2:	8a 95       	dec	r24
    1aa4:	e2 f7       	brpl	.-8      	; 0x1a9e <nrk_gpio_direction+0x58>
    1aa6:	cb 01       	movw	r24, r22
    1aa8:	96 2f       	mov	r25, r22
    1aaa:	90 95       	com	r25
    1aac:	94 23       	and	r25, r20
    1aae:	94 b9       	out	0x04, r25	; 4
                                PORTB |= BM((pin & 0xF8) >> 3); 
    1ab0:	95 b1       	in	r25, 0x05	; 5
    1ab2:	89 2b       	or	r24, r25
    1ab4:	85 b9       	out	0x05, r24	; 5
    1ab6:	c0 c0       	rjmp	.+384    	; 0x1c38 <nrk_gpio_direction+0x1f2>
                                break;
                        case NRK_PORTC:
                                DDRC &= ~BM((pin & 0xF8) >> 3); 
    1ab8:	47 b1       	in	r20, 0x07	; 7
    1aba:	21 e0       	ldi	r18, 0x01	; 1
    1abc:	30 e0       	ldi	r19, 0x00	; 0
    1abe:	b9 01       	movw	r22, r18
    1ac0:	02 c0       	rjmp	.+4      	; 0x1ac6 <nrk_gpio_direction+0x80>
    1ac2:	66 0f       	add	r22, r22
    1ac4:	77 1f       	adc	r23, r23
    1ac6:	8a 95       	dec	r24
    1ac8:	e2 f7       	brpl	.-8      	; 0x1ac2 <nrk_gpio_direction+0x7c>
    1aca:	cb 01       	movw	r24, r22
    1acc:	96 2f       	mov	r25, r22
    1ace:	90 95       	com	r25
    1ad0:	94 23       	and	r25, r20
    1ad2:	97 b9       	out	0x07, r25	; 7
                                PORTC |= BM((pin & 0xF8) >> 3); 
    1ad4:	98 b1       	in	r25, 0x08	; 8
    1ad6:	89 2b       	or	r24, r25
    1ad8:	88 b9       	out	0x08, r24	; 8
    1ada:	ae c0       	rjmp	.+348    	; 0x1c38 <nrk_gpio_direction+0x1f2>
                                break;
                        case NRK_PORTD:
                                DDRD &= ~BM((pin & 0xF8) >> 3); 
    1adc:	4a b1       	in	r20, 0x0a	; 10
    1ade:	21 e0       	ldi	r18, 0x01	; 1
    1ae0:	30 e0       	ldi	r19, 0x00	; 0
    1ae2:	b9 01       	movw	r22, r18
    1ae4:	02 c0       	rjmp	.+4      	; 0x1aea <nrk_gpio_direction+0xa4>
    1ae6:	66 0f       	add	r22, r22
    1ae8:	77 1f       	adc	r23, r23
    1aea:	8a 95       	dec	r24
    1aec:	e2 f7       	brpl	.-8      	; 0x1ae6 <nrk_gpio_direction+0xa0>
    1aee:	cb 01       	movw	r24, r22
    1af0:	96 2f       	mov	r25, r22
    1af2:	90 95       	com	r25
    1af4:	94 23       	and	r25, r20
    1af6:	9a b9       	out	0x0a, r25	; 10
                                PORTD |= BM((pin & 0xF8) >> 3); 
    1af8:	9b b1       	in	r25, 0x0b	; 11
    1afa:	89 2b       	or	r24, r25
    1afc:	8b b9       	out	0x0b, r24	; 11
    1afe:	9c c0       	rjmp	.+312    	; 0x1c38 <nrk_gpio_direction+0x1f2>
                                break;
                        case NRK_PORTE:
                                DDRE &= ~BM((pin & 0xF8) >> 3); 
    1b00:	4d b1       	in	r20, 0x0d	; 13
    1b02:	21 e0       	ldi	r18, 0x01	; 1
    1b04:	30 e0       	ldi	r19, 0x00	; 0
    1b06:	b9 01       	movw	r22, r18
    1b08:	02 c0       	rjmp	.+4      	; 0x1b0e <nrk_gpio_direction+0xc8>
    1b0a:	66 0f       	add	r22, r22
    1b0c:	77 1f       	adc	r23, r23
    1b0e:	8a 95       	dec	r24
    1b10:	e2 f7       	brpl	.-8      	; 0x1b0a <nrk_gpio_direction+0xc4>
    1b12:	cb 01       	movw	r24, r22
    1b14:	96 2f       	mov	r25, r22
    1b16:	90 95       	com	r25
    1b18:	94 23       	and	r25, r20
    1b1a:	9d b9       	out	0x0d, r25	; 13
                                PORTE |= BM((pin & 0xF8) >> 3); 
    1b1c:	9e b1       	in	r25, 0x0e	; 14
    1b1e:	89 2b       	or	r24, r25
    1b20:	8e b9       	out	0x0e, r24	; 14
    1b22:	8a c0       	rjmp	.+276    	; 0x1c38 <nrk_gpio_direction+0x1f2>
                                break;
                        case NRK_PORTF:
                                DDRF &= ~BM((pin & 0xF8) >> 3);
    1b24:	40 b3       	in	r20, 0x10	; 16
    1b26:	21 e0       	ldi	r18, 0x01	; 1
    1b28:	30 e0       	ldi	r19, 0x00	; 0
    1b2a:	b9 01       	movw	r22, r18
    1b2c:	02 c0       	rjmp	.+4      	; 0x1b32 <nrk_gpio_direction+0xec>
    1b2e:	66 0f       	add	r22, r22
    1b30:	77 1f       	adc	r23, r23
    1b32:	8a 95       	dec	r24
    1b34:	e2 f7       	brpl	.-8      	; 0x1b2e <nrk_gpio_direction+0xe8>
    1b36:	cb 01       	movw	r24, r22
    1b38:	96 2f       	mov	r25, r22
    1b3a:	90 95       	com	r25
    1b3c:	94 23       	and	r25, r20
    1b3e:	90 bb       	out	0x10, r25	; 16
                                PORTF |= BM((pin & 0xF8) >> 3); 
    1b40:	91 b3       	in	r25, 0x11	; 17
    1b42:	89 2b       	or	r24, r25
    1b44:	81 bb       	out	0x11, r24	; 17
    1b46:	78 c0       	rjmp	.+240    	; 0x1c38 <nrk_gpio_direction+0x1f2>
                                break;
                        case NRK_PORTG:
                                DDRG &= ~BM((pin & 0xF8) >> 3);
    1b48:	43 b3       	in	r20, 0x13	; 19
    1b4a:	21 e0       	ldi	r18, 0x01	; 1
    1b4c:	30 e0       	ldi	r19, 0x00	; 0
    1b4e:	b9 01       	movw	r22, r18
    1b50:	02 c0       	rjmp	.+4      	; 0x1b56 <nrk_gpio_direction+0x110>
    1b52:	66 0f       	add	r22, r22
    1b54:	77 1f       	adc	r23, r23
    1b56:	8a 95       	dec	r24
    1b58:	e2 f7       	brpl	.-8      	; 0x1b52 <nrk_gpio_direction+0x10c>
    1b5a:	cb 01       	movw	r24, r22
    1b5c:	96 2f       	mov	r25, r22
    1b5e:	90 95       	com	r25
    1b60:	94 23       	and	r25, r20
    1b62:	93 bb       	out	0x13, r25	; 19
                                PORTG |= BM((pin & 0xF8) >> 3); 
    1b64:	94 b3       	in	r25, 0x14	; 20
    1b66:	89 2b       	or	r24, r25
    1b68:	84 bb       	out	0x14, r24	; 20
    1b6a:	66 c0       	rjmp	.+204    	; 0x1c38 <nrk_gpio_direction+0x1f2>
                                break;
 
                        default: return -1;
                }
        } else {
                switch (pin & 0x07) {
    1b6c:	47 30       	cpi	r20, 0x07	; 7
    1b6e:	51 05       	cpc	r21, r1
    1b70:	08 f0       	brcs	.+2      	; 0x1b74 <nrk_gpio_direction+0x12e>
    1b72:	64 c0       	rjmp	.+200    	; 0x1c3c <nrk_gpio_direction+0x1f6>
    1b74:	fa 01       	movw	r30, r20
    1b76:	ed 54       	subi	r30, 0x4D	; 77
    1b78:	ff 4f       	sbci	r31, 0xFF	; 255
    1b7a:	86 95       	lsr	r24
    1b7c:	86 95       	lsr	r24
    1b7e:	86 95       	lsr	r24
    1b80:	0c 94 1d 2b 	jmp	0x563a	; 0x563a <__tablejump2__>
                        case NRK_PORTA:
                                DDRA |= BM((pin & 0xF8) >> 3); break;
    1b84:	41 b1       	in	r20, 0x01	; 1
    1b86:	21 e0       	ldi	r18, 0x01	; 1
    1b88:	30 e0       	ldi	r19, 0x00	; 0
    1b8a:	b9 01       	movw	r22, r18
    1b8c:	02 c0       	rjmp	.+4      	; 0x1b92 <nrk_gpio_direction+0x14c>
    1b8e:	66 0f       	add	r22, r22
    1b90:	77 1f       	adc	r23, r23
    1b92:	8a 95       	dec	r24
    1b94:	e2 f7       	brpl	.-8      	; 0x1b8e <nrk_gpio_direction+0x148>
    1b96:	cb 01       	movw	r24, r22
    1b98:	84 2b       	or	r24, r20
    1b9a:	81 b9       	out	0x01, r24	; 1
    1b9c:	4d c0       	rjmp	.+154    	; 0x1c38 <nrk_gpio_direction+0x1f2>
                        case NRK_PORTB:
                                DDRB |= BM((pin & 0xF8) >> 3); break;
    1b9e:	44 b1       	in	r20, 0x04	; 4
    1ba0:	21 e0       	ldi	r18, 0x01	; 1
    1ba2:	30 e0       	ldi	r19, 0x00	; 0
    1ba4:	b9 01       	movw	r22, r18
    1ba6:	02 c0       	rjmp	.+4      	; 0x1bac <nrk_gpio_direction+0x166>
    1ba8:	66 0f       	add	r22, r22
    1baa:	77 1f       	adc	r23, r23
    1bac:	8a 95       	dec	r24
    1bae:	e2 f7       	brpl	.-8      	; 0x1ba8 <nrk_gpio_direction+0x162>
    1bb0:	cb 01       	movw	r24, r22
    1bb2:	84 2b       	or	r24, r20
    1bb4:	84 b9       	out	0x04, r24	; 4
    1bb6:	40 c0       	rjmp	.+128    	; 0x1c38 <nrk_gpio_direction+0x1f2>
                        case NRK_PORTC:
                                DDRC |= BM((pin & 0xF8) >> 3); break;
    1bb8:	47 b1       	in	r20, 0x07	; 7
    1bba:	21 e0       	ldi	r18, 0x01	; 1
    1bbc:	30 e0       	ldi	r19, 0x00	; 0
    1bbe:	b9 01       	movw	r22, r18
    1bc0:	02 c0       	rjmp	.+4      	; 0x1bc6 <nrk_gpio_direction+0x180>
    1bc2:	66 0f       	add	r22, r22
    1bc4:	77 1f       	adc	r23, r23
    1bc6:	8a 95       	dec	r24
    1bc8:	e2 f7       	brpl	.-8      	; 0x1bc2 <nrk_gpio_direction+0x17c>
    1bca:	cb 01       	movw	r24, r22
    1bcc:	84 2b       	or	r24, r20
    1bce:	87 b9       	out	0x07, r24	; 7
    1bd0:	33 c0       	rjmp	.+102    	; 0x1c38 <nrk_gpio_direction+0x1f2>
                        case NRK_PORTD:
                                DDRD |= BM((pin & 0xF8) >> 3); break;
    1bd2:	4a b1       	in	r20, 0x0a	; 10
    1bd4:	21 e0       	ldi	r18, 0x01	; 1
    1bd6:	30 e0       	ldi	r19, 0x00	; 0
    1bd8:	b9 01       	movw	r22, r18
    1bda:	02 c0       	rjmp	.+4      	; 0x1be0 <nrk_gpio_direction+0x19a>
    1bdc:	66 0f       	add	r22, r22
    1bde:	77 1f       	adc	r23, r23
    1be0:	8a 95       	dec	r24
    1be2:	e2 f7       	brpl	.-8      	; 0x1bdc <nrk_gpio_direction+0x196>
    1be4:	cb 01       	movw	r24, r22
    1be6:	84 2b       	or	r24, r20
    1be8:	8a b9       	out	0x0a, r24	; 10
    1bea:	26 c0       	rjmp	.+76     	; 0x1c38 <nrk_gpio_direction+0x1f2>
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
    1bec:	4d b1       	in	r20, 0x0d	; 13
    1bee:	21 e0       	ldi	r18, 0x01	; 1
    1bf0:	30 e0       	ldi	r19, 0x00	; 0
    1bf2:	b9 01       	movw	r22, r18
    1bf4:	02 c0       	rjmp	.+4      	; 0x1bfa <nrk_gpio_direction+0x1b4>
    1bf6:	66 0f       	add	r22, r22
    1bf8:	77 1f       	adc	r23, r23
    1bfa:	8a 95       	dec	r24
    1bfc:	e2 f7       	brpl	.-8      	; 0x1bf6 <nrk_gpio_direction+0x1b0>
    1bfe:	cb 01       	movw	r24, r22
    1c00:	84 2b       	or	r24, r20
    1c02:	8d b9       	out	0x0d, r24	; 13
    1c04:	19 c0       	rjmp	.+50     	; 0x1c38 <nrk_gpio_direction+0x1f2>
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
    1c06:	40 b3       	in	r20, 0x10	; 16
    1c08:	21 e0       	ldi	r18, 0x01	; 1
    1c0a:	30 e0       	ldi	r19, 0x00	; 0
    1c0c:	b9 01       	movw	r22, r18
    1c0e:	02 c0       	rjmp	.+4      	; 0x1c14 <nrk_gpio_direction+0x1ce>
    1c10:	66 0f       	add	r22, r22
    1c12:	77 1f       	adc	r23, r23
    1c14:	8a 95       	dec	r24
    1c16:	e2 f7       	brpl	.-8      	; 0x1c10 <nrk_gpio_direction+0x1ca>
    1c18:	cb 01       	movw	r24, r22
    1c1a:	84 2b       	or	r24, r20
    1c1c:	80 bb       	out	0x10, r24	; 16
    1c1e:	0c c0       	rjmp	.+24     	; 0x1c38 <nrk_gpio_direction+0x1f2>
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    1c20:	43 b3       	in	r20, 0x13	; 19
    1c22:	21 e0       	ldi	r18, 0x01	; 1
    1c24:	30 e0       	ldi	r19, 0x00	; 0
    1c26:	b9 01       	movw	r22, r18
    1c28:	02 c0       	rjmp	.+4      	; 0x1c2e <nrk_gpio_direction+0x1e8>
    1c2a:	66 0f       	add	r22, r22
    1c2c:	77 1f       	adc	r23, r23
    1c2e:	8a 95       	dec	r24
    1c30:	e2 f7       	brpl	.-8      	; 0x1c2a <nrk_gpio_direction+0x1e4>
    1c32:	cb 01       	movw	r24, r22
    1c34:	84 2b       	or	r24, r20
    1c36:	83 bb       	out	0x13, r24	; 19
                        default: return -1;
                }
        }
        return 1;
    1c38:	81 e0       	ldi	r24, 0x01	; 1
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    1c3a:	08 95       	ret
                        default: return -1;
    1c3c:	8f ef       	ldi	r24, 0xFF	; 255
                }
        }
        return 1;
}
    1c3e:	08 95       	ret

00001c40 <nrk_get_button>:

int8_t nrk_get_button(uint8_t b)
{
if(b==0) {
    1c40:	81 11       	cpse	r24, r1
    1c42:	06 c0       	rjmp	.+12     	; 0x1c50 <nrk_get_button+0x10>
	 return( !(PINA & BM(BUTTON))); 
    1c44:	80 b1       	in	r24, 0x00	; 0
    1c46:	86 95       	lsr	r24
    1c48:	81 70       	andi	r24, 0x01	; 1
    1c4a:	91 e0       	ldi	r25, 0x01	; 1
    1c4c:	89 27       	eor	r24, r25
    1c4e:	08 95       	ret
	} 
return -1;
    1c50:	8f ef       	ldi	r24, 0xFF	; 255
}
    1c52:	08 95       	ret

00001c54 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
if(led==0) { nrk_gpio_toggle(NRK_LED_0); return 1; }
    1c54:	00 97       	sbiw	r24, 0x00	; 0
    1c56:	11 f4       	brne	.+4      	; 0x1c5c <nrk_led_toggle+0x8>
    1c58:	83 e2       	ldi	r24, 0x23	; 35
    1c5a:	03 c0       	rjmp	.+6      	; 0x1c62 <nrk_led_toggle+0xe>
if(led==1) { nrk_gpio_toggle(NRK_LED_1); return 1; }
    1c5c:	01 97       	sbiw	r24, 0x01	; 1
    1c5e:	29 f4       	brne	.+10     	; 0x1c6a <nrk_led_toggle+0x16>
    1c60:	8b e2       	ldi	r24, 0x2B	; 43
    1c62:	0e 94 18 0c 	call	0x1830	; 0x1830 <nrk_gpio_toggle>
    1c66:	81 e0       	ldi	r24, 0x01	; 1
    1c68:	08 95       	ret
return -1;
    1c6a:	8f ef       	ldi	r24, 0xFF	; 255
}
    1c6c:	08 95       	ret

00001c6e <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
if(led==0) { nrk_gpio_set(NRK_LED_0); return 1; }
    1c6e:	00 97       	sbiw	r24, 0x00	; 0
    1c70:	11 f4       	brne	.+4      	; 0x1c76 <nrk_led_clr+0x8>
    1c72:	83 e2       	ldi	r24, 0x23	; 35
    1c74:	03 c0       	rjmp	.+6      	; 0x1c7c <nrk_led_clr+0xe>
if(led==1) { nrk_gpio_set(NRK_LED_1); return 1; }
    1c76:	01 97       	sbiw	r24, 0x01	; 1
    1c78:	29 f4       	brne	.+10     	; 0x1c84 <nrk_led_clr+0x16>
    1c7a:	8b e2       	ldi	r24, 0x2B	; 43
    1c7c:	0e 94 05 0b 	call	0x160a	; 0x160a <nrk_gpio_set>
    1c80:	81 e0       	ldi	r24, 0x01	; 1
    1c82:	08 95       	ret
return -1;
    1c84:	8f ef       	ldi	r24, 0xFF	; 255
}
    1c86:	08 95       	ret

00001c88 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
if(led==0) { nrk_gpio_clr(NRK_LED_0); return 1; }
    1c88:	00 97       	sbiw	r24, 0x00	; 0
    1c8a:	11 f4       	brne	.+4      	; 0x1c90 <nrk_led_set+0x8>
    1c8c:	83 e2       	ldi	r24, 0x23	; 35
    1c8e:	03 c0       	rjmp	.+6      	; 0x1c96 <nrk_led_set+0xe>
if(led==1) { nrk_gpio_clr(NRK_LED_1); return 1; }
    1c90:	01 97       	sbiw	r24, 0x01	; 1
    1c92:	29 f4       	brne	.+10     	; 0x1c9e <nrk_led_set+0x16>
    1c94:	8b e2       	ldi	r24, 0x2B	; 43
    1c96:	0e 94 76 0b 	call	0x16ec	; 0x16ec <nrk_gpio_clr>
    1c9a:	81 e0       	ldi	r24, 0x01	; 1
    1c9c:	08 95       	ret
return -1;
    1c9e:	8f ef       	ldi	r24, 0xFF	; 255
}
    1ca0:	08 95       	ret

00001ca2 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
if(enable) MCUCR &= ~BM(PUD);
    1ca2:	88 23       	and	r24, r24
    1ca4:	19 f0       	breq	.+6      	; 0x1cac <nrk_gpio_pullups+0xa>
    1ca6:	85 b7       	in	r24, 0x35	; 53
    1ca8:	8f 7e       	andi	r24, 0xEF	; 239
    1caa:	02 c0       	rjmp	.+4      	; 0x1cb0 <nrk_gpio_pullups+0xe>
else MCUCR |= BM(PUD);
    1cac:	85 b7       	in	r24, 0x35	; 53
    1cae:	80 61       	ori	r24, 0x10	; 16
    1cb0:	85 bf       	out	0x35, r24	; 53
return NRK_OK;
}
    1cb2:	81 e0       	ldi	r24, 0x01	; 1
    1cb4:	08 95       	ret

00001cb6 <putc1>:
     UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
     UART1_WAIT_AND_SEND(x);
    1cb6:	90 91 c8 00 	lds	r25, 0x00C8
    1cba:	95 ff       	sbrs	r25, 5
    1cbc:	fc cf       	rjmp	.-8      	; 0x1cb6 <putc1>
    1cbe:	80 93 ce 00 	sts	0x00CE, r24
    1cc2:	08 95       	ret

00001cc4 <setup_uart0>:
}

void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    1cc4:	90 93 c5 00 	sts	0x00C5, r25
    1cc8:	80 93 c4 00 	sts	0x00C4, r24
    1ccc:	86 e0       	ldi	r24, 0x06	; 6
    1cce:	80 93 c2 00 	sts	0x00C2, r24
    1cd2:	e1 ec       	ldi	r30, 0xC1	; 193
    1cd4:	f0 e0       	ldi	r31, 0x00	; 0
    1cd6:	80 81       	ld	r24, Z
    1cd8:	8b 7f       	andi	r24, 0xFB	; 251
    1cda:	80 83       	st	Z, r24
    1cdc:	a0 ec       	ldi	r26, 0xC0	; 192
    1cde:	b0 e0       	ldi	r27, 0x00	; 0
    1ce0:	8c 91       	ld	r24, X
    1ce2:	82 60       	ori	r24, 0x02	; 2
    1ce4:	8c 93       	st	X, r24
ENABLE_UART0();
    1ce6:	80 81       	ld	r24, Z
    1ce8:	88 61       	ori	r24, 0x18	; 24
    1cea:	80 83       	st	Z, r24
    1cec:	08 95       	ret

00001cee <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    1cee:	90 93 cd 00 	sts	0x00CD, r25
    1cf2:	80 93 cc 00 	sts	0x00CC, r24
    1cf6:	86 e0       	ldi	r24, 0x06	; 6
    1cf8:	80 93 ca 00 	sts	0x00CA, r24
    1cfc:	e9 ec       	ldi	r30, 0xC9	; 201
    1cfe:	f0 e0       	ldi	r31, 0x00	; 0
    1d00:	80 81       	ld	r24, Z
    1d02:	8b 7f       	andi	r24, 0xFB	; 251
    1d04:	80 83       	st	Z, r24
    1d06:	a8 ec       	ldi	r26, 0xC8	; 200
    1d08:	b0 e0       	ldi	r27, 0x00	; 0
    1d0a:	8c 91       	ld	r24, X
    1d0c:	82 60       	ori	r24, 0x02	; 2
    1d0e:	8c 93       	st	X, r24
ENABLE_UART1();
    1d10:	80 81       	ld	r24, Z
    1d12:	88 61       	ori	r24, 0x18	; 24
    1d14:	80 83       	st	Z, r24
    1d16:	08 95       	ret

00001d18 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    1d18:	cf 93       	push	r28
    1d1a:	df 93       	push	r29

//  setup_uart1(baudrate);
//  stdout = fdevopen( (void *)putc1, (void *)getc1);
//  stdin = fdevopen( (void *)putc1, (void *)getc1);

  setup_uart0(baudrate);
    1d1c:	0e 94 62 0e 	call	0x1cc4	; 0x1cc4 <setup_uart0>

  stdout = fdevopen( (void *)putc0, (void *)getc0);
    1d20:	66 eb       	ldi	r22, 0xB6	; 182
    1d22:	7a e0       	ldi	r23, 0x0A	; 10
    1d24:	82 ec       	ldi	r24, 0xC2	; 194
    1d26:	9a e0       	ldi	r25, 0x0A	; 10
    1d28:	0e 94 54 2b 	call	0x56a8	; 0x56a8 <fdevopen>
    1d2c:	ce e9       	ldi	r28, 0x9E	; 158
    1d2e:	d8 e0       	ldi	r29, 0x08	; 8
    1d30:	9b 83       	std	Y+3, r25	; 0x03
    1d32:	8a 83       	std	Y+2, r24	; 0x02
  stdin = fdevopen( (void *)putc0, (void *)getc0);
    1d34:	66 eb       	ldi	r22, 0xB6	; 182
    1d36:	7a e0       	ldi	r23, 0x0A	; 10
    1d38:	82 ec       	ldi	r24, 0xC2	; 194
    1d3a:	9a e0       	ldi	r25, 0x0A	; 10
    1d3c:	0e 94 54 2b 	call	0x56a8	; 0x56a8 <fdevopen>
    1d40:	99 83       	std	Y+1, r25	; 0x01
    1d42:	88 83       	st	Y, r24
   uart_rx_buf_start=0;
   uart_rx_buf_end=0;
   ENABLE_UART0_RX_INT();
#endif

}
    1d44:	df 91       	pop	r29
    1d46:	cf 91       	pop	r28
    1d48:	08 95       	ret

00001d4a <getc1>:

char getc1()
{
char tmp;

UART1_WAIT_AND_RECEIVE(tmp);
    1d4a:	80 91 c8 00 	lds	r24, 0x00C8
    1d4e:	87 ff       	sbrs	r24, 7
    1d50:	fc cf       	rjmp	.-8      	; 0x1d4a <getc1>
    1d52:	80 91 c8 00 	lds	r24, 0x00C8
    1d56:	8f 77       	andi	r24, 0x7F	; 127
    1d58:	80 93 c8 00 	sts	0x00C8, r24
    1d5c:	80 91 ce 00 	lds	r24, 0x00CE
return tmp;
}
    1d60:	08 95       	ret

00001d62 <halWait>:
	...
    do {
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    1d6a:	01 97       	sbiw	r24, 0x01	; 1
    1d6c:	d1 f7       	brne	.-12     	; 0x1d62 <halWait>

} // halWait
    1d6e:	08 95       	ret

00001d70 <nrk_eeprom_read_byte>:
#include <nrk_error.h>

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
uint8_t v;
v=eeprom_read_byte((uint8_t*)addr);
    1d70:	0c 94 af 2c 	jmp	0x595e	; 0x595e <__eerd_byte_m128rfa1>

00001d74 <nrk_eeprom_write_byte>:
return v;
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
eeprom_write_byte( (uint8_t*)addr, value );
    1d74:	0e 94 b7 2c 	call	0x596e	; 0x596e <__eewr_byte_m128rfa1>
}
    1d78:	08 95       	ret

00001d7a <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    1d7a:	ef 92       	push	r14
    1d7c:	ff 92       	push	r15
    1d7e:	0f 93       	push	r16
    1d80:	1f 93       	push	r17
    1d82:	cf 93       	push	r28
    1d84:	df 93       	push	r29
    1d86:	7c 01       	movw	r14, r24
uint8_t checksum,ct;
uint8_t *buf;
buf=(uint8_t *)mac_addr;
checksum=buf[0]+buf[1]+buf[2]+buf[3];
buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    1d88:	80 e0       	ldi	r24, 0x00	; 0
    1d8a:	90 e0       	ldi	r25, 0x00	; 0
    1d8c:	0e 94 af 2c 	call	0x595e	; 0x595e <__eerd_byte_m128rfa1>
    1d90:	18 2f       	mov	r17, r24
    1d92:	f7 01       	movw	r30, r14
    1d94:	83 83       	std	Z+3, r24	; 0x03
buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    1d96:	81 e0       	ldi	r24, 0x01	; 1
    1d98:	90 e0       	ldi	r25, 0x00	; 0
    1d9a:	0e 94 af 2c 	call	0x595e	; 0x595e <__eerd_byte_m128rfa1>
    1d9e:	08 2f       	mov	r16, r24
    1da0:	f7 01       	movw	r30, r14
    1da2:	82 83       	std	Z+2, r24	; 0x02
buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    1da4:	82 e0       	ldi	r24, 0x02	; 2
    1da6:	90 e0       	ldi	r25, 0x00	; 0
    1da8:	0e 94 af 2c 	call	0x595e	; 0x595e <__eerd_byte_m128rfa1>
    1dac:	d8 2f       	mov	r29, r24
    1dae:	f7 01       	movw	r30, r14
    1db0:	81 83       	std	Z+1, r24	; 0x01
buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    1db2:	83 e0       	ldi	r24, 0x03	; 3
    1db4:	90 e0       	ldi	r25, 0x00	; 0
    1db6:	0e 94 af 2c 	call	0x595e	; 0x595e <__eerd_byte_m128rfa1>
    1dba:	c8 2f       	mov	r28, r24
    1dbc:	f7 01       	movw	r30, r14
    1dbe:	80 83       	st	Z, r24
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    1dc0:	84 e0       	ldi	r24, 0x04	; 4
    1dc2:	90 e0       	ldi	r25, 0x00	; 0
    1dc4:	0e 94 af 2c 	call	0x595e	; 0x595e <__eerd_byte_m128rfa1>
    1dc8:	10 0f       	add	r17, r16
    1dca:	d1 0f       	add	r29, r17
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
    1dcc:	cd 0f       	add	r28, r29
if(checksum==ct) return NRK_OK;
    1dce:	8c 17       	cp	r24, r28
    1dd0:	11 f0       	breq	.+4      	; 0x1dd6 <read_eeprom_mac_address+0x5c>

return NRK_ERROR;
    1dd2:	8f ef       	ldi	r24, 0xFF	; 255
    1dd4:	01 c0       	rjmp	.+2      	; 0x1dd8 <read_eeprom_mac_address+0x5e>
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
if(checksum==ct) return NRK_OK;
    1dd6:	81 e0       	ldi	r24, 0x01	; 1

return NRK_ERROR;
}
    1dd8:	df 91       	pop	r29
    1dda:	cf 91       	pop	r28
    1ddc:	1f 91       	pop	r17
    1dde:	0f 91       	pop	r16
    1de0:	ff 90       	pop	r15
    1de2:	ef 90       	pop	r14
    1de4:	08 95       	ret

00001de6 <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    1de6:	cf 93       	push	r28
    1de8:	df 93       	push	r29
    1dea:	ec 01       	movw	r28, r24
  *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    1dec:	85 e0       	ldi	r24, 0x05	; 5
    1dee:	90 e0       	ldi	r25, 0x00	; 0
    1df0:	0e 94 af 2c 	call	0x595e	; 0x595e <__eerd_byte_m128rfa1>
    1df4:	88 83       	st	Y, r24
return NRK_OK;
}
    1df6:	81 e0       	ldi	r24, 0x01	; 1
    1df8:	df 91       	pop	r29
    1dfa:	cf 91       	pop	r28
    1dfc:	08 95       	ret

00001dfe <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
  eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    1dfe:	fc 01       	movw	r30, r24
    1e00:	60 81       	ld	r22, Z
    1e02:	86 e0       	ldi	r24, 0x06	; 6
    1e04:	90 e0       	ldi	r25, 0x00	; 0
    1e06:	0e 94 b7 2c 	call	0x596e	; 0x596e <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    1e0a:	81 e0       	ldi	r24, 0x01	; 1
    1e0c:	08 95       	ret

00001e0e <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    1e0e:	cf 93       	push	r28
    1e10:	df 93       	push	r29
    1e12:	ec 01       	movw	r28, r24
  *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    1e14:	86 e0       	ldi	r24, 0x06	; 6
    1e16:	90 e0       	ldi	r25, 0x00	; 0
    1e18:	0e 94 af 2c 	call	0x595e	; 0x595e <__eerd_byte_m128rfa1>
    1e1c:	88 83       	st	Y, r24
  return NRK_OK;
}
    1e1e:	81 e0       	ldi	r24, 0x01	; 1
    1e20:	df 91       	pop	r29
    1e22:	cf 91       	pop	r28
    1e24:	08 95       	ret

00001e26 <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    1e26:	0f 93       	push	r16
    1e28:	1f 93       	push	r17
    1e2a:	cf 93       	push	r28
    1e2c:	df 93       	push	r29
    1e2e:	8c 01       	movw	r16, r24
    1e30:	c0 e0       	ldi	r28, 0x00	; 0
    1e32:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    1e34:	ce 01       	movw	r24, r28
    1e36:	08 96       	adiw	r24, 0x08	; 8
    1e38:	0e 94 af 2c 	call	0x595e	; 0x595e <__eerd_byte_m128rfa1>
    1e3c:	f8 01       	movw	r30, r16
    1e3e:	81 93       	st	Z+, r24
    1e40:	8f 01       	movw	r16, r30
    1e42:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    1e44:	c0 31       	cpi	r28, 0x10	; 16
    1e46:	d1 05       	cpc	r29, r1
    1e48:	a9 f7       	brne	.-22     	; 0x1e34 <read_eeprom_aes_key+0xe>
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
  return NRK_OK;
}
    1e4a:	81 e0       	ldi	r24, 0x01	; 1
    1e4c:	df 91       	pop	r29
    1e4e:	cf 91       	pop	r28
    1e50:	1f 91       	pop	r17
    1e52:	0f 91       	pop	r16
    1e54:	08 95       	ret

00001e56 <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    1e56:	0f 93       	push	r16
    1e58:	1f 93       	push	r17
    1e5a:	cf 93       	push	r28
    1e5c:	df 93       	push	r29
    1e5e:	8c 01       	movw	r16, r24
    1e60:	c0 e0       	ldi	r28, 0x00	; 0
    1e62:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    1e64:	f8 01       	movw	r30, r16
    1e66:	61 91       	ld	r22, Z+
    1e68:	8f 01       	movw	r16, r30
    1e6a:	ce 01       	movw	r24, r28
    1e6c:	08 96       	adiw	r24, 0x08	; 8
    1e6e:	0e 94 b7 2c 	call	0x596e	; 0x596e <__eewr_byte_m128rfa1>
    1e72:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    1e74:	c0 31       	cpi	r28, 0x10	; 16
    1e76:	d1 05       	cpc	r29, r1
    1e78:	a9 f7       	brne	.-22     	; 0x1e64 <write_eeprom_aes_key+0xe>
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
  return NRK_OK;
}
    1e7a:	81 e0       	ldi	r24, 0x01	; 1
    1e7c:	df 91       	pop	r29
    1e7e:	cf 91       	pop	r28
    1e80:	1f 91       	pop	r17
    1e82:	0f 91       	pop	r16
    1e84:	08 95       	ret

00001e86 <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    1e86:	cf 93       	push	r28
    1e88:	df 93       	push	r29
    1e8a:	ec 01       	movw	r28, r24
  *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    1e8c:	87 e0       	ldi	r24, 0x07	; 7
    1e8e:	90 e0       	ldi	r25, 0x00	; 0
    1e90:	0e 94 af 2c 	call	0x595e	; 0x595e <__eerd_byte_m128rfa1>
    1e94:	88 83       	st	Y, r24
  return NRK_OK;
}
    1e96:	81 e0       	ldi	r24, 0x01	; 1
    1e98:	df 91       	pop	r29
    1e9a:	cf 91       	pop	r28
    1e9c:	08 95       	ret

00001e9e <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
  eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    1e9e:	fc 01       	movw	r30, r24
    1ea0:	60 81       	ld	r22, Z
    1ea2:	87 e0       	ldi	r24, 0x07	; 7
    1ea4:	90 e0       	ldi	r25, 0x00	; 0
    1ea6:	0e 94 b7 2c 	call	0x596e	; 0x596e <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    1eaa:	81 e0       	ldi	r24, 0x01	; 1
    1eac:	08 95       	ret

00001eae <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    1eae:	f8 94       	cli
    1eb0:	08 95       	ret

00001eb2 <nrk_int_enable>:
};

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    1eb2:	78 94       	sei
    1eb4:	08 95       	ret

00001eb6 <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    1eb6:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>
while(1);
    1eba:	ff cf       	rjmp	.-2      	; 0x1eba <nrk_halt+0x4>

00001ebc <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    1ebc:	cf 93       	push	r28
    1ebe:	df 93       	push	r29
    1ec0:	cd b7       	in	r28, 0x3d	; 61
    1ec2:	de b7       	in	r29, 0x3e	; 62
    1ec4:	a3 97       	sbiw	r28, 0x23	; 35
    1ec6:	0f b6       	in	r0, 0x3f	; 63
    1ec8:	f8 94       	cli
    1eca:	de bf       	out	0x3e, r29	; 62
    1ecc:	0f be       	out	0x3f, r0	; 63
    1ece:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    1ed0:	0e 94 74 17 	call	0x2ee8	; 0x2ee8 <nrk_signal_create>
    1ed4:	80 93 2b 08 	sts	0x082B, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    1ed8:	8f 3f       	cpi	r24, 0xFF	; 255
    1eda:	21 f4       	brne	.+8      	; 0x1ee4 <nrk_init+0x28>
    1edc:	60 e0       	ldi	r22, 0x00	; 0
    1ede:	8e e0       	ldi	r24, 0x0E	; 14
    1ee0:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    1ee4:	0e 94 25 26 	call	0x4c4a	; 0x4c4a <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    1ee8:	80 ff       	sbrs	r24, 0
    1eea:	04 c0       	rjmp	.+8      	; 0x1ef4 <nrk_init+0x38>
    1eec:	60 e0       	ldi	r22, 0x00	; 0
    1eee:	86 e0       	ldi	r24, 0x06	; 6
    1ef0:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    1ef4:	0e 94 3c 28 	call	0x5078	; 0x5078 <nrk_watchdog_check>
    1ef8:	8f 3f       	cpi	r24, 0xFF	; 255
    1efa:	31 f4       	brne	.+12     	; 0x1f08 <nrk_init+0x4c>
	{
    	nrk_watchdog_disable();
    1efc:	0e 94 1f 28 	call	0x503e	; 0x503e <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    1f00:	60 e0       	ldi	r22, 0x00	; 0
    1f02:	80 e1       	ldi	r24, 0x10	; 16
    1f04:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    1f08:	0e 94 2d 28 	call	0x505a	; 0x505a <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    1f0c:	10 92 2e 08 	sts	0x082E, r1
    nrk_cur_task_TCB = NULL;
    1f10:	10 92 3c 08 	sts	0x083C, r1
    1f14:	10 92 3b 08 	sts	0x083B, r1
    
    nrk_high_ready_TCB = NULL;
    1f18:	10 92 2d 08 	sts	0x082D, r1
    1f1c:	10 92 2c 08 	sts	0x082C, r1
    nrk_high_ready_prio = 0; 
    1f20:	10 92 3d 08 	sts	0x083D, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    1f24:	0e 94 01 11 	call	0x2202	; 0x2202 <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    1f28:	10 92 3a 08 	sts	0x083A, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    1f2c:	8f ef       	ldi	r24, 0xFF	; 255
    1f2e:	80 93 27 08 	sts	0x0827, r24
    nrk_sem_list[i].value=-1;
    1f32:	80 93 29 08 	sts	0x0829, r24
    nrk_sem_list[i].resource_ceiling=-1;
    1f36:	80 93 28 08 	sts	0x0828, r24
    1f3a:	80 e0       	ldi	r24, 0x00	; 0
    1f3c:	90 e0       	ldi	r25, 0x00	; 0
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    1f3e:	33 e6       	ldi	r19, 0x63	; 99
        nrk_task_TCB[i].task_ID = -1; 
    1f40:	2f ef       	ldi	r18, 0xFF	; 255
    1f42:	fc 01       	movw	r30, r24
    1f44:	e2 5b       	subi	r30, 0xB2	; 178
    1f46:	f8 4f       	sbci	r31, 0xF8	; 248
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    1f48:	32 87       	std	Z+10, r19	; 0x0a
        nrk_task_TCB[i].task_ID = -1; 
    1f4a:	20 87       	std	Z+8, r18	; 0x08
    1f4c:	8b 96       	adiw	r24, 0x2b	; 43
    //nrk_resource_count[i]=-1;
    //nrk_resource_value[i]=-1;
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
    1f4e:	87 3d       	cpi	r24, 0xD7	; 215
    1f50:	91 05       	cpc	r25, r1
    1f52:	b9 f7       	brne	.-18     	; 0x1f42 <nrk_init+0x86>
    1f54:	e7 e7       	ldi	r30, 0x77	; 119
    1f56:	f8 e0       	ldi	r31, 0x08	; 8
    1f58:	cf 01       	movw	r24, r30
    1f5a:	05 96       	adiw	r24, 0x05	; 5
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    1f5c:	94 83       	std	Z+4, r25	; 0x04
    1f5e:	83 83       	std	Z+3, r24	; 0x03
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    1f60:	f7 83       	std	Z+7, r31	; 0x07
    1f62:	e6 83       	std	Z+6, r30	; 0x06
    1f64:	fc 01       	movw	r30, r24
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    1f66:	88 e0       	ldi	r24, 0x08	; 8
    1f68:	e0 39       	cpi	r30, 0x90	; 144
    1f6a:	f8 07       	cpc	r31, r24
    1f6c:	a9 f7       	brne	.-22     	; 0x1f58 <nrk_init+0x9c>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    1f6e:	10 92 79 08 	sts	0x0879, r1
    1f72:	10 92 78 08 	sts	0x0878, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    1f76:	10 92 94 08 	sts	0x0894, r1
    1f7a:	10 92 93 08 	sts	0x0893, r1
	_head_node = NULL;
    1f7e:	10 92 31 08 	sts	0x0831, r1
    1f82:	10 92 30 08 	sts	0x0830, r1
	_free_node = &_nrk_readyQ[0];
    1f86:	87 e7       	ldi	r24, 0x77	; 119
    1f88:	98 e0       	ldi	r25, 0x08	; 8
    1f8a:	90 93 4d 07 	sts	0x074D, r25
    1f8e:	80 93 4c 07 	sts	0x074C, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    1f92:	62 e4       	ldi	r22, 0x42	; 66
    1f94:	70 e2       	ldi	r23, 0x20	; 32
    1f96:	ce 01       	movw	r24, r28
    1f98:	01 96       	adiw	r24, 0x01	; 1
    1f9a:	0e 94 5d 28 	call	0x50ba	; 0x50ba <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    1f9e:	40 e8       	ldi	r20, 0x80	; 128
    1fa0:	50 e0       	ldi	r21, 0x00	; 0
    1fa2:	6e e5       	ldi	r22, 0x5E	; 94
    1fa4:	76 e0       	ldi	r23, 0x06	; 6
    1fa6:	ce 01       	movw	r24, r28
    1fa8:	01 96       	adiw	r24, 0x01	; 1
    1faa:	0e 94 61 28 	call	0x50c2	; 0x50c2 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    1fae:	85 e5       	ldi	r24, 0x55	; 85
    1fb0:	80 93 5e 06 	sts	0x065E, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    1fb4:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    1fb6:	1c 86       	std	Y+12, r1	; 0x0c
    1fb8:	1d 86       	std	Y+13, r1	; 0x0d
    1fba:	1e 86       	std	Y+14, r1	; 0x0e
    1fbc:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    1fbe:	18 8a       	std	Y+16, r1	; 0x10
    1fc0:	19 8a       	std	Y+17, r1	; 0x11
    1fc2:	1a 8a       	std	Y+18, r1	; 0x12
    1fc4:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    1fc6:	1c 8a       	std	Y+20, r1	; 0x14
    1fc8:	1d 8a       	std	Y+21, r1	; 0x15
    1fca:	1e 8a       	std	Y+22, r1	; 0x16
    1fcc:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    1fce:	18 8e       	std	Y+24, r1	; 0x18
    1fd0:	19 8e       	std	Y+25, r1	; 0x19
    1fd2:	1a 8e       	std	Y+26, r1	; 0x1a
    1fd4:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    1fd6:	1c 8e       	std	Y+28, r1	; 0x1c
    1fd8:	1d 8e       	std	Y+29, r1	; 0x1d
    1fda:	1e 8e       	std	Y+30, r1	; 0x1e
    1fdc:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    1fde:	18 a2       	std	Y+32, r1	; 0x20
    1fe0:	19 a2       	std	Y+33, r1	; 0x21
    1fe2:	1a a2       	std	Y+34, r1	; 0x22
    1fe4:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    1fe6:	81 e0       	ldi	r24, 0x01	; 1
    1fe8:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    1fea:	92 e0       	ldi	r25, 0x02	; 2
    1fec:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    1fee:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    1ff0:	ce 01       	movw	r24, r28
    1ff2:	01 96       	adiw	r24, 0x01	; 1
    1ff4:	0e 94 77 1b 	call	0x36ee	; 0x36ee <nrk_activate_task>
	
}
    1ff8:	a3 96       	adiw	r28, 0x23	; 35
    1ffa:	0f b6       	in	r0, 0x3f	; 63
    1ffc:	f8 94       	cli
    1ffe:	de bf       	out	0x3e, r29	; 62
    2000:	0f be       	out	0x3f, r0	; 63
    2002:	cd bf       	out	0x3d, r28	; 61
    2004:	df 91       	pop	r29
    2006:	cf 91       	pop	r28
    2008:	08 95       	ret

0000200a <nrk_start>:




void nrk_start (void)
{
    200a:	06 e5       	ldi	r16, 0x56	; 86
    200c:	17 e0       	ldi	r17, 0x07	; 7
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    200e:	c0 e0       	ldi	r28, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2010:	f8 01       	movw	r30, r16
    2012:	d0 80       	ld	r13, Z
	// only check activated tasks
	if(task_ID!=-1)
    2014:	ff ef       	ldi	r31, 0xFF	; 255
    2016:	df 12       	cpse	r13, r31
    2018:	22 c0       	rjmp	.+68     	; 0x205e <nrk_start+0x54>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    201a:	cf 5f       	subi	r28, 0xFF	; 255
    201c:	05 5d       	subi	r16, 0xD5	; 213
    201e:	1f 4f       	sbci	r17, 0xFF	; 255
    2020:	c5 30       	cpi	r28, 0x05	; 5
    2022:	b1 f7       	brne	.-20     	; 0x2010 <nrk_start+0x6>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2024:	0e 94 66 1a 	call	0x34cc	; 0x34cc <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2028:	2b e2       	ldi	r18, 0x2B	; 43
    202a:	82 02       	muls	r24, r18
    202c:	c0 01       	movw	r24, r0
    202e:	11 24       	eor	r1, r1
    2030:	fc 01       	movw	r30, r24
    2032:	e2 5b       	subi	r30, 0xB2	; 178
    2034:	f8 4f       	sbci	r31, 0xF8	; 248
    2036:	82 85       	ldd	r24, Z+10	; 0x0a
    2038:	80 93 3d 08 	sts	0x083D, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    203c:	f0 93 3c 08 	sts	0x083C, r31
    2040:	e0 93 3b 08 	sts	0x083B, r30
    2044:	f0 93 2d 08 	sts	0x082D, r31
    2048:	e0 93 2c 08 	sts	0x082C, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    204c:	80 93 2e 08 	sts	0x082E, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2050:	0e 94 d3 28 	call	0x51a6	; 0x51a6 <nrk_target_start>
    nrk_stack_pointer_init(); 
    2054:	0e 94 bd 28 	call	0x517a	; 0x517a <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2058:	0e 94 d7 28 	call	0x51ae	; 0x51ae <nrk_start_high_ready_task>
    205c:	16 c0       	rjmp	.+44     	; 0x208a <nrk_start+0x80>
    205e:	86 e5       	ldi	r24, 0x56	; 86
    2060:	e8 2e       	mov	r14, r24
    2062:	87 e0       	ldi	r24, 0x07	; 7
    2064:	f8 2e       	mov	r15, r24
    2066:	d0 e0       	ldi	r29, 0x00	; 0
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2068:	cd 17       	cp	r28, r29
    206a:	41 f0       	breq	.+16     	; 0x207c <nrk_start+0x72>
    206c:	f7 01       	movw	r30, r14
    206e:	80 81       	ld	r24, Z
    2070:	d8 12       	cpse	r13, r24
    2072:	04 c0       	rjmp	.+8      	; 0x207c <nrk_start+0x72>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2074:	6d 2d       	mov	r22, r13
    2076:	85 e0       	ldi	r24, 0x05	; 5
    2078:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    207c:	df 5f       	subi	r29, 0xFF	; 255
    207e:	fb e2       	ldi	r31, 0x2B	; 43
    2080:	ef 0e       	add	r14, r31
    2082:	f1 1c       	adc	r15, r1
    2084:	d5 30       	cpi	r29, 0x05	; 5
    2086:	81 f7       	brne	.-32     	; 0x2068 <nrk_start+0x5e>
    2088:	c8 cf       	rjmp	.-112    	; 0x201a <nrk_start+0x10>
    nrk_target_start();
    nrk_stack_pointer_init(); 
    nrk_start_high_ready_task();	

    // you should never get here    
    while(1);
    208a:	ff cf       	rjmp	.-2      	; 0x208a <nrk_start+0x80>

0000208c <nrk_TCB_init>:
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    208c:	cf 92       	push	r12
    208e:	df 92       	push	r13
    2090:	ef 92       	push	r14
    2092:	ff 92       	push	r15
    2094:	0f 93       	push	r16
    2096:	1f 93       	push	r17
    2098:	cf 93       	push	r28
    209a:	df 93       	push	r29
    209c:	ec 01       	movw	r28, r24
    209e:	8b 01       	movw	r16, r22
    20a0:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    20a2:	89 85       	ldd	r24, Y+9	; 0x09
    20a4:	82 30       	cpi	r24, 0x02	; 2
    20a6:	21 f0       	breq	.+8      	; 0x20b0 <nrk_TCB_init+0x24>
    	Task->task_ID=nrk_task_init_cnt;
    20a8:	80 91 2a 08 	lds	r24, 0x082A
    20ac:	88 83       	st	Y, r24
    20ae:	01 c0       	rjmp	.+2      	; 0x20b2 <nrk_TCB_init+0x26>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    20b0:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    20b2:	80 91 2a 08 	lds	r24, 0x082A
    20b6:	85 30       	cpi	r24, 0x05	; 5
    20b8:	20 f0       	brcs	.+8      	; 0x20c2 <nrk_TCB_init+0x36>
    20ba:	60 e0       	ldi	r22, 0x00	; 0
    20bc:	87 e0       	ldi	r24, 0x07	; 7
    20be:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    20c2:	89 85       	ldd	r24, Y+9	; 0x09
    20c4:	82 30       	cpi	r24, 0x02	; 2
    20c6:	29 f0       	breq	.+10     	; 0x20d2 <nrk_TCB_init+0x46>
    20c8:	80 91 2a 08 	lds	r24, 0x082A
    20cc:	8f 5f       	subi	r24, 0xFF	; 255
    20ce:	80 93 2a 08 	sts	0x082A, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    20d2:	80 91 2a 08 	lds	r24, 0x082A
    20d6:	81 11       	cpse	r24, r1
    20d8:	03 c0       	rjmp	.+6      	; 0x20e0 <nrk_TCB_init+0x54>
    20da:	81 e0       	ldi	r24, 0x01	; 1
    20dc:	80 93 2a 08 	sts	0x082A, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    20e0:	38 81       	ld	r19, Y
    20e2:	2b e2       	ldi	r18, 0x2B	; 43
    20e4:	32 03       	mulsu	r19, r18
    20e6:	f0 01       	movw	r30, r0
    20e8:	11 24       	eor	r1, r1
    20ea:	e2 5b       	subi	r30, 0xB2	; 178
    20ec:	f8 4f       	sbci	r31, 0xF8	; 248
    20ee:	11 83       	std	Z+1, r17	; 0x01
    20f0:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    20f2:	88 85       	ldd	r24, Y+8	; 0x08
    20f4:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    20f6:	38 81       	ld	r19, Y
    20f8:	32 03       	mulsu	r19, r18
    20fa:	f0 01       	movw	r30, r0
    20fc:	11 24       	eor	r1, r1
    20fe:	e2 5b       	subi	r30, 0xB2	; 178
    2100:	f8 4f       	sbci	r31, 0xF8	; 248
    2102:	83 e0       	ldi	r24, 0x03	; 3
    2104:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2106:	38 81       	ld	r19, Y
    2108:	32 03       	mulsu	r19, r18
    210a:	f0 01       	movw	r30, r0
    210c:	11 24       	eor	r1, r1
    210e:	e2 5b       	subi	r30, 0xB2	; 178
    2110:	f8 4f       	sbci	r31, 0xF8	; 248
    2112:	30 87       	std	Z+8, r19	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2114:	08 81       	ld	r16, Y
    2116:	02 03       	mulsu	r16, r18
    2118:	80 01       	movw	r16, r0
    211a:	11 24       	eor	r1, r1
    211c:	02 5b       	subi	r16, 0xB2	; 178
    211e:	18 4f       	sbci	r17, 0xF8	; 248
    2120:	f8 01       	movw	r30, r16
    2122:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks_long( &(Task->period) );
    2124:	ce 01       	movw	r24, r28
    2126:	0b 96       	adiw	r24, 0x0b	; 11
    2128:	0e 94 d4 1f 	call	0x3fa8	; 0x3fa8 <_nrk_time_to_ticks_long>
    212c:	f8 01       	movw	r30, r16
    212e:	61 a3       	std	Z+33, r22	; 0x21
    2130:	72 a3       	std	Z+34, r23	; 0x22
    2132:	83 a3       	std	Z+35, r24	; 0x23
    2134:	94 a3       	std	Z+36, r25	; 0x24
    if(Task->period.secs > 4294967) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2136:	8b 85       	ldd	r24, Y+11	; 0x0b
    2138:	9c 85       	ldd	r25, Y+12	; 0x0c
    213a:	ad 85       	ldd	r26, Y+13	; 0x0d
    213c:	be 85       	ldd	r27, Y+14	; 0x0e
    213e:	88 33       	cpi	r24, 0x38	; 56
    2140:	99 48       	sbci	r25, 0x89	; 137
    2142:	a1 44       	sbci	r26, 0x41	; 65
    2144:	b1 05       	cpc	r27, r1
    2146:	20 f0       	brcs	.+8      	; 0x2150 <nrk_TCB_init+0xc4>
    2148:	68 81       	ld	r22, Y
    214a:	86 e1       	ldi	r24, 0x16	; 22
    214c:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks_long( &(Task->offset));
    2150:	c8 80       	ld	r12, Y
    2152:	dd 24       	eor	r13, r13
    2154:	c7 fc       	sbrc	r12, 7
    2156:	d0 94       	com	r13
    2158:	ce 01       	movw	r24, r28
    215a:	4b 96       	adiw	r24, 0x1b	; 27
    215c:	0e 94 d4 1f 	call	0x3fa8	; 0x3fa8 <_nrk_time_to_ticks_long>
    2160:	1b e2       	ldi	r17, 0x2B	; 43
    2162:	1c 9d       	mul	r17, r12
    2164:	f0 01       	movw	r30, r0
    2166:	1d 9d       	mul	r17, r13
    2168:	f0 0d       	add	r31, r0
    216a:	11 24       	eor	r1, r1
    216c:	e2 5b       	subi	r30, 0xB2	; 178
    216e:	f8 4f       	sbci	r31, 0xF8	; 248
    2170:	65 8b       	std	Z+21, r22	; 0x15
    2172:	76 8b       	std	Z+22, r23	; 0x16
    2174:	87 8b       	std	Z+23, r24	; 0x17
    2176:	90 8f       	std	Z+24, r25	; 0x18
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2178:	28 81       	ld	r18, Y
    217a:	21 03       	mulsu	r18, r17
    217c:	c0 01       	movw	r24, r0
    217e:	11 24       	eor	r1, r1
    2180:	9c 01       	movw	r18, r24
    2182:	22 5b       	subi	r18, 0xB2	; 178
    2184:	38 4f       	sbci	r19, 0xF8	; 248
    2186:	69 01       	movw	r12, r18
    2188:	f9 01       	movw	r30, r18
    218a:	45 89       	ldd	r20, Z+21	; 0x15
    218c:	56 89       	ldd	r21, Z+22	; 0x16
    218e:	67 89       	ldd	r22, Z+23	; 0x17
    2190:	70 8d       	ldd	r23, Z+24	; 0x18
    2192:	81 a1       	ldd	r24, Z+33	; 0x21
    2194:	92 a1       	ldd	r25, Z+34	; 0x22
    2196:	a3 a1       	ldd	r26, Z+35	; 0x23
    2198:	b4 a1       	ldd	r27, Z+36	; 0x24
    219a:	84 0f       	add	r24, r20
    219c:	95 1f       	adc	r25, r21
    219e:	a6 1f       	adc	r26, r22
    21a0:	b7 1f       	adc	r27, r23
    21a2:	81 8f       	std	Z+25, r24	; 0x19
    21a4:	92 8f       	std	Z+26, r25	; 0x1a
    21a6:	a3 8f       	std	Z+27, r26	; 0x1b
    21a8:	b4 8f       	std	Z+28, r27	; 0x1c
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks_long(&(Task->cpu_reserve));
    21aa:	ce 01       	movw	r24, r28
    21ac:	43 96       	adiw	r24, 0x13	; 19
    21ae:	0e 94 d4 1f 	call	0x3fa8	; 0x3fa8 <_nrk_time_to_ticks_long>
    21b2:	f6 01       	movw	r30, r12
    21b4:	65 a3       	std	Z+37, r22	; 0x25
    21b6:	76 a3       	std	Z+38, r23	; 0x26
    21b8:	87 a3       	std	Z+39, r24	; 0x27
    21ba:	90 a7       	std	Z+40, r25	; 0x28
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    21bc:	28 81       	ld	r18, Y
    21be:	21 03       	mulsu	r18, r17
    21c0:	f0 01       	movw	r30, r0
    21c2:	11 24       	eor	r1, r1
    21c4:	e2 5b       	subi	r30, 0xB2	; 178
    21c6:	f8 4f       	sbci	r31, 0xF8	; 248
    21c8:	85 a1       	ldd	r24, Z+37	; 0x25
    21ca:	96 a1       	ldd	r25, Z+38	; 0x26
    21cc:	a7 a1       	ldd	r26, Z+39	; 0x27
    21ce:	b0 a5       	ldd	r27, Z+40	; 0x28
    21d0:	85 8f       	std	Z+29, r24	; 0x1d
    21d2:	96 8f       	std	Z+30, r25	; 0x1e
    21d4:	a7 8f       	std	Z+31, r26	; 0x1f
    21d6:	b0 a3       	std	Z+32, r27	; 0x20
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    21d8:	81 e0       	ldi	r24, 0x01	; 1
    21da:	90 e0       	ldi	r25, 0x00	; 0
    21dc:	92 a7       	std	Z+42, r25	; 0x2a
    21de:	81 a7       	std	Z+41, r24	; 0x29
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    21e0:	f3 82       	std	Z+3, r15	; 0x03
    21e2:	e2 82       	std	Z+2, r14	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    21e4:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    21e6:	df 91       	pop	r29
    21e8:	cf 91       	pop	r28
    21ea:	1f 91       	pop	r17
    21ec:	0f 91       	pop	r16
    21ee:	ff 90       	pop	r15
    21f0:	ef 90       	pop	r14
    21f2:	df 90       	pop	r13
    21f4:	cf 90       	pop	r12
    21f6:	08 95       	ret

000021f8 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    21f8:	0c 94 5c 20 	jmp	0x40b8	; 0x40b8 <_nrk_scheduler>

000021fc <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    21fc:	85 e6       	ldi	r24, 0x65	; 101
    21fe:	90 e0       	ldi	r25, 0x00	; 0
    2200:	08 95       	ret

00002202 <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    2202:	10 92 94 04 	sts	0x0494, r1
    2206:	10 92 95 04 	sts	0x0495, r1
    220a:	10 92 96 04 	sts	0x0496, r1
    220e:	10 92 97 04 	sts	0x0497, r1
    _nrk_stats_sleep_time.nano_secs=0;
    2212:	10 92 98 04 	sts	0x0498, r1
    2216:	10 92 99 04 	sts	0x0499, r1
    221a:	10 92 9a 04 	sts	0x049A, r1
    221e:	10 92 9b 04 	sts	0x049B, r1
    2222:	e7 ec       	ldi	r30, 0xC7	; 199
    2224:	f5 e0       	ldi	r31, 0x05	; 5
    2226:	80 e0       	ldi	r24, 0x00	; 0
    2228:	90 e0       	ldi	r25, 0x00	; 0
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    222a:	10 82       	st	Z, r1
    222c:	11 82       	std	Z+1, r1	; 0x01
    222e:	12 82       	std	Z+2, r1	; 0x02
    2230:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    2232:	10 86       	std	Z+8, r1	; 0x08
    2234:	11 86       	std	Z+9, r1	; 0x09
    2236:	12 86       	std	Z+10, r1	; 0x0a
    2238:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    223a:	14 82       	std	Z+4, r1	; 0x04
    223c:	15 82       	std	Z+5, r1	; 0x05
    223e:	16 82       	std	Z+6, r1	; 0x06
    2240:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    2242:	14 86       	std	Z+12, r1	; 0x0c
    2244:	15 86       	std	Z+13, r1	; 0x0d
    2246:	16 86       	std	Z+14, r1	; 0x0e
    2248:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    224a:	10 8a       	std	Z+16, r1	; 0x10
    224c:	11 8a       	std	Z+17, r1	; 0x11
    224e:	12 8a       	std	Z+18, r1	; 0x12
    2250:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    2252:	10 8e       	std	Z+24, r1	; 0x18
    2254:	11 8e       	std	Z+25, r1	; 0x19
    2256:	12 8e       	std	Z+26, r1	; 0x1a
    2258:	13 8e       	std	Z+27, r1	; 0x1b
    225a:	dc 01       	movw	r26, r24
    225c:	a9 53       	subi	r26, 0x39	; 57
    225e:	ba 4f       	sbci	r27, 0xFA	; 250
        cur_task_stats[i].violations=0;
    2260:	5c 96       	adiw	r26, 0x1c	; 28
    2262:	1c 92       	st	X, r1
    2264:	5c 97       	sbiw	r26, 0x1c	; 28
        cur_task_stats[i].overflow=0;
    2266:	5d 96       	adiw	r26, 0x1d	; 29
    2268:	1c 92       	st	X, r1
    226a:	7e 96       	adiw	r30, 0x1e	; 30
    226c:	4e 96       	adiw	r24, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    226e:	86 39       	cpi	r24, 0x96	; 150
    2270:	91 05       	cpc	r25, r1
    2272:	d9 f6       	brne	.-74     	; 0x222a <nrk_stats_reset+0x28>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    2274:	08 95       	ret

00002276 <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
    2276:	0f 93       	push	r16
    2278:	1f 93       	push	r17
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    227a:	e4 e9       	ldi	r30, 0x94	; 148
    227c:	f4 e0       	ldi	r31, 0x04	; 4
    227e:	a8 2f       	mov	r26, r24
    2280:	b0 e0       	ldi	r27, 0x00	; 0
    2282:	23 eb       	ldi	r18, 0xB3	; 179
    2284:	36 ee       	ldi	r19, 0xE6	; 230
    2286:	4e e0       	ldi	r20, 0x0E	; 14
    2288:	50 e0       	ldi	r21, 0x00	; 0
    228a:	0e 94 81 2a 	call	0x5502	; 0x5502 <__muluhisi3>
    228e:	04 81       	ldd	r16, Z+4	; 0x04
    2290:	15 81       	ldd	r17, Z+5	; 0x05
    2292:	26 81       	ldd	r18, Z+6	; 0x06
    2294:	37 81       	ldd	r19, Z+7	; 0x07
    2296:	dc 01       	movw	r26, r24
    2298:	cb 01       	movw	r24, r22
    229a:	80 0f       	add	r24, r16
    229c:	91 1f       	adc	r25, r17
    229e:	a2 1f       	adc	r26, r18
    22a0:	b3 1f       	adc	r27, r19
    22a2:	84 83       	std	Z+4, r24	; 0x04
    22a4:	95 83       	std	Z+5, r25	; 0x05
    22a6:	a6 83       	std	Z+6, r26	; 0x06
    22a8:	b7 83       	std	Z+7, r27	; 0x07
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    22aa:	cf 01       	movw	r24, r30
}
    22ac:	1f 91       	pop	r17
    22ae:	0f 91       	pop	r16

void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    22b0:	0c 94 a1 1e 	jmp	0x3d42	; 0x3d42 <nrk_time_compact_nanos>

000022b4 <nrk_stats_get_deep_sleep>:
}

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    t->secs=_nrk_stats_sleep_time.secs;
    22b4:	e4 e9       	ldi	r30, 0x94	; 148
    22b6:	f4 e0       	ldi	r31, 0x04	; 4
    22b8:	40 81       	ld	r20, Z
    22ba:	51 81       	ldd	r21, Z+1	; 0x01
    22bc:	62 81       	ldd	r22, Z+2	; 0x02
    22be:	73 81       	ldd	r23, Z+3	; 0x03
    22c0:	dc 01       	movw	r26, r24
    22c2:	4d 93       	st	X+, r20
    22c4:	5d 93       	st	X+, r21
    22c6:	6d 93       	st	X+, r22
    22c8:	7c 93       	st	X, r23
    22ca:	13 97       	sbiw	r26, 0x03	; 3
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    22cc:	44 81       	ldd	r20, Z+4	; 0x04
    22ce:	55 81       	ldd	r21, Z+5	; 0x05
    22d0:	66 81       	ldd	r22, Z+6	; 0x06
    22d2:	77 81       	ldd	r23, Z+7	; 0x07
    22d4:	fc 01       	movw	r30, r24
    22d6:	44 83       	std	Z+4, r20	; 0x04
    22d8:	55 83       	std	Z+5, r21	; 0x05
    22da:	66 83       	std	Z+6, r22	; 0x06
    22dc:	77 83       	std	Z+7, r23	; 0x07
    22de:	08 95       	ret

000022e0 <_nrk_stats_add_violation>:
}

void _nrk_stats_add_violation(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    22e0:	2e e1       	ldi	r18, 0x1E	; 30
    22e2:	82 9f       	mul	r24, r18
    22e4:	c0 01       	movw	r24, r0
    22e6:	11 24       	eor	r1, r1
    22e8:	fc 01       	movw	r30, r24
    22ea:	e9 53       	subi	r30, 0x39	; 57
    22ec:	fa 4f       	sbci	r31, 0xFA	; 250
    22ee:	85 8d       	ldd	r24, Z+29	; 0x1d
    22f0:	81 30       	cpi	r24, 0x01	; 1
    22f2:	39 f0       	breq	.+14     	; 0x2302 <_nrk_stats_add_violation+0x22>
    cur_task_stats[task_id].violations++;
    22f4:	84 8d       	ldd	r24, Z+28	; 0x1c
    22f6:	8f 5f       	subi	r24, 0xFF	; 255
    22f8:	84 8f       	std	Z+28, r24	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    22fa:	8f 3f       	cpi	r24, 0xFF	; 255
    22fc:	11 f4       	brne	.+4      	; 0x2302 <_nrk_stats_add_violation+0x22>
    22fe:	81 e0       	ldi	r24, 0x01	; 1
    2300:	85 8f       	std	Z+29, r24	; 0x1d
    2302:	08 95       	ret

00002304 <_nrk_stats_task_start>:


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    2304:	2e e1       	ldi	r18, 0x1E	; 30
    2306:	82 9f       	mul	r24, r18
    2308:	c0 01       	movw	r24, r0
    230a:	11 24       	eor	r1, r1
    230c:	fc 01       	movw	r30, r24
    230e:	e9 53       	subi	r30, 0x39	; 57
    2310:	fa 4f       	sbci	r31, 0xFA	; 250
    2312:	85 8d       	ldd	r24, Z+29	; 0x1d
    2314:	81 30       	cpi	r24, 0x01	; 1
    2316:	b1 f0       	breq	.+44     	; 0x2344 <_nrk_stats_task_start+0x40>
    cur_task_stats[task_id].cur_ticks=0;
    2318:	14 8a       	std	Z+20, r1	; 0x14
    231a:	15 8a       	std	Z+21, r1	; 0x15
    231c:	16 8a       	std	Z+22, r1	; 0x16
    231e:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    2320:	80 89       	ldd	r24, Z+16	; 0x10
    2322:	91 89       	ldd	r25, Z+17	; 0x11
    2324:	a2 89       	ldd	r26, Z+18	; 0x12
    2326:	b3 89       	ldd	r27, Z+19	; 0x13
    2328:	01 96       	adiw	r24, 0x01	; 1
    232a:	a1 1d       	adc	r26, r1
    232c:	b1 1d       	adc	r27, r1
    232e:	80 8b       	std	Z+16, r24	; 0x10
    2330:	91 8b       	std	Z+17, r25	; 0x11
    2332:	a2 8b       	std	Z+18, r26	; 0x12
    2334:	b3 8b       	std	Z+19, r27	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    2336:	8e 3f       	cpi	r24, 0xFE	; 254
    2338:	9f 4f       	sbci	r25, 0xFF	; 255
    233a:	af 4f       	sbci	r26, 0xFF	; 255
    233c:	bf 4f       	sbci	r27, 0xFF	; 255
    233e:	11 f4       	brne	.+4      	; 0x2344 <_nrk_stats_task_start+0x40>
    2340:	81 e0       	ldi	r24, 0x01	; 1
    2342:	85 8f       	std	Z+29, r24	; 0x1d
    2344:	08 95       	ret

00002346 <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    2346:	0f 93       	push	r16
    2348:	1f 93       	push	r17
    if( cur_task_stats[task_id].overflow==1) return;
    234a:	2e e1       	ldi	r18, 0x1E	; 30
    234c:	82 9f       	mul	r24, r18
    234e:	c0 01       	movw	r24, r0
    2350:	11 24       	eor	r1, r1
    2352:	fc 01       	movw	r30, r24
    2354:	e9 53       	subi	r30, 0x39	; 57
    2356:	fa 4f       	sbci	r31, 0xFA	; 250
    2358:	85 8d       	ldd	r24, Z+29	; 0x1d
    235a:	81 30       	cpi	r24, 0x01	; 1
    235c:	71 f1       	breq	.+92     	; 0x23ba <_nrk_stats_task_preempted+0x74>
    cur_task_stats[task_id].preempted++;
    235e:	80 8d       	ldd	r24, Z+24	; 0x18
    2360:	91 8d       	ldd	r25, Z+25	; 0x19
    2362:	a2 8d       	ldd	r26, Z+26	; 0x1a
    2364:	b3 8d       	ldd	r27, Z+27	; 0x1b
    2366:	01 96       	adiw	r24, 0x01	; 1
    2368:	a1 1d       	adc	r26, r1
    236a:	b1 1d       	adc	r27, r1
    236c:	80 8f       	std	Z+24, r24	; 0x18
    236e:	91 8f       	std	Z+25, r25	; 0x19
    2370:	a2 8f       	std	Z+26, r26	; 0x1a
    2372:	b3 8f       	std	Z+27, r27	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    2374:	46 2f       	mov	r20, r22
    2376:	50 e0       	ldi	r21, 0x00	; 0
    2378:	60 e0       	ldi	r22, 0x00	; 0
    237a:	70 e0       	ldi	r23, 0x00	; 0
    237c:	04 89       	ldd	r16, Z+20	; 0x14
    237e:	15 89       	ldd	r17, Z+21	; 0x15
    2380:	26 89       	ldd	r18, Z+22	; 0x16
    2382:	37 89       	ldd	r19, Z+23	; 0x17
    2384:	04 0f       	add	r16, r20
    2386:	15 1f       	adc	r17, r21
    2388:	26 1f       	adc	r18, r22
    238a:	37 1f       	adc	r19, r23
    238c:	04 8b       	std	Z+20, r16	; 0x14
    238e:	15 8b       	std	Z+21, r17	; 0x15
    2390:	26 8b       	std	Z+22, r18	; 0x16
    2392:	37 8b       	std	Z+23, r19	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    2394:	00 81       	ld	r16, Z
    2396:	11 81       	ldd	r17, Z+1	; 0x01
    2398:	22 81       	ldd	r18, Z+2	; 0x02
    239a:	33 81       	ldd	r19, Z+3	; 0x03
    239c:	40 0f       	add	r20, r16
    239e:	51 1f       	adc	r21, r17
    23a0:	62 1f       	adc	r22, r18
    23a2:	73 1f       	adc	r23, r19
    23a4:	40 83       	st	Z, r20
    23a6:	51 83       	std	Z+1, r21	; 0x01
    23a8:	62 83       	std	Z+2, r22	; 0x02
    23aa:	73 83       	std	Z+3, r23	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    23ac:	8e 3f       	cpi	r24, 0xFE	; 254
    23ae:	9f 4f       	sbci	r25, 0xFF	; 255
    23b0:	af 4f       	sbci	r26, 0xFF	; 255
    23b2:	bf 4f       	sbci	r27, 0xFF	; 255
    23b4:	11 f4       	brne	.+4      	; 0x23ba <_nrk_stats_task_preempted+0x74>
    23b6:	81 e0       	ldi	r24, 0x01	; 1
    23b8:	85 8f       	std	Z+29, r24	; 0x1d
}
    23ba:	1f 91       	pop	r17
    23bc:	0f 91       	pop	r16
    23be:	08 95       	ret

000023c0 <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    23c0:	cf 92       	push	r12
    23c2:	df 92       	push	r13
    23c4:	ef 92       	push	r14
    23c6:	ff 92       	push	r15
    if( cur_task_stats[task_id].overflow==1) return;
    23c8:	28 2f       	mov	r18, r24
    23ca:	30 e0       	ldi	r19, 0x00	; 0
    23cc:	9e e1       	ldi	r25, 0x1E	; 30
    23ce:	89 9f       	mul	r24, r25
    23d0:	f0 01       	movw	r30, r0
    23d2:	11 24       	eor	r1, r1
    23d4:	e9 53       	subi	r30, 0x39	; 57
    23d6:	fa 4f       	sbci	r31, 0xFA	; 250
    23d8:	85 8d       	ldd	r24, Z+29	; 0x1d
    23da:	81 30       	cpi	r24, 0x01	; 1
    23dc:	09 f4       	brne	.+2      	; 0x23e0 <_nrk_stats_task_suspend+0x20>
    23de:	4b c0       	rjmp	.+150    	; 0x2476 <_nrk_stats_task_suspend+0xb6>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    23e0:	46 2f       	mov	r20, r22
    23e2:	50 e0       	ldi	r21, 0x00	; 0
    23e4:	60 e0       	ldi	r22, 0x00	; 0
    23e6:	70 e0       	ldi	r23, 0x00	; 0
    23e8:	84 89       	ldd	r24, Z+20	; 0x14
    23ea:	95 89       	ldd	r25, Z+21	; 0x15
    23ec:	a6 89       	ldd	r26, Z+22	; 0x16
    23ee:	b7 89       	ldd	r27, Z+23	; 0x17
    23f0:	84 0f       	add	r24, r20
    23f2:	95 1f       	adc	r25, r21
    23f4:	a6 1f       	adc	r26, r22
    23f6:	b7 1f       	adc	r27, r23
    23f8:	84 87       	std	Z+12, r24	; 0x0c
    23fa:	95 87       	std	Z+13, r25	; 0x0d
    23fc:	a6 87       	std	Z+14, r26	; 0x0e
    23fe:	b7 87       	std	Z+15, r27	; 0x0f
    cur_task_stats[task_id].total_ticks+=ticks;
    2400:	c0 80       	ld	r12, Z
    2402:	d1 80       	ldd	r13, Z+1	; 0x01
    2404:	e2 80       	ldd	r14, Z+2	; 0x02
    2406:	f3 80       	ldd	r15, Z+3	; 0x03
    2408:	4c 0d       	add	r20, r12
    240a:	5d 1d       	adc	r21, r13
    240c:	6e 1d       	adc	r22, r14
    240e:	7f 1d       	adc	r23, r15
    2410:	40 83       	st	Z, r20
    2412:	51 83       	std	Z+1, r21	; 0x01
    2414:	62 83       	std	Z+2, r22	; 0x02
    2416:	73 83       	std	Z+3, r23	; 0x03

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    2418:	44 81       	ldd	r20, Z+4	; 0x04
    241a:	55 81       	ldd	r21, Z+5	; 0x05
    241c:	66 81       	ldd	r22, Z+6	; 0x06
    241e:	77 81       	ldd	r23, Z+7	; 0x07
    2420:	41 15       	cp	r20, r1
    2422:	51 05       	cpc	r21, r1
    2424:	61 05       	cpc	r22, r1
    2426:	71 05       	cpc	r23, r1
    2428:	29 f0       	breq	.+10     	; 0x2434 <_nrk_stats_task_suspend+0x74>
    242a:	84 17       	cp	r24, r20
    242c:	95 07       	cpc	r25, r21
    242e:	a6 07       	cpc	r26, r22
    2430:	b7 07       	cpc	r27, r23
    2432:	60 f4       	brcc	.+24     	; 0x244c <_nrk_stats_task_suspend+0x8c>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    2434:	4e e1       	ldi	r20, 0x1E	; 30
    2436:	42 9f       	mul	r20, r18
    2438:	f0 01       	movw	r30, r0
    243a:	43 9f       	mul	r20, r19
    243c:	f0 0d       	add	r31, r0
    243e:	11 24       	eor	r1, r1
    2440:	e9 53       	subi	r30, 0x39	; 57
    2442:	fa 4f       	sbci	r31, 0xFA	; 250
    2444:	84 83       	std	Z+4, r24	; 0x04
    2446:	95 83       	std	Z+5, r25	; 0x05
    2448:	a6 83       	std	Z+6, r26	; 0x06
    244a:	b7 83       	std	Z+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    244c:	4e e1       	ldi	r20, 0x1E	; 30
    244e:	42 9f       	mul	r20, r18
    2450:	f0 01       	movw	r30, r0
    2452:	43 9f       	mul	r20, r19
    2454:	f0 0d       	add	r31, r0
    2456:	11 24       	eor	r1, r1
    2458:	e9 53       	subi	r30, 0x39	; 57
    245a:	fa 4f       	sbci	r31, 0xFA	; 250
    245c:	40 85       	ldd	r20, Z+8	; 0x08
    245e:	51 85       	ldd	r21, Z+9	; 0x09
    2460:	62 85       	ldd	r22, Z+10	; 0x0a
    2462:	73 85       	ldd	r23, Z+11	; 0x0b
    2464:	48 17       	cp	r20, r24
    2466:	59 07       	cpc	r21, r25
    2468:	6a 07       	cpc	r22, r26
    246a:	7b 07       	cpc	r23, r27
    246c:	20 f4       	brcc	.+8      	; 0x2476 <_nrk_stats_task_suspend+0xb6>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    246e:	80 87       	std	Z+8, r24	; 0x08
    2470:	91 87       	std	Z+9, r25	; 0x09
    2472:	a2 87       	std	Z+10, r26	; 0x0a
    2474:	b3 87       	std	Z+11, r27	; 0x0b

}
    2476:	ff 90       	pop	r15
    2478:	ef 90       	pop	r14
    247a:	df 90       	pop	r13
    247c:	cf 90       	pop	r12
    247e:	08 95       	ret

00002480 <nrk_stats_display_pid>:



void nrk_stats_display_pid(uint8_t pid)
{
    2480:	8f 92       	push	r8
    2482:	9f 92       	push	r9
    2484:	af 92       	push	r10
    2486:	bf 92       	push	r11
    2488:	cf 92       	push	r12
    248a:	df 92       	push	r13
    248c:	ef 92       	push	r14
    248e:	ff 92       	push	r15
    2490:	0f 93       	push	r16
    2492:	1f 93       	push	r17
    2494:	cf 93       	push	r28
    2496:	df 93       	push	r29
    2498:	cd b7       	in	r28, 0x3d	; 61
    249a:	de b7       	in	r29, 0x3e	; 62
    249c:	28 97       	sbiw	r28, 0x08	; 8
    249e:	0f b6       	in	r0, 0x3f	; 63
    24a0:	f8 94       	cli
    24a2:	de bf       	out	0x3e, r29	; 62
    24a4:	0f be       	out	0x3f, r0	; 63
    24a6:	cd bf       	out	0x3d, r28	; 61
    24a8:	18 2f       	mov	r17, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    24aa:	85 e9       	ldi	r24, 0x95	; 149
    24ac:	92 e0       	ldi	r25, 0x02	; 2
    24ae:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
    printf( "%d",pid );
    24b2:	a1 2e       	mov	r10, r17
    24b4:	b1 2c       	mov	r11, r1
    24b6:	1f 92       	push	r1
    24b8:	1f 93       	push	r17
    24ba:	8c e6       	ldi	r24, 0x6C	; 108
    24bc:	93 e0       	ldi	r25, 0x03	; 3
    24be:	9f 93       	push	r25
    24c0:	8f 93       	push	r24
    24c2:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    if(pid==NRK_IDLE_TASK_ID)
    24c6:	0f 90       	pop	r0
    24c8:	0f 90       	pop	r0
    24ca:	0f 90       	pop	r0
    24cc:	0f 90       	pop	r0
    24ce:	11 11       	cpse	r17, r1
    24d0:	52 c0       	rjmp	.+164    	; 0x2576 <nrk_stats_display_pid+0xf6>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    24d2:	8a e7       	ldi	r24, 0x7A	; 122
    24d4:	92 e0       	ldi	r25, 0x02	; 2
    24d6:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
        nrk_time_get(&t);
    24da:	ce 01       	movw	r24, r28
    24dc:	01 96       	adiw	r24, 0x01	; 1
    24de:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    24e2:	6d 81       	ldd	r22, Y+5	; 0x05
    24e4:	7e 81       	ldd	r23, Y+6	; 0x06
    24e6:	8f 81       	ldd	r24, Y+7	; 0x07
    24e8:	98 85       	ldd	r25, Y+8	; 0x08
    24ea:	e0 e4       	ldi	r30, 0x40	; 64
    24ec:	ce 2e       	mov	r12, r30
    24ee:	e2 e4       	ldi	r30, 0x42	; 66
    24f0:	de 2e       	mov	r13, r30
    24f2:	ef e0       	ldi	r30, 0x0F	; 15
    24f4:	ee 2e       	mov	r14, r30
    24f6:	f1 2c       	mov	r15, r1
    24f8:	a7 01       	movw	r20, r14
    24fa:	96 01       	movw	r18, r12
    24fc:	0e 94 9c 2a 	call	0x5538	; 0x5538 <__udivmodsi4>
    2500:	5f 93       	push	r21
    2502:	4f 93       	push	r20
    2504:	3f 93       	push	r19
    2506:	2f 93       	push	r18
    2508:	8c 81       	ldd	r24, Y+4	; 0x04
    250a:	8f 93       	push	r24
    250c:	8b 81       	ldd	r24, Y+3	; 0x03
    250e:	8f 93       	push	r24
    2510:	8a 81       	ldd	r24, Y+2	; 0x02
    2512:	8f 93       	push	r24
    2514:	89 81       	ldd	r24, Y+1	; 0x01
    2516:	8f 93       	push	r24
    2518:	0f e6       	ldi	r16, 0x6F	; 111
    251a:	13 e0       	ldi	r17, 0x03	; 3
    251c:	1f 93       	push	r17
    251e:	0f 93       	push	r16
    2520:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    2524:	89 e5       	ldi	r24, 0x59	; 89
    2526:	92 e0       	ldi	r25, 0x02	; 2
    2528:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    252c:	60 91 98 04 	lds	r22, 0x0498
    2530:	70 91 99 04 	lds	r23, 0x0499
    2534:	80 91 9a 04 	lds	r24, 0x049A
    2538:	90 91 9b 04 	lds	r25, 0x049B
    253c:	a7 01       	movw	r20, r14
    253e:	96 01       	movw	r18, r12
    2540:	0e 94 9c 2a 	call	0x5538	; 0x5538 <__udivmodsi4>
    2544:	5f 93       	push	r21
    2546:	4f 93       	push	r20
    2548:	3f 93       	push	r19
    254a:	2f 93       	push	r18
    254c:	80 91 97 04 	lds	r24, 0x0497
    2550:	8f 93       	push	r24
    2552:	80 91 96 04 	lds	r24, 0x0496
    2556:	8f 93       	push	r24
    2558:	80 91 95 04 	lds	r24, 0x0495
    255c:	8f 93       	push	r24
    255e:	80 91 94 04 	lds	r24, 0x0494
    2562:	8f 93       	push	r24
    2564:	1f 93       	push	r17
    2566:	0f 93       	push	r16
    2568:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    256c:	0f b6       	in	r0, 0x3f	; 63
    256e:	f8 94       	cli
    2570:	de bf       	out	0x3e, r29	; 62
    2572:	0f be       	out	0x3f, r0	; 63
    2574:	cd bf       	out	0x3d, r28	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    2576:	88 e4       	ldi	r24, 0x48	; 72
    2578:	92 e0       	ldi	r25, 0x02	; 2
    257a:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    257e:	8e e1       	ldi	r24, 0x1E	; 30
    2580:	8a 9d       	mul	r24, r10
    2582:	80 01       	movw	r16, r0
    2584:	8b 9d       	mul	r24, r11
    2586:	10 0d       	add	r17, r0
    2588:	11 24       	eor	r1, r1
    258a:	09 53       	subi	r16, 0x39	; 57
    258c:	1a 4f       	sbci	r17, 0xFA	; 250
    258e:	f8 01       	movw	r30, r16
    2590:	60 81       	ld	r22, Z
    2592:	71 81       	ldd	r23, Z+1	; 0x01
    2594:	82 81       	ldd	r24, Z+2	; 0x02
    2596:	93 81       	ldd	r25, Z+3	; 0x03
    2598:	0e 94 9d 1f 	call	0x3f3a	; 0x3f3a <_nrk_ticks_to_time>
    259c:	29 83       	std	Y+1, r18	; 0x01
    259e:	3a 83       	std	Y+2, r19	; 0x02
    25a0:	4b 83       	std	Y+3, r20	; 0x03
    25a2:	5c 83       	std	Y+4, r21	; 0x04
    25a4:	6d 83       	std	Y+5, r22	; 0x05
    25a6:	7e 83       	std	Y+6, r23	; 0x06
    25a8:	8f 83       	std	Y+7, r24	; 0x07
    25aa:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    25ac:	6d 81       	ldd	r22, Y+5	; 0x05
    25ae:	7e 81       	ldd	r23, Y+6	; 0x06
    25b0:	8f 81       	ldd	r24, Y+7	; 0x07
    25b2:	98 85       	ldd	r25, Y+8	; 0x08
    25b4:	20 e4       	ldi	r18, 0x40	; 64
    25b6:	82 2e       	mov	r8, r18
    25b8:	22 e4       	ldi	r18, 0x42	; 66
    25ba:	92 2e       	mov	r9, r18
    25bc:	2f e0       	ldi	r18, 0x0F	; 15
    25be:	a2 2e       	mov	r10, r18
    25c0:	b1 2c       	mov	r11, r1
    25c2:	a5 01       	movw	r20, r10
    25c4:	94 01       	movw	r18, r8
    25c6:	0e 94 9c 2a 	call	0x5538	; 0x5538 <__udivmodsi4>
    25ca:	5f 93       	push	r21
    25cc:	4f 93       	push	r20
    25ce:	3f 93       	push	r19
    25d0:	2f 93       	push	r18
    25d2:	8c 81       	ldd	r24, Y+4	; 0x04
    25d4:	8f 93       	push	r24
    25d6:	8b 81       	ldd	r24, Y+3	; 0x03
    25d8:	8f 93       	push	r24
    25da:	8a 81       	ldd	r24, Y+2	; 0x02
    25dc:	8f 93       	push	r24
    25de:	89 81       	ldd	r24, Y+1	; 0x01
    25e0:	8f 93       	push	r24
    25e2:	3f e6       	ldi	r19, 0x6F	; 111
    25e4:	e3 2e       	mov	r14, r19
    25e6:	33 e0       	ldi	r19, 0x03	; 3
    25e8:	f3 2e       	mov	r15, r19
    25ea:	ff 92       	push	r15
    25ec:	ef 92       	push	r14
    25ee:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    25f2:	8d e2       	ldi	r24, 0x2D	; 45
    25f4:	92 e0       	ldi	r25, 0x02	; 2
    25f6:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    25fa:	f8 01       	movw	r30, r16
    25fc:	64 81       	ldd	r22, Z+4	; 0x04
    25fe:	75 81       	ldd	r23, Z+5	; 0x05
    2600:	86 81       	ldd	r24, Z+6	; 0x06
    2602:	97 81       	ldd	r25, Z+7	; 0x07
    2604:	0e 94 9d 1f 	call	0x3f3a	; 0x3f3a <_nrk_ticks_to_time>
    2608:	29 83       	std	Y+1, r18	; 0x01
    260a:	3a 83       	std	Y+2, r19	; 0x02
    260c:	4b 83       	std	Y+3, r20	; 0x03
    260e:	5c 83       	std	Y+4, r21	; 0x04
    2610:	6d 83       	std	Y+5, r22	; 0x05
    2612:	7e 83       	std	Y+6, r23	; 0x06
    2614:	8f 83       	std	Y+7, r24	; 0x07
    2616:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    2618:	6d 81       	ldd	r22, Y+5	; 0x05
    261a:	7e 81       	ldd	r23, Y+6	; 0x06
    261c:	8f 81       	ldd	r24, Y+7	; 0x07
    261e:	98 85       	ldd	r25, Y+8	; 0x08
    2620:	a5 01       	movw	r20, r10
    2622:	94 01       	movw	r18, r8
    2624:	0e 94 9c 2a 	call	0x5538	; 0x5538 <__udivmodsi4>
    2628:	5f 93       	push	r21
    262a:	4f 93       	push	r20
    262c:	3f 93       	push	r19
    262e:	2f 93       	push	r18
    2630:	8c 81       	ldd	r24, Y+4	; 0x04
    2632:	8f 93       	push	r24
    2634:	8b 81       	ldd	r24, Y+3	; 0x03
    2636:	8f 93       	push	r24
    2638:	8a 81       	ldd	r24, Y+2	; 0x02
    263a:	8f 93       	push	r24
    263c:	89 81       	ldd	r24, Y+1	; 0x01
    263e:	8f 93       	push	r24
    2640:	4f e7       	ldi	r20, 0x7F	; 127
    2642:	c4 2e       	mov	r12, r20
    2644:	43 e0       	ldi	r20, 0x03	; 3
    2646:	d4 2e       	mov	r13, r20
    2648:	df 92       	push	r13
    264a:	cf 92       	push	r12
    264c:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    2650:	f8 01       	movw	r30, r16
    2652:	64 85       	ldd	r22, Z+12	; 0x0c
    2654:	75 85       	ldd	r23, Z+13	; 0x0d
    2656:	86 85       	ldd	r24, Z+14	; 0x0e
    2658:	97 85       	ldd	r25, Z+15	; 0x0f
    265a:	0e 94 9d 1f 	call	0x3f3a	; 0x3f3a <_nrk_ticks_to_time>
    265e:	29 83       	std	Y+1, r18	; 0x01
    2660:	3a 83       	std	Y+2, r19	; 0x02
    2662:	4b 83       	std	Y+3, r20	; 0x03
    2664:	5c 83       	std	Y+4, r21	; 0x04
    2666:	6d 83       	std	Y+5, r22	; 0x05
    2668:	7e 83       	std	Y+6, r23	; 0x06
    266a:	8f 83       	std	Y+7, r24	; 0x07
    266c:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    266e:	6d 81       	ldd	r22, Y+5	; 0x05
    2670:	7e 81       	ldd	r23, Y+6	; 0x06
    2672:	8f 81       	ldd	r24, Y+7	; 0x07
    2674:	98 85       	ldd	r25, Y+8	; 0x08
    2676:	a5 01       	movw	r20, r10
    2678:	94 01       	movw	r18, r8
    267a:	0e 94 9c 2a 	call	0x5538	; 0x5538 <__udivmodsi4>
    267e:	5f 93       	push	r21
    2680:	4f 93       	push	r20
    2682:	3f 93       	push	r19
    2684:	2f 93       	push	r18
    2686:	8c 81       	ldd	r24, Y+4	; 0x04
    2688:	8f 93       	push	r24
    268a:	8b 81       	ldd	r24, Y+3	; 0x03
    268c:	8f 93       	push	r24
    268e:	8a 81       	ldd	r24, Y+2	; 0x02
    2690:	8f 93       	push	r24
    2692:	89 81       	ldd	r24, Y+1	; 0x01
    2694:	8f 93       	push	r24
    2696:	df 92       	push	r13
    2698:	cf 92       	push	r12
    269a:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    269e:	f8 01       	movw	r30, r16
    26a0:	60 85       	ldd	r22, Z+8	; 0x08
    26a2:	71 85       	ldd	r23, Z+9	; 0x09
    26a4:	82 85       	ldd	r24, Z+10	; 0x0a
    26a6:	93 85       	ldd	r25, Z+11	; 0x0b
    26a8:	0e 94 9d 1f 	call	0x3f3a	; 0x3f3a <_nrk_ticks_to_time>
    26ac:	29 83       	std	Y+1, r18	; 0x01
    26ae:	3a 83       	std	Y+2, r19	; 0x02
    26b0:	4b 83       	std	Y+3, r20	; 0x03
    26b2:	5c 83       	std	Y+4, r21	; 0x04
    26b4:	6d 83       	std	Y+5, r22	; 0x05
    26b6:	7e 83       	std	Y+6, r23	; 0x06
    26b8:	8f 83       	std	Y+7, r24	; 0x07
    26ba:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    26bc:	6d 81       	ldd	r22, Y+5	; 0x05
    26be:	7e 81       	ldd	r23, Y+6	; 0x06
    26c0:	8f 81       	ldd	r24, Y+7	; 0x07
    26c2:	98 85       	ldd	r25, Y+8	; 0x08
    26c4:	a5 01       	movw	r20, r10
    26c6:	94 01       	movw	r18, r8
    26c8:	0e 94 9c 2a 	call	0x5538	; 0x5538 <__udivmodsi4>
    26cc:	5f 93       	push	r21
    26ce:	4f 93       	push	r20
    26d0:	3f 93       	push	r19
    26d2:	2f 93       	push	r18
    26d4:	8c 81       	ldd	r24, Y+4	; 0x04
    26d6:	8f 93       	push	r24
    26d8:	8b 81       	ldd	r24, Y+3	; 0x03
    26da:	8f 93       	push	r24
    26dc:	8a 81       	ldd	r24, Y+2	; 0x02
    26de:	8f 93       	push	r24
    26e0:	89 81       	ldd	r24, Y+1	; 0x01
    26e2:	8f 93       	push	r24
    26e4:	ff 92       	push	r15
    26e6:	ef 92       	push	r14
    26e8:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    26ec:	0f b6       	in	r0, 0x3f	; 63
    26ee:	f8 94       	cli
    26f0:	de bf       	out	0x3e, r29	; 62
    26f2:	0f be       	out	0x3f, r0	; 63
    26f4:	cd bf       	out	0x3d, r28	; 61
    26f6:	8d e1       	ldi	r24, 0x1D	; 29
    26f8:	92 e0       	ldi	r25, 0x02	; 2
    26fa:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    26fe:	f8 01       	movw	r30, r16
    2700:	70 96       	adiw	r30, 0x10	; 16
    2702:	83 81       	ldd	r24, Z+3	; 0x03
    2704:	8f 93       	push	r24
    2706:	82 81       	ldd	r24, Z+2	; 0x02
    2708:	8f 93       	push	r24
    270a:	81 81       	ldd	r24, Z+1	; 0x01
    270c:	8f 93       	push	r24
    270e:	f8 01       	movw	r30, r16
    2710:	80 89       	ldd	r24, Z+16	; 0x10
    2712:	8f 93       	push	r24
    2714:	51 e9       	ldi	r21, 0x91	; 145
    2716:	e5 2e       	mov	r14, r21
    2718:	53 e0       	ldi	r21, 0x03	; 3
    271a:	f5 2e       	mov	r15, r21
    271c:	ff 92       	push	r15
    271e:	ef 92       	push	r14
    2720:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    2724:	8a e0       	ldi	r24, 0x0A	; 10
    2726:	92 e0       	ldi	r25, 0x02	; 2
    2728:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    272c:	f8 01       	movw	r30, r16
    272e:	78 96       	adiw	r30, 0x18	; 24
    2730:	83 81       	ldd	r24, Z+3	; 0x03
    2732:	8f 93       	push	r24
    2734:	82 81       	ldd	r24, Z+2	; 0x02
    2736:	8f 93       	push	r24
    2738:	81 81       	ldd	r24, Z+1	; 0x01
    273a:	8f 93       	push	r24
    273c:	f8 01       	movw	r30, r16
    273e:	80 8d       	ldd	r24, Z+24	; 0x18
    2740:	8f 93       	push	r24
    2742:	ff 92       	push	r15
    2744:	ef 92       	push	r14
    2746:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    274a:	81 ef       	ldi	r24, 0xF1	; 241
    274c:	91 e0       	ldi	r25, 0x01	; 1
    274e:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    2752:	f8 01       	movw	r30, r16
    2754:	84 8d       	ldd	r24, Z+28	; 0x1c
    2756:	1f 92       	push	r1
    2758:	8f 93       	push	r24
    275a:	65 e9       	ldi	r22, 0x95	; 149
    275c:	e6 2e       	mov	r14, r22
    275e:	63 e0       	ldi	r22, 0x03	; 3
    2760:	f6 2e       	mov	r15, r22
    2762:	ff 92       	push	r15
    2764:	ef 92       	push	r14
    2766:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    276a:	84 ed       	ldi	r24, 0xD4	; 212
    276c:	91 e0       	ldi	r25, 0x01	; 1
    276e:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    2772:	f8 01       	movw	r30, r16
    2774:	85 8d       	ldd	r24, Z+29	; 0x1d
    2776:	1f 92       	push	r1
    2778:	8f 93       	push	r24
    277a:	ff 92       	push	r15
    277c:	ef 92       	push	r14
    277e:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    nrk_kprintf( PSTR("\r\n") );
    2782:	81 ed       	ldi	r24, 0xD1	; 209
    2784:	91 e0       	ldi	r25, 0x01	; 1
    2786:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
    278a:	0f b6       	in	r0, 0x3f	; 63
    278c:	f8 94       	cli
    278e:	de bf       	out	0x3e, r29	; 62
    2790:	0f be       	out	0x3f, r0	; 63
    2792:	cd bf       	out	0x3d, r28	; 61

}
    2794:	28 96       	adiw	r28, 0x08	; 8
    2796:	0f b6       	in	r0, 0x3f	; 63
    2798:	f8 94       	cli
    279a:	de bf       	out	0x3e, r29	; 62
    279c:	0f be       	out	0x3f, r0	; 63
    279e:	cd bf       	out	0x3d, r28	; 61
    27a0:	df 91       	pop	r29
    27a2:	cf 91       	pop	r28
    27a4:	1f 91       	pop	r17
    27a6:	0f 91       	pop	r16
    27a8:	ff 90       	pop	r15
    27aa:	ef 90       	pop	r14
    27ac:	df 90       	pop	r13
    27ae:	cf 90       	pop	r12
    27b0:	bf 90       	pop	r11
    27b2:	af 90       	pop	r10
    27b4:	9f 90       	pop	r9
    27b6:	8f 90       	pop	r8
    27b8:	08 95       	ret

000027ba <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    27ba:	cf 93       	push	r28
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    27bc:	84 eb       	ldi	r24, 0xB4	; 180
    27be:	91 e0       	ldi	r25, 0x01	; 1
    27c0:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>

    for(i=0; i<NRK_MAX_TASKS; i++ )
    27c4:	c0 e0       	ldi	r28, 0x00	; 0
        nrk_stats_display_pid(i);
    27c6:	8c 2f       	mov	r24, r28
    27c8:	0e 94 40 12 	call	0x2480	; 0x2480 <nrk_stats_display_pid>
void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));

    for(i=0; i<NRK_MAX_TASKS; i++ )
    27cc:	cf 5f       	subi	r28, 0xFF	; 255
    27ce:	c5 30       	cpi	r28, 0x05	; 5
    27d0:	d1 f7       	brne	.-12     	; 0x27c6 <nrk_stats_display_all+0xc>
        nrk_stats_display_pid(i);
}
    27d2:	cf 91       	pop	r28
    27d4:	08 95       	ret

000027d6 <nrk_stats_get>:


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    27d6:	db 01       	movw	r26, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    27d8:	85 30       	cpi	r24, 0x05	; 5
    27da:	08 f0       	brcs	.+2      	; 0x27de <nrk_stats_get+0x8>
    27dc:	54 c0       	rjmp	.+168    	; 0x2886 <nrk_stats_get+0xb0>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    27de:	9e e1       	ldi	r25, 0x1E	; 30
    27e0:	89 9f       	mul	r24, r25
    27e2:	f0 01       	movw	r30, r0
    27e4:	11 24       	eor	r1, r1
    27e6:	e9 53       	subi	r30, 0x39	; 57
    27e8:	fa 4f       	sbci	r31, 0xFA	; 250
    27ea:	40 81       	ld	r20, Z
    27ec:	51 81       	ldd	r21, Z+1	; 0x01
    27ee:	62 81       	ldd	r22, Z+2	; 0x02
    27f0:	73 81       	ldd	r23, Z+3	; 0x03
    27f2:	4d 93       	st	X+, r20
    27f4:	5d 93       	st	X+, r21
    27f6:	6d 93       	st	X+, r22
    27f8:	7c 93       	st	X, r23
    27fa:	13 97       	sbiw	r26, 0x03	; 3
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    27fc:	44 81       	ldd	r20, Z+4	; 0x04
    27fe:	55 81       	ldd	r21, Z+5	; 0x05
    2800:	66 81       	ldd	r22, Z+6	; 0x06
    2802:	77 81       	ldd	r23, Z+7	; 0x07
    2804:	14 96       	adiw	r26, 0x04	; 4
    2806:	4d 93       	st	X+, r20
    2808:	5d 93       	st	X+, r21
    280a:	6d 93       	st	X+, r22
    280c:	7c 93       	st	X, r23
    280e:	17 97       	sbiw	r26, 0x07	; 7
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    2810:	40 85       	ldd	r20, Z+8	; 0x08
    2812:	51 85       	ldd	r21, Z+9	; 0x09
    2814:	62 85       	ldd	r22, Z+10	; 0x0a
    2816:	73 85       	ldd	r23, Z+11	; 0x0b
    2818:	18 96       	adiw	r26, 0x08	; 8
    281a:	4d 93       	st	X+, r20
    281c:	5d 93       	st	X+, r21
    281e:	6d 93       	st	X+, r22
    2820:	7c 93       	st	X, r23
    2822:	1b 97       	sbiw	r26, 0x0b	; 11
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    2824:	44 85       	ldd	r20, Z+12	; 0x0c
    2826:	55 85       	ldd	r21, Z+13	; 0x0d
    2828:	66 85       	ldd	r22, Z+14	; 0x0e
    282a:	77 85       	ldd	r23, Z+15	; 0x0f
    282c:	1c 96       	adiw	r26, 0x0c	; 12
    282e:	4d 93       	st	X+, r20
    2830:	5d 93       	st	X+, r21
    2832:	6d 93       	st	X+, r22
    2834:	7c 93       	st	X, r23
    2836:	1f 97       	sbiw	r26, 0x0f	; 15
    t->swapped_in=cur_task_stats[pid].swapped_in;
    2838:	40 89       	ldd	r20, Z+16	; 0x10
    283a:	51 89       	ldd	r21, Z+17	; 0x11
    283c:	62 89       	ldd	r22, Z+18	; 0x12
    283e:	73 89       	ldd	r23, Z+19	; 0x13
    2840:	50 96       	adiw	r26, 0x10	; 16
    2842:	4d 93       	st	X+, r20
    2844:	5d 93       	st	X+, r21
    2846:	6d 93       	st	X+, r22
    2848:	7c 93       	st	X, r23
    284a:	53 97       	sbiw	r26, 0x13	; 19
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    284c:	44 89       	ldd	r20, Z+20	; 0x14
    284e:	55 89       	ldd	r21, Z+21	; 0x15
    2850:	66 89       	ldd	r22, Z+22	; 0x16
    2852:	77 89       	ldd	r23, Z+23	; 0x17
    2854:	54 96       	adiw	r26, 0x14	; 20
    2856:	4d 93       	st	X+, r20
    2858:	5d 93       	st	X+, r21
    285a:	6d 93       	st	X+, r22
    285c:	7c 93       	st	X, r23
    285e:	57 97       	sbiw	r26, 0x17	; 23
    t->preempted=cur_task_stats[pid].preempted;
    2860:	40 8d       	ldd	r20, Z+24	; 0x18
    2862:	51 8d       	ldd	r21, Z+25	; 0x19
    2864:	62 8d       	ldd	r22, Z+26	; 0x1a
    2866:	73 8d       	ldd	r23, Z+27	; 0x1b
    2868:	58 96       	adiw	r26, 0x18	; 24
    286a:	4d 93       	st	X+, r20
    286c:	5d 93       	st	X+, r21
    286e:	6d 93       	st	X+, r22
    2870:	7c 93       	st	X, r23
    2872:	5b 97       	sbiw	r26, 0x1b	; 27
    t->violations=cur_task_stats[pid].violations;
    2874:	84 8d       	ldd	r24, Z+28	; 0x1c
    2876:	5c 96       	adiw	r26, 0x1c	; 28
    2878:	8c 93       	st	X, r24
    287a:	5c 97       	sbiw	r26, 0x1c	; 28
    t->overflow=cur_task_stats[pid].overflow;
    287c:	85 8d       	ldd	r24, Z+29	; 0x1d
    287e:	5d 96       	adiw	r26, 0x1d	; 29
    2880:	8c 93       	st	X, r24

    return NRK_OK;
    2882:	81 e0       	ldi	r24, 0x01	; 1
    2884:	08 95       	ret
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    2886:	8f ef       	ldi	r24, 0xFF	; 255
    t->preempted=cur_task_stats[pid].preempted;
    t->violations=cur_task_stats[pid].violations;
    t->overflow=cur_task_stats[pid].overflow;

    return NRK_OK;
}
    2888:	08 95       	ret

0000288a <_nrk_errno_set>:
inline void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    288a:	e0 91 3b 08 	lds	r30, 0x083B
    288e:	f0 91 3c 08 	lds	r31, 0x083C
    2892:	84 87       	std	Z+12, r24	; 0x0c
    2894:	08 95       	ret

00002896 <nrk_errno_get>:
}

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    2896:	e0 91 3b 08 	lds	r30, 0x083B
    289a:	f0 91 3c 08 	lds	r31, 0x083C
}
    289e:	84 85       	ldd	r24, Z+12	; 0x0c
    28a0:	08 95       	ret

000028a2 <_nrk_log_error>:

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    28a2:	cf 93       	push	r28
    28a4:	df 93       	push	r29
    28a6:	d8 2f       	mov	r29, r24
    28a8:	c6 2f       	mov	r28, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    28aa:	80 e0       	ldi	r24, 0x00	; 0
    28ac:	92 e0       	ldi	r25, 0x02	; 2
    28ae:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <nrk_eeprom_read_byte>
    error_cnt++;
    28b2:	8f 5f       	subi	r24, 0xFF	; 255
    if(error_cnt==255) error_cnt=0;
    28b4:	8f 3f       	cpi	r24, 0xFF	; 255
    28b6:	19 f0       	breq	.+6      	; 0x28be <_nrk_log_error+0x1c>
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    error_cnt++;
    28b8:	80 93 ec 03 	sts	0x03EC, r24
    28bc:	02 c0       	rjmp	.+4      	; 0x28c2 <_nrk_log_error+0x20>
    if(error_cnt==255) error_cnt=0;
    28be:	10 92 ec 03 	sts	0x03EC, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    28c2:	20 91 ec 03 	lds	r18, 0x03EC
    28c6:	36 e0       	ldi	r19, 0x06	; 6
    28c8:	23 9f       	mul	r18, r19
    28ca:	c0 01       	movw	r24, r0
    28cc:	11 24       	eor	r1, r1
    28ce:	6d 2f       	mov	r22, r29
    28d0:	8f 5f       	subi	r24, 0xFF	; 255
    28d2:	9d 4f       	sbci	r25, 0xFD	; 253
    28d4:	0e 94 ba 0e 	call	0x1d74	; 0x1d74 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    28d8:	80 91 ec 03 	lds	r24, 0x03EC
    28dc:	46 e0       	ldi	r20, 0x06	; 6
    28de:	84 9f       	mul	r24, r20
    28e0:	c0 01       	movw	r24, r0
    28e2:	11 24       	eor	r1, r1
    28e4:	6c 2f       	mov	r22, r28
    28e6:	8e 5f       	subi	r24, 0xFE	; 254
    28e8:	9d 4f       	sbci	r25, 0xFD	; 253
    28ea:	0e 94 ba 0e 	call	0x1d74	; 0x1d74 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    28ee:	20 91 ec 03 	lds	r18, 0x03EC
    28f2:	40 91 32 08 	lds	r20, 0x0832
    28f6:	50 91 33 08 	lds	r21, 0x0833
    28fa:	60 91 34 08 	lds	r22, 0x0834
    28fe:	70 91 35 08 	lds	r23, 0x0835
    2902:	67 2f       	mov	r22, r23
    2904:	77 27       	eor	r23, r23
    2906:	88 27       	eor	r24, r24
    2908:	99 27       	eor	r25, r25
    290a:	46 e0       	ldi	r20, 0x06	; 6
    290c:	24 9f       	mul	r18, r20
    290e:	90 01       	movw	r18, r0
    2910:	11 24       	eor	r1, r1
    2912:	c9 01       	movw	r24, r18
    2914:	8d 5f       	subi	r24, 0xFD	; 253
    2916:	9d 4f       	sbci	r25, 0xFD	; 253
    2918:	0e 94 ba 0e 	call	0x1d74	; 0x1d74 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    291c:	20 91 ec 03 	lds	r18, 0x03EC
    2920:	40 91 32 08 	lds	r20, 0x0832
    2924:	50 91 33 08 	lds	r21, 0x0833
    2928:	60 91 34 08 	lds	r22, 0x0834
    292c:	70 91 35 08 	lds	r23, 0x0835
    2930:	88 27       	eor	r24, r24
    2932:	99 27       	eor	r25, r25
    2934:	46 e0       	ldi	r20, 0x06	; 6
    2936:	24 9f       	mul	r18, r20
    2938:	90 01       	movw	r18, r0
    293a:	11 24       	eor	r1, r1
    293c:	c9 01       	movw	r24, r18
    293e:	8c 5f       	subi	r24, 0xFC	; 252
    2940:	9d 4f       	sbci	r25, 0xFD	; 253
    2942:	0e 94 ba 0e 	call	0x1d74	; 0x1d74 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    2946:	20 91 ec 03 	lds	r18, 0x03EC
    294a:	40 91 32 08 	lds	r20, 0x0832
    294e:	50 91 33 08 	lds	r21, 0x0833
    2952:	60 91 34 08 	lds	r22, 0x0834
    2956:	70 91 35 08 	lds	r23, 0x0835
    295a:	99 27       	eor	r25, r25
    295c:	87 2f       	mov	r24, r23
    295e:	76 2f       	mov	r23, r22
    2960:	65 2f       	mov	r22, r21
    2962:	46 e0       	ldi	r20, 0x06	; 6
    2964:	24 9f       	mul	r18, r20
    2966:	90 01       	movw	r18, r0
    2968:	11 24       	eor	r1, r1
    296a:	c9 01       	movw	r24, r18
    296c:	8b 5f       	subi	r24, 0xFB	; 251
    296e:	9d 4f       	sbci	r25, 0xFD	; 253
    2970:	0e 94 ba 0e 	call	0x1d74	; 0x1d74 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    2974:	80 91 ec 03 	lds	r24, 0x03EC
    2978:	26 e0       	ldi	r18, 0x06	; 6
    297a:	82 9f       	mul	r24, r18
    297c:	c0 01       	movw	r24, r0
    297e:	11 24       	eor	r1, r1
    2980:	60 91 32 08 	lds	r22, 0x0832
    2984:	8a 5f       	subi	r24, 0xFA	; 250
    2986:	9d 4f       	sbci	r25, 0xFD	; 253
    2988:	0e 94 ba 0e 	call	0x1d74	; 0x1d74 <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    298c:	60 91 ec 03 	lds	r22, 0x03EC
    2990:	80 e0       	ldi	r24, 0x00	; 0
    2992:	92 e0       	ldi	r25, 0x02	; 2
}
    2994:	df 91       	pop	r29
    2996:	cf 91       	pop	r28
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    2998:	0c 94 ba 0e 	jmp	0x1d74	; 0x1d74 <nrk_eeprom_write_byte>

0000299c <nrk_error_get>:

}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    299c:	fc 01       	movw	r30, r24
    if (error_num == 0)
    299e:	80 91 5d 06 	lds	r24, 0x065D
    29a2:	88 23       	and	r24, r24
    29a4:	31 f0       	breq	.+12     	; 0x29b2 <nrk_error_get+0x16>
        return 0;
    *code = error_num;
    29a6:	db 01       	movw	r26, r22
    29a8:	8c 93       	st	X, r24
    *task_id = error_task;
    29aa:	80 91 6f 04 	lds	r24, 0x046F
    29ae:	80 83       	st	Z, r24
    return 1;
    29b0:	81 e0       	ldi	r24, 0x01	; 1
}
    29b2:	08 95       	ret

000029b4 <nrk_error_print>:
uint8_t i,t;




    if (error_num == 0)
    29b4:	80 91 5d 06 	lds	r24, 0x065D
    29b8:	88 23       	and	r24, r24
    29ba:	09 f4       	brne	.+2      	; 0x29be <nrk_error_print+0xa>
    29bc:	83 c0       	rjmp	.+262    	; 0x2ac4 <nrk_error_print+0x110>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    29be:	8c ec       	ldi	r24, 0xCC	; 204
    29c0:	94 e0       	ldi	r25, 0x04	; 4
    29c2:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
        printf ("%d", error_task);
    29c6:	80 91 6f 04 	lds	r24, 0x046F
    29ca:	1f 92       	push	r1
    29cc:	8f 93       	push	r24
    29ce:	8c e6       	ldi	r24, 0x6C	; 108
    29d0:	93 e0       	ldi	r25, 0x03	; 3
    29d2:	9f 93       	push	r25
    29d4:	8f 93       	push	r24
    29d6:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
        nrk_kprintf (PSTR ("): "));
    29da:	88 ec       	ldi	r24, 0xC8	; 200
    29dc:	94 e0       	ldi	r25, 0x04	; 4
    29de:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    29e2:	0f 90       	pop	r0
    29e4:	0f 90       	pop	r0
    29e6:	0f 90       	pop	r0
    29e8:	0f 90       	pop	r0
    29ea:	80 91 5d 06 	lds	r24, 0x065D
    29ee:	88 31       	cpi	r24, 0x18	; 24
    29f0:	10 f0       	brcs	.+4      	; 0x29f6 <nrk_error_print+0x42>
            error_num = NRK_UNKOWN;
    29f2:	10 92 5d 06 	sts	0x065D, r1
        switch (error_num)
    29f6:	e0 91 5d 06 	lds	r30, 0x065D
    29fa:	8e 2f       	mov	r24, r30
    29fc:	90 e0       	ldi	r25, 0x00	; 0
    29fe:	fc 01       	movw	r30, r24
    2a00:	31 97       	sbiw	r30, 0x01	; 1
    2a02:	e6 31       	cpi	r30, 0x16	; 22
    2a04:	f1 05       	cpc	r31, r1
    2a06:	08 f0       	brcs	.+2      	; 0x2a0a <nrk_error_print+0x56>
    2a08:	46 c0       	rjmp	.+140    	; 0x2a96 <nrk_error_print+0xe2>
    2a0a:	e6 54       	subi	r30, 0x46	; 70
    2a0c:	ff 4f       	sbci	r31, 0xFF	; 255
    2a0e:	0c 94 1d 2b 	jmp	0x563a	; 0x563a <__tablejump2__>
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    2a12:	8c e8       	ldi	r24, 0x8C	; 140
    2a14:	94 e0       	ldi	r25, 0x04	; 4
    2a16:	41 c0       	rjmp	.+130    	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    2a18:	85 e6       	ldi	r24, 0x65	; 101
    2a1a:	94 e0       	ldi	r25, 0x04	; 4
    2a1c:	3e c0       	rjmp	.+124    	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    2a1e:	81 e5       	ldi	r24, 0x51	; 81
    2a20:	94 e0       	ldi	r25, 0x04	; 4
    2a22:	3b c0       	rjmp	.+118    	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    2a24:	8b e3       	ldi	r24, 0x3B	; 59
    2a26:	94 e0       	ldi	r25, 0x04	; 4
    2a28:	38 c0       	rjmp	.+112    	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    2a2a:	80 e2       	ldi	r24, 0x20	; 32
    2a2c:	94 e0       	ldi	r25, 0x04	; 4
    2a2e:	35 c0       	rjmp	.+106    	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    2a30:	8a e0       	ldi	r24, 0x0A	; 10
    2a32:	94 e0       	ldi	r25, 0x04	; 4
    2a34:	32 c0       	rjmp	.+100    	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    2a36:	82 ef       	ldi	r24, 0xF2	; 242
    2a38:	93 e0       	ldi	r25, 0x03	; 3
    2a3a:	2f c0       	rjmp	.+94     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    2a3c:	8f ed       	ldi	r24, 0xDF	; 223
    2a3e:	93 e0       	ldi	r25, 0x03	; 3
    2a40:	2c c0       	rjmp	.+88     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    2a42:	8c ec       	ldi	r24, 0xCC	; 204
    2a44:	93 e0       	ldi	r25, 0x03	; 3
    2a46:	29 c0       	rjmp	.+82     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    2a48:	8e ea       	ldi	r24, 0xAE	; 174
    2a4a:	93 e0       	ldi	r25, 0x03	; 3
    2a4c:	26 c0       	rjmp	.+76     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    2a4e:	89 e8       	ldi	r24, 0x89	; 137
    2a50:	93 e0       	ldi	r25, 0x03	; 3
    2a52:	23 c0       	rjmp	.+70     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    2a54:	8d e7       	ldi	r24, 0x7D	; 125
    2a56:	93 e0       	ldi	r25, 0x03	; 3
    2a58:	20 c0       	rjmp	.+64     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    2a5a:	82 e6       	ldi	r24, 0x62	; 98
    2a5c:	93 e0       	ldi	r25, 0x03	; 3
    2a5e:	1d c0       	rjmp	.+58     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    2a60:	83 e5       	ldi	r24, 0x53	; 83
    2a62:	93 e0       	ldi	r25, 0x03	; 3
    2a64:	1a c0       	rjmp	.+52     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    2a66:	8f e3       	ldi	r24, 0x3F	; 63
    2a68:	93 e0       	ldi	r25, 0x03	; 3
    2a6a:	17 c0       	rjmp	.+46     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    2a6c:	8e e2       	ldi	r24, 0x2E	; 46
    2a6e:	93 e0       	ldi	r25, 0x03	; 3
    2a70:	14 c0       	rjmp	.+40     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    2a72:	8a e1       	ldi	r24, 0x1A	; 26
    2a74:	93 e0       	ldi	r25, 0x03	; 3
    2a76:	11 c0       	rjmp	.+34     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    2a78:	8a ef       	ldi	r24, 0xFA	; 250
    2a7a:	92 e0       	ldi	r25, 0x02	; 2
    2a7c:	0e c0       	rjmp	.+28     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    2a7e:	82 ee       	ldi	r24, 0xE2	; 226
    2a80:	92 e0       	ldi	r25, 0x02	; 2
    2a82:	0b c0       	rjmp	.+22     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    2a84:	87 ec       	ldi	r24, 0xC7	; 199
    2a86:	92 e0       	ldi	r25, 0x02	; 2
    2a88:	08 c0       	rjmp	.+16     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    2a8a:	86 eb       	ldi	r24, 0xB6	; 182
    2a8c:	92 e0       	ldi	r25, 0x02	; 2
    2a8e:	05 c0       	rjmp	.+10     	; 0x2a9a <nrk_error_print+0xe6>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    2a90:	87 ea       	ldi	r24, 0xA7	; 167
    2a92:	92 e0       	ldi	r25, 0x02	; 2
    2a94:	02 c0       	rjmp	.+4      	; 0x2a9a <nrk_error_print+0xe6>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    2a96:	80 ea       	ldi	r24, 0xA0	; 160
    2a98:	92 e0       	ldi	r25, 0x02	; 2
    2a9a:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
        }
        putchar ('\r');
    2a9e:	60 91 a0 08 	lds	r22, 0x08A0
    2aa2:	70 91 a1 08 	lds	r23, 0x08A1
    2aa6:	8d e0       	ldi	r24, 0x0D	; 13
    2aa8:	90 e0       	ldi	r25, 0x00	; 0
    2aaa:	0e 94 9f 2b 	call	0x573e	; 0x573e <fputc>
        putchar ('\n');
    2aae:	60 91 a0 08 	lds	r22, 0x08A0
    2ab2:	70 91 a1 08 	lds	r23, 0x08A1
    2ab6:	8a e0       	ldi	r24, 0x0A	; 10
    2ab8:	90 e0       	ldi	r25, 0x00	; 0
    2aba:	0e 94 9f 2b 	call	0x573e	; 0x573e <fputc>
}


#endif

    return error_num;
    2abe:	80 91 5d 06 	lds	r24, 0x065D
    2ac2:	08 95       	ret




    if (error_num == 0)
        return 0;
    2ac4:	80 e0       	ldi	r24, 0x00	; 0


#endif

    return error_num;
}
    2ac6:	08 95       	ret

00002ac8 <clear_regs>:

inline void clear_regs()
{

        GTCCR=0;
    2ac8:	13 bc       	out	0x23, r1	; 35
        ASSR=0;
    2aca:	10 92 b6 00 	sts	0x00B6, r1

        OCR0B=0;
    2ace:	18 bc       	out	0x28, r1	; 40
        OCR0A=0;
    2ad0:	17 bc       	out	0x27, r1	; 39
        TCNT0=0;
    2ad2:	16 bc       	out	0x26, r1	; 38
        TCCR0B=0;
    2ad4:	15 bc       	out	0x25, r1	; 37
        TCCR0A=0;
    2ad6:	14 bc       	out	0x24, r1	; 36

        EIMSK=0;
    2ad8:	1d ba       	out	0x1d, r1	; 29
        EIFR=0;
    2ada:	1c ba       	out	0x1c, r1	; 28
        PCIFR=0;
    2adc:	1b ba       	out	0x1b, r1	; 27


        OCR3B =0;
    2ade:	10 92 9b 00 	sts	0x009B, r1
    2ae2:	10 92 9a 00 	sts	0x009A, r1
        OCR3A =0;
    2ae6:	10 92 99 00 	sts	0x0099, r1
    2aea:	10 92 98 00 	sts	0x0098, r1
        TCNT3 =0;
    2aee:	10 92 95 00 	sts	0x0095, r1
    2af2:	10 92 94 00 	sts	0x0094, r1
        TCCR3B=0;
    2af6:	10 92 91 00 	sts	0x0091, r1
        TCCR3A=0;
    2afa:	10 92 90 00 	sts	0x0090, r1
        TIFR3=0;
    2afe:	18 ba       	out	0x18, r1	; 24
        TIMSK3=0;
    2b00:	10 92 71 00 	sts	0x0071, r1


        OCR2B =0;
    2b04:	10 92 b4 00 	sts	0x00B4, r1
        OCR2A =0;
    2b08:	10 92 b3 00 	sts	0x00B3, r1
        TCNT2 =0;
    2b0c:	10 92 b2 00 	sts	0x00B2, r1
        TCCR2B=0;
    2b10:	10 92 b1 00 	sts	0x00B1, r1
        TCCR2A=0;
    2b14:	e0 eb       	ldi	r30, 0xB0	; 176
    2b16:	f0 e0       	ldi	r31, 0x00	; 0
    2b18:	10 82       	st	Z, r1
        TCCR2A=0;
    2b1a:	10 82       	st	Z, r1
        TIFR2=0;
    2b1c:	17 ba       	out	0x17, r1	; 23
        TIMSK2=0;
    2b1e:	10 92 70 00 	sts	0x0070, r1


	// set all bits to 1 in order to clear
	MCUSR=0xff;
    2b22:	8f ef       	ldi	r24, 0xFF	; 255
    2b24:	84 bf       	out	0x34, r24	; 52
    2b26:	08 95       	ret

00002b28 <nrk_error_handle>:
    		nrk_watchdog_disable();
	#endif
#endif

#ifdef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    2b28:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>
    nrk_watchdog_disable();
    2b2c:	0e 94 1f 28 	call	0x503e	; 0x503e <nrk_watchdog_disable>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    2b30:	80 91 5d 06 	lds	r24, 0x065D
    2b34:	80 31       	cpi	r24, 0x10	; 16
    2b36:	71 f0       	breq	.+28     	; 0x2b54 <nrk_error_handle+0x2c>
    2b38:	83 51       	subi	r24, 0x13	; 19
    2b3a:	82 30       	cpi	r24, 0x02	; 2
    2b3c:	58 f0       	brcs	.+22     	; 0x2b54 <nrk_error_handle+0x2c>
        {
	    clear_regs();
    2b3e:	0e 94 64 15 	call	0x2ac8	; 0x2ac8 <clear_regs>
	    #ifdef NRK_REPORT_ERRORS
	    nrk_kprintf(PSTR("NRK Reboot...\r\n" ));
    2b42:	88 ed       	ldi	r24, 0xD8	; 216
    2b44:	94 e0       	ldi	r25, 0x04	; 4
    2b46:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>
	    #endif NRK_REPORT_ERRORS
            nrk_watchdog_enable();
    2b4a:	0e 94 2d 28 	call	0x505a	; 0x505a <nrk_watchdog_enable>
            nrk_int_disable();
    2b4e:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>
    2b52:	ff cf       	rjmp	.-2      	; 0x2b52 <nrk_error_handle+0x2a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    2b54:	10 92 5d 06 	sts	0x065D, r1
    2b58:	08 95       	ret

00002b5a <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    2b5a:	80 93 5d 06 	sts	0x065D, r24
    error_task = nrk_cur_task_TCB->task_ID;
    2b5e:	e0 91 3b 08 	lds	r30, 0x083B
    2b62:	f0 91 3c 08 	lds	r31, 0x083C
    2b66:	60 85       	ldd	r22, Z+8	; 0x08
    2b68:	60 93 6f 04 	sts	0x046F, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    2b6c:	0e 94 51 14 	call	0x28a2	; 0x28a2 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2b70:	0e 94 da 14 	call	0x29b4	; 0x29b4 <nrk_error_print>
#endif 

nrk_error_handle();
    2b74:	0c 94 94 15 	jmp	0x2b28	; 0x2b28 <nrk_error_handle>

00002b78 <nrk_kernel_error_add>:

}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    error_num = n;
    2b78:	80 93 5d 06 	sts	0x065D, r24
    error_task = task;
    2b7c:	60 93 6f 04 	sts	0x046F, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    2b80:	0e 94 51 14 	call	0x28a2	; 0x28a2 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2b84:	0e 94 da 14 	call	0x29b4	; 0x29b4 <nrk_error_print>
#endif 

nrk_error_handle();
    2b88:	0c 94 94 15 	jmp	0x2b28	; 0x2b28 <nrk_error_handle>

00002b8c <pause>:
    }

}

void pause()
{
    2b8c:	cf 93       	push	r28
    2b8e:	df 93       	push	r29
    2b90:	1f 92       	push	r1
    2b92:	cd b7       	in	r28, 0x3d	; 61
    2b94:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2b96:	19 82       	std	Y+1, r1	; 0x01
    2b98:	89 81       	ldd	r24, Y+1	; 0x01
    2b9a:	84 36       	cpi	r24, 0x64	; 100
    2b9c:	40 f4       	brcc	.+16     	; 0x2bae <pause+0x22>
        nrk_spin_wait_us (2000);
    2b9e:	80 ed       	ldi	r24, 0xD0	; 208
    2ba0:	97 e0       	ldi	r25, 0x07	; 7
    2ba2:	0e 94 5b 24 	call	0x48b6	; 0x48b6 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2ba6:	89 81       	ldd	r24, Y+1	; 0x01
    2ba8:	8f 5f       	subi	r24, 0xFF	; 255
    2baa:	89 83       	std	Y+1, r24	; 0x01
    2bac:	f5 cf       	rjmp	.-22     	; 0x2b98 <pause+0xc>
        nrk_spin_wait_us (2000);
}
    2bae:	0f 90       	pop	r0
    2bb0:	df 91       	pop	r29
    2bb2:	cf 91       	pop	r28
    2bb4:	08 95       	ret

00002bb6 <blink_dash>:

}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    2bb6:	81 e0       	ldi	r24, 0x01	; 1
    2bb8:	90 e0       	ldi	r25, 0x00	; 0
    2bba:	0e 94 44 0e 	call	0x1c88	; 0x1c88 <nrk_led_set>
    pause();
    2bbe:	0e 94 c6 15 	call	0x2b8c	; 0x2b8c <pause>
    pause();
    2bc2:	0e 94 c6 15 	call	0x2b8c	; 0x2b8c <pause>
    pause();
    2bc6:	0e 94 c6 15 	call	0x2b8c	; 0x2b8c <pause>
    nrk_led_clr(GREEN_LED);
    2bca:	81 e0       	ldi	r24, 0x01	; 1
    2bcc:	90 e0       	ldi	r25, 0x00	; 0
    2bce:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <nrk_led_clr>
    pause();
    2bd2:	0c 94 c6 15 	jmp	0x2b8c	; 0x2b8c <pause>

00002bd6 <blink_dot>:
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    2bd6:	81 e0       	ldi	r24, 0x01	; 1
    2bd8:	90 e0       	ldi	r25, 0x00	; 0
    2bda:	0e 94 44 0e 	call	0x1c88	; 0x1c88 <nrk_led_set>
    pause();
    2bde:	0e 94 c6 15 	call	0x2b8c	; 0x2b8c <pause>
    nrk_led_clr(GREEN_LED);
    2be2:	81 e0       	ldi	r24, 0x01	; 1
    2be4:	90 e0       	ldi	r25, 0x00	; 0
    2be6:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <nrk_led_clr>
    pause();
    2bea:	0c 94 c6 15 	jmp	0x2b8c	; 0x2b8c <pause>

00002bee <blink_morse_code_error>:
}


void blink_morse_code_error( uint8_t number )
{
    2bee:	ff 92       	push	r15
    2bf0:	0f 93       	push	r16
    2bf2:	1f 93       	push	r17
    2bf4:	cf 93       	push	r28
    2bf6:	df 93       	push	r29
    2bf8:	00 d0       	rcall	.+0      	; 0x2bfa <blink_morse_code_error+0xc>
    2bfa:	1f 92       	push	r1
    2bfc:	cd b7       	in	r28, 0x3d	; 61
    2bfe:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    2c00:	1f 92       	push	r1
    2c02:	8f 93       	push	r24
    2c04:	8c e6       	ldi	r24, 0x6C	; 108
    2c06:	93 e0       	ldi	r25, 0x03	; 3
    2c08:	9f 93       	push	r25
    2c0a:	8f 93       	push	r24
    2c0c:	8e 01       	movw	r16, r28
    2c0e:	0f 5f       	subi	r16, 0xFF	; 255
    2c10:	1f 4f       	sbci	r17, 0xFF	; 255
    2c12:	1f 93       	push	r17
    2c14:	0f 93       	push	r16
    2c16:	0e 94 21 2c 	call	0x5842	; 0x5842 <sprintf>

    for(i=0; i<strlen(str); i++ )
    2c1a:	0f 90       	pop	r0
    2c1c:	0f 90       	pop	r0
    2c1e:	0f 90       	pop	r0
    2c20:	0f 90       	pop	r0
    2c22:	0f 90       	pop	r0
    2c24:	0f 90       	pop	r0
    2c26:	f1 2c       	mov	r15, r1
    2c28:	f8 01       	movw	r30, r16
    2c2a:	01 90       	ld	r0, Z+
    2c2c:	00 20       	and	r0, r0
    2c2e:	e9 f7       	brne	.-6      	; 0x2c2a <blink_morse_code_error+0x3c>
    2c30:	31 97       	sbiw	r30, 0x01	; 1
    2c32:	e0 1b       	sub	r30, r16
    2c34:	f1 0b       	sbc	r31, r17
    2c36:	8f 2d       	mov	r24, r15
    2c38:	90 e0       	ldi	r25, 0x00	; 0
    2c3a:	8e 17       	cp	r24, r30
    2c3c:	9f 07       	cpc	r25, r31
    2c3e:	08 f0       	brcs	.+2      	; 0x2c42 <blink_morse_code_error+0x54>
    2c40:	5d c0       	rjmp	.+186    	; 0x2cfc <blink_morse_code_error+0x10e>
    {
        switch( str[i])
    2c42:	f8 01       	movw	r30, r16
    2c44:	e8 0f       	add	r30, r24
    2c46:	f9 1f       	adc	r31, r25
    2c48:	e0 81       	ld	r30, Z
    2c4a:	8e 2f       	mov	r24, r30
    2c4c:	90 e0       	ldi	r25, 0x00	; 0
    2c4e:	fc 01       	movw	r30, r24
    2c50:	f0 97       	sbiw	r30, 0x30	; 48
    2c52:	ea 30       	cpi	r30, 0x0A	; 10
    2c54:	f1 05       	cpc	r31, r1
    2c56:	08 f0       	brcs	.+2      	; 0x2c5a <blink_morse_code_error+0x6c>
    2c58:	49 c0       	rjmp	.+146    	; 0x2cec <blink_morse_code_error+0xfe>
    2c5a:	e0 53       	subi	r30, 0x30	; 48
    2c5c:	ff 4f       	sbci	r31, 0xFF	; 255
    2c5e:	0c 94 1d 2b 	jmp	0x563a	; 0x563a <__tablejump2__>
        {
        case '0':
            blink_dash();
    2c62:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
    2c66:	02 c0       	rjmp	.+4      	; 0x2c6c <blink_morse_code_error+0x7e>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    2c68:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
            blink_dash();
    2c6c:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            blink_dash();
    2c70:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            blink_dash();
    2c74:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            blink_dash();
    2c78:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            break;
    2c7c:	37 c0       	rjmp	.+110    	; 0x2cec <blink_morse_code_error+0xfe>
        case '2':
            blink_dot();
    2c7e:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
            blink_dot();
    2c82:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
    2c86:	f4 cf       	rjmp	.-24     	; 0x2c70 <blink_morse_code_error+0x82>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    2c88:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
            blink_dot();
    2c8c:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
            blink_dot();
    2c90:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
    2c94:	ef cf       	rjmp	.-34     	; 0x2c74 <blink_morse_code_error+0x86>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    2c96:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
            blink_dot();
    2c9a:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
            blink_dot();
    2c9e:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
            blink_dot();
    2ca2:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
    2ca6:	e8 cf       	rjmp	.-48     	; 0x2c78 <blink_morse_code_error+0x8a>
            blink_dash();
            break;
        case '5':
            blink_dot();
    2ca8:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
    2cac:	02 c0       	rjmp	.+4      	; 0x2cb2 <blink_morse_code_error+0xc4>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    2cae:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            blink_dot();
    2cb2:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
    2cb6:	04 c0       	rjmp	.+8      	; 0x2cc0 <blink_morse_code_error+0xd2>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    2cb8:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            blink_dash();
    2cbc:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            blink_dot();
    2cc0:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
    2cc4:	06 c0       	rjmp	.+12     	; 0x2cd2 <blink_morse_code_error+0xe4>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    2cc6:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            blink_dash();
    2cca:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            blink_dash();
    2cce:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            blink_dot();
    2cd2:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
    2cd6:	08 c0       	rjmp	.+16     	; 0x2ce8 <blink_morse_code_error+0xfa>
            blink_dot();
            break;
        case '9':
            blink_dash();
    2cd8:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            blink_dash();
    2cdc:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            blink_dash();
    2ce0:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            blink_dash();
    2ce4:	0e 94 db 15 	call	0x2bb6	; 0x2bb6 <blink_dash>
            blink_dot();
    2ce8:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <blink_dot>
            break;
        }
        pause();
    2cec:	0e 94 c6 15 	call	0x2b8c	; 0x2b8c <pause>
        pause();
    2cf0:	0e 94 c6 15 	call	0x2b8c	; 0x2b8c <pause>
        pause();
    2cf4:	0e 94 c6 15 	call	0x2b8c	; 0x2b8c <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    2cf8:	f3 94       	inc	r15
    2cfa:	96 cf       	rjmp	.-212    	; 0x2c28 <blink_morse_code_error+0x3a>
        pause();
        pause();
        pause();
    }

}
    2cfc:	0f 90       	pop	r0
    2cfe:	0f 90       	pop	r0
    2d00:	0f 90       	pop	r0
    2d02:	df 91       	pop	r29
    2d04:	cf 91       	pop	r28
    2d06:	1f 91       	pop	r17
    2d08:	0f 91       	pop	r16
    2d0a:	ff 90       	pop	r15
    2d0c:	08 95       	ret

00002d0e <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    2d0e:	6f 92       	push	r6
    2d10:	7f 92       	push	r7
    2d12:	8f 92       	push	r8
    2d14:	9f 92       	push	r9
    2d16:	af 92       	push	r10
    2d18:	bf 92       	push	r11
    2d1a:	cf 92       	push	r12
    2d1c:	df 92       	push	r13
    2d1e:	ef 92       	push	r14
    2d20:	ff 92       	push	r15
    2d22:	0f 93       	push	r16
    2d24:	1f 93       	push	r17
    2d26:	cf 93       	push	r28
    2d28:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    2d2a:	88 ee       	ldi	r24, 0xE8	; 232
    2d2c:	94 e0       	ldi	r25, 0x04	; 4
    2d2e:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    2d32:	e0 91 3b 08 	lds	r30, 0x083B
    2d36:	f0 91 3c 08 	lds	r31, 0x083C
    2d3a:	80 85       	ldd	r24, Z+8	; 0x08
    2d3c:	28 2f       	mov	r18, r24
    2d3e:	33 27       	eor	r19, r19
    2d40:	27 fd       	sbrc	r18, 7
    2d42:	30 95       	com	r19
    2d44:	3f 93       	push	r19
    2d46:	8f 93       	push	r24
    2d48:	88 e9       	ldi	r24, 0x98	; 152
    2d4a:	93 e0       	ldi	r25, 0x03	; 3
    2d4c:	9f 93       	push	r25
    2d4e:	8f 93       	push	r24
    2d50:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    2d54:	e0 91 3b 08 	lds	r30, 0x083B
    2d58:	f0 91 3c 08 	lds	r31, 0x083C
    2d5c:	c2 81       	ldd	r28, Z+2	; 0x02
    2d5e:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    2d60:	df 93       	push	r29
    2d62:	cf 93       	push	r28
    2d64:	8c ec       	ldi	r24, 0xCC	; 204
    2d66:	93 e0       	ldi	r25, 0x03	; 3
    2d68:	9f 93       	push	r25
    2d6a:	8f 93       	push	r24
    2d6c:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    printf( "canary = %x ",*stkc );
    2d70:	88 81       	ld	r24, Y
    2d72:	1f 92       	push	r1
    2d74:	8f 93       	push	r24
    2d76:	81 ea       	ldi	r24, 0xA1	; 161
    2d78:	93 e0       	ldi	r25, 0x03	; 3
    2d7a:	9f 93       	push	r25
    2d7c:	8f 93       	push	r24
    2d7e:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    2d82:	e0 91 3b 08 	lds	r30, 0x083B
    2d86:	f0 91 3c 08 	lds	r31, 0x083C
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2d8a:	81 81       	ldd	r24, Z+1	; 0x01
    2d8c:	8f 93       	push	r24
    2d8e:	80 81       	ld	r24, Z
    2d90:	8f 93       	push	r24
    2d92:	8e ea       	ldi	r24, 0xAE	; 174
    2d94:	93 e0       	ldi	r25, 0x03	; 3
    2d96:	9f 93       	push	r25
    2d98:	8f 93       	push	r24
    2d9a:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    2d9e:	80 91 3c 08 	lds	r24, 0x083C
    2da2:	8f 93       	push	r24
    2da4:	80 91 3b 08 	lds	r24, 0x083B
    2da8:	8f 93       	push	r24
    2daa:	88 eb       	ldi	r24, 0xB8	; 184
    2dac:	93 e0       	ldi	r25, 0x03	; 3
    2dae:	9f 93       	push	r25
    2db0:	8f 93       	push	r24
    2db2:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    2db6:	ce e4       	ldi	r28, 0x4E	; 78
    2db8:	d7 e0       	ldi	r29, 0x07	; 7
    2dba:	ed b7       	in	r30, 0x3d	; 61
    2dbc:	fe b7       	in	r31, 0x3e	; 62
    2dbe:	74 96       	adiw	r30, 0x14	; 20
    2dc0:	0f b6       	in	r0, 0x3f	; 63
    2dc2:	f8 94       	cli
    2dc4:	fe bf       	out	0x3e, r31	; 62
    2dc6:	0f be       	out	0x3f, r0	; 63
    2dc8:	ed bf       	out	0x3d, r30	; 61
    2dca:	00 e0       	ldi	r16, 0x00	; 0
    2dcc:	10 e0       	ldi	r17, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2dce:	88 ec       	ldi	r24, 0xC8	; 200
    2dd0:	68 2e       	mov	r6, r24
    2dd2:	83 e0       	ldi	r24, 0x03	; 3
    2dd4:	78 2e       	mov	r7, r24
        printf( "canary = %x ",*stkc );
    2dd6:	91 ea       	ldi	r25, 0xA1	; 161
    2dd8:	89 2e       	mov	r8, r25
    2dda:	93 e0       	ldi	r25, 0x03	; 3
    2ddc:	99 2e       	mov	r9, r25
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2dde:	2e ea       	ldi	r18, 0xAE	; 174
    2de0:	a2 2e       	mov	r10, r18
    2de2:	23 e0       	ldi	r18, 0x03	; 3
    2de4:	b2 2e       	mov	r11, r18
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2de6:	38 eb       	ldi	r19, 0xB8	; 184
    2de8:	c3 2e       	mov	r12, r19
    2dea:	33 e0       	ldi	r19, 0x03	; 3
    2dec:	d3 2e       	mov	r13, r19
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    2dee:	ea 80       	ldd	r14, Y+2	; 0x02
    2df0:	fb 80       	ldd	r15, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2df2:	ff 92       	push	r15
    2df4:	ef 92       	push	r14
    2df6:	1f 93       	push	r17
    2df8:	0f 93       	push	r16
    2dfa:	7f 92       	push	r7
    2dfc:	6f 92       	push	r6
    2dfe:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
        printf( "canary = %x ",*stkc );
    2e02:	f7 01       	movw	r30, r14
    2e04:	80 81       	ld	r24, Z
    2e06:	1f 92       	push	r1
    2e08:	8f 93       	push	r24
    2e0a:	9f 92       	push	r9
    2e0c:	8f 92       	push	r8
    2e0e:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2e12:	89 81       	ldd	r24, Y+1	; 0x01
    2e14:	8f 93       	push	r24
    2e16:	88 81       	ld	r24, Y
    2e18:	8f 93       	push	r24
    2e1a:	bf 92       	push	r11
    2e1c:	af 92       	push	r10
    2e1e:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2e22:	df 93       	push	r29
    2e24:	cf 93       	push	r28
    2e26:	df 92       	push	r13
    2e28:	cf 92       	push	r12
    2e2a:	0e 94 d7 2b 	call	0x57ae	; 0x57ae <printf>
    2e2e:	0f 5f       	subi	r16, 0xFF	; 255
    2e30:	1f 4f       	sbci	r17, 0xFF	; 255
    2e32:	ab 96       	adiw	r28, 0x2b	; 43
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    2e34:	ed b7       	in	r30, 0x3d	; 61
    2e36:	fe b7       	in	r31, 0x3e	; 62
    2e38:	72 96       	adiw	r30, 0x12	; 18
    2e3a:	0f b6       	in	r0, 0x3f	; 63
    2e3c:	f8 94       	cli
    2e3e:	fe bf       	out	0x3e, r31	; 62
    2e40:	0f be       	out	0x3f, r0	; 63
    2e42:	ed bf       	out	0x3d, r30	; 61
    2e44:	05 30       	cpi	r16, 0x05	; 5
    2e46:	11 05       	cpc	r17, r1
    2e48:	91 f6       	brne	.-92     	; 0x2dee <dump_stack_info+0xe0>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    2e4a:	df 91       	pop	r29
    2e4c:	cf 91       	pop	r28
    2e4e:	1f 91       	pop	r17
    2e50:	0f 91       	pop	r16
    2e52:	ff 90       	pop	r15
    2e54:	ef 90       	pop	r14
    2e56:	df 90       	pop	r13
    2e58:	cf 90       	pop	r12
    2e5a:	bf 90       	pop	r11
    2e5c:	af 90       	pop	r10
    2e5e:	9f 90       	pop	r9
    2e60:	8f 90       	pop	r8
    2e62:	7f 90       	pop	r7
    2e64:	6f 90       	pop	r6
    2e66:	08 95       	ret

00002e68 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    2e68:	cf 93       	push	r28
    2e6a:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    2e6c:	e0 91 3b 08 	lds	r30, 0x083B
    2e70:	f0 91 3c 08 	lds	r31, 0x083C
    2e74:	c2 81       	ldd	r28, Z+2	; 0x02
    2e76:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2e78:	88 81       	ld	r24, Y
    2e7a:	85 35       	cpi	r24, 0x55	; 85
    2e7c:	39 f0       	breq	.+14     	; 0x2e8c <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2e7e:	0e 94 87 16 	call	0x2d0e	; 0x2d0e <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    2e82:	81 e0       	ldi	r24, 0x01	; 1
    2e84:	0e 94 ad 15 	call	0x2b5a	; 0x2b5a <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    2e88:	85 e5       	ldi	r24, 0x55	; 85
    2e8a:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    2e8c:	e0 91 3b 08 	lds	r30, 0x083B
    2e90:	f0 91 3c 08 	lds	r31, 0x083C
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2e94:	80 81       	ld	r24, Z
    2e96:	91 81       	ldd	r25, Z+1	; 0x01
    2e98:	81 15       	cp	r24, r1
    2e9a:	92 44       	sbci	r25, 0x42	; 66
    2e9c:	38 f0       	brcs	.+14     	; 0x2eac <nrk_stack_check+0x44>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2e9e:	0e 94 87 16 	call	0x2d0e	; 0x2d0e <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2ea2:	82 e1       	ldi	r24, 0x12	; 18




#endif
}
    2ea4:	df 91       	pop	r29
    2ea6:	cf 91       	pop	r28
    if(stkc > (unsigned char *)RAMEND )
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2ea8:	0c 94 ad 15 	jmp	0x2b5a	; 0x2b5a <nrk_error_add>




#endif
}
    2eac:	df 91       	pop	r29
    2eae:	cf 91       	pop	r28
    2eb0:	08 95       	ret

00002eb2 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    2eb2:	2b e2       	ldi	r18, 0x2B	; 43
    2eb4:	82 02       	muls	r24, r18
    2eb6:	c0 01       	movw	r24, r0
    2eb8:	11 24       	eor	r1, r1
    2eba:	fc 01       	movw	r30, r24
    2ebc:	e2 5b       	subi	r30, 0xB2	; 178
    2ebe:	f8 4f       	sbci	r31, 0xF8	; 248
    2ec0:	a2 81       	ldd	r26, Z+2	; 0x02
    2ec2:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2ec4:	8c 91       	ld	r24, X
    2ec6:	85 35       	cpi	r24, 0x55	; 85
    2ec8:	19 f0       	breq	.+6      	; 0x2ed0 <nrk_stack_check_pid+0x1e>
    {
        *stkc=STK_CANARY_VAL;
    2eca:	85 e5       	ldi	r24, 0x55	; 85
    2ecc:	8c 93       	st	X, r24
    2ece:	08 c0       	rjmp	.+16     	; 0x2ee0 <nrk_stack_check_pid+0x2e>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2ed0:	80 81       	ld	r24, Z
    2ed2:	91 81       	ldd	r25, Z+1	; 0x01
    2ed4:	81 15       	cp	r24, r1
    2ed6:	92 44       	sbci	r25, 0x42	; 66
    2ed8:	28 f0       	brcs	.+10     	; 0x2ee4 <nrk_stack_check_pid+0x32>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2eda:	82 e1       	ldi	r24, 0x12	; 18
    2edc:	0e 94 ad 15 	call	0x2b5a	; 0x2b5a <nrk_error_add>
        return NRK_ERROR;
    2ee0:	8f ef       	ldi	r24, 0xFF	; 255
    2ee2:	08 95       	ret
    }
#endif
    return NRK_OK;
    2ee4:	81 e0       	ldi	r24, 0x01	; 1
}
    2ee6:	08 95       	ret

00002ee8 <nrk_signal_create>:
#include <nrk_cfg.h>
#include <nrk_cpu.h>
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    2ee8:	0f 93       	push	r16
    2eea:	1f 93       	push	r17
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    2eec:	40 91 1c 05 	lds	r20, 0x051C
    2ef0:	50 91 1d 05 	lds	r21, 0x051D
    2ef4:	60 91 1e 05 	lds	r22, 0x051E
    2ef8:	70 91 1f 05 	lds	r23, 0x051F
    2efc:	80 e0       	ldi	r24, 0x00	; 0
    2efe:	90 e0       	ldi	r25, 0x00	; 0
    2f00:	8a 01       	movw	r16, r20
    2f02:	9b 01       	movw	r18, r22
    2f04:	08 2e       	mov	r0, r24
    2f06:	04 c0       	rjmp	.+8      	; 0x2f10 <nrk_signal_create+0x28>
    2f08:	36 95       	lsr	r19
    2f0a:	27 95       	ror	r18
    2f0c:	17 95       	ror	r17
    2f0e:	07 95       	ror	r16
    2f10:	0a 94       	dec	r0
    2f12:	d2 f7       	brpl	.-12     	; 0x2f08 <nrk_signal_create+0x20>
    2f14:	00 fd       	sbrc	r16, 0
    2f16:	19 c0       	rjmp	.+50     	; 0x2f4a <nrk_signal_create+0x62>
		{    
			_nrk_signal_list|=SIG(i);
    2f18:	01 e0       	ldi	r16, 0x01	; 1
    2f1a:	10 e0       	ldi	r17, 0x00	; 0
    2f1c:	20 e0       	ldi	r18, 0x00	; 0
    2f1e:	30 e0       	ldi	r19, 0x00	; 0
    2f20:	08 2e       	mov	r0, r24
    2f22:	04 c0       	rjmp	.+8      	; 0x2f2c <nrk_signal_create+0x44>
    2f24:	00 0f       	add	r16, r16
    2f26:	11 1f       	adc	r17, r17
    2f28:	22 1f       	adc	r18, r18
    2f2a:	33 1f       	adc	r19, r19
    2f2c:	0a 94       	dec	r0
    2f2e:	d2 f7       	brpl	.-12     	; 0x2f24 <nrk_signal_create+0x3c>
    2f30:	40 2b       	or	r20, r16
    2f32:	51 2b       	or	r21, r17
    2f34:	62 2b       	or	r22, r18
    2f36:	73 2b       	or	r23, r19
    2f38:	40 93 1c 05 	sts	0x051C, r20
    2f3c:	50 93 1d 05 	sts	0x051D, r21
    2f40:	60 93 1e 05 	sts	0x051E, r22
    2f44:	70 93 1f 05 	sts	0x051F, r23
			return i;
    2f48:	05 c0       	rjmp	.+10     	; 0x2f54 <nrk_signal_create+0x6c>
    2f4a:	01 96       	adiw	r24, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    2f4c:	80 32       	cpi	r24, 0x20	; 32
    2f4e:	91 05       	cpc	r25, r1
    2f50:	b9 f6       	brne	.-82     	; 0x2f00 <nrk_signal_create+0x18>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    2f52:	8f ef       	ldi	r24, 0xFF	; 255


}
    2f54:	1f 91       	pop	r17
    2f56:	0f 91       	pop	r16
    2f58:	08 95       	ret

00002f5a <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    2f5a:	e0 91 3b 08 	lds	r30, 0x083B
    2f5e:	f0 91 3c 08 	lds	r31, 0x083C
    2f62:	65 85       	ldd	r22, Z+13	; 0x0d
    2f64:	76 85       	ldd	r23, Z+14	; 0x0e
    2f66:	87 85       	ldd	r24, Z+15	; 0x0f
    2f68:	90 89       	ldd	r25, Z+16	; 0x10
}
    2f6a:	08 95       	ret

00002f6c <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    2f6c:	cf 92       	push	r12
    2f6e:	df 92       	push	r13
    2f70:	ef 92       	push	r14
    2f72:	ff 92       	push	r15
    2f74:	0f 93       	push	r16
    2f76:	1f 93       	push	r17
    2f78:	cf 93       	push	r28
    2f7a:	df 93       	push	r29
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    2f7c:	c1 2c       	mov	r12, r1
    2f7e:	d1 2c       	mov	r13, r1
    2f80:	76 01       	movw	r14, r12
    2f82:	c3 94       	inc	r12
    2f84:	08 2e       	mov	r0, r24
    2f86:	04 c0       	rjmp	.+8      	; 0x2f90 <nrk_signal_delete+0x24>
    2f88:	cc 0c       	add	r12, r12
    2f8a:	dd 1c       	adc	r13, r13
    2f8c:	ee 1c       	adc	r14, r14
    2f8e:	ff 1c       	adc	r15, r15
    2f90:	0a 94       	dec	r0
    2f92:	d2 f7       	brpl	.-12     	; 0x2f88 <nrk_signal_delete+0x1c>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    2f94:	40 91 1c 05 	lds	r20, 0x051C
    2f98:	50 91 1d 05 	lds	r21, 0x051D
    2f9c:	60 91 1e 05 	lds	r22, 0x051E
    2fa0:	70 91 1f 05 	lds	r23, 0x051F
    2fa4:	4c 21       	and	r20, r12
    2fa6:	5d 21       	and	r21, r13
    2fa8:	6e 21       	and	r22, r14
    2faa:	7f 21       	and	r23, r15
    2fac:	45 2b       	or	r20, r21
    2fae:	46 2b       	or	r20, r22
    2fb0:	47 2b       	or	r20, r23
    2fb2:	09 f4       	brne	.+2      	; 0x2fb6 <nrk_signal_delete+0x4a>
    2fb4:	60 c0       	rjmp	.+192    	; 0x3076 <nrk_signal_delete+0x10a>
    2fb6:	08 2f       	mov	r16, r24

	nrk_int_disable();
    2fb8:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>
    2fbc:	e7 e5       	ldi	r30, 0x57	; 87
    2fbe:	f7 e0       	ldi	r31, 0x07	; 7
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2fc0:	b7 01       	movw	r22, r14
    2fc2:	a6 01       	movw	r20, r12
    2fc4:	40 95       	com	r20
    2fc6:	50 95       	com	r21
    2fc8:	60 95       	com	r22
    2fca:	70 95       	com	r23
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2fcc:	13 e0       	ldi	r17, 0x03	; 3
    2fce:	df 01       	movw	r26, r30
    2fd0:	11 97       	sbiw	r26, 0x01	; 1

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    2fd2:	8c 91       	ld	r24, X
    2fd4:	8f 3f       	cpi	r24, 0xFF	; 255
    2fd6:	39 f1       	breq	.+78     	; 0x3026 <nrk_signal_delete+0xba>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    2fd8:	84 81       	ldd	r24, Z+4	; 0x04
    2fda:	95 81       	ldd	r25, Z+5	; 0x05
    2fdc:	a6 81       	ldd	r26, Z+6	; 0x06
    2fde:	b7 81       	ldd	r27, Z+7	; 0x07
    2fe0:	8c 15       	cp	r24, r12
    2fe2:	9d 05       	cpc	r25, r13
    2fe4:	ae 05       	cpc	r26, r14
    2fe6:	bf 05       	cpc	r27, r15
    2fe8:	51 f4       	brne	.+20     	; 0x2ffe <nrk_signal_delete+0x92>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    2fea:	10 86       	std	Z+8, r1	; 0x08
    2fec:	11 86       	std	Z+9, r1	; 0x09
    2fee:	12 86       	std	Z+10, r1	; 0x0a
    2ff0:	13 86       	std	Z+11, r1	; 0x0b
    2ff2:	9f 01       	movw	r18, r30
    2ff4:	22 50       	subi	r18, 0x02	; 2
    2ff6:	31 09       	sbc	r19, r1
			nrk_task_TCB[task_ID].event_suspend=0;
    2ff8:	e9 01       	movw	r28, r18
    2ffa:	18 82       	st	Y, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2ffc:	10 83       	st	Z, r17
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2ffe:	84 23       	and	r24, r20
    3000:	95 23       	and	r25, r21
    3002:	a6 23       	and	r26, r22
    3004:	b7 23       	and	r27, r23
    3006:	84 83       	std	Z+4, r24	; 0x04
    3008:	95 83       	std	Z+5, r25	; 0x05
    300a:	a6 83       	std	Z+6, r26	; 0x06
    300c:	b7 83       	std	Z+7, r27	; 0x07
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    300e:	80 85       	ldd	r24, Z+8	; 0x08
    3010:	91 85       	ldd	r25, Z+9	; 0x09
    3012:	a2 85       	ldd	r26, Z+10	; 0x0a
    3014:	b3 85       	ldd	r27, Z+11	; 0x0b
    3016:	84 23       	and	r24, r20
    3018:	95 23       	and	r25, r21
    301a:	a6 23       	and	r26, r22
    301c:	b7 23       	and	r27, r23
    301e:	80 87       	std	Z+8, r24	; 0x08
    3020:	91 87       	std	Z+9, r25	; 0x09
    3022:	a2 87       	std	Z+10, r26	; 0x0a
    3024:	b3 87       	std	Z+11, r27	; 0x0b
    3026:	bb 96       	adiw	r30, 0x2b	; 43
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3028:	d8 e0       	ldi	r29, 0x08	; 8
    302a:	ee 32       	cpi	r30, 0x2E	; 46
    302c:	fd 07       	cpc	r31, r29
    302e:	79 f6       	brne	.-98     	; 0x2fce <nrk_signal_delete+0x62>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    3030:	8e ef       	ldi	r24, 0xFE	; 254
    3032:	9f ef       	ldi	r25, 0xFF	; 255
    3034:	af ef       	ldi	r26, 0xFF	; 255
    3036:	bf ef       	ldi	r27, 0xFF	; 255
    3038:	04 c0       	rjmp	.+8      	; 0x3042 <nrk_signal_delete+0xd6>
    303a:	88 0f       	add	r24, r24
    303c:	99 1f       	adc	r25, r25
    303e:	aa 1f       	adc	r26, r26
    3040:	bb 1f       	adc	r27, r27
    3042:	0a 95       	dec	r16
    3044:	d2 f7       	brpl	.-12     	; 0x303a <nrk_signal_delete+0xce>
    3046:	40 91 1c 05 	lds	r20, 0x051C
    304a:	50 91 1d 05 	lds	r21, 0x051D
    304e:	60 91 1e 05 	lds	r22, 0x051E
    3052:	70 91 1f 05 	lds	r23, 0x051F
    3056:	84 23       	and	r24, r20
    3058:	95 23       	and	r25, r21
    305a:	a6 23       	and	r26, r22
    305c:	b7 23       	and	r27, r23
    305e:	80 93 1c 05 	sts	0x051C, r24
    3062:	90 93 1d 05 	sts	0x051D, r25
    3066:	a0 93 1e 05 	sts	0x051E, r26
    306a:	b0 93 1f 05 	sts	0x051F, r27
	nrk_int_enable();
    306e:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>

	return NRK_OK;
    3072:	81 e0       	ldi	r24, 0x01	; 1
    3074:	01 c0       	rjmp	.+2      	; 0x3078 <nrk_signal_delete+0x10c>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3076:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    3078:	df 91       	pop	r29
    307a:	cf 91       	pop	r28
    307c:	1f 91       	pop	r17
    307e:	0f 91       	pop	r16
    3080:	ff 90       	pop	r15
    3082:	ef 90       	pop	r14
    3084:	df 90       	pop	r13
    3086:	cf 90       	pop	r12
    3088:	08 95       	ret

0000308a <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    308a:	0f 93       	push	r16
    308c:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    308e:	41 e0       	ldi	r20, 0x01	; 1
    3090:	50 e0       	ldi	r21, 0x00	; 0
    3092:	60 e0       	ldi	r22, 0x00	; 0
    3094:	70 e0       	ldi	r23, 0x00	; 0
    3096:	8a 01       	movw	r16, r20
    3098:	9b 01       	movw	r18, r22
    309a:	04 c0       	rjmp	.+8      	; 0x30a4 <nrk_signal_unregister+0x1a>
    309c:	00 0f       	add	r16, r16
    309e:	11 1f       	adc	r17, r17
    30a0:	22 1f       	adc	r18, r18
    30a2:	33 1f       	adc	r19, r19
    30a4:	8a 95       	dec	r24
    30a6:	d2 f7       	brpl	.-12     	; 0x309c <nrk_signal_unregister+0x12>
    30a8:	d9 01       	movw	r26, r18
    30aa:	c8 01       	movw	r24, r16

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    30ac:	e0 91 3b 08 	lds	r30, 0x083B
    30b0:	f0 91 3c 08 	lds	r31, 0x083C
    30b4:	45 85       	ldd	r20, Z+13	; 0x0d
    30b6:	56 85       	ldd	r21, Z+14	; 0x0e
    30b8:	67 85       	ldd	r22, Z+15	; 0x0f
    30ba:	70 89       	ldd	r23, Z+16	; 0x10
    30bc:	04 23       	and	r16, r20
    30be:	15 23       	and	r17, r21
    30c0:	26 23       	and	r18, r22
    30c2:	37 23       	and	r19, r23
    30c4:	01 2b       	or	r16, r17
    30c6:	02 2b       	or	r16, r18
    30c8:	03 2b       	or	r16, r19
    30ca:	d1 f0       	breq	.+52     	; 0x3100 <nrk_signal_unregister+0x76>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    30cc:	80 95       	com	r24
    30ce:	90 95       	com	r25
    30d0:	a0 95       	com	r26
    30d2:	b0 95       	com	r27
    30d4:	48 23       	and	r20, r24
    30d6:	59 23       	and	r21, r25
    30d8:	6a 23       	and	r22, r26
    30da:	7b 23       	and	r23, r27
    30dc:	45 87       	std	Z+13, r20	; 0x0d
    30de:	56 87       	std	Z+14, r21	; 0x0e
    30e0:	67 87       	std	Z+15, r22	; 0x0f
    30e2:	70 8b       	std	Z+16, r23	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    30e4:	41 89       	ldd	r20, Z+17	; 0x11
    30e6:	52 89       	ldd	r21, Z+18	; 0x12
    30e8:	63 89       	ldd	r22, Z+19	; 0x13
    30ea:	74 89       	ldd	r23, Z+20	; 0x14
    30ec:	84 23       	and	r24, r20
    30ee:	95 23       	and	r25, r21
    30f0:	a6 23       	and	r26, r22
    30f2:	b7 23       	and	r27, r23
    30f4:	81 8b       	std	Z+17, r24	; 0x11
    30f6:	92 8b       	std	Z+18, r25	; 0x12
    30f8:	a3 8b       	std	Z+19, r26	; 0x13
    30fa:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    30fc:	81 e0       	ldi	r24, 0x01	; 1
    30fe:	01 c0       	rjmp	.+2      	; 0x3102 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    3100:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    3102:	1f 91       	pop	r17
    3104:	0f 91       	pop	r16
    3106:	08 95       	ret

00003108 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{
    3108:	28 2f       	mov	r18, r24

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    310a:	40 91 1c 05 	lds	r20, 0x051C
    310e:	50 91 1d 05 	lds	r21, 0x051D
    3112:	60 91 1e 05 	lds	r22, 0x051E
    3116:	70 91 1f 05 	lds	r23, 0x051F
    311a:	08 2e       	mov	r0, r24
    311c:	04 c0       	rjmp	.+8      	; 0x3126 <nrk_signal_register+0x1e>
    311e:	76 95       	lsr	r23
    3120:	67 95       	ror	r22
    3122:	57 95       	ror	r21
    3124:	47 95       	ror	r20
    3126:	0a 94       	dec	r0
    3128:	d2 f7       	brpl	.-12     	; 0x311e <nrk_signal_register+0x16>
    312a:	40 ff       	sbrs	r20, 0
    312c:	1d c0       	rjmp	.+58     	; 0x3168 <nrk_signal_register+0x60>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    312e:	e0 91 3b 08 	lds	r30, 0x083B
    3132:	f0 91 3c 08 	lds	r31, 0x083C
    3136:	81 e0       	ldi	r24, 0x01	; 1
    3138:	90 e0       	ldi	r25, 0x00	; 0
    313a:	a0 e0       	ldi	r26, 0x00	; 0
    313c:	b0 e0       	ldi	r27, 0x00	; 0
    313e:	04 c0       	rjmp	.+8      	; 0x3148 <nrk_signal_register+0x40>
    3140:	88 0f       	add	r24, r24
    3142:	99 1f       	adc	r25, r25
    3144:	aa 1f       	adc	r26, r26
    3146:	bb 1f       	adc	r27, r27
    3148:	2a 95       	dec	r18
    314a:	d2 f7       	brpl	.-12     	; 0x3140 <nrk_signal_register+0x38>
    314c:	45 85       	ldd	r20, Z+13	; 0x0d
    314e:	56 85       	ldd	r21, Z+14	; 0x0e
    3150:	67 85       	ldd	r22, Z+15	; 0x0f
    3152:	70 89       	ldd	r23, Z+16	; 0x10
    3154:	84 2b       	or	r24, r20
    3156:	95 2b       	or	r25, r21
    3158:	a6 2b       	or	r26, r22
    315a:	b7 2b       	or	r27, r23
    315c:	85 87       	std	Z+13, r24	; 0x0d
    315e:	96 87       	std	Z+14, r25	; 0x0e
    3160:	a7 87       	std	Z+15, r26	; 0x0f
    3162:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    3164:	81 e0       	ldi	r24, 0x01	; 1
    3166:	08 95       	ret
	}
            
	return NRK_ERROR;
    3168:	8f ef       	ldi	r24, 0xFF	; 255
}
    316a:	08 95       	ret

0000316c <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    316c:	cf 92       	push	r12
    316e:	df 92       	push	r13
    3170:	ef 92       	push	r14
    3172:	ff 92       	push	r15
    3174:	cf 93       	push	r28
	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;
    uint8_t timer;

	sig_mask=SIG(sig_id);
    3176:	c1 2c       	mov	r12, r1
    3178:	d1 2c       	mov	r13, r1
    317a:	76 01       	movw	r14, r12
    317c:	c3 94       	inc	r12
    317e:	04 c0       	rjmp	.+8      	; 0x3188 <nrk_event_signal+0x1c>
    3180:	cc 0c       	add	r12, r12
    3182:	dd 1c       	adc	r13, r13
    3184:	ee 1c       	adc	r14, r14
    3186:	ff 1c       	adc	r15, r15
    3188:	8a 95       	dec	r24
    318a:	d2 f7       	brpl	.-12     	; 0x3180 <nrk_event_signal+0x14>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    318c:	80 91 1c 05 	lds	r24, 0x051C
    3190:	90 91 1d 05 	lds	r25, 0x051D
    3194:	a0 91 1e 05 	lds	r26, 0x051E
    3198:	b0 91 1f 05 	lds	r27, 0x051F
    319c:	8c 21       	and	r24, r12
    319e:	9d 21       	and	r25, r13
    31a0:	ae 21       	and	r26, r14
    31a2:	bf 21       	and	r27, r15
    31a4:	89 2b       	or	r24, r25
    31a6:	8a 2b       	or	r24, r26
    31a8:	8b 2b       	or	r24, r27
    31aa:	11 f4       	brne	.+4      	; 0x31b0 <nrk_event_signal+0x44>
    31ac:	81 e0       	ldi	r24, 0x01	; 1
    31ae:	44 c0       	rjmp	.+136    	; 0x3238 <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    31b0:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>
    31b4:	e5 e5       	ldi	r30, 0x55	; 85
    31b6:	f7 e0       	ldi	r31, 0x07	; 7
    31b8:	a7 e5       	ldi	r26, 0x57	; 87
    31ba:	b7 e0       	ldi	r27, 0x07	; 7

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    31bc:	c0 e0       	ldi	r28, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    31be:	83 e0       	ldi	r24, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    31c0:	90 81       	ld	r25, Z
    31c2:	91 30       	cpi	r25, 0x01	; 1
    31c4:	b9 f4       	brne	.+46     	; 0x31f4 <nrk_event_signal+0x88>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    31c6:	42 85       	ldd	r20, Z+10	; 0x0a
    31c8:	53 85       	ldd	r21, Z+11	; 0x0b
    31ca:	64 85       	ldd	r22, Z+12	; 0x0c
    31cc:	75 85       	ldd	r23, Z+13	; 0x0d
    31ce:	4c 21       	and	r20, r12
    31d0:	5d 21       	and	r21, r13
    31d2:	6e 21       	and	r22, r14
    31d4:	7f 21       	and	r23, r15
    31d6:	45 2b       	or	r20, r21
    31d8:	46 2b       	or	r20, r22
    31da:	47 2b       	or	r20, r23
    31dc:	59 f0       	breq	.+22     	; 0x31f4 <nrk_event_signal+0x88>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    31de:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    31e0:	16 86       	std	Z+14, r1	; 0x0e
    31e2:	17 86       	std	Z+15, r1	; 0x0f
    31e4:	10 8a       	std	Z+16, r1	; 0x10
    31e6:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    31e8:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    31ea:	c2 86       	std	Z+10, r12	; 0x0a
    31ec:	d3 86       	std	Z+11, r13	; 0x0b
    31ee:	e4 86       	std	Z+12, r14	; 0x0c
    31f0:	f5 86       	std	Z+13, r15	; 0x0d
					event_occured=1;
    31f2:	c1 e0       	ldi	r28, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    31f4:	90 81       	ld	r25, Z
    31f6:	92 30       	cpi	r25, 0x02	; 2
    31f8:	a1 f4       	brne	.+40     	; 0x3222 <nrk_event_signal+0xb6>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    31fa:	42 85       	ldd	r20, Z+10	; 0x0a
    31fc:	53 85       	ldd	r21, Z+11	; 0x0b
    31fe:	64 85       	ldd	r22, Z+12	; 0x0c
    3200:	75 85       	ldd	r23, Z+13	; 0x0d
    3202:	4c 15       	cp	r20, r12
    3204:	5d 05       	cpc	r21, r13
    3206:	6e 05       	cpc	r22, r14
    3208:	7f 05       	cpc	r23, r15
    320a:	59 f4       	brne	.+22     	; 0x3222 <nrk_event_signal+0xb6>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    320c:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    320e:	16 86       	std	Z+14, r1	; 0x0e
    3210:	17 86       	std	Z+15, r1	; 0x0f
    3212:	10 8a       	std	Z+16, r1	; 0x10
    3214:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    3216:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    3218:	12 86       	std	Z+10, r1	; 0x0a
    321a:	13 86       	std	Z+11, r1	; 0x0b
    321c:	14 86       	std	Z+12, r1	; 0x0c
    321e:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    3220:	c1 e0       	ldi	r28, 0x01	; 1
    3222:	bb 96       	adiw	r30, 0x2b	; 43
    3224:	9b 96       	adiw	r26, 0x2b	; 43
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3226:	98 e0       	ldi	r25, 0x08	; 8
    3228:	ec 32       	cpi	r30, 0x2C	; 44
    322a:	f9 07       	cpc	r31, r25
    322c:	49 f6       	brne	.-110    	; 0x31c0 <nrk_event_signal+0x54>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    322e:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>
	if(event_occured)
    3232:	c1 11       	cpse	r28, r1
    3234:	05 c0       	rjmp	.+10     	; 0x3240 <nrk_event_signal+0xd4>
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    3236:	82 e0       	ldi	r24, 0x02	; 2
    3238:	0e 94 45 14 	call	0x288a	; 0x288a <_nrk_errno_set>
	return NRK_ERROR;
    323c:	8f ef       	ldi	r24, 0xFF	; 255
    323e:	01 c0       	rjmp	.+2      	; 0x3242 <nrk_event_signal+0xd6>
            			_nrk_set_next_wakeup (timer);
			}	
		else
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
    3240:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    3242:	cf 91       	pop	r28
    3244:	ff 90       	pop	r15
    3246:	ef 90       	pop	r14
    3248:	df 90       	pop	r13
    324a:	cf 90       	pop	r12
    324c:	08 95       	ret

0000324e <nrk_event_wait>:


uint32_t nrk_event_wait(uint32_t event_mask)
{
    324e:	0f 93       	push	r16
    3250:	1f 93       	push	r17

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    3252:	e0 91 3b 08 	lds	r30, 0x083B
    3256:	f0 91 3c 08 	lds	r31, 0x083C
    325a:	05 85       	ldd	r16, Z+13	; 0x0d
    325c:	16 85       	ldd	r17, Z+14	; 0x0e
    325e:	27 85       	ldd	r18, Z+15	; 0x0f
    3260:	30 89       	ldd	r19, Z+16	; 0x10
    3262:	06 23       	and	r16, r22
    3264:	17 23       	and	r17, r23
    3266:	28 23       	and	r18, r24
    3268:	39 23       	and	r19, r25
    326a:	01 15       	cp	r16, r1
    326c:	11 05       	cpc	r17, r1
    326e:	21 05       	cpc	r18, r1
    3270:	31 05       	cpc	r19, r1
    3272:	11 f1       	breq	.+68     	; 0x32b8 <nrk_event_wait+0x6a>
    3274:	dc 01       	movw	r26, r24
    3276:	cb 01       	movw	r24, r22
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    3278:	81 8b       	std	Z+17, r24	; 0x11
    327a:	92 8b       	std	Z+18, r25	; 0x12
    327c:	a3 8b       	std	Z+19, r26	; 0x13
    327e:	b4 8b       	std	Z+20, r27	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    3280:	21 e0       	ldi	r18, 0x01	; 1
    3282:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    3284:	00 90 2b 08 	lds	r0, 0x082B
    3288:	04 c0       	rjmp	.+8      	; 0x3292 <nrk_event_wait+0x44>
    328a:	b6 95       	lsr	r27
    328c:	a7 95       	ror	r26
    328e:	97 95       	ror	r25
    3290:	87 95       	ror	r24
    3292:	0a 94       	dec	r0
    3294:	d2 f7       	brpl	.-12     	; 0x328a <nrk_event_wait+0x3c>
    3296:	80 ff       	sbrs	r24, 0
    3298:	03 c0       	rjmp	.+6      	; 0x32a0 <nrk_event_wait+0x52>
		nrk_wait_until_nw();
    329a:	0e 94 df 1c 	call	0x39be	; 0x39be <nrk_wait_until_nw>
    329e:	04 c0       	rjmp	.+8      	; 0x32a8 <nrk_event_wait+0x5a>
	else
		nrk_wait_until_ticks(0);
    32a0:	80 e0       	ldi	r24, 0x00	; 0
    32a2:	90 e0       	ldi	r25, 0x00	; 0
    32a4:	0e 94 b0 1c 	call	0x3960	; 0x3960 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    32a8:	e0 91 3b 08 	lds	r30, 0x083B
    32ac:	f0 91 3c 08 	lds	r31, 0x083C
    32b0:	01 89       	ldd	r16, Z+17	; 0x11
    32b2:	12 89       	ldd	r17, Z+18	; 0x12
    32b4:	23 89       	ldd	r18, Z+19	; 0x13
    32b6:	34 89       	ldd	r19, Z+20	; 0x14
}
    32b8:	c9 01       	movw	r24, r18
    32ba:	b8 01       	movw	r22, r16
    32bc:	1f 91       	pop	r17
    32be:	0f 91       	pop	r16
    32c0:	08 95       	ret

000032c2 <nrk_sem_create>:
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    32c2:	80 e0       	ldi	r24, 0x00	; 0
    32c4:	90 e0       	ldi	r25, 0x00	; 0
    32c6:	08 95       	ret

000032c8 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    32c8:	21 e0       	ldi	r18, 0x01	; 1
    32ca:	87 52       	subi	r24, 0x27	; 39
    32cc:	98 40       	sbci	r25, 0x08	; 8
    32ce:	09 f4       	brne	.+2      	; 0x32d2 <nrk_get_resource_index+0xa>
    32d0:	20 e0       	ldi	r18, 0x00	; 0
				return id;
	return NRK_ERROR;
}
    32d2:	82 2f       	mov	r24, r18
    32d4:	81 95       	neg	r24
    32d6:	08 95       	ret

000032d8 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    32d8:	0e 94 64 19 	call	0x32c8	; 0x32c8 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    32dc:	8f 3f       	cpi	r24, 0xFF	; 255
    32de:	11 f4       	brne	.+4      	; 0x32e4 <nrk_sem_query+0xc>
    32e0:	81 e0       	ldi	r24, 0x01	; 1
    32e2:	03 c0       	rjmp	.+6      	; 0x32ea <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    32e4:	81 30       	cpi	r24, 0x01	; 1
    32e6:	29 f4       	brne	.+10     	; 0x32f2 <nrk_sem_query+0x1a>
    32e8:	82 e0       	ldi	r24, 0x02	; 2
    32ea:	0e 94 45 14 	call	0x288a	; 0x288a <_nrk_errno_set>
    32ee:	8f ef       	ldi	r24, 0xFF	; 255
    32f0:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    32f2:	99 27       	eor	r25, r25
    32f4:	87 fd       	sbrc	r24, 7
    32f6:	90 95       	com	r25
    32f8:	fc 01       	movw	r30, r24
    32fa:	ee 0f       	add	r30, r30
    32fc:	ff 1f       	adc	r31, r31
    32fe:	8e 0f       	add	r24, r30
    3300:	9f 1f       	adc	r25, r31
    3302:	fc 01       	movw	r30, r24
    3304:	e9 5d       	subi	r30, 0xD9	; 217
    3306:	f7 4f       	sbci	r31, 0xF7	; 247
    3308:	82 81       	ldd	r24, Z+2	; 0x02
}
    330a:	08 95       	ret

0000330c <nrk_sem_pend>:



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    330c:	ef 92       	push	r14
    330e:	ff 92       	push	r15
    3310:	0f 93       	push	r16
    3312:	1f 93       	push	r17
    3314:	cf 93       	push	r28
    3316:	df 93       	push	r29
    3318:	1f 92       	push	r1
    331a:	cd b7       	in	r28, 0x3d	; 61
    331c:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    331e:	0e 94 64 19 	call	0x32c8	; 0x32c8 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3322:	8f 3f       	cpi	r24, 0xFF	; 255
    3324:	11 f4       	brne	.+4      	; 0x332a <nrk_sem_pend+0x1e>
    3326:	81 e0       	ldi	r24, 0x01	; 1
    3328:	03 c0       	rjmp	.+6      	; 0x3330 <nrk_sem_pend+0x24>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    332a:	81 30       	cpi	r24, 0x01	; 1
    332c:	29 f4       	brne	.+10     	; 0x3338 <nrk_sem_pend+0x2c>
    332e:	82 e0       	ldi	r24, 0x02	; 2
    3330:	0e 94 45 14 	call	0x288a	; 0x288a <_nrk_errno_set>
    3334:	8f ef       	ldi	r24, 0xFF	; 255
    3336:	41 c0       	rjmp	.+130    	; 0x33ba <nrk_sem_pend+0xae>
	
	nrk_int_disable();
    3338:	89 83       	std	Y+1, r24	; 0x01
    333a:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    333e:	89 81       	ldd	r24, Y+1	; 0x01
    3340:	e8 2e       	mov	r14, r24
    3342:	ff 24       	eor	r15, r15
    3344:	e7 fc       	sbrc	r14, 7
    3346:	f0 94       	com	r15
    3348:	87 01       	movw	r16, r14
    334a:	00 0f       	add	r16, r16
    334c:	11 1f       	adc	r17, r17
    334e:	f8 01       	movw	r30, r16
    3350:	ee 0d       	add	r30, r14
    3352:	ff 1d       	adc	r31, r15
    3354:	e9 5d       	subi	r30, 0xD9	; 217
    3356:	f7 4f       	sbci	r31, 0xF7	; 247
    3358:	92 81       	ldd	r25, Z+2	; 0x02
    335a:	91 11       	cpse	r25, r1
    335c:	16 c0       	rjmp	.+44     	; 0x338a <nrk_sem_pend+0x7e>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    335e:	e0 91 3b 08 	lds	r30, 0x083B
    3362:	f0 91 3c 08 	lds	r31, 0x083C
    3366:	97 81       	ldd	r25, Z+7	; 0x07
    3368:	92 60       	ori	r25, 0x02	; 2
    336a:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    336c:	99 27       	eor	r25, r25
    336e:	87 fd       	sbrc	r24, 7
    3370:	90 95       	com	r25
    3372:	a9 2f       	mov	r26, r25
    3374:	b9 2f       	mov	r27, r25
    3376:	81 8b       	std	Z+17, r24	; 0x11
    3378:	92 8b       	std	Z+18, r25	; 0x12
    337a:	a3 8b       	std	Z+19, r26	; 0x13
    337c:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    337e:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    3382:	80 e0       	ldi	r24, 0x00	; 0
    3384:	90 e0       	ldi	r25, 0x00	; 0
    3386:	0e 94 b0 1c 	call	0x3960	; 0x3960 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    338a:	0e 0d       	add	r16, r14
    338c:	1f 1d       	adc	r17, r15
    338e:	d8 01       	movw	r26, r16
    3390:	a9 5d       	subi	r26, 0xD9	; 217
    3392:	b7 4f       	sbci	r27, 0xF7	; 247
    3394:	12 96       	adiw	r26, 0x02	; 2
    3396:	8c 91       	ld	r24, X
    3398:	12 97       	sbiw	r26, 0x02	; 2
    339a:	81 50       	subi	r24, 0x01	; 1
    339c:	12 96       	adiw	r26, 0x02	; 2
    339e:	8c 93       	st	X, r24
    33a0:	12 97       	sbiw	r26, 0x02	; 2
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    33a2:	e0 91 3b 08 	lds	r30, 0x083B
    33a6:	f0 91 3c 08 	lds	r31, 0x083C
    33aa:	11 96       	adiw	r26, 0x01	; 1
    33ac:	8c 91       	ld	r24, X
    33ae:	83 87       	std	Z+11, r24	; 0x0b
	nrk_cur_task_TCB->elevated_prio_flag=1;
    33b0:	81 e0       	ldi	r24, 0x01	; 1
    33b2:	84 83       	std	Z+4, r24	; 0x04
	nrk_int_enable();
    33b4:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>

	return NRK_OK;
    33b8:	81 e0       	ldi	r24, 0x01	; 1
}
    33ba:	0f 90       	pop	r0
    33bc:	df 91       	pop	r29
    33be:	cf 91       	pop	r28
    33c0:	1f 91       	pop	r17
    33c2:	0f 91       	pop	r16
    33c4:	ff 90       	pop	r15
    33c6:	ef 90       	pop	r14
    33c8:	08 95       	ret

000033ca <nrk_sem_post>:



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    33ca:	0f 93       	push	r16
    33cc:	1f 93       	push	r17
    33ce:	cf 93       	push	r28
    33d0:	df 93       	push	r29
    33d2:	1f 92       	push	r1
    33d4:	cd b7       	in	r28, 0x3d	; 61
    33d6:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    33d8:	0e 94 64 19 	call	0x32c8	; 0x32c8 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    33dc:	8f 3f       	cpi	r24, 0xFF	; 255
    33de:	11 f4       	brne	.+4      	; 0x33e4 <nrk_sem_post+0x1a>
    33e0:	81 e0       	ldi	r24, 0x01	; 1
    33e2:	03 c0       	rjmp	.+6      	; 0x33ea <nrk_sem_post+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    33e4:	81 30       	cpi	r24, 0x01	; 1
    33e6:	29 f4       	brne	.+10     	; 0x33f2 <nrk_sem_post+0x28>
    33e8:	82 e0       	ldi	r24, 0x02	; 2
    33ea:	0e 94 45 14 	call	0x288a	; 0x288a <_nrk_errno_set>
    33ee:	8f ef       	ldi	r24, 0xFF	; 255
    33f0:	44 c0       	rjmp	.+136    	; 0x347a <nrk_sem_post+0xb0>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    33f2:	48 2f       	mov	r20, r24
    33f4:	55 27       	eor	r21, r21
    33f6:	47 fd       	sbrc	r20, 7
    33f8:	50 95       	com	r21
    33fa:	9a 01       	movw	r18, r20
    33fc:	22 0f       	add	r18, r18
    33fe:	33 1f       	adc	r19, r19
    3400:	24 0f       	add	r18, r20
    3402:	35 1f       	adc	r19, r21
    3404:	89 01       	movw	r16, r18
    3406:	09 5d       	subi	r16, 0xD9	; 217
    3408:	17 4f       	sbci	r17, 0xF7	; 247
    340a:	f8 01       	movw	r30, r16
    340c:	22 81       	ldd	r18, Z+2	; 0x02
    340e:	90 81       	ld	r25, Z
    3410:	29 17       	cp	r18, r25
    3412:	94 f5       	brge	.+100    	; 0x3478 <nrk_sem_post+0xae>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    3414:	89 83       	std	Y+1, r24	; 0x01
    3416:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>

		nrk_sem_list[id].value++;
    341a:	f8 01       	movw	r30, r16
    341c:	92 81       	ldd	r25, Z+2	; 0x02
    341e:	9f 5f       	subi	r25, 0xFF	; 255
    3420:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    3422:	e0 91 3b 08 	lds	r30, 0x083B
    3426:	f0 91 3c 08 	lds	r31, 0x083C
    342a:	14 82       	std	Z+4, r1	; 0x04
    342c:	e5 e5       	ldi	r30, 0x55	; 85
    342e:	f7 e0       	ldi	r31, 0x07	; 7

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    3430:	89 81       	ldd	r24, Y+1	; 0x01
    3432:	99 27       	eor	r25, r25
    3434:	87 fd       	sbrc	r24, 7
    3436:	90 95       	com	r25
    3438:	a9 2f       	mov	r26, r25
    343a:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    343c:	23 e0       	ldi	r18, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    343e:	30 81       	ld	r19, Z
    3440:	32 30       	cpi	r19, 0x02	; 2
    3442:	99 f4       	brne	.+38     	; 0x346a <nrk_sem_post+0xa0>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    3444:	42 85       	ldd	r20, Z+10	; 0x0a
    3446:	53 85       	ldd	r21, Z+11	; 0x0b
    3448:	64 85       	ldd	r22, Z+12	; 0x0c
    344a:	75 85       	ldd	r23, Z+13	; 0x0d
    344c:	48 17       	cp	r20, r24
    344e:	59 07       	cpc	r21, r25
    3450:	6a 07       	cpc	r22, r26
    3452:	7b 07       	cpc	r23, r27
    3454:	51 f4       	brne	.+20     	; 0x346a <nrk_sem_post+0xa0>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3456:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    3458:	16 86       	std	Z+14, r1	; 0x0e
    345a:	17 86       	std	Z+15, r1	; 0x0f
    345c:	10 8a       	std	Z+16, r1	; 0x10
    345e:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    3460:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    3462:	12 86       	std	Z+10, r1	; 0x0a
    3464:	13 86       	std	Z+11, r1	; 0x0b
    3466:	14 86       	std	Z+12, r1	; 0x0c
    3468:	15 86       	std	Z+13, r1	; 0x0d
    346a:	bb 96       	adiw	r30, 0x2b	; 43
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    346c:	38 e0       	ldi	r19, 0x08	; 8
    346e:	ec 32       	cpi	r30, 0x2C	; 44
    3470:	f3 07       	cpc	r31, r19
    3472:	29 f7       	brne	.-54     	; 0x343e <nrk_sem_post+0x74>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    3474:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>
	}
		
return NRK_OK;
    3478:	81 e0       	ldi	r24, 0x01	; 1
}
    347a:	0f 90       	pop	r0
    347c:	df 91       	pop	r29
    347e:	cf 91       	pop	r28
    3480:	1f 91       	pop	r17
    3482:	0f 91       	pop	r16
    3484:	08 95       	ret

00003486 <nrk_sem_delete>:

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    3486:	0e 94 64 19 	call	0x32c8	; 0x32c8 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    348a:	8f 3f       	cpi	r24, 0xFF	; 255
    348c:	11 f4       	brne	.+4      	; 0x3492 <nrk_sem_delete+0xc>
    348e:	81 e0       	ldi	r24, 0x01	; 1
    3490:	03 c0       	rjmp	.+6      	; 0x3498 <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3492:	81 30       	cpi	r24, 0x01	; 1
    3494:	29 f4       	brne	.+10     	; 0x34a0 <nrk_sem_delete+0x1a>
    3496:	82 e0       	ldi	r24, 0x02	; 2
    3498:	0e 94 45 14 	call	0x288a	; 0x288a <_nrk_errno_set>
    349c:	8f ef       	ldi	r24, 0xFF	; 255
    349e:	08 95       	ret

	nrk_sem_list[id].count=-1;
    34a0:	99 27       	eor	r25, r25
    34a2:	87 fd       	sbrc	r24, 7
    34a4:	90 95       	com	r25
    34a6:	fc 01       	movw	r30, r24
    34a8:	ee 0f       	add	r30, r30
    34aa:	ff 1f       	adc	r31, r31
    34ac:	8e 0f       	add	r24, r30
    34ae:	9f 1f       	adc	r25, r31
    34b0:	fc 01       	movw	r30, r24
    34b2:	e9 5d       	subi	r30, 0xD9	; 217
    34b4:	f7 4f       	sbci	r31, 0xF7	; 247
    34b6:	8f ef       	ldi	r24, 0xFF	; 255
    34b8:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    34ba:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    34bc:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    34be:	80 91 3a 08 	lds	r24, 0x083A
    34c2:	81 50       	subi	r24, 0x01	; 1
    34c4:	80 93 3a 08 	sts	0x083A, r24
return NRK_OK;
    34c8:	81 e0       	ldi	r24, 0x01	; 1
}
    34ca:	08 95       	ret

000034cc <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    34cc:	e0 91 30 08 	lds	r30, 0x0830
    34d0:	f0 91 31 08 	lds	r31, 0x0831
}
    34d4:	80 81       	ld	r24, Z
    34d6:	08 95       	ret

000034d8 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    34d8:	e0 91 30 08 	lds	r30, 0x0830
    34dc:	f0 91 31 08 	lds	r31, 0x0831
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    34e0:	30 97       	sbiw	r30, 0x00	; 0
    34e2:	21 f0       	breq	.+8      	; 0x34ec <nrk_print_readyQ+0x14>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    34e4:	03 80       	ldd	r0, Z+3	; 0x03
    34e6:	f4 81       	ldd	r31, Z+4	; 0x04
    34e8:	e0 2d       	mov	r30, r0
    34ea:	fa cf       	rjmp	.-12     	; 0x34e0 <nrk_print_readyQ+0x8>
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    34ec:	08 95       	ret

000034ee <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    34ee:	af 92       	push	r10
    34f0:	bf 92       	push	r11
    34f2:	cf 92       	push	r12
    34f4:	df 92       	push	r13
    34f6:	ef 92       	push	r14
    34f8:	ff 92       	push	r15
    34fa:	0f 93       	push	r16
    34fc:	1f 93       	push	r17
    34fe:	cf 93       	push	r28
    3500:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    3502:	e0 91 4c 07 	lds	r30, 0x074C
    3506:	f0 91 4d 07 	lds	r31, 0x074D
    350a:	30 97       	sbiw	r30, 0x00	; 0
    350c:	09 f4       	brne	.+2      	; 0x3510 <nrk_add_to_readyQ+0x22>
    350e:	94 c0       	rjmp	.+296    	; 0x3638 <nrk_add_to_readyQ+0x14a>
    {
        return;
    }


    NextNode = _head_node;
    3510:	00 91 30 08 	lds	r16, 0x0830
    3514:	10 91 31 08 	lds	r17, 0x0831
    CurNode = _free_node;

    if (_head_node != NULL)
    3518:	01 15       	cp	r16, r1
    351a:	11 05       	cpc	r17, r1
    351c:	09 f4       	brne	.+2      	; 0x3520 <nrk_add_to_readyQ+0x32>
    351e:	4c c0       	rjmp	.+152    	; 0x35b8 <nrk_add_to_readyQ+0xca>
    3520:	d8 01       	movw	r26, r16
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    3522:	4b e2       	ldi	r20, 0x2B	; 43
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
                        nrk_task_TCB[task_ID].task_prio)
    3524:	58 2f       	mov	r21, r24
    3526:	54 03       	mulsu	r21, r20
    3528:	90 01       	movw	r18, r0
    352a:	11 24       	eor	r1, r1
    352c:	22 5b       	subi	r18, 0xB2	; 178
    352e:	38 4f       	sbci	r19, 0xF8	; 248
    3530:	79 01       	movw	r14, r18
    3532:	9a e0       	ldi	r25, 0x0A	; 10
    3534:	e9 0e       	add	r14, r25
    3536:	f1 1c       	adc	r15, r1
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    3538:	69 01       	movw	r12, r18
    353a:	c4 e0       	ldi	r28, 0x04	; 4
    353c:	cc 0e       	add	r12, r28
    353e:	d1 1c       	adc	r13, r1
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
                        nrk_task_TCB[task_ID].task_prio_ceil)
    3540:	59 01       	movw	r10, r18
    3542:	db e0       	ldi	r29, 0x0B	; 11
    3544:	ad 0e       	add	r10, r29
    3546:	b1 1c       	adc	r11, r1
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    3548:	2c 91       	ld	r18, X
    354a:	30 e0       	ldi	r19, 0x00	; 0
    354c:	42 9f       	mul	r20, r18
    354e:	b0 01       	movw	r22, r0
    3550:	43 9f       	mul	r20, r19
    3552:	70 0d       	add	r23, r0
    3554:	11 24       	eor	r1, r1
    3556:	62 5b       	subi	r22, 0xB2	; 178
    3558:	78 4f       	sbci	r23, 0xF8	; 248
    355a:	eb 01       	movw	r28, r22
    355c:	9c 81       	ldd	r25, Y+4	; 0x04
    355e:	99 23       	and	r25, r25
    3560:	29 f0       	breq	.+10     	; 0x356c <nrk_add_to_readyQ+0x7e>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    3562:	5b 85       	ldd	r21, Y+11	; 0x0b
    3564:	e7 01       	movw	r28, r14
    3566:	98 81       	ld	r25, Y
    3568:	59 17       	cp	r21, r25
    356a:	40 f1       	brcs	.+80     	; 0x35bc <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    356c:	e6 01       	movw	r28, r12
    356e:	98 81       	ld	r25, Y
    3570:	99 23       	and	r25, r25
    3572:	69 f0       	breq	.+26     	; 0x358e <nrk_add_to_readyQ+0xa0>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    3574:	42 9f       	mul	r20, r18
    3576:	b0 01       	movw	r22, r0
    3578:	43 9f       	mul	r20, r19
    357a:	70 0d       	add	r23, r0
    357c:	11 24       	eor	r1, r1
    357e:	62 5b       	subi	r22, 0xB2	; 178
    3580:	78 4f       	sbci	r23, 0xF8	; 248
    3582:	eb 01       	movw	r28, r22
    3584:	5a 85       	ldd	r21, Y+10	; 0x0a
    3586:	e5 01       	movw	r28, r10
    3588:	98 81       	ld	r25, Y
    358a:	59 17       	cp	r21, r25
    358c:	b8 f0       	brcs	.+46     	; 0x35bc <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    358e:	42 9f       	mul	r20, r18
    3590:	b0 01       	movw	r22, r0
    3592:	43 9f       	mul	r20, r19
    3594:	70 0d       	add	r23, r0
    3596:	11 24       	eor	r1, r1
    3598:	9b 01       	movw	r18, r22
    359a:	22 5b       	subi	r18, 0xB2	; 178
    359c:	38 4f       	sbci	r19, 0xF8	; 248
    359e:	e9 01       	movw	r28, r18
    35a0:	2a 85       	ldd	r18, Y+10	; 0x0a
    35a2:	e7 01       	movw	r28, r14
    35a4:	98 81       	ld	r25, Y
    35a6:	29 17       	cp	r18, r25
    35a8:	48 f0       	brcs	.+18     	; 0x35bc <nrk_add_to_readyQ+0xce>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    35aa:	13 96       	adiw	r26, 0x03	; 3
    35ac:	0d 90       	ld	r0, X+
    35ae:	bc 91       	ld	r27, X
    35b0:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    35b2:	10 97       	sbiw	r26, 0x00	; 0
    35b4:	49 f6       	brne	.-110    	; 0x3548 <nrk_add_to_readyQ+0x5a>
    35b6:	02 c0       	rjmp	.+4      	; 0x35bc <nrk_add_to_readyQ+0xce>
    35b8:	a0 e0       	ldi	r26, 0x00	; 0
    35ba:	b0 e0       	ldi	r27, 0x00	; 0
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    35bc:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    35be:	c3 81       	ldd	r28, Z+3	; 0x03
    35c0:	d4 81       	ldd	r29, Z+4	; 0x04
    35c2:	d0 93 4d 07 	sts	0x074D, r29
    35c6:	c0 93 4c 07 	sts	0x074C, r28

    if (NextNode == _head_node)
    35ca:	a0 17       	cp	r26, r16
    35cc:	b1 07       	cpc	r27, r17
    35ce:	b1 f4       	brne	.+44     	; 0x35fc <nrk_add_to_readyQ+0x10e>
    {
        //at start
        if (_head_node != NULL)
    35d0:	10 97       	sbiw	r26, 0x00	; 0
    35d2:	49 f0       	breq	.+18     	; 0x35e6 <nrk_add_to_readyQ+0xf8>
        {
            CurNode->Next = _head_node;
    35d4:	b4 83       	std	Z+4, r27	; 0x04
    35d6:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    35d8:	12 82       	std	Z+2, r1	; 0x02
    35da:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    35dc:	12 96       	adiw	r26, 0x02	; 2
    35de:	fc 93       	st	X, r31
    35e0:	ee 93       	st	-X, r30
    35e2:	11 97       	sbiw	r26, 0x01	; 1
    35e4:	06 c0       	rjmp	.+12     	; 0x35f2 <nrk_add_to_readyQ+0x104>
        }
        else
        {
            CurNode->Next = NULL;
    35e6:	14 82       	std	Z+4, r1	; 0x04
    35e8:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    35ea:	12 82       	std	Z+2, r1	; 0x02
    35ec:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    35ee:	fa 83       	std	Y+2, r31	; 0x02
    35f0:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    35f2:	f0 93 31 08 	sts	0x0831, r31
    35f6:	e0 93 30 08 	sts	0x0830, r30
    35fa:	1e c0       	rjmp	.+60     	; 0x3638 <nrk_add_to_readyQ+0x14a>

    }
    else
    {
        if (NextNode != _free_node)
    35fc:	ac 17       	cp	r26, r28
    35fe:	bd 07       	cpc	r27, r29
    3600:	79 f0       	breq	.+30     	; 0x3620 <nrk_add_to_readyQ+0x132>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    3602:	11 96       	adiw	r26, 0x01	; 1
    3604:	8d 91       	ld	r24, X+
    3606:	9c 91       	ld	r25, X
    3608:	12 97       	sbiw	r26, 0x02	; 2
    360a:	92 83       	std	Z+2, r25	; 0x02
    360c:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    360e:	b4 83       	std	Z+4, r27	; 0x04
    3610:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    3612:	11 96       	adiw	r26, 0x01	; 1
    3614:	cd 91       	ld	r28, X+
    3616:	dc 91       	ld	r29, X
    3618:	12 97       	sbiw	r26, 0x02	; 2
    361a:	fc 83       	std	Y+4, r31	; 0x04
    361c:	eb 83       	std	Y+3, r30	; 0x03
    361e:	08 c0       	rjmp	.+16     	; 0x3630 <nrk_add_to_readyQ+0x142>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    3620:	14 82       	std	Z+4, r1	; 0x04
    3622:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    3624:	11 96       	adiw	r26, 0x01	; 1
    3626:	8d 91       	ld	r24, X+
    3628:	9c 91       	ld	r25, X
    362a:	12 97       	sbiw	r26, 0x02	; 2
    362c:	92 83       	std	Z+2, r25	; 0x02
    362e:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    3630:	12 96       	adiw	r26, 0x02	; 2
    3632:	fc 93       	st	X, r31
    3634:	ee 93       	st	-X, r30
    3636:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    3638:	df 91       	pop	r29
    363a:	cf 91       	pop	r28
    363c:	1f 91       	pop	r17
    363e:	0f 91       	pop	r16
    3640:	ff 90       	pop	r15
    3642:	ef 90       	pop	r14
    3644:	df 90       	pop	r13
    3646:	cf 90       	pop	r12
    3648:	bf 90       	pop	r11
    364a:	af 90       	pop	r10
    364c:	08 95       	ret

0000364e <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    364e:	cf 93       	push	r28
    3650:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    3652:	e0 91 30 08 	lds	r30, 0x0830
    3656:	f0 91 31 08 	lds	r31, 0x0831
    365a:	30 97       	sbiw	r30, 0x00	; 0
    365c:	09 f4       	brne	.+2      	; 0x3660 <nrk_rem_from_readyQ+0x12>
    365e:	44 c0       	rjmp	.+136    	; 0x36e8 <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    3660:	99 27       	eor	r25, r25
    3662:	87 fd       	sbrc	r24, 7
    3664:	90 95       	com	r25
    3666:	20 81       	ld	r18, Z
    3668:	30 e0       	ldi	r19, 0x00	; 0
    366a:	28 17       	cp	r18, r24
    366c:	39 07       	cpc	r19, r25
    366e:	81 f4       	brne	.+32     	; 0x3690 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    3670:	a3 81       	ldd	r26, Z+3	; 0x03
    3672:	b4 81       	ldd	r27, Z+4	; 0x04
    3674:	b0 93 31 08 	sts	0x0831, r27
    3678:	a0 93 30 08 	sts	0x0830, r26
        _head_node->Prev = NULL;
    367c:	12 96       	adiw	r26, 0x02	; 2
    367e:	1c 92       	st	X, r1
    3680:	1e 92       	st	-X, r1
    3682:	11 97       	sbiw	r26, 0x01	; 1
    3684:	18 c0       	rjmp	.+48     	; 0x36b6 <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    3686:	03 80       	ldd	r0, Z+3	; 0x03
    3688:	f4 81       	ldd	r31, Z+4	; 0x04
    368a:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    368c:	30 97       	sbiw	r30, 0x00	; 0
    368e:	61 f1       	breq	.+88     	; 0x36e8 <nrk_rem_from_readyQ+0x9a>
    3690:	20 81       	ld	r18, Z
    3692:	30 e0       	ldi	r19, 0x00	; 0
    3694:	28 17       	cp	r18, r24
    3696:	39 07       	cpc	r19, r25
    3698:	b1 f7       	brne	.-20     	; 0x3686 <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    369a:	c1 81       	ldd	r28, Z+1	; 0x01
    369c:	d2 81       	ldd	r29, Z+2	; 0x02
    369e:	83 81       	ldd	r24, Z+3	; 0x03
    36a0:	94 81       	ldd	r25, Z+4	; 0x04
    36a2:	9c 83       	std	Y+4, r25	; 0x04
    36a4:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    36a6:	a3 81       	ldd	r26, Z+3	; 0x03
    36a8:	b4 81       	ldd	r27, Z+4	; 0x04
    36aa:	10 97       	sbiw	r26, 0x00	; 0
    36ac:	21 f0       	breq	.+8      	; 0x36b6 <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    36ae:	12 96       	adiw	r26, 0x02	; 2
    36b0:	dc 93       	st	X, r29
    36b2:	ce 93       	st	-X, r28
    36b4:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    36b6:	a0 91 4c 07 	lds	r26, 0x074C
    36ba:	b0 91 4d 07 	lds	r27, 0x074D
    36be:	10 97       	sbiw	r26, 0x00	; 0
    36c0:	39 f4       	brne	.+14     	; 0x36d0 <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    36c2:	f0 93 4d 07 	sts	0x074D, r31
    36c6:	e0 93 4c 07 	sts	0x074C, r30
        _free_node->Next = NULL;
    36ca:	14 82       	std	Z+4, r1	; 0x04
    36cc:	13 82       	std	Z+3, r1	; 0x03
    36ce:	0a c0       	rjmp	.+20     	; 0x36e4 <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    36d0:	b4 83       	std	Z+4, r27	; 0x04
    36d2:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    36d4:	12 96       	adiw	r26, 0x02	; 2
    36d6:	fc 93       	st	X, r31
    36d8:	ee 93       	st	-X, r30
    36da:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    36dc:	f0 93 4d 07 	sts	0x074D, r31
    36e0:	e0 93 4c 07 	sts	0x074C, r30
    }
    _free_node->Prev = NULL;
    36e4:	12 82       	std	Z+2, r1	; 0x02
    36e6:	11 82       	std	Z+1, r1	; 0x01
}
    36e8:	df 91       	pop	r29
    36ea:	cf 91       	pop	r28
    36ec:	08 95       	ret

000036ee <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    36ee:	ef 92       	push	r14
    36f0:	ff 92       	push	r15
    36f2:	0f 93       	push	r16
    36f4:	1f 93       	push	r17
    36f6:	cf 93       	push	r28
    36f8:	df 93       	push	r29
    36fa:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    36fc:	4b 81       	ldd	r20, Y+3	; 0x03
    36fe:	5c 81       	ldd	r21, Y+4	; 0x04
    3700:	69 81       	ldd	r22, Y+1	; 0x01
    3702:	7a 81       	ldd	r23, Y+2	; 0x02
    3704:	8d 81       	ldd	r24, Y+5	; 0x05
    3706:	9e 81       	ldd	r25, Y+6	; 0x06
    3708:	0e 94 7f 28 	call	0x50fe	; 0x50fe <nrk_task_stk_init>
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    370c:	2f 81       	ldd	r18, Y+7	; 0x07
    370e:	22 23       	and	r18, r18
    3710:	71 f0       	breq	.+28     	; 0x372e <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    3712:	4b 81       	ldd	r20, Y+3	; 0x03
    3714:	5c 81       	ldd	r21, Y+4	; 0x04
    3716:	e1 2c       	mov	r14, r1
    3718:	f1 2c       	mov	r15, r1
    371a:	00 e0       	ldi	r16, 0x00	; 0
    371c:	10 e0       	ldi	r17, 0x00	; 0
    371e:	20 e0       	ldi	r18, 0x00	; 0
    3720:	30 e0       	ldi	r19, 0x00	; 0
    3722:	bc 01       	movw	r22, r24
    3724:	ce 01       	movw	r24, r28
    3726:	0e 94 46 10 	call	0x208c	; 0x208c <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    372a:	1f 82       	std	Y+7, r1	; 0x07
    372c:	0c c0       	rjmp	.+24     	; 0x3746 <nrk_activate_task+0x58>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    372e:	e8 81       	ld	r30, Y
    3730:	2b e2       	ldi	r18, 0x2B	; 43
    3732:	e2 02       	muls	r30, r18
    3734:	f0 01       	movw	r30, r0
    3736:	11 24       	eor	r1, r1
    3738:	e2 5b       	subi	r30, 0xB2	; 178
    373a:	f8 4f       	sbci	r31, 0xF8	; 248
    373c:	21 85       	ldd	r18, Z+9	; 0x09
    373e:	23 30       	cpi	r18, 0x03	; 3
    3740:	b9 f4       	brne	.+46     	; 0x3770 <nrk_activate_task+0x82>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    3742:	91 83       	std	Z+1, r25	; 0x01
    3744:	80 83       	st	Z, r24
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    3746:	e8 81       	ld	r30, Y
    3748:	8b e2       	ldi	r24, 0x2B	; 43
    374a:	e8 02       	muls	r30, r24
    374c:	f0 01       	movw	r30, r0
    374e:	11 24       	eor	r1, r1
    3750:	e2 5b       	subi	r30, 0xB2	; 178
    3752:	f8 4f       	sbci	r31, 0xF8	; 248
    3754:	85 89       	ldd	r24, Z+21	; 0x15
    3756:	96 89       	ldd	r25, Z+22	; 0x16
    3758:	a7 89       	ldd	r26, Z+23	; 0x17
    375a:	b0 8d       	ldd	r27, Z+24	; 0x18
    375c:	89 2b       	or	r24, r25
    375e:	8a 2b       	or	r24, r26
    3760:	8b 2b       	or	r24, r27
    3762:	41 f4       	brne	.+16     	; 0x3774 <nrk_activate_task+0x86>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    3764:	82 e0       	ldi	r24, 0x02	; 2
    3766:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    3768:	88 81       	ld	r24, Y
    376a:	0e 94 77 1a 	call	0x34ee	; 0x34ee <nrk_add_to_readyQ>
    376e:	02 c0       	rjmp	.+4      	; 0x3774 <nrk_activate_task+0x86>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    3770:	8f ef       	ldi	r24, 0xFF	; 255
    3772:	01 c0       	rjmp	.+2      	; 0x3776 <nrk_activate_task+0x88>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    3774:	81 e0       	ldi	r24, 0x01	; 1
}
    3776:	df 91       	pop	r29
    3778:	cf 91       	pop	r28
    377a:	1f 91       	pop	r17
    377c:	0f 91       	pop	r16
    377e:	ff 90       	pop	r15
    3780:	ef 90       	pop	r14
    3782:	08 95       	ret

00003784 <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    3784:	1f 93       	push	r17
    3786:	cf 93       	push	r28
    3788:	df 93       	push	r29
    378a:	cd b7       	in	r28, 0x3d	; 61
    378c:	de b7       	in	r29, 0x3e	; 62
    378e:	28 97       	sbiw	r28, 0x08	; 8
    3790:	0f b6       	in	r0, 0x3f	; 63
    3792:	f8 94       	cli
    3794:	de bf       	out	0x3e, r29	; 62
    3796:	0f be       	out	0x3f, r0	; 63
    3798:	cd bf       	out	0x3d, r28	; 61
    379a:	29 83       	std	Y+1, r18	; 0x01
    379c:	3a 83       	std	Y+2, r19	; 0x02
    379e:	4b 83       	std	Y+3, r20	; 0x03
    37a0:	5c 83       	std	Y+4, r21	; 0x04
    37a2:	6d 83       	std	Y+5, r22	; 0x05
    37a4:	7e 83       	std	Y+6, r23	; 0x06
    37a6:	8f 83       	std	Y+7, r24	; 0x07
    37a8:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    37aa:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    37ae:	0e 94 a9 25 	call	0x4b52	; 0x4b52 <_nrk_os_timer_get>
    37b2:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks_long(&t);
    37b4:	ce 01       	movw	r24, r28
    37b6:	01 96       	adiw	r24, 0x01	; 1
    37b8:	0e 94 d4 1f 	call	0x3fa8	; 0x3fa8 <_nrk_time_to_ticks_long>
    if (nw <= TIME_PAD)
    37bc:	63 30       	cpi	r22, 0x03	; 3
    37be:	71 05       	cpc	r23, r1
    37c0:	98 f0       	brcs	.+38     	; 0x37e8 <nrk_set_next_wakeup+0x64>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    37c2:	e0 91 3b 08 	lds	r30, 0x083B
    37c6:	f0 91 3c 08 	lds	r31, 0x083C
    37ca:	21 2f       	mov	r18, r17
    37cc:	30 e0       	ldi	r19, 0x00	; 0
    37ce:	62 0f       	add	r22, r18
    37d0:	73 1f       	adc	r23, r19
    37d2:	cb 01       	movw	r24, r22
    37d4:	a0 e0       	ldi	r26, 0x00	; 0
    37d6:	b0 e0       	ldi	r27, 0x00	; 0
    37d8:	85 8b       	std	Z+21, r24	; 0x15
    37da:	96 8b       	std	Z+22, r25	; 0x16
    37dc:	a7 8b       	std	Z+23, r26	; 0x17
    37de:	b0 8f       	std	Z+24, r27	; 0x18
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    37e0:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>

    return NRK_OK;
    37e4:	81 e0       	ldi	r24, 0x01	; 1
    37e6:	01 c0       	rjmp	.+2      	; 0x37ea <nrk_set_next_wakeup+0x66>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks_long(&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    37e8:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    37ea:	28 96       	adiw	r28, 0x08	; 8
    37ec:	0f b6       	in	r0, 0x3f	; 63
    37ee:	f8 94       	cli
    37f0:	de bf       	out	0x3e, r29	; 62
    37f2:	0f be       	out	0x3f, r0	; 63
    37f4:	cd bf       	out	0x3d, r28	; 61
    37f6:	df 91       	pop	r29
    37f8:	cf 91       	pop	r28
    37fa:	1f 91       	pop	r17
    37fc:	08 95       	ret

000037fe <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    37fe:	0e 94 52 28 	call	0x50a4	; 0x50a4 <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    3802:	e0 91 3b 08 	lds	r30, 0x083B
    3806:	f0 91 3c 08 	lds	r31, 0x083C
    380a:	85 81       	ldd	r24, Z+5	; 0x05
    380c:	81 11       	cpse	r24, r1
    380e:	f7 cf       	rjmp	.-18     	; 0x37fe <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    3810:	08 95       	ret

00003812 <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    3812:	cf 93       	push	r28
    uint8_t timer;

    nrk_stack_check ();
    3814:	0e 94 34 17 	call	0x2e68	; 0x2e68 <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    3818:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    381c:	e0 91 3b 08 	lds	r30, 0x083B
    3820:	f0 91 3c 08 	lds	r31, 0x083C
    3824:	81 e0       	ldi	r24, 0x01	; 1
    3826:	90 e0       	ldi	r25, 0x00	; 0
    3828:	92 a7       	std	Z+42, r25	; 0x2a
    382a:	81 a7       	std	Z+41, r24	; 0x29
    nrk_cur_task_TCB->suspend_flag = 1;
    382c:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    382e:	0e 94 a9 25 	call	0x4b52	; 0x4b52 <_nrk_os_timer_get>
    3832:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3834:	88 3f       	cpi	r24, 0xF8	; 248
    3836:	80 f4       	brcc	.+32     	; 0x3858 <nrk_wait_until_next_period+0x46>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3838:	0e 94 43 25 	call	0x4a86	; 0x4a86 <_nrk_get_next_wakeup>
    383c:	2c 2f       	mov	r18, r28
    383e:	30 e0       	ldi	r19, 0x00	; 0
    3840:	2f 5f       	subi	r18, 0xFF	; 255
    3842:	3f 4f       	sbci	r19, 0xFF	; 255
    3844:	90 e0       	ldi	r25, 0x00	; 0
    3846:	28 17       	cp	r18, r24
    3848:	39 07       	cpc	r19, r25
    384a:	34 f4       	brge	.+12     	; 0x3858 <nrk_wait_until_next_period+0x46>
        {
            timer += TIME_PAD;
    384c:	82 e0       	ldi	r24, 0x02	; 2
    384e:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    3850:	80 93 c6 05 	sts	0x05C6, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3854:	0e 94 47 25 	call	0x4a8e	; 0x4a8e <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    3858:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    385c:	0e 94 ff 1b 	call	0x37fe	; 0x37fe <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3860:	81 e0       	ldi	r24, 0x01	; 1
    3862:	cf 91       	pop	r28
    3864:	08 95       	ret

00003866 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    3866:	e0 91 3b 08 	lds	r30, 0x083B
    386a:	f0 91 3c 08 	lds	r31, 0x083C
    386e:	80 85       	ldd	r24, Z+8	; 0x08
    3870:	0e 94 27 1b 	call	0x364e	; 0x364e <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    3874:	e0 91 3b 08 	lds	r30, 0x083B
    3878:	f0 91 3c 08 	lds	r31, 0x083C
    387c:	84 e0       	ldi	r24, 0x04	; 4
    387e:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    3880:	0e 94 09 1c 	call	0x3812	; 0x3812 <nrk_wait_until_next_period>
    return NRK_OK;
}
    3884:	81 e0       	ldi	r24, 0x01	; 1
    3886:	08 95       	ret

00003888 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    3888:	cf 93       	push	r28
    388a:	df 93       	push	r29
    388c:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    388e:	0e 94 34 17 	call	0x2e68	; 0x2e68 <nrk_stack_check>

    if (p == 0)
    3892:	20 97       	sbiw	r28, 0x00	; 0
    3894:	11 f4       	brne	.+4      	; 0x389a <nrk_wait_until_next_n_periods+0x12>
        p = 1;
    3896:	c1 e0       	ldi	r28, 0x01	; 1
    3898:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    389a:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    389e:	e0 91 3b 08 	lds	r30, 0x083B
    38a2:	f0 91 3c 08 	lds	r31, 0x083C
    38a6:	81 e0       	ldi	r24, 0x01	; 1
    38a8:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    38aa:	d2 a7       	std	Z+42, r29	; 0x2a
    38ac:	c1 a7       	std	Z+41, r28	; 0x29
    timer = _nrk_os_timer_get ();
    38ae:	0e 94 a9 25 	call	0x4b52	; 0x4b52 <_nrk_os_timer_get>
    38b2:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    38b4:	88 3f       	cpi	r24, 0xF8	; 248
    38b6:	80 f4       	brcc	.+32     	; 0x38d8 <nrk_wait_until_next_n_periods+0x50>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    38b8:	0e 94 43 25 	call	0x4a86	; 0x4a86 <_nrk_get_next_wakeup>
    38bc:	2c 2f       	mov	r18, r28
    38be:	30 e0       	ldi	r19, 0x00	; 0
    38c0:	2f 5f       	subi	r18, 0xFF	; 255
    38c2:	3f 4f       	sbci	r19, 0xFF	; 255
    38c4:	90 e0       	ldi	r25, 0x00	; 0
    38c6:	28 17       	cp	r18, r24
    38c8:	39 07       	cpc	r19, r25
    38ca:	34 f4       	brge	.+12     	; 0x38d8 <nrk_wait_until_next_n_periods+0x50>
        {
            timer += TIME_PAD;
    38cc:	82 e0       	ldi	r24, 0x02	; 2
    38ce:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    38d0:	80 93 c6 05 	sts	0x05C6, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    38d4:	0e 94 47 25 	call	0x4a8e	; 0x4a8e <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    38d8:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    38dc:	0e 94 ff 1b 	call	0x37fe	; 0x37fe <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    38e0:	81 e0       	ldi	r24, 0x01	; 1
    38e2:	df 91       	pop	r29
    38e4:	cf 91       	pop	r28
    38e6:	08 95       	ret

000038e8 <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    38e8:	ef 92       	push	r14
    38ea:	ff 92       	push	r15
    38ec:	0f 93       	push	r16
    38ee:	1f 93       	push	r17
    38f0:	cf 93       	push	r28
    38f2:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    38f4:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    38f8:	e0 91 3b 08 	lds	r30, 0x083B
    38fc:	f0 91 3c 08 	lds	r31, 0x083C
    3900:	81 e0       	ldi	r24, 0x01	; 1
    3902:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    3904:	0e 94 a9 25 	call	0x4b52	; 0x4b52 <_nrk_os_timer_get>
    3908:	c8 2f       	mov	r28, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    390a:	e0 91 3b 08 	lds	r30, 0x083B
    390e:	f0 91 3c 08 	lds	r31, 0x083C
    3912:	e8 2e       	mov	r14, r24
    3914:	f1 2c       	mov	r15, r1
    3916:	c7 01       	movw	r24, r14
    3918:	80 0f       	add	r24, r16
    391a:	91 1f       	adc	r25, r17
    391c:	a0 e0       	ldi	r26, 0x00	; 0
    391e:	b0 e0       	ldi	r27, 0x00	; 0
    3920:	85 8b       	std	Z+21, r24	; 0x15
    3922:	96 8b       	std	Z+22, r25	; 0x16
    3924:	a7 8b       	std	Z+23, r26	; 0x17
    3926:	b0 8f       	std	Z+24, r27	; 0x18

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3928:	c8 3f       	cpi	r28, 0xF8	; 248
    392a:	78 f4       	brcc	.+30     	; 0x394a <nrk_wait_ticks+0x62>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    392c:	0e 94 43 25 	call	0x4a86	; 0x4a86 <_nrk_get_next_wakeup>
    3930:	9f ef       	ldi	r25, 0xFF	; 255
    3932:	e9 1a       	sub	r14, r25
    3934:	f9 0a       	sbc	r15, r25
    3936:	90 e0       	ldi	r25, 0x00	; 0
    3938:	e8 16       	cp	r14, r24
    393a:	f9 06       	cpc	r15, r25
    393c:	34 f4       	brge	.+12     	; 0x394a <nrk_wait_ticks+0x62>
        {
            timer += TIME_PAD;
    393e:	82 e0       	ldi	r24, 0x02	; 2
    3940:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    3942:	80 93 c6 05 	sts	0x05C6, r24
            _nrk_set_next_wakeup (timer);
    3946:	0e 94 47 25 	call	0x4a8e	; 0x4a8e <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    394a:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    394e:	0e 94 ff 1b 	call	0x37fe	; 0x37fe <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3952:	81 e0       	ldi	r24, 0x01	; 1
    3954:	cf 91       	pop	r28
    3956:	1f 91       	pop	r17
    3958:	0f 91       	pop	r16
    395a:	ff 90       	pop	r15
    395c:	ef 90       	pop	r14
    395e:	08 95       	ret

00003960 <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    3960:	cf 93       	push	r28
    3962:	df 93       	push	r29
    3964:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    3966:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    396a:	e0 91 3b 08 	lds	r30, 0x083B
    396e:	f0 91 3c 08 	lds	r31, 0x083C
    3972:	21 e0       	ldi	r18, 0x01	; 1
    3974:	25 83       	std	Z+5, r18	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    3976:	ce 01       	movw	r24, r28
    3978:	a0 e0       	ldi	r26, 0x00	; 0
    397a:	b0 e0       	ldi	r27, 0x00	; 0
    397c:	85 8b       	std	Z+21, r24	; 0x15
    397e:	96 8b       	std	Z+22, r25	; 0x16
    3980:	a7 8b       	std	Z+23, r26	; 0x17
    3982:	b0 8f       	std	Z+24, r27	; 0x18
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    3984:	0e 94 a9 25 	call	0x4b52	; 0x4b52 <_nrk_os_timer_get>
    3988:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    398a:	88 3f       	cpi	r24, 0xF8	; 248
    398c:	80 f4       	brcc	.+32     	; 0x39ae <nrk_wait_until_ticks+0x4e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    398e:	0e 94 43 25 	call	0x4a86	; 0x4a86 <_nrk_get_next_wakeup>
    3992:	2c 2f       	mov	r18, r28
    3994:	30 e0       	ldi	r19, 0x00	; 0
    3996:	2f 5f       	subi	r18, 0xFF	; 255
    3998:	3f 4f       	sbci	r19, 0xFF	; 255
    399a:	90 e0       	ldi	r25, 0x00	; 0
    399c:	28 17       	cp	r18, r24
    399e:	39 07       	cpc	r19, r25
    39a0:	34 f4       	brge	.+12     	; 0x39ae <nrk_wait_until_ticks+0x4e>
        {
            timer += TIME_PAD;
    39a2:	82 e0       	ldi	r24, 0x02	; 2
    39a4:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    39a6:	80 93 c6 05 	sts	0x05C6, r24
            _nrk_set_next_wakeup (timer);
    39aa:	0e 94 47 25 	call	0x4a8e	; 0x4a8e <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    39ae:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    39b2:	0e 94 ff 1b 	call	0x37fe	; 0x37fe <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    39b6:	81 e0       	ldi	r24, 0x01	; 1
    39b8:	df 91       	pop	r29
    39ba:	cf 91       	pop	r28
    39bc:	08 95       	ret

000039be <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    39be:	cf 93       	push	r28
    uint8_t timer;
    nrk_int_disable ();
    39c0:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    39c4:	e0 91 3b 08 	lds	r30, 0x083B
    39c8:	f0 91 3c 08 	lds	r31, 0x083C
    39cc:	81 e0       	ldi	r24, 0x01	; 1
    39ce:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    39d0:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    39d2:	0e 94 a9 25 	call	0x4b52	; 0x4b52 <_nrk_os_timer_get>
    39d6:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    39d8:	88 3f       	cpi	r24, 0xF8	; 248
    39da:	80 f4       	brcc	.+32     	; 0x39fc <nrk_wait_until_nw+0x3e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    39dc:	0e 94 43 25 	call	0x4a86	; 0x4a86 <_nrk_get_next_wakeup>
    39e0:	2c 2f       	mov	r18, r28
    39e2:	30 e0       	ldi	r19, 0x00	; 0
    39e4:	2f 5f       	subi	r18, 0xFF	; 255
    39e6:	3f 4f       	sbci	r19, 0xFF	; 255
    39e8:	90 e0       	ldi	r25, 0x00	; 0
    39ea:	28 17       	cp	r18, r24
    39ec:	39 07       	cpc	r19, r25
    39ee:	34 f4       	brge	.+12     	; 0x39fc <nrk_wait_until_nw+0x3e>
        {
            timer += TIME_PAD;
    39f0:	82 e0       	ldi	r24, 0x02	; 2
    39f2:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    39f4:	80 93 c6 05 	sts	0x05C6, r24
            _nrk_set_next_wakeup (timer);
    39f8:	0e 94 47 25 	call	0x4a8e	; 0x4a8e <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    39fc:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    3a00:	0e 94 ff 1b 	call	0x37fe	; 0x37fe <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3a04:	81 e0       	ldi	r24, 0x01	; 1
    3a06:	cf 91       	pop	r28
    3a08:	08 95       	ret

00003a0a <nrk_wait>:


int8_t nrk_wait (nrk_time_t t)
{
    3a0a:	1f 93       	push	r17
    3a0c:	cf 93       	push	r28
    3a0e:	df 93       	push	r29
    3a10:	cd b7       	in	r28, 0x3d	; 61
    3a12:	de b7       	in	r29, 0x3e	; 62
    3a14:	28 97       	sbiw	r28, 0x08	; 8
    3a16:	0f b6       	in	r0, 0x3f	; 63
    3a18:	f8 94       	cli
    3a1a:	de bf       	out	0x3e, r29	; 62
    3a1c:	0f be       	out	0x3f, r0	; 63
    3a1e:	cd bf       	out	0x3d, r28	; 61
    3a20:	29 83       	std	Y+1, r18	; 0x01
    3a22:	3a 83       	std	Y+2, r19	; 0x02
    3a24:	4b 83       	std	Y+3, r20	; 0x03
    3a26:	5c 83       	std	Y+4, r21	; 0x04
    3a28:	6d 83       	std	Y+5, r22	; 0x05
    3a2a:	7e 83       	std	Y+6, r23	; 0x06
    3a2c:	8f 83       	std	Y+7, r24	; 0x07
    3a2e:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint32_t nw;

    nrk_stack_check ();
    3a30:	0e 94 34 17 	call	0x2e68	; 0x2e68 <nrk_stack_check>

    nrk_int_disable ();
    3a34:	0e 94 57 0f 	call	0x1eae	; 0x1eae <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3a38:	e0 91 3b 08 	lds	r30, 0x083B
    3a3c:	f0 91 3c 08 	lds	r31, 0x083C
    3a40:	81 e0       	ldi	r24, 0x01	; 1
    3a42:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    3a44:	81 e0       	ldi	r24, 0x01	; 1
    3a46:	90 e0       	ldi	r25, 0x00	; 0
    3a48:	92 a7       	std	Z+42, r25	; 0x2a
    3a4a:	81 a7       	std	Z+41, r24	; 0x29
    timer = _nrk_os_timer_get ();
    3a4c:	0e 94 a9 25 	call	0x4b52	; 0x4b52 <_nrk_os_timer_get>
    3a50:	18 2f       	mov	r17, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks_long (&t);
    3a52:	ce 01       	movw	r24, r28
    3a54:	01 96       	adiw	r24, 0x01	; 1
    3a56:	0e 94 d4 1f 	call	0x3fa8	; 0x3fa8 <_nrk_time_to_ticks_long>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    3a5a:	e0 91 3b 08 	lds	r30, 0x083B
    3a5e:	f0 91 3c 08 	lds	r31, 0x083C
    3a62:	dc 01       	movw	r26, r24
    3a64:	cb 01       	movw	r24, r22
    3a66:	81 0f       	add	r24, r17
    3a68:	91 1d       	adc	r25, r1
    3a6a:	a1 1d       	adc	r26, r1
    3a6c:	b1 1d       	adc	r27, r1
    3a6e:	85 8b       	std	Z+21, r24	; 0x15
    3a70:	96 8b       	std	Z+22, r25	; 0x16
    3a72:	a7 8b       	std	Z+23, r26	; 0x17
    3a74:	b0 8f       	std	Z+24, r27	; 0x18
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3a76:	18 3f       	cpi	r17, 0xF8	; 248
    3a78:	80 f4       	brcc	.+32     	; 0x3a9a <nrk_wait+0x90>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3a7a:	0e 94 43 25 	call	0x4a86	; 0x4a86 <_nrk_get_next_wakeup>
    3a7e:	21 2f       	mov	r18, r17
    3a80:	30 e0       	ldi	r19, 0x00	; 0
    3a82:	2f 5f       	subi	r18, 0xFF	; 255
    3a84:	3f 4f       	sbci	r19, 0xFF	; 255
    3a86:	90 e0       	ldi	r25, 0x00	; 0
    3a88:	28 17       	cp	r18, r24
    3a8a:	39 07       	cpc	r19, r25
    3a8c:	34 f4       	brge	.+12     	; 0x3a9a <nrk_wait+0x90>
        {
            timer += TIME_PAD;
    3a8e:	82 e0       	ldi	r24, 0x02	; 2
    3a90:	81 0f       	add	r24, r17
            _nrk_prev_timer_val = timer;
    3a92:	80 93 c6 05 	sts	0x05C6, r24
            _nrk_set_next_wakeup (timer);
    3a96:	0e 94 47 25 	call	0x4a8e	; 0x4a8e <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    3a9a:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    3a9e:	0e 94 ff 1b 	call	0x37fe	; 0x37fe <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3aa2:	81 e0       	ldi	r24, 0x01	; 1
    3aa4:	28 96       	adiw	r28, 0x08	; 8
    3aa6:	0f b6       	in	r0, 0x3f	; 63
    3aa8:	f8 94       	cli
    3aaa:	de bf       	out	0x3e, r29	; 62
    3aac:	0f be       	out	0x3f, r0	; 63
    3aae:	cd bf       	out	0x3d, r28	; 61
    3ab0:	df 91       	pop	r29
    3ab2:	cf 91       	pop	r28
    3ab4:	1f 91       	pop	r17
    3ab6:	08 95       	ret

00003ab8 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    3ab8:	8f 92       	push	r8
    3aba:	9f 92       	push	r9
    3abc:	af 92       	push	r10
    3abe:	bf 92       	push	r11
    3ac0:	cf 92       	push	r12
    3ac2:	df 92       	push	r13
    3ac4:	ef 92       	push	r14
    3ac6:	ff 92       	push	r15
    3ac8:	0f 93       	push	r16
    3aca:	1f 93       	push	r17
    3acc:	cf 93       	push	r28
    3ace:	df 93       	push	r29
    3ad0:	cd b7       	in	r28, 0x3d	; 61
    3ad2:	de b7       	in	r29, 0x3e	; 62
    3ad4:	60 97       	sbiw	r28, 0x10	; 16
    3ad6:	0f b6       	in	r0, 0x3f	; 63
    3ad8:	f8 94       	cli
    3ada:	de bf       	out	0x3e, r29	; 62
    3adc:	0f be       	out	0x3f, r0	; 63
    3ade:	cd bf       	out	0x3d, r28	; 61
    3ae0:	29 87       	std	Y+9, r18	; 0x09
    3ae2:	3a 87       	std	Y+10, r19	; 0x0a
    3ae4:	4b 87       	std	Y+11, r20	; 0x0b
    3ae6:	5c 87       	std	Y+12, r21	; 0x0c
    3ae8:	6d 87       	std	Y+13, r22	; 0x0d
    3aea:	7e 87       	std	Y+14, r23	; 0x0e
    3aec:	8f 87       	std	Y+15, r24	; 0x0f
    3aee:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    3af0:	ce 01       	movw	r24, r28
    3af2:	01 96       	adiw	r24, 0x01	; 1
    3af4:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    3af8:	89 80       	ldd	r8, Y+1	; 0x01
    3afa:	9a 80       	ldd	r9, Y+2	; 0x02
    3afc:	ab 80       	ldd	r10, Y+3	; 0x03
    3afe:	bc 80       	ldd	r11, Y+4	; 0x04
    3b00:	cd 80       	ldd	r12, Y+5	; 0x05
    3b02:	de 80       	ldd	r13, Y+6	; 0x06
    3b04:	ef 80       	ldd	r14, Y+7	; 0x07
    3b06:	f8 84       	ldd	r15, Y+8	; 0x08
    3b08:	09 85       	ldd	r16, Y+9	; 0x09
    3b0a:	1a 85       	ldd	r17, Y+10	; 0x0a
    3b0c:	2b 85       	ldd	r18, Y+11	; 0x0b
    3b0e:	3c 85       	ldd	r19, Y+12	; 0x0c
    3b10:	4d 85       	ldd	r20, Y+13	; 0x0d
    3b12:	5e 85       	ldd	r21, Y+14	; 0x0e
    3b14:	6f 85       	ldd	r22, Y+15	; 0x0f
    3b16:	78 89       	ldd	r23, Y+16	; 0x10
    3b18:	ce 01       	movw	r24, r28
    3b1a:	09 96       	adiw	r24, 0x09	; 9
    3b1c:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    3b20:	8f 3f       	cpi	r24, 0xFF	; 255
    3b22:	61 f0       	breq	.+24     	; 0x3b3c <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    3b24:	29 85       	ldd	r18, Y+9	; 0x09
    3b26:	3a 85       	ldd	r19, Y+10	; 0x0a
    3b28:	4b 85       	ldd	r20, Y+11	; 0x0b
    3b2a:	5c 85       	ldd	r21, Y+12	; 0x0c
    3b2c:	6d 85       	ldd	r22, Y+13	; 0x0d
    3b2e:	7e 85       	ldd	r23, Y+14	; 0x0e
    3b30:	8f 85       	ldd	r24, Y+15	; 0x0f
    3b32:	98 89       	ldd	r25, Y+16	; 0x10
    3b34:	0e 94 05 1d 	call	0x3a0a	; 0x3a0a <nrk_wait>

    return NRK_OK;
    3b38:	81 e0       	ldi	r24, 0x01	; 1
    3b3a:	01 c0       	rjmp	.+2      	; 0x3b3e <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    3b3c:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    3b3e:	60 96       	adiw	r28, 0x10	; 16
    3b40:	0f b6       	in	r0, 0x3f	; 63
    3b42:	f8 94       	cli
    3b44:	de bf       	out	0x3e, r29	; 62
    3b46:	0f be       	out	0x3f, r0	; 63
    3b48:	cd bf       	out	0x3d, r28	; 61
    3b4a:	df 91       	pop	r29
    3b4c:	cf 91       	pop	r28
    3b4e:	1f 91       	pop	r17
    3b50:	0f 91       	pop	r16
    3b52:	ff 90       	pop	r15
    3b54:	ef 90       	pop	r14
    3b56:	df 90       	pop	r13
    3b58:	cf 90       	pop	r12
    3b5a:	bf 90       	pop	r11
    3b5c:	af 90       	pop	r10
    3b5e:	9f 90       	pop	r9
    3b60:	8f 90       	pop	r8
    3b62:	08 95       	ret

00003b64 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    3b64:	e0 91 3b 08 	lds	r30, 0x083B
    3b68:	f0 91 3c 08 	lds	r31, 0x083C
}
    3b6c:	80 85       	ldd	r24, Z+8	; 0x08
    3b6e:	08 95       	ret

00003b70 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    3b70:	0f 93       	push	r16
    3b72:	1f 93       	push	r17
    3b74:	cf 93       	push	r28
    3b76:	df 93       	push	r29
    3b78:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    3b7a:	1c 82       	std	Y+4, r1	; 0x04
    3b7c:	1d 82       	std	Y+5, r1	; 0x05
    3b7e:	1e 82       	std	Y+6, r1	; 0x06
    3b80:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    3b82:	80 91 32 08 	lds	r24, 0x0832
    3b86:	90 91 33 08 	lds	r25, 0x0833
    3b8a:	a0 91 34 08 	lds	r26, 0x0834
    3b8e:	b0 91 35 08 	lds	r27, 0x0835
    3b92:	88 83       	st	Y, r24
    3b94:	99 83       	std	Y+1, r25	; 0x01
    3b96:	aa 83       	std	Y+2, r26	; 0x02
    3b98:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    3b9a:	80 91 36 08 	lds	r24, 0x0836
    3b9e:	90 91 37 08 	lds	r25, 0x0837
    3ba2:	a0 91 38 08 	lds	r26, 0x0838
    3ba6:	b0 91 39 08 	lds	r27, 0x0839
    3baa:	8c 83       	std	Y+4, r24	; 0x04
    3bac:	9d 83       	std	Y+5, r25	; 0x05
    3bae:	ae 83       	std	Y+6, r26	; 0x06
    3bb0:	bf 83       	std	Y+7, r27	; 0x07
 
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    3bb2:	0e 94 a9 25 	call	0x4b52	; 0x4b52 <_nrk_os_timer_get>
    3bb6:	a8 2f       	mov	r26, r24
    3bb8:	b0 e0       	ldi	r27, 0x00	; 0
    3bba:	23 eb       	ldi	r18, 0xB3	; 179
    3bbc:	36 ee       	ldi	r19, 0xE6	; 230
    3bbe:	4e e0       	ldi	r20, 0x0E	; 14
    3bc0:	50 e0       	ldi	r21, 0x00	; 0
    3bc2:	0e 94 81 2a 	call	0x5502	; 0x5502 <__muluhisi3>
    3bc6:	0c 81       	ldd	r16, Y+4	; 0x04
    3bc8:	1d 81       	ldd	r17, Y+5	; 0x05
    3bca:	2e 81       	ldd	r18, Y+6	; 0x06
    3bcc:	3f 81       	ldd	r19, Y+7	; 0x07
    3bce:	dc 01       	movw	r26, r24
    3bd0:	cb 01       	movw	r24, r22
    3bd2:	80 0f       	add	r24, r16
    3bd4:	91 1f       	adc	r25, r17
    3bd6:	a2 1f       	adc	r26, r18
    3bd8:	b3 1f       	adc	r27, r19
    3bda:	8c 83       	std	Y+4, r24	; 0x04
    3bdc:	9d 83       	std	Y+5, r25	; 0x05
    3bde:	ae 83       	std	Y+6, r26	; 0x06
    3be0:	bf 83       	std	Y+7, r27	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    3be2:	8c 81       	ldd	r24, Y+4	; 0x04
    3be4:	9d 81       	ldd	r25, Y+5	; 0x05
    3be6:	ae 81       	ldd	r26, Y+6	; 0x06
    3be8:	bf 81       	ldd	r27, Y+7	; 0x07
    3bea:	81 15       	cp	r24, r1
    3bec:	2a ec       	ldi	r18, 0xCA	; 202
    3bee:	92 07       	cpc	r25, r18
    3bf0:	2a e9       	ldi	r18, 0x9A	; 154
    3bf2:	a2 07       	cpc	r26, r18
    3bf4:	2b e3       	ldi	r18, 0x3B	; 59
    3bf6:	b2 07       	cpc	r27, r18
    3bf8:	98 f0       	brcs	.+38     	; 0x3c20 <nrk_time_get+0xb0>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    3bfa:	9a 5c       	subi	r25, 0xCA	; 202
    3bfc:	aa 49       	sbci	r26, 0x9A	; 154
    3bfe:	bb 43       	sbci	r27, 0x3B	; 59
    3c00:	8c 83       	std	Y+4, r24	; 0x04
    3c02:	9d 83       	std	Y+5, r25	; 0x05
    3c04:	ae 83       	std	Y+6, r26	; 0x06
    3c06:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    3c08:	88 81       	ld	r24, Y
    3c0a:	99 81       	ldd	r25, Y+1	; 0x01
    3c0c:	aa 81       	ldd	r26, Y+2	; 0x02
    3c0e:	bb 81       	ldd	r27, Y+3	; 0x03
    3c10:	01 96       	adiw	r24, 0x01	; 1
    3c12:	a1 1d       	adc	r26, r1
    3c14:	b1 1d       	adc	r27, r1
    3c16:	88 83       	st	Y, r24
    3c18:	99 83       	std	Y+1, r25	; 0x01
    3c1a:	aa 83       	std	Y+2, r26	; 0x02
    3c1c:	bb 83       	std	Y+3, r27	; 0x03
    3c1e:	e1 cf       	rjmp	.-62     	; 0x3be2 <nrk_time_get+0x72>
    }

}
    3c20:	df 91       	pop	r29
    3c22:	cf 91       	pop	r28
    3c24:	1f 91       	pop	r17
    3c26:	0f 91       	pop	r16
    3c28:	08 95       	ret

00003c2a <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    3c2a:	8f 92       	push	r8
    3c2c:	9f 92       	push	r9
    3c2e:	af 92       	push	r10
    3c30:	bf 92       	push	r11
    3c32:	cf 92       	push	r12
    3c34:	df 92       	push	r13
    3c36:	ef 92       	push	r14
    3c38:	ff 92       	push	r15
    3c3a:	0f 93       	push	r16
    3c3c:	1f 93       	push	r17
    3c3e:	cf 93       	push	r28
    3c40:	df 93       	push	r29
    3c42:	cd b7       	in	r28, 0x3d	; 61
    3c44:	de b7       	in	r29, 0x3e	; 62
    3c46:	60 97       	sbiw	r28, 0x10	; 16
    3c48:	0f b6       	in	r0, 0x3f	; 63
    3c4a:	f8 94       	cli
    3c4c:	de bf       	out	0x3e, r29	; 62
    3c4e:	0f be       	out	0x3f, r0	; 63
    3c50:	cd bf       	out	0x3d, r28	; 61
    3c52:	fc 01       	movw	r30, r24
    3c54:	09 83       	std	Y+1, r16	; 0x01
    3c56:	1a 83       	std	Y+2, r17	; 0x02
    3c58:	2b 83       	std	Y+3, r18	; 0x03
    3c5a:	3c 83       	std	Y+4, r19	; 0x04
    3c5c:	4d 83       	std	Y+5, r20	; 0x05
    3c5e:	5e 83       	std	Y+6, r21	; 0x06
    3c60:	6f 83       	std	Y+7, r22	; 0x07
    3c62:	78 87       	std	Y+8, r23	; 0x08
    3c64:	89 86       	std	Y+9, r8	; 0x09
    3c66:	9a 86       	std	Y+10, r9	; 0x0a
    3c68:	ab 86       	std	Y+11, r10	; 0x0b
    3c6a:	bc 86       	std	Y+12, r11	; 0x0c
    3c6c:	cd 86       	std	Y+13, r12	; 0x0d
    3c6e:	de 86       	std	Y+14, r13	; 0x0e
    3c70:	ef 86       	std	Y+15, r14	; 0x0f
    3c72:	f8 8a       	std	Y+16, r15	; 0x10
    3c74:	09 81       	ldd	r16, Y+1	; 0x01
    3c76:	1a 81       	ldd	r17, Y+2	; 0x02
    3c78:	2b 81       	ldd	r18, Y+3	; 0x03
    3c7a:	3c 81       	ldd	r19, Y+4	; 0x04
    3c7c:	4d 81       	ldd	r20, Y+5	; 0x05
    3c7e:	5e 81       	ldd	r21, Y+6	; 0x06
    3c80:	6f 81       	ldd	r22, Y+7	; 0x07
    3c82:	78 85       	ldd	r23, Y+8	; 0x08
    3c84:	c9 84       	ldd	r12, Y+9	; 0x09
    3c86:	da 84       	ldd	r13, Y+10	; 0x0a
    3c88:	eb 84       	ldd	r14, Y+11	; 0x0b
    3c8a:	fc 84       	ldd	r15, Y+12	; 0x0c
    3c8c:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c8e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c90:	af 85       	ldd	r26, Y+15	; 0x0f
    3c92:	b8 89       	ldd	r27, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    3c94:	0c 15       	cp	r16, r12
    3c96:	1d 05       	cpc	r17, r13
    3c98:	2e 05       	cpc	r18, r14
    3c9a:	3f 05       	cpc	r19, r15
    3c9c:	f0 f1       	brcs	.+124    	; 0x3d1a <nrk_time_sub+0xf0>
if(low.secs==high.secs)
    3c9e:	c0 16       	cp	r12, r16
    3ca0:	d1 06       	cpc	r13, r17
    3ca2:	e2 06       	cpc	r14, r18
    3ca4:	f3 06       	cpc	r15, r19
    3ca6:	91 f4       	brne	.+36     	; 0x3ccc <nrk_time_sub+0xa2>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    3ca8:	48 17       	cp	r20, r24
    3caa:	59 07       	cpc	r21, r25
    3cac:	6a 07       	cpc	r22, r26
    3cae:	7b 07       	cpc	r23, r27
    3cb0:	a0 f1       	brcs	.+104    	; 0x3d1a <nrk_time_sub+0xf0>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    3cb2:	48 1b       	sub	r20, r24
    3cb4:	59 0b       	sbc	r21, r25
    3cb6:	6a 0b       	sbc	r22, r26
    3cb8:	7b 0b       	sbc	r23, r27
    3cba:	44 83       	std	Z+4, r20	; 0x04
    3cbc:	55 83       	std	Z+5, r21	; 0x05
    3cbe:	66 83       	std	Z+6, r22	; 0x06
    3cc0:	77 83       	std	Z+7, r23	; 0x07
	result->secs=0;
    3cc2:	10 82       	st	Z, r1
    3cc4:	11 82       	std	Z+1, r1	; 0x01
    3cc6:	12 82       	std	Z+2, r1	; 0x02
    3cc8:	13 82       	std	Z+3, r1	; 0x03
    3cca:	25 c0       	rjmp	.+74     	; 0x3d16 <nrk_time_sub+0xec>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    3ccc:	48 17       	cp	r20, r24
    3cce:	59 07       	cpc	r21, r25
    3cd0:	6a 07       	cpc	r22, r26
    3cd2:	7b 07       	cpc	r23, r27
    3cd4:	80 f4       	brcc	.+32     	; 0x3cf6 <nrk_time_sub+0xcc>
{
	high.secs--;
    3cd6:	01 50       	subi	r16, 0x01	; 1
    3cd8:	11 09       	sbc	r17, r1
    3cda:	21 09       	sbc	r18, r1
    3cdc:	31 09       	sbc	r19, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    3cde:	0c 19       	sub	r16, r12
    3ce0:	1d 09       	sbc	r17, r13
    3ce2:	2e 09       	sbc	r18, r14
    3ce4:	3f 09       	sbc	r19, r15
    3ce6:	00 83       	st	Z, r16
    3ce8:	11 83       	std	Z+1, r17	; 0x01
    3cea:	22 83       	std	Z+2, r18	; 0x02
    3cec:	33 83       	std	Z+3, r19	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    3cee:	56 53       	subi	r21, 0x36	; 54
    3cf0:	65 46       	sbci	r22, 0x65	; 101
    3cf2:	74 4c       	sbci	r23, 0xC4	; 196
    3cf4:	08 c0       	rjmp	.+16     	; 0x3d06 <nrk_time_sub+0xdc>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    3cf6:	0c 19       	sub	r16, r12
    3cf8:	1d 09       	sbc	r17, r13
    3cfa:	2e 09       	sbc	r18, r14
    3cfc:	3f 09       	sbc	r19, r15
    3cfe:	00 83       	st	Z, r16
    3d00:	11 83       	std	Z+1, r17	; 0x01
    3d02:	22 83       	std	Z+2, r18	; 0x02
    3d04:	33 83       	std	Z+3, r19	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    3d06:	48 1b       	sub	r20, r24
    3d08:	59 0b       	sbc	r21, r25
    3d0a:	6a 0b       	sbc	r22, r26
    3d0c:	7b 0b       	sbc	r23, r27
    3d0e:	44 83       	std	Z+4, r20	; 0x04
    3d10:	55 83       	std	Z+5, r21	; 0x05
    3d12:	66 83       	std	Z+6, r22	; 0x06
    3d14:	77 83       	std	Z+7, r23	; 0x07
return NRK_OK;
    3d16:	81 e0       	ldi	r24, 0x01	; 1
    3d18:	01 c0       	rjmp	.+2      	; 0x3d1c <nrk_time_sub+0xf2>
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    3d1a:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    3d1c:	60 96       	adiw	r28, 0x10	; 16
    3d1e:	0f b6       	in	r0, 0x3f	; 63
    3d20:	f8 94       	cli
    3d22:	de bf       	out	0x3e, r29	; 62
    3d24:	0f be       	out	0x3f, r0	; 63
    3d26:	cd bf       	out	0x3d, r28	; 61
    3d28:	df 91       	pop	r29
    3d2a:	cf 91       	pop	r28
    3d2c:	1f 91       	pop	r17
    3d2e:	0f 91       	pop	r16
    3d30:	ff 90       	pop	r15
    3d32:	ef 90       	pop	r14
    3d34:	df 90       	pop	r13
    3d36:	cf 90       	pop	r12
    3d38:	bf 90       	pop	r11
    3d3a:	af 90       	pop	r10
    3d3c:	9f 90       	pop	r9
    3d3e:	8f 90       	pop	r8
    3d40:	08 95       	ret

00003d42 <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    3d42:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    3d44:	44 81       	ldd	r20, Z+4	; 0x04
    3d46:	55 81       	ldd	r21, Z+5	; 0x05
    3d48:	66 81       	ldd	r22, Z+6	; 0x06
    3d4a:	77 81       	ldd	r23, Z+7	; 0x07
    3d4c:	41 15       	cp	r20, r1
    3d4e:	8a ec       	ldi	r24, 0xCA	; 202
    3d50:	58 07       	cpc	r21, r24
    3d52:	8a e9       	ldi	r24, 0x9A	; 154
    3d54:	68 07       	cpc	r22, r24
    3d56:	8b e3       	ldi	r24, 0x3B	; 59
    3d58:	78 07       	cpc	r23, r24
    3d5a:	98 f0       	brcs	.+38     	; 0x3d82 <nrk_time_compact_nanos+0x40>
    {
    t->nano_secs-=NANOS_PER_SEC;
    3d5c:	5a 5c       	subi	r21, 0xCA	; 202
    3d5e:	6a 49       	sbci	r22, 0x9A	; 154
    3d60:	7b 43       	sbci	r23, 0x3B	; 59
    3d62:	44 83       	std	Z+4, r20	; 0x04
    3d64:	55 83       	std	Z+5, r21	; 0x05
    3d66:	66 83       	std	Z+6, r22	; 0x06
    3d68:	77 83       	std	Z+7, r23	; 0x07
    t->secs++;
    3d6a:	80 81       	ld	r24, Z
    3d6c:	91 81       	ldd	r25, Z+1	; 0x01
    3d6e:	a2 81       	ldd	r26, Z+2	; 0x02
    3d70:	b3 81       	ldd	r27, Z+3	; 0x03
    3d72:	01 96       	adiw	r24, 0x01	; 1
    3d74:	a1 1d       	adc	r26, r1
    3d76:	b1 1d       	adc	r27, r1
    3d78:	80 83       	st	Z, r24
    3d7a:	91 83       	std	Z+1, r25	; 0x01
    3d7c:	a2 83       	std	Z+2, r26	; 0x02
    3d7e:	b3 83       	std	Z+3, r27	; 0x03
    3d80:	e1 cf       	rjmp	.-62     	; 0x3d44 <nrk_time_compact_nanos+0x2>
    }
}
    3d82:	08 95       	ret

00003d84 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    3d84:	8f 92       	push	r8
    3d86:	9f 92       	push	r9
    3d88:	af 92       	push	r10
    3d8a:	bf 92       	push	r11
    3d8c:	cf 92       	push	r12
    3d8e:	df 92       	push	r13
    3d90:	ef 92       	push	r14
    3d92:	ff 92       	push	r15
    3d94:	0f 93       	push	r16
    3d96:	1f 93       	push	r17
    3d98:	cf 93       	push	r28
    3d9a:	df 93       	push	r29
    3d9c:	cd b7       	in	r28, 0x3d	; 61
    3d9e:	de b7       	in	r29, 0x3e	; 62
    3da0:	60 97       	sbiw	r28, 0x10	; 16
    3da2:	0f b6       	in	r0, 0x3f	; 63
    3da4:	f8 94       	cli
    3da6:	de bf       	out	0x3e, r29	; 62
    3da8:	0f be       	out	0x3f, r0	; 63
    3daa:	cd bf       	out	0x3d, r28	; 61
    3dac:	09 83       	std	Y+1, r16	; 0x01
    3dae:	1a 83       	std	Y+2, r17	; 0x02
    3db0:	2b 83       	std	Y+3, r18	; 0x03
    3db2:	3c 83       	std	Y+4, r19	; 0x04
    3db4:	4d 83       	std	Y+5, r20	; 0x05
    3db6:	5e 83       	std	Y+6, r21	; 0x06
    3db8:	6f 83       	std	Y+7, r22	; 0x07
    3dba:	78 87       	std	Y+8, r23	; 0x08
    3dbc:	89 86       	std	Y+9, r8	; 0x09
    3dbe:	9a 86       	std	Y+10, r9	; 0x0a
    3dc0:	ab 86       	std	Y+11, r10	; 0x0b
    3dc2:	bc 86       	std	Y+12, r11	; 0x0c
    3dc4:	cd 86       	std	Y+13, r12	; 0x0d
    3dc6:	de 86       	std	Y+14, r13	; 0x0e
    3dc8:	ef 86       	std	Y+15, r14	; 0x0f
    3dca:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    3dcc:	09 85       	ldd	r16, Y+9	; 0x09
    3dce:	1a 85       	ldd	r17, Y+10	; 0x0a
    3dd0:	2b 85       	ldd	r18, Y+11	; 0x0b
    3dd2:	3c 85       	ldd	r19, Y+12	; 0x0c
    3dd4:	49 81       	ldd	r20, Y+1	; 0x01
    3dd6:	5a 81       	ldd	r21, Y+2	; 0x02
    3dd8:	6b 81       	ldd	r22, Y+3	; 0x03
    3dda:	7c 81       	ldd	r23, Y+4	; 0x04
    3ddc:	40 0f       	add	r20, r16
    3dde:	51 1f       	adc	r21, r17
    3de0:	62 1f       	adc	r22, r18
    3de2:	73 1f       	adc	r23, r19
    3de4:	fc 01       	movw	r30, r24
    3de6:	40 83       	st	Z, r20
    3de8:	51 83       	std	Z+1, r21	; 0x01
    3dea:	62 83       	std	Z+2, r22	; 0x02
    3dec:	73 83       	std	Z+3, r23	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    3dee:	0d 85       	ldd	r16, Y+13	; 0x0d
    3df0:	1e 85       	ldd	r17, Y+14	; 0x0e
    3df2:	2f 85       	ldd	r18, Y+15	; 0x0f
    3df4:	38 89       	ldd	r19, Y+16	; 0x10
    3df6:	4d 81       	ldd	r20, Y+5	; 0x05
    3df8:	5e 81       	ldd	r21, Y+6	; 0x06
    3dfa:	6f 81       	ldd	r22, Y+7	; 0x07
    3dfc:	78 85       	ldd	r23, Y+8	; 0x08
    3dfe:	40 0f       	add	r20, r16
    3e00:	51 1f       	adc	r21, r17
    3e02:	62 1f       	adc	r22, r18
    3e04:	73 1f       	adc	r23, r19
    3e06:	44 83       	std	Z+4, r20	; 0x04
    3e08:	55 83       	std	Z+5, r21	; 0x05
    3e0a:	66 83       	std	Z+6, r22	; 0x06
    3e0c:	77 83       	std	Z+7, r23	; 0x07
nrk_time_compact_nanos(result);
    3e0e:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <nrk_time_compact_nanos>
return NRK_OK;
}
    3e12:	81 e0       	ldi	r24, 0x01	; 1
    3e14:	60 96       	adiw	r28, 0x10	; 16
    3e16:	0f b6       	in	r0, 0x3f	; 63
    3e18:	f8 94       	cli
    3e1a:	de bf       	out	0x3e, r29	; 62
    3e1c:	0f be       	out	0x3f, r0	; 63
    3e1e:	cd bf       	out	0x3d, r28	; 61
    3e20:	df 91       	pop	r29
    3e22:	cf 91       	pop	r28
    3e24:	1f 91       	pop	r17
    3e26:	0f 91       	pop	r16
    3e28:	ff 90       	pop	r15
    3e2a:	ef 90       	pop	r14
    3e2c:	df 90       	pop	r13
    3e2e:	cf 90       	pop	r12
    3e30:	bf 90       	pop	r11
    3e32:	af 90       	pop	r10
    3e34:	9f 90       	pop	r9
    3e36:	8f 90       	pop	r8
    3e38:	08 95       	ret

00003e3a <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    3e3a:	e2 e3       	ldi	r30, 0x32	; 50
    3e3c:	f8 e0       	ldi	r31, 0x08	; 8
    3e3e:	60 83       	st	Z, r22
    3e40:	71 83       	std	Z+1, r23	; 0x01
    3e42:	82 83       	std	Z+2, r24	; 0x02
    3e44:	93 83       	std	Z+3, r25	; 0x03
  nrk_system_time.nano_secs=nano_secs;
    3e46:	24 83       	std	Z+4, r18	; 0x04
    3e48:	35 83       	std	Z+5, r19	; 0x05
    3e4a:	46 83       	std	Z+6, r20	; 0x06
    3e4c:	57 83       	std	Z+7, r21	; 0x07
    3e4e:	08 95       	ret

00003e50 <_nrk_time_to_ticks>:
}

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    3e50:	2f 92       	push	r2
    3e52:	3f 92       	push	r3
    3e54:	4f 92       	push	r4
    3e56:	5f 92       	push	r5
    3e58:	6f 92       	push	r6
    3e5a:	7f 92       	push	r7
    3e5c:	8f 92       	push	r8
    3e5e:	9f 92       	push	r9
    3e60:	af 92       	push	r10
    3e62:	bf 92       	push	r11
    3e64:	cf 92       	push	r12
    3e66:	df 92       	push	r13
    3e68:	ef 92       	push	r14
    3e6a:	ff 92       	push	r15
    3e6c:	0f 93       	push	r16
    3e6e:	1f 93       	push	r17
    3e70:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    3e72:	c0 80       	ld	r12, Z
    3e74:	d1 80       	ldd	r13, Z+1	; 0x01
    3e76:	e2 80       	ldd	r14, Z+2	; 0x02
    3e78:	f3 80       	ldd	r15, Z+3	; 0x03
    3e7a:	c1 14       	cp	r12, r1
    3e7c:	d1 04       	cpc	r13, r1
    3e7e:	e1 04       	cpc	r14, r1
    3e80:	f1 04       	cpc	r15, r1
    3e82:	e1 f1       	breq	.+120    	; 0x3efc <_nrk_time_to_ticks+0xac>
{
   tmp=t->nano_secs;
    3e84:	84 81       	ldd	r24, Z+4	; 0x04
    3e86:	95 81       	ldd	r25, Z+5	; 0x05
    3e88:	a6 81       	ldd	r26, Z+6	; 0x06
    3e8a:	b7 81       	ldd	r27, Z+7	; 0x07
   if(t->secs>65) return 0;
    3e8c:	22 e4       	ldi	r18, 0x42	; 66
    3e8e:	c2 16       	cp	r12, r18
    3e90:	d1 04       	cpc	r13, r1
    3e92:	e1 04       	cpc	r14, r1
    3e94:	f1 04       	cpc	r15, r1
    3e96:	f0 f5       	brcc	.+124    	; 0x3f14 <_nrk_time_to_ticks+0xc4>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    3e98:	1c 01       	movw	r2, r24
    3e9a:	2d 01       	movw	r4, r26
    3e9c:	61 2c       	mov	r6, r1
    3e9e:	71 2c       	mov	r7, r1
    3ea0:	43 01       	movw	r8, r6
    3ea2:	e0 e0       	ldi	r30, 0x00	; 0
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    3ea4:	8e 2f       	mov	r24, r30
    3ea6:	90 e0       	ldi	r25, 0x00	; 0
    3ea8:	a0 e0       	ldi	r26, 0x00	; 0
    3eaa:	b0 e0       	ldi	r27, 0x00	; 0
    3eac:	8c 15       	cp	r24, r12
    3eae:	9d 05       	cpc	r25, r13
    3eb0:	ae 05       	cpc	r26, r14
    3eb2:	bf 05       	cpc	r27, r15
    3eb4:	88 f4       	brcc	.+34     	; 0x3ed8 <_nrk_time_to_ticks+0x88>
    3eb6:	91 01       	movw	r18, r2
    3eb8:	a2 01       	movw	r20, r4
    3eba:	b3 01       	movw	r22, r6
    3ebc:	c4 01       	movw	r24, r8
    3ebe:	36 53       	subi	r19, 0x36	; 54
    3ec0:	45 46       	sbci	r20, 0x65	; 101
    3ec2:	54 4c       	sbci	r21, 0xC4	; 196
    3ec4:	6f 4f       	sbci	r22, 0xFF	; 255
    3ec6:	7f 4f       	sbci	r23, 0xFF	; 255
    3ec8:	8f 4f       	sbci	r24, 0xFF	; 255
    3eca:	9f 4f       	sbci	r25, 0xFF	; 255
    3ecc:	19 01       	movw	r2, r18
    3ece:	2a 01       	movw	r4, r20
    3ed0:	3b 01       	movw	r6, r22
    3ed2:	4c 01       	movw	r8, r24
    3ed4:	ef 5f       	subi	r30, 0xFF	; 255
    3ed6:	e6 cf       	rjmp	.-52     	; 0x3ea4 <_nrk_time_to_ticks+0x54>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    3ed8:	83 eb       	ldi	r24, 0xB3	; 179
    3eda:	a8 2e       	mov	r10, r24
    3edc:	96 ee       	ldi	r25, 0xE6	; 230
    3ede:	b9 2e       	mov	r11, r25
    3ee0:	2e e0       	ldi	r18, 0x0E	; 14
    3ee2:	c2 2e       	mov	r12, r18
    3ee4:	d1 2c       	mov	r13, r1
    3ee6:	e1 2c       	mov	r14, r1
    3ee8:	f1 2c       	mov	r15, r1
    3eea:	00 e0       	ldi	r16, 0x00	; 0
    3eec:	10 e0       	ldi	r17, 0x00	; 0
    3eee:	91 01       	movw	r18, r2
    3ef0:	a2 01       	movw	r20, r4
    3ef2:	b3 01       	movw	r22, r6
    3ef4:	c4 01       	movw	r24, r8
    3ef6:	0e 94 c0 2a 	call	0x5580	; 0x5580 <__udivdi3>
    3efa:	0a c0       	rjmp	.+20     	; 0x3f10 <_nrk_time_to_ticks+0xc0>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    3efc:	64 81       	ldd	r22, Z+4	; 0x04
    3efe:	75 81       	ldd	r23, Z+5	; 0x05
    3f00:	86 81       	ldd	r24, Z+6	; 0x06
    3f02:	97 81       	ldd	r25, Z+7	; 0x07
    3f04:	23 eb       	ldi	r18, 0xB3	; 179
    3f06:	36 ee       	ldi	r19, 0xE6	; 230
    3f08:	4e e0       	ldi	r20, 0x0E	; 14
    3f0a:	50 e0       	ldi	r21, 0x00	; 0
    3f0c:	0e 94 9c 2a 	call	0x5538	; 0x5538 <__udivmodsi4>
    3f10:	c9 01       	movw	r24, r18
    3f12:	02 c0       	rjmp	.+4      	; 0x3f18 <_nrk_time_to_ticks+0xc8>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    3f14:	80 e0       	ldi	r24, 0x00	; 0
    3f16:	90 e0       	ldi	r25, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    3f18:	1f 91       	pop	r17
    3f1a:	0f 91       	pop	r16
    3f1c:	ff 90       	pop	r15
    3f1e:	ef 90       	pop	r14
    3f20:	df 90       	pop	r13
    3f22:	cf 90       	pop	r12
    3f24:	bf 90       	pop	r11
    3f26:	af 90       	pop	r10
    3f28:	9f 90       	pop	r9
    3f2a:	8f 90       	pop	r8
    3f2c:	7f 90       	pop	r7
    3f2e:	6f 90       	pop	r6
    3f30:	5f 90       	pop	r5
    3f32:	4f 90       	pop	r4
    3f34:	3f 90       	pop	r3
    3f36:	2f 90       	pop	r2
    3f38:	08 95       	ret

00003f3a <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    3f3a:	cf 92       	push	r12
    3f3c:	df 92       	push	r13
    3f3e:	ef 92       	push	r14
    3f40:	ff 92       	push	r15
    3f42:	cf 93       	push	r28
    3f44:	df 93       	push	r29
    3f46:	cd b7       	in	r28, 0x3d	; 61
    3f48:	de b7       	in	r29, 0x3e	; 62
    3f4a:	28 97       	sbiw	r28, 0x08	; 8
    3f4c:	0f b6       	in	r0, 0x3f	; 63
    3f4e:	f8 94       	cli
    3f50:	de bf       	out	0x3e, r29	; 62
    3f52:	0f be       	out	0x3f, r0	; 63
    3f54:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    3f56:	6b 01       	movw	r12, r22
    3f58:	7c 01       	movw	r14, r24
    3f5a:	2a e0       	ldi	r18, 0x0A	; 10
    3f5c:	f6 94       	lsr	r15
    3f5e:	e7 94       	ror	r14
    3f60:	d7 94       	ror	r13
    3f62:	c7 94       	ror	r12
    3f64:	2a 95       	dec	r18
    3f66:	d1 f7       	brne	.-12     	; 0x3f5c <_nrk_ticks_to_time+0x22>
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    3f68:	c9 82       	std	Y+1, r12	; 0x01
    3f6a:	da 82       	std	Y+2, r13	; 0x02
    3f6c:	eb 82       	std	Y+3, r14	; 0x03
    3f6e:	fc 82       	std	Y+4, r15	; 0x04
nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    3f70:	9b 01       	movw	r18, r22
    3f72:	ac 01       	movw	r20, r24
    3f74:	33 70       	andi	r19, 0x03	; 3
    3f76:	44 27       	eor	r20, r20
    3f78:	55 27       	eor	r21, r21
    3f7a:	63 eb       	ldi	r22, 0xB3	; 179
    3f7c:	76 ee       	ldi	r23, 0xE6	; 230
    3f7e:	8e e0       	ldi	r24, 0x0E	; 14
    3f80:	90 e0       	ldi	r25, 0x00	; 0
    3f82:	0e 94 8c 2a 	call	0x5518	; 0x5518 <__mulsi3>

return t;
    3f86:	2c 2d       	mov	r18, r12
    3f88:	3a 81       	ldd	r19, Y+2	; 0x02
    3f8a:	4b 81       	ldd	r20, Y+3	; 0x03
    3f8c:	5c 81       	ldd	r21, Y+4	; 0x04
}
    3f8e:	28 96       	adiw	r28, 0x08	; 8
    3f90:	0f b6       	in	r0, 0x3f	; 63
    3f92:	f8 94       	cli
    3f94:	de bf       	out	0x3e, r29	; 62
    3f96:	0f be       	out	0x3f, r0	; 63
    3f98:	cd bf       	out	0x3d, r28	; 61
    3f9a:	df 91       	pop	r29
    3f9c:	cf 91       	pop	r28
    3f9e:	ff 90       	pop	r15
    3fa0:	ef 90       	pop	r14
    3fa2:	df 90       	pop	r13
    3fa4:	cf 90       	pop	r12
    3fa6:	08 95       	ret

00003fa8 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    3fa8:	2f 92       	push	r2
    3faa:	3f 92       	push	r3
    3fac:	4f 92       	push	r4
    3fae:	5f 92       	push	r5
    3fb0:	6f 92       	push	r6
    3fb2:	7f 92       	push	r7
    3fb4:	8f 92       	push	r8
    3fb6:	9f 92       	push	r9
    3fb8:	af 92       	push	r10
    3fba:	bf 92       	push	r11
    3fbc:	cf 92       	push	r12
    3fbe:	df 92       	push	r13
    3fc0:	ef 92       	push	r14
    3fc2:	ff 92       	push	r15
    3fc4:	0f 93       	push	r16
    3fc6:	1f 93       	push	r17
    3fc8:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    3fca:	c0 80       	ld	r12, Z
    3fcc:	d1 80       	ldd	r13, Z+1	; 0x01
    3fce:	e2 80       	ldd	r14, Z+2	; 0x02
    3fd0:	f3 80       	ldd	r15, Z+3	; 0x03
    3fd2:	c1 14       	cp	r12, r1
    3fd4:	d1 04       	cpc	r13, r1
    3fd6:	e1 04       	cpc	r14, r1
    3fd8:	f1 04       	cpc	r15, r1
    3fda:	b9 f1       	breq	.+110    	; 0x404a <_nrk_time_to_ticks_long+0xa2>
{
   tmp=t->nano_secs;
    3fdc:	84 81       	ldd	r24, Z+4	; 0x04
    3fde:	95 81       	ldd	r25, Z+5	; 0x05
    3fe0:	a6 81       	ldd	r26, Z+6	; 0x06
    3fe2:	b7 81       	ldd	r27, Z+7	; 0x07
    3fe4:	1c 01       	movw	r2, r24
    3fe6:	2d 01       	movw	r4, r26
    3fe8:	61 2c       	mov	r6, r1
    3fea:	71 2c       	mov	r7, r1
    3fec:	43 01       	movw	r8, r6
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    3fee:	e0 e0       	ldi	r30, 0x00	; 0
    3ff0:	8e 2f       	mov	r24, r30
    3ff2:	90 e0       	ldi	r25, 0x00	; 0
    3ff4:	a0 e0       	ldi	r26, 0x00	; 0
    3ff6:	b0 e0       	ldi	r27, 0x00	; 0
    3ff8:	8c 15       	cp	r24, r12
    3ffa:	9d 05       	cpc	r25, r13
    3ffc:	ae 05       	cpc	r26, r14
    3ffe:	bf 05       	cpc	r27, r15
    4000:	88 f4       	brcc	.+34     	; 0x4024 <_nrk_time_to_ticks_long+0x7c>
    4002:	91 01       	movw	r18, r2
    4004:	a2 01       	movw	r20, r4
    4006:	b3 01       	movw	r22, r6
    4008:	c4 01       	movw	r24, r8
    400a:	36 53       	subi	r19, 0x36	; 54
    400c:	45 46       	sbci	r20, 0x65	; 101
    400e:	54 4c       	sbci	r21, 0xC4	; 196
    4010:	6f 4f       	sbci	r22, 0xFF	; 255
    4012:	7f 4f       	sbci	r23, 0xFF	; 255
    4014:	8f 4f       	sbci	r24, 0xFF	; 255
    4016:	9f 4f       	sbci	r25, 0xFF	; 255
    4018:	19 01       	movw	r2, r18
    401a:	2a 01       	movw	r4, r20
    401c:	3b 01       	movw	r6, r22
    401e:	4c 01       	movw	r8, r24
    4020:	ef 5f       	subi	r30, 0xFF	; 255
    4022:	e6 cf       	rjmp	.-52     	; 0x3ff0 <_nrk_time_to_ticks_long+0x48>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4024:	83 eb       	ldi	r24, 0xB3	; 179
    4026:	a8 2e       	mov	r10, r24
    4028:	96 ee       	ldi	r25, 0xE6	; 230
    402a:	b9 2e       	mov	r11, r25
    402c:	2e e0       	ldi	r18, 0x0E	; 14
    402e:	c2 2e       	mov	r12, r18
    4030:	d1 2c       	mov	r13, r1
    4032:	e1 2c       	mov	r14, r1
    4034:	f1 2c       	mov	r15, r1
    4036:	00 e0       	ldi	r16, 0x00	; 0
    4038:	10 e0       	ldi	r17, 0x00	; 0
    403a:	91 01       	movw	r18, r2
    403c:	a2 01       	movw	r20, r4
    403e:	b3 01       	movw	r22, r6
    4040:	c4 01       	movw	r24, r8
    4042:	0e 94 c0 2a 	call	0x5580	; 0x5580 <__udivdi3>
    4046:	ca 01       	movw	r24, r20
    4048:	0b c0       	rjmp	.+22     	; 0x4060 <_nrk_time_to_ticks_long+0xb8>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    404a:	64 81       	ldd	r22, Z+4	; 0x04
    404c:	75 81       	ldd	r23, Z+5	; 0x05
    404e:	86 81       	ldd	r24, Z+6	; 0x06
    4050:	97 81       	ldd	r25, Z+7	; 0x07
    4052:	23 eb       	ldi	r18, 0xB3	; 179
    4054:	36 ee       	ldi	r19, 0xE6	; 230
    4056:	4e e0       	ldi	r20, 0x0E	; 14
    4058:	50 e0       	ldi	r21, 0x00	; 0
    405a:	0e 94 9c 2a 	call	0x5538	; 0x5538 <__udivmodsi4>
    405e:	ca 01       	movw	r24, r20
}
return ticks;
}
    4060:	b9 01       	movw	r22, r18
    4062:	1f 91       	pop	r17
    4064:	0f 91       	pop	r16
    4066:	ff 90       	pop	r15
    4068:	ef 90       	pop	r14
    406a:	df 90       	pop	r13
    406c:	cf 90       	pop	r12
    406e:	bf 90       	pop	r11
    4070:	af 90       	pop	r10
    4072:	9f 90       	pop	r9
    4074:	8f 90       	pop	r8
    4076:	7f 90       	pop	r7
    4078:	6f 90       	pop	r6
    407a:	5f 90       	pop	r5
    407c:	4f 90       	pop	r4
    407e:	3f 90       	pop	r3
    4080:	2f 90       	pop	r2
    4082:	08 95       	ret

00004084 <nrk_idle_task>:
{
  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    4084:	c1 e0       	ldi	r28, 0x01	; 1
{
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{
  nrk_stack_check(); 
    4086:	0e 94 34 17 	call	0x2e68	; 0x2e68 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    408a:	0e 94 43 25 	call	0x4a86	; 0x4a86 <_nrk_get_next_wakeup>
    408e:	84 30       	cpi	r24, 0x04	; 4
    4090:	10 f4       	brcc	.+4      	; 0x4096 <nrk_idle_task+0x12>
    {
	    _nrk_cpu_state=CPU_IDLE;
    4092:	c0 93 2f 08 	sts	0x082F, r28
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    4096:	0e 94 52 28 	call	0x50a4	; 0x50a4 <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    409a:	80 91 5e 06 	lds	r24, 0x065E
    409e:	85 35       	cpi	r24, 0x55	; 85
    40a0:	19 f0       	breq	.+6      	; 0x40a8 <nrk_idle_task+0x24>
    40a2:	88 e0       	ldi	r24, 0x08	; 8
    40a4:	0e 94 ad 15 	call	0x2b5a	; 0x2b5a <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    40a8:	80 91 7e 41 	lds	r24, 0x417E
    40ac:	85 35       	cpi	r24, 0x55	; 85
    40ae:	59 f3       	breq	.-42     	; 0x4086 <nrk_idle_task+0x2>
    40b0:	88 e0       	ldi	r24, 0x08	; 8
    40b2:	0e 94 ad 15 	call	0x2b5a	; 0x2b5a <nrk_error_add>
    40b6:	e7 cf       	rjmp	.-50     	; 0x4086 <nrk_idle_task+0x2>

000040b8 <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    40b8:	2f 92       	push	r2
    40ba:	3f 92       	push	r3
    40bc:	4f 92       	push	r4
    40be:	5f 92       	push	r5
    40c0:	6f 92       	push	r6
    40c2:	7f 92       	push	r7
    40c4:	8f 92       	push	r8
    40c6:	9f 92       	push	r9
    40c8:	af 92       	push	r10
    40ca:	bf 92       	push	r11
    40cc:	cf 92       	push	r12
    40ce:	df 92       	push	r13
    40d0:	ef 92       	push	r14
    40d2:	ff 92       	push	r15
    40d4:	0f 93       	push	r16
    40d6:	1f 93       	push	r17
    40d8:	cf 93       	push	r28
    40da:	df 93       	push	r29
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    nrk_int_enable();   // this should be removed...  Not needed
    40dc:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <nrk_int_enable>
#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_precision_os_timer_reset();
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    40e0:	8a ef       	ldi	r24, 0xFA	; 250
    40e2:	0e 94 47 25 	call	0x4a8e	; 0x4a8e <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    40e6:	0e 94 43 28 	call	0x5086	; 0x5086 <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    40ea:	0e 94 11 23 	call	0x4622	; 0x4622 <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    40ee:	c0 91 c6 05 	lds	r28, 0x05C6
    40f2:	ac 2f       	mov	r26, r28
    40f4:	b0 e0       	ldi	r27, 0x00	; 0
    40f6:	23 eb       	ldi	r18, 0xB3	; 179
    40f8:	36 ee       	ldi	r19, 0xE6	; 230
    40fa:	4e e0       	ldi	r20, 0x0E	; 14
    40fc:	50 e0       	ldi	r21, 0x00	; 0
    40fe:	0e 94 81 2a 	call	0x5502	; 0x5502 <__muluhisi3>
    4102:	00 91 36 08 	lds	r16, 0x0836
    4106:	10 91 37 08 	lds	r17, 0x0837
    410a:	20 91 38 08 	lds	r18, 0x0838
    410e:	30 91 39 08 	lds	r19, 0x0839
    4112:	6b 01       	movw	r12, r22
    4114:	7c 01       	movw	r14, r24
    4116:	c0 0e       	add	r12, r16
    4118:	d1 1e       	adc	r13, r17
    411a:	e2 1e       	adc	r14, r18
    411c:	f3 1e       	adc	r15, r19
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    411e:	c7 01       	movw	r24, r14
    4120:	b6 01       	movw	r22, r12
    4122:	23 eb       	ldi	r18, 0xB3	; 179
    4124:	36 ee       	ldi	r19, 0xE6	; 230
    4126:	4e e0       	ldi	r20, 0x0E	; 14
    4128:	50 e0       	ldi	r21, 0x00	; 0
    412a:	0e 94 9c 2a 	call	0x5538	; 0x5538 <__udivmodsi4>
    412e:	c6 1a       	sub	r12, r22
    4130:	d7 0a       	sbc	r13, r23
    4132:	e8 0a       	sbc	r14, r24
    4134:	f9 0a       	sbc	r15, r25
    4136:	c0 92 36 08 	sts	0x0836, r12
    413a:	d0 92 37 08 	sts	0x0837, r13
    413e:	e0 92 38 08 	sts	0x0838, r14
    4142:	f0 92 39 08 	sts	0x0839, r15

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    4146:	e0 91 3b 08 	lds	r30, 0x083B
    414a:	f0 91 3c 08 	lds	r31, 0x083C
    414e:	80 85       	ldd	r24, Z+8	; 0x08
    4150:	81 11       	cpse	r24, r1
    4152:	30 c0       	rjmp	.+96     	; 0x41b4 <_nrk_scheduler+0xfc>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    4154:	80 91 2f 08 	lds	r24, 0x082F
    4158:	82 30       	cpi	r24, 0x02	; 2
    415a:	19 f4       	brne	.+6      	; 0x4162 <_nrk_scheduler+0xaa>
    415c:	8c 2f       	mov	r24, r28
    415e:	0e 94 3b 11 	call	0x2276	; 0x2276 <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    4162:	e0 91 3b 08 	lds	r30, 0x083B
    4166:	f0 91 3c 08 	lds	r31, 0x083C
    416a:	60 91 c6 05 	lds	r22, 0x05C6
    416e:	80 85       	ldd	r24, Z+8	; 0x08
    4170:	0e 94 a3 11 	call	0x2346	; 0x2346 <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    4174:	e0 91 3b 08 	lds	r30, 0x083B
    4178:	f0 91 3c 08 	lds	r31, 0x083C
    417c:	60 e0       	ldi	r22, 0x00	; 0
    417e:	80 85       	ldd	r24, Z+8	; 0x08
    4180:	0e 94 e0 11 	call	0x23c0	; 0x23c0 <_nrk_stats_task_suspend>
    4184:	80 91 36 08 	lds	r24, 0x0836
    4188:	90 91 37 08 	lds	r25, 0x0837
    418c:	a0 91 38 08 	lds	r26, 0x0838
    4190:	b0 91 39 08 	lds	r27, 0x0839
    4194:	00 91 32 08 	lds	r16, 0x0832
    4198:	10 91 33 08 	lds	r17, 0x0833
    419c:	20 91 34 08 	lds	r18, 0x0834
    41a0:	30 91 35 08 	lds	r19, 0x0835

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    41a4:	53 eb       	ldi	r21, 0xB3	; 179
    41a6:	45 2e       	mov	r4, r21
    41a8:	56 ee       	ldi	r21, 0xE6	; 230
    41aa:	55 2e       	mov	r5, r21
    41ac:	5e e0       	ldi	r21, 0x0E	; 14
    41ae:	65 2e       	mov	r6, r21
    41b0:	71 2c       	mov	r7, r1
    41b2:	07 c0       	rjmp	.+14     	; 0x41c2 <_nrk_scheduler+0x10a>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    41b4:	95 81       	ldd	r25, Z+5	; 0x05
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    41b6:	6c 2f       	mov	r22, r28
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    41b8:	91 11       	cpse	r25, r1
    41ba:	e2 cf       	rjmp	.-60     	; 0x4180 <_nrk_scheduler+0xc8>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    41bc:	0e 94 a3 11 	call	0x2346	; 0x2346 <_nrk_stats_task_preempted>
    41c0:	e1 cf       	rjmp	.-62     	; 0x4184 <_nrk_scheduler+0xcc>
    41c2:	48 01       	movw	r8, r16
    41c4:	59 01       	movw	r10, r18
    41c6:	4f ef       	ldi	r20, 0xFF	; 255
    41c8:	84 1a       	sub	r8, r20
    41ca:	94 0a       	sbc	r9, r20
    41cc:	a4 0a       	sbc	r10, r20
    41ce:	b4 0a       	sbc	r11, r20
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    41d0:	81 15       	cp	r24, r1
    41d2:	5a ec       	ldi	r21, 0xCA	; 202
    41d4:	95 07       	cpc	r25, r21
    41d6:	5a e9       	ldi	r21, 0x9A	; 154
    41d8:	a5 07       	cpc	r26, r21
    41da:	5b e3       	ldi	r21, 0x3B	; 59
    41dc:	b5 07       	cpc	r27, r21
    41de:	c8 f0       	brcs	.+50     	; 0x4212 <__stack+0x13>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    41e0:	6c 01       	movw	r12, r24
    41e2:	7d 01       	movw	r14, r26
    41e4:	2a ec       	ldi	r18, 0xCA	; 202
    41e6:	d2 1a       	sub	r13, r18
    41e8:	2a e9       	ldi	r18, 0x9A	; 154
    41ea:	e2 0a       	sbc	r14, r18
    41ec:	2b e3       	ldi	r18, 0x3B	; 59
    41ee:	f2 0a       	sbc	r15, r18
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    41f0:	c7 01       	movw	r24, r14
    41f2:	b6 01       	movw	r22, r12
    41f4:	a3 01       	movw	r20, r6
    41f6:	92 01       	movw	r18, r4
    41f8:	0e 94 9c 2a 	call	0x5538	; 0x5538 <__udivmodsi4>
    41fc:	a7 01       	movw	r20, r14
    41fe:	96 01       	movw	r18, r12
    4200:	26 1b       	sub	r18, r22
    4202:	37 0b       	sbc	r19, r23
    4204:	48 0b       	sbc	r20, r24
    4206:	59 0b       	sbc	r21, r25
    4208:	da 01       	movw	r26, r20
    420a:	c9 01       	movw	r24, r18
    420c:	95 01       	movw	r18, r10
    420e:	84 01       	movw	r16, r8
    4210:	d8 cf       	rjmp	.-80     	; 0x41c2 <_nrk_scheduler+0x10a>
    4212:	80 93 36 08 	sts	0x0836, r24
    4216:	90 93 37 08 	sts	0x0837, r25
    421a:	a0 93 38 08 	sts	0x0838, r26
    421e:	b0 93 39 08 	sts	0x0839, r27
    4222:	00 93 32 08 	sts	0x0832, r16
    4226:	10 93 33 08 	sts	0x0833, r17
    422a:	20 93 34 08 	sts	0x0834, r18
    422e:	30 93 35 08 	sts	0x0835, r19
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    4232:	e0 91 3b 08 	lds	r30, 0x083B
    4236:	f0 91 3c 08 	lds	r31, 0x083C
    423a:	85 81       	ldd	r24, Z+5	; 0x05
    423c:	88 23       	and	r24, r24
    423e:	39 f1       	breq	.+78     	; 0x428e <__stack+0x8f>
    4240:	81 85       	ldd	r24, Z+9	; 0x09
    4242:	84 30       	cpi	r24, 0x04	; 4
    4244:	21 f1       	breq	.+72     	; 0x428e <__stack+0x8f>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    4246:	87 81       	ldd	r24, Z+7	; 0x07
    4248:	82 30       	cpi	r24, 0x02	; 2
    424a:	29 f0       	breq	.+10     	; 0x4256 <__stack+0x57>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    424c:	88 23       	and	r24, r24
    424e:	41 f0       	breq	.+16     	; 0x4260 <__stack+0x61>
    4250:	86 81       	ldd	r24, Z+6	; 0x06
    4252:	81 11       	cpse	r24, r1
    4254:	02 c0       	rjmp	.+4      	; 0x425a <__stack+0x5b>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    4256:	85 e0       	ldi	r24, 0x05	; 5
    4258:	01 c0       	rjmp	.+2      	; 0x425c <__stack+0x5d>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    425a:	83 e0       	ldi	r24, 0x03	; 3
    425c:	81 87       	std	Z+9, r24	; 0x09
    425e:	14 c0       	rjmp	.+40     	; 0x4288 <__stack+0x89>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4260:	83 e0       	ldi	r24, 0x03	; 3
    4262:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    4264:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    4266:	16 82       	std	Z+6, r1	; 0x06
	    // agr added to fix initial startup scheduling problem
            if(nrk_cur_task_TCB->next_wakeup==0) {
    4268:	85 89       	ldd	r24, Z+21	; 0x15
    426a:	96 89       	ldd	r25, Z+22	; 0x16
    426c:	a7 89       	ldd	r26, Z+23	; 0x17
    426e:	b0 8d       	ldd	r27, Z+24	; 0x18
    4270:	89 2b       	or	r24, r25
    4272:	8a 2b       	or	r24, r26
    4274:	8b 2b       	or	r24, r27
    4276:	41 f4       	brne	.+16     	; 0x4288 <__stack+0x89>
		nrk_cur_task_TCB->next_wakeup=nrk_cur_task_TCB->next_period;
    4278:	81 8d       	ldd	r24, Z+25	; 0x19
    427a:	92 8d       	ldd	r25, Z+26	; 0x1a
    427c:	a3 8d       	ldd	r26, Z+27	; 0x1b
    427e:	b4 8d       	ldd	r27, Z+28	; 0x1c
    4280:	85 8b       	std	Z+21, r24	; 0x15
    4282:	96 8b       	std	Z+22, r25	; 0x16
    4284:	a7 8b       	std	Z+23, r26	; 0x17
    4286:	b0 8f       	std	Z+24, r27	; 0x18
		}
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    4288:	80 85       	ldd	r24, Z+8	; 0x08
    428a:	0e 94 27 1b 	call	0x364e	; 0x364e <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    428e:	e0 91 3b 08 	lds	r30, 0x083B
    4292:	f0 91 3c 08 	lds	r31, 0x083C
    4296:	85 a1       	ldd	r24, Z+37	; 0x25
    4298:	96 a1       	ldd	r25, Z+38	; 0x26
    429a:	a7 a1       	ldd	r26, Z+39	; 0x27
    429c:	b0 a5       	ldd	r27, Z+40	; 0x28
    429e:	89 2b       	or	r24, r25
    42a0:	8a 2b       	or	r24, r26
    42a2:	8b 2b       	or	r24, r27
    42a4:	09 f4       	brne	.+2      	; 0x42a8 <__stack+0xa9>
    42a6:	4e c0       	rjmp	.+156    	; 0x4344 <__stack+0x145>
    42a8:	80 85       	ldd	r24, Z+8	; 0x08
    42aa:	88 23       	and	r24, r24
    42ac:	09 f4       	brne	.+2      	; 0x42b0 <__stack+0xb1>
    42ae:	4a c0       	rjmp	.+148    	; 0x4344 <__stack+0x145>
    42b0:	91 85       	ldd	r25, Z+9	; 0x09
    42b2:	94 30       	cpi	r25, 0x04	; 4
    42b4:	09 f4       	brne	.+2      	; 0x42b8 <__stack+0xb9>
    42b6:	46 c0       	rjmp	.+140    	; 0x4344 <__stack+0x145>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    42b8:	45 8d       	ldd	r20, Z+29	; 0x1d
    42ba:	56 8d       	ldd	r21, Z+30	; 0x1e
    42bc:	67 8d       	ldd	r22, Z+31	; 0x1f
    42be:	70 a1       	ldd	r23, Z+32	; 0x20
    42c0:	00 91 c6 05 	lds	r16, 0x05C6
    42c4:	10 e0       	ldi	r17, 0x00	; 0
    42c6:	20 e0       	ldi	r18, 0x00	; 0
    42c8:	30 e0       	ldi	r19, 0x00	; 0
    42ca:	40 17       	cp	r20, r16
    42cc:	51 07       	cpc	r21, r17
    42ce:	62 07       	cpc	r22, r18
    42d0:	73 07       	cpc	r23, r19
    42d2:	98 f4       	brcc	.+38     	; 0x42fa <__stack+0xfb>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    42d4:	0e 94 70 11 	call	0x22e0	; 0x22e0 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    42d8:	e0 91 3b 08 	lds	r30, 0x083B
    42dc:	f0 91 3c 08 	lds	r31, 0x083C
    42e0:	60 85       	ldd	r22, Z+8	; 0x08
    42e2:	82 e0       	ldi	r24, 0x02	; 2
    42e4:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    42e8:	e0 91 3b 08 	lds	r30, 0x083B
    42ec:	f0 91 3c 08 	lds	r31, 0x083C
    42f0:	15 8e       	std	Z+29, r1	; 0x1d
    42f2:	16 8e       	std	Z+30, r1	; 0x1e
    42f4:	17 8e       	std	Z+31, r1	; 0x1f
    42f6:	10 a2       	std	Z+32, r1	; 0x20
    42f8:	08 c0       	rjmp	.+16     	; 0x430a <__stack+0x10b>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    42fa:	40 1b       	sub	r20, r16
    42fc:	51 0b       	sbc	r21, r17
    42fe:	62 0b       	sbc	r22, r18
    4300:	73 0b       	sbc	r23, r19
    4302:	45 8f       	std	Z+29, r20	; 0x1d
    4304:	56 8f       	std	Z+30, r21	; 0x1e
    4306:	67 8f       	std	Z+31, r22	; 0x1f
    4308:	70 a3       	std	Z+32, r23	; 0x20

        task_ID= nrk_cur_task_TCB->task_ID;
    430a:	e0 91 3b 08 	lds	r30, 0x083B
    430e:	f0 91 3c 08 	lds	r31, 0x083C
    4312:	c0 85       	ldd	r28, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    4314:	85 8d       	ldd	r24, Z+29	; 0x1d
    4316:	96 8d       	ldd	r25, Z+30	; 0x1e
    4318:	a7 8d       	ldd	r26, Z+31	; 0x1f
    431a:	b0 a1       	ldd	r27, Z+32	; 0x20
    431c:	89 2b       	or	r24, r25
    431e:	8a 2b       	or	r24, r26
    4320:	8b 2b       	or	r24, r27
    4322:	81 f4       	brne	.+32     	; 0x4344 <__stack+0x145>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    4324:	8c 2f       	mov	r24, r28
    4326:	0e 94 70 11 	call	0x22e0	; 0x22e0 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    432a:	6c 2f       	mov	r22, r28
    432c:	83 e0       	ldi	r24, 0x03	; 3
    432e:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4332:	e0 91 3b 08 	lds	r30, 0x083B
    4336:	f0 91 3c 08 	lds	r31, 0x083C
    433a:	83 e0       	ldi	r24, 0x03	; 3
    433c:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    433e:	8c 2f       	mov	r24, r28
    4340:	0e 94 27 1b 	call	0x364e	; 0x364e <nrk_rem_from_readyQ>
    4344:	c7 e5       	ldi	r28, 0x57	; 87
    4346:	d7 e0       	ldi	r29, 0x07	; 7

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4348:	00 e6       	ldi	r16, 0x60	; 96
    434a:	1a ee       	ldi	r17, 0xEA	; 234
    434c:	31 2c       	mov	r3, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    434e:	2a ef       	ldi	r18, 0xFA	; 250
    4350:	c2 2e       	mov	r12, r18
    4352:	d1 2c       	mov	r13, r1
    4354:	e1 2c       	mov	r14, r1
    4356:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    4358:	32 e0       	ldi	r19, 0x02	; 2
    435a:	23 2e       	mov	r2, r19
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    435c:	81 2c       	mov	r8, r1
    435e:	91 2c       	mov	r9, r1
    4360:	54 01       	movw	r10, r8
    4362:	83 94       	inc	r8
    4364:	fe 01       	movw	r30, r28
    4366:	31 97       	sbiw	r30, 0x01	; 1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    4368:	80 81       	ld	r24, Z
    436a:	8f 3f       	cpi	r24, 0xFF	; 255
    436c:	09 f4       	brne	.+2      	; 0x4370 <__stack+0x171>
    436e:	e5 c0       	rjmp	.+458    	; 0x453a <__stack+0x33b>
    4370:	33 97       	sbiw	r30, 0x03	; 3
        nrk_task_TCB[task_ID].suspend_flag=0;
    4372:	10 82       	st	Z, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    4374:	88 23       	and	r24, r24
    4376:	09 f4       	brne	.+2      	; 0x437a <__stack+0x17b>
    4378:	5b c0       	rjmp	.+182    	; 0x4430 <__stack+0x231>
    437a:	88 81       	ld	r24, Y
    437c:	84 30       	cpi	r24, 0x04	; 4
    437e:	09 f4       	brne	.+2      	; 0x4382 <__stack+0x183>
    4380:	57 c0       	rjmp	.+174    	; 0x4430 <__stack+0x231>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    4382:	4c 84       	ldd	r4, Y+12	; 0x0c
    4384:	5d 84       	ldd	r5, Y+13	; 0x0d
    4386:	6e 84       	ldd	r6, Y+14	; 0x0e
    4388:	7f 84       	ldd	r7, Y+15	; 0x0f
    438a:	60 91 c6 05 	lds	r22, 0x05C6
    438e:	70 e0       	ldi	r23, 0x00	; 0
    4390:	80 e0       	ldi	r24, 0x00	; 0
    4392:	90 e0       	ldi	r25, 0x00	; 0
    4394:	46 16       	cp	r4, r22
    4396:	57 06       	cpc	r5, r23
    4398:	68 06       	cpc	r6, r24
    439a:	79 06       	cpc	r7, r25
    439c:	48 f0       	brcs	.+18     	; 0x43b0 <__stack+0x1b1>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    439e:	46 1a       	sub	r4, r22
    43a0:	57 0a       	sbc	r5, r23
    43a2:	68 0a       	sbc	r6, r24
    43a4:	79 0a       	sbc	r7, r25
    43a6:	4c 86       	std	Y+12, r4	; 0x0c
    43a8:	5d 86       	std	Y+13, r5	; 0x0d
    43aa:	6e 86       	std	Y+14, r6	; 0x0e
    43ac:	7f 86       	std	Y+15, r7	; 0x0f
    43ae:	04 c0       	rjmp	.+8      	; 0x43b8 <__stack+0x1b9>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    43b0:	1c 86       	std	Y+12, r1	; 0x0c
    43b2:	1d 86       	std	Y+13, r1	; 0x0d
    43b4:	1e 86       	std	Y+14, r1	; 0x0e
    43b6:	1f 86       	std	Y+15, r1	; 0x0f
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    43b8:	48 88       	ldd	r4, Y+16	; 0x10
    43ba:	59 88       	ldd	r5, Y+17	; 0x11
    43bc:	6a 88       	ldd	r6, Y+18	; 0x12
    43be:	7b 88       	ldd	r7, Y+19	; 0x13
    43c0:	46 16       	cp	r4, r22
    43c2:	57 06       	cpc	r5, r23
    43c4:	68 06       	cpc	r6, r24
    43c6:	79 06       	cpc	r7, r25
    43c8:	48 f0       	brcs	.+18     	; 0x43dc <__stack+0x1dd>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    43ca:	46 1a       	sub	r4, r22
    43cc:	57 0a       	sbc	r5, r23
    43ce:	68 0a       	sbc	r6, r24
    43d0:	79 0a       	sbc	r7, r25
    43d2:	48 8a       	std	Y+16, r4	; 0x10
    43d4:	59 8a       	std	Y+17, r5	; 0x11
    43d6:	6a 8a       	std	Y+18, r6	; 0x12
    43d8:	7b 8a       	std	Y+19, r7	; 0x13
    43da:	1a c0       	rjmp	.+52     	; 0x4410 <__stack+0x211>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    43dc:	28 8d       	ldd	r18, Y+24	; 0x18
    43de:	39 8d       	ldd	r19, Y+25	; 0x19
    43e0:	4a 8d       	ldd	r20, Y+26	; 0x1a
    43e2:	5b 8d       	ldd	r21, Y+27	; 0x1b
    43e4:	62 17       	cp	r22, r18
    43e6:	73 07       	cpc	r23, r19
    43e8:	84 07       	cpc	r24, r20
    43ea:	95 07       	cpc	r25, r21
    43ec:	58 f4       	brcc	.+22     	; 0x4404 <__stack+0x205>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    43ee:	29 01       	movw	r4, r18
    43f0:	3a 01       	movw	r6, r20
    43f2:	46 1a       	sub	r4, r22
    43f4:	57 0a       	sbc	r5, r23
    43f6:	68 0a       	sbc	r6, r24
    43f8:	79 0a       	sbc	r7, r25
    43fa:	48 8a       	std	Y+16, r4	; 0x10
    43fc:	59 8a       	std	Y+17, r5	; 0x11
    43fe:	6a 8a       	std	Y+18, r6	; 0x12
    4400:	7b 8a       	std	Y+19, r7	; 0x13
    4402:	06 c0       	rjmp	.+12     	; 0x4410 <__stack+0x211>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    4404:	0e 94 9c 2a 	call	0x5538	; 0x5538 <__udivmodsi4>
    4408:	68 8b       	std	Y+16, r22	; 0x10
    440a:	79 8b       	std	Y+17, r23	; 0x11
    440c:	8a 8b       	std	Y+18, r24	; 0x12
    440e:	9b 8b       	std	Y+19, r25	; 0x13
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    4410:	88 89       	ldd	r24, Y+16	; 0x10
    4412:	99 89       	ldd	r25, Y+17	; 0x11
    4414:	aa 89       	ldd	r26, Y+18	; 0x12
    4416:	bb 89       	ldd	r27, Y+19	; 0x13
    4418:	89 2b       	or	r24, r25
    441a:	8a 2b       	or	r24, r26
    441c:	8b 2b       	or	r24, r27
    441e:	41 f4       	brne	.+16     	; 0x4430 <__stack+0x231>
    4420:	88 8d       	ldd	r24, Y+24	; 0x18
    4422:	99 8d       	ldd	r25, Y+25	; 0x19
    4424:	aa 8d       	ldd	r26, Y+26	; 0x1a
    4426:	bb 8d       	ldd	r27, Y+27	; 0x1b
    4428:	88 8b       	std	Y+16, r24	; 0x10
    442a:	99 8b       	std	Y+17, r25	; 0x11
    442c:	aa 8b       	std	Y+18, r26	; 0x12
    442e:	bb 8b       	std	Y+19, r27	; 0x13

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    4430:	88 81       	ld	r24, Y
    4432:	83 30       	cpi	r24, 0x03	; 3
    4434:	09 f0       	breq	.+2      	; 0x4438 <__stack+0x239>
    4436:	81 c0       	rjmp	.+258    	; 0x453a <__stack+0x33b>
        {
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    4438:	8c 85       	ldd	r24, Y+12	; 0x0c
    443a:	9d 85       	ldd	r25, Y+13	; 0x0d
    443c:	ae 85       	ldd	r26, Y+14	; 0x0e
    443e:	bf 85       	ldd	r27, Y+15	; 0x0f
    4440:	89 2b       	or	r24, r25
    4442:	8a 2b       	or	r24, r26
    4444:	8b 2b       	or	r24, r27
    4446:	09 f0       	breq	.+2      	; 0x444a <__stack+0x24b>
    4448:	67 c0       	rjmp	.+206    	; 0x4518 <__stack+0x319>
    444a:	de 01       	movw	r26, r28
    444c:	12 97       	sbiw	r26, 0x02	; 2
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    444e:	8c 91       	ld	r24, X
    4450:	fe 01       	movw	r30, r28
    4452:	33 97       	sbiw	r30, 0x03	; 3
    4454:	88 23       	and	r24, r24
    4456:	91 f0       	breq	.+36     	; 0x447c <__stack+0x27d>
    4458:	80 81       	ld	r24, Z
    445a:	88 23       	and	r24, r24
    445c:	79 f0       	breq	.+30     	; 0x447c <__stack+0x27d>
    445e:	b5 01       	movw	r22, r10
    4460:	a4 01       	movw	r20, r8
    4462:	00 90 2b 08 	lds	r0, 0x082B
    4466:	04 c0       	rjmp	.+8      	; 0x4470 <__stack+0x271>
    4468:	44 0f       	add	r20, r20
    446a:	55 1f       	adc	r21, r21
    446c:	66 1f       	adc	r22, r22
    446e:	77 1f       	adc	r23, r23
    4470:	0a 94       	dec	r0
    4472:	d2 f7       	brpl	.-12     	; 0x4468 <__stack+0x269>
    4474:	48 87       	std	Y+8, r20	; 0x08
    4476:	59 87       	std	Y+9, r21	; 0x09
    4478:	6a 87       	std	Y+10, r22	; 0x0a
    447a:	7b 87       	std	Y+11, r23	; 0x0b
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    447c:	1c 92       	st	X, r1
                nrk_task_TCB[task_ID].nw_flag=0;
    447e:	10 82       	st	Z, r1
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
    4480:	a8 a1       	ldd	r26, Y+32	; 0x20
    4482:	b9 a1       	ldd	r27, Y+33	; 0x21
    4484:	a1 30       	cpi	r26, 0x01	; 1
    4486:	b1 05       	cpc	r27, r1
    4488:	09 f5       	brne	.+66     	; 0x44cc <__stack+0x2cd>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    448a:	8c 8d       	ldd	r24, Y+28	; 0x1c
    448c:	9d 8d       	ldd	r25, Y+29	; 0x1d
    448e:	ae 8d       	ldd	r26, Y+30	; 0x1e
    4490:	bf 8d       	ldd	r27, Y+31	; 0x1f
    4492:	8c 8b       	std	Y+20, r24	; 0x14
    4494:	9d 8b       	std	Y+21, r25	; 0x15
    4496:	ae 8b       	std	Y+22, r26	; 0x16
    4498:	bf 8b       	std	Y+23, r27	; 0x17
                    nrk_task_TCB[task_ID].task_state = READY;
    449a:	28 82       	st	Y, r2
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    449c:	88 89       	ldd	r24, Y+16	; 0x10
    449e:	99 89       	ldd	r25, Y+17	; 0x11
    44a0:	aa 89       	ldd	r26, Y+18	; 0x12
    44a2:	bb 89       	ldd	r27, Y+19	; 0x13
    44a4:	8c 87       	std	Y+12, r24	; 0x0c
    44a6:	9d 87       	std	Y+13, r25	; 0x0d
    44a8:	ae 87       	std	Y+14, r26	; 0x0e
    44aa:	bf 87       	std	Y+15, r27	; 0x0f
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    44ac:	88 8d       	ldd	r24, Y+24	; 0x18
    44ae:	99 8d       	ldd	r25, Y+25	; 0x19
    44b0:	aa 8d       	ldd	r26, Y+26	; 0x1a
    44b2:	bb 8d       	ldd	r27, Y+27	; 0x1b
    44b4:	89 2b       	or	r24, r25
    44b6:	8a 2b       	or	r24, r26
    44b8:	8b 2b       	or	r24, r27
    44ba:	21 f4       	brne	.+8      	; 0x44c4 <__stack+0x2c5>
    44bc:	cc 86       	std	Y+12, r12	; 0x0c
    44be:	dd 86       	std	Y+13, r13	; 0x0d
    44c0:	ee 86       	std	Y+14, r14	; 0x0e
    44c2:	ff 86       	std	Y+15, r15	; 0x0f
		    nrk_add_to_readyQ(task_ID);
    44c4:	83 2d       	mov	r24, r3
    44c6:	0e 94 77 1a 	call	0x34ee	; 0x34ee <nrk_add_to_readyQ>
    44ca:	26 c0       	rjmp	.+76     	; 0x4518 <__stack+0x319>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    44cc:	4c 8d       	ldd	r20, Y+28	; 0x1c
    44ce:	5d 8d       	ldd	r21, Y+29	; 0x1d
    44d0:	6e 8d       	ldd	r22, Y+30	; 0x1e
    44d2:	7f 8d       	ldd	r23, Y+31	; 0x1f
    44d4:	4c 8b       	std	Y+20, r20	; 0x14
    44d6:	5d 8b       	std	Y+21, r21	; 0x15
    44d8:	6e 8b       	std	Y+22, r22	; 0x16
    44da:	7f 8b       	std	Y+23, r23	; 0x17
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    44dc:	48 8c       	ldd	r4, Y+24	; 0x18
    44de:	59 8c       	ldd	r5, Y+25	; 0x19
    44e0:	6a 8c       	ldd	r6, Y+26	; 0x1a
    44e2:	7b 8c       	ldd	r7, Y+27	; 0x1b
    44e4:	11 97       	sbiw	r26, 0x01	; 1
    44e6:	a3 01       	movw	r20, r6
    44e8:	92 01       	movw	r18, r4
    44ea:	0e 94 81 2a 	call	0x5502	; 0x5502 <__muluhisi3>
    44ee:	6c 87       	std	Y+12, r22	; 0x0c
    44f0:	7d 87       	std	Y+13, r23	; 0x0d
    44f2:	8e 87       	std	Y+14, r24	; 0x0e
    44f4:	9f 87       	std	Y+15, r25	; 0x0f
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    44f6:	68 8b       	std	Y+16, r22	; 0x10
    44f8:	79 8b       	std	Y+17, r23	; 0x11
    44fa:	8a 8b       	std	Y+18, r24	; 0x12
    44fc:	9b 8b       	std	Y+19, r25	; 0x13
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    44fe:	45 28       	or	r4, r5
    4500:	46 28       	or	r4, r6
    4502:	47 28       	or	r4, r7
    4504:	21 f4       	brne	.+8      	; 0x450e <__stack+0x30f>
    4506:	cc 86       	std	Y+12, r12	; 0x0c
    4508:	dd 86       	std	Y+13, r13	; 0x0d
    450a:	ee 86       	std	Y+14, r14	; 0x0e
    450c:	ff 86       	std	Y+15, r15	; 0x0f
                    nrk_task_TCB[task_ID].num_periods=1;
    450e:	66 24       	eor	r6, r6
    4510:	63 94       	inc	r6
    4512:	71 2c       	mov	r7, r1
    4514:	79 a2       	std	Y+33, r7	; 0x21
    4516:	68 a2       	std	Y+32, r6	; 0x20
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    4518:	8c 85       	ldd	r24, Y+12	; 0x0c
    451a:	9d 85       	ldd	r25, Y+13	; 0x0d
    451c:	ae 85       	ldd	r26, Y+14	; 0x0e
    451e:	bf 85       	ldd	r27, Y+15	; 0x0f
    4520:	00 97       	sbiw	r24, 0x00	; 0
    4522:	a1 05       	cpc	r26, r1
    4524:	b1 05       	cpc	r27, r1
    4526:	49 f0       	breq	.+18     	; 0x453a <__stack+0x33b>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
    4528:	a8 01       	movw	r20, r16
    452a:	60 e0       	ldi	r22, 0x00	; 0
    452c:	70 e0       	ldi	r23, 0x00	; 0
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    452e:	84 17       	cp	r24, r20
    4530:	95 07       	cpc	r25, r21
    4532:	a6 07       	cpc	r26, r22
    4534:	b7 07       	cpc	r27, r23
    4536:	08 f4       	brcc	.+2      	; 0x453a <__stack+0x33b>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
            {
                // Find closest next_wake task
                next_wake=nrk_task_TCB[task_ID].next_wakeup;
    4538:	8c 01       	movw	r16, r24
    453a:	33 94       	inc	r3
    453c:	ab 96       	adiw	r28, 0x2b	; 43

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    453e:	85 e0       	ldi	r24, 0x05	; 5
    4540:	78 2e       	mov	r7, r24
    4542:	37 10       	cpse	r3, r7
    4544:	0f cf       	rjmp	.-482    	; 0x4364 <__stack+0x165>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    4546:	e0 91 3b 08 	lds	r30, 0x083B
    454a:	f0 91 3c 08 	lds	r31, 0x083C
    454e:	80 85       	ldd	r24, Z+8	; 0x08
    4550:	0e 94 82 11 	call	0x2304	; 0x2304 <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    4554:	0e 94 66 1a 	call	0x34cc	; 0x34cc <nrk_get_high_ready_task_ID>
    4558:	c8 2f       	mov	r28, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    455a:	2b e2       	ldi	r18, 0x2B	; 43
    455c:	82 02       	muls	r24, r18
    455e:	f0 01       	movw	r30, r0
    4560:	11 24       	eor	r1, r1
    4562:	e2 5b       	subi	r30, 0xB2	; 178
    4564:	f8 4f       	sbci	r31, 0xF8	; 248
    4566:	22 85       	ldd	r18, Z+10	; 0x0a
    4568:	20 93 3d 08 	sts	0x083D, r18
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    456c:	f0 93 2d 08 	sts	0x082D, r31
    4570:	e0 93 2c 08 	sts	0x082C, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    4574:	88 23       	and	r24, r24
    4576:	d9 f0       	breq	.+54     	; 0x45ae <__stack+0x3af>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    4578:	85 a1       	ldd	r24, Z+37	; 0x25
    457a:	96 a1       	ldd	r25, Z+38	; 0x26
    457c:	a7 a1       	ldd	r26, Z+39	; 0x27
    457e:	b0 a5       	ldd	r27, Z+40	; 0x28
    4580:	89 2b       	or	r24, r25
    4582:	8a 2b       	or	r24, r26
    4584:	8b 2b       	or	r24, r27
    4586:	99 f0       	breq	.+38     	; 0x45ae <__stack+0x3af>
    4588:	85 8d       	ldd	r24, Z+29	; 0x1d
    458a:	96 8d       	ldd	r25, Z+30	; 0x1e
    458c:	a7 8d       	ldd	r26, Z+31	; 0x1f
    458e:	b0 a1       	ldd	r27, Z+32	; 0x20
    4590:	8a 3f       	cpi	r24, 0xFA	; 250
    4592:	91 05       	cpc	r25, r1
    4594:	a1 05       	cpc	r26, r1
    4596:	b1 05       	cpc	r27, r1
    4598:	50 f4       	brcc	.+20     	; 0x45ae <__stack+0x3af>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    459a:	a8 01       	movw	r20, r16
    459c:	60 e0       	ldi	r22, 0x00	; 0
    459e:	70 e0       	ldi	r23, 0x00	; 0
    45a0:	84 17       	cp	r24, r20
    45a2:	95 07       	cpc	r25, r21
    45a4:	a6 07       	cpc	r26, r22
    45a6:	b7 07       	cpc	r27, r23
    45a8:	10 f4       	brcc	.+4      	; 0x45ae <__stack+0x3af>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
    45aa:	8c 01       	movw	r16, r24
    45ac:	05 c0       	rjmp	.+10     	; 0x45b8 <__stack+0x3b9>
    }*/


//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    45ae:	0b 3f       	cpi	r16, 0xFB	; 251
    45b0:	11 05       	cpc	r17, r1
    45b2:	10 f0       	brcs	.+4      	; 0x45b8 <__stack+0x3b9>
    45b4:	0a ef       	ldi	r16, 0xFA	; 250
    45b6:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    45b8:	20 93 2e 08 	sts	0x082E, r18
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    45bc:	f0 93 3c 08 	sts	0x083C, r31
    45c0:	e0 93 3b 08 	sts	0x083B, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    45c4:	00 93 c6 05 	sts	0x05C6, r16

    // Maybe the signals are triggering this problem?
    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    45c8:	0e 94 a9 25 	call	0x4b52	; 0x4b52 <_nrk_os_timer_get>
    45cc:	28 2f       	mov	r18, r24
    45ce:	30 e0       	ldi	r19, 0x00	; 0
    45d0:	2f 5f       	subi	r18, 0xFF	; 255
    45d2:	3f 4f       	sbci	r19, 0xFF	; 255
    45d4:	20 17       	cp	r18, r16
    45d6:	31 07       	cpc	r19, r17
    45d8:	40 f0       	brcs	.+16     	; 0x45ea <__stack+0x3eb>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    45da:	0e 94 a9 25 	call	0x4b52	; 0x4b52 <_nrk_os_timer_get>
    45de:	08 2f       	mov	r16, r24
    45e0:	10 e0       	ldi	r17, 0x00	; 0
    45e2:	0e 5f       	subi	r16, 0xFE	; 254
    45e4:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    45e6:	00 93 c6 05 	sts	0x05C6, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    45ea:	c1 11       	cpse	r28, r1
    45ec:	10 92 2f 08 	sts	0x082F, r1

    _nrk_set_next_wakeup(next_wake);
    45f0:	80 2f       	mov	r24, r16
    45f2:	0e 94 47 25 	call	0x4a8e	; 0x4a8e <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    45f6:	0e 94 cc 28 	call	0x5198	; 0x5198 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();

}
    45fa:	df 91       	pop	r29
    45fc:	cf 91       	pop	r28
    45fe:	1f 91       	pop	r17
    4600:	0f 91       	pop	r16
    4602:	ff 90       	pop	r15
    4604:	ef 90       	pop	r14
    4606:	df 90       	pop	r13
    4608:	cf 90       	pop	r12
    460a:	bf 90       	pop	r11
    460c:	af 90       	pop	r10
    460e:	9f 90       	pop	r9
    4610:	8f 90       	pop	r8
    4612:	7f 90       	pop	r7
    4614:	6f 90       	pop	r6
    4616:	5f 90       	pop	r5
    4618:	4f 90       	pop	r4
    461a:	3f 90       	pop	r3
    461c:	2f 90       	pop	r2
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    //nrk_int_enable();
    nrk_start_high_ready_task();
    461e:	0c 94 d7 28 	jmp	0x51ae	; 0x51ae <nrk_start_high_ready_task>

00004622 <_nrk_sw_wdt_check>:
    4622:	3f 92       	push	r3
    4624:	4f 92       	push	r4
    4626:	5f 92       	push	r5
    4628:	6f 92       	push	r6
    462a:	7f 92       	push	r7
    462c:	8f 92       	push	r8
    462e:	9f 92       	push	r9
    4630:	af 92       	push	r10
    4632:	bf 92       	push	r11
    4634:	cf 92       	push	r12
    4636:	df 92       	push	r13
    4638:	ef 92       	push	r14
    463a:	ff 92       	push	r15
    463c:	0f 93       	push	r16
    463e:	1f 93       	push	r17
    4640:	cf 93       	push	r28
    4642:	df 93       	push	r29
    4644:	cd b7       	in	r28, 0x3d	; 61
    4646:	de b7       	in	r29, 0x3e	; 62
    4648:	60 97       	sbiw	r28, 0x10	; 16
    464a:	0f b6       	in	r0, 0x3f	; 63
    464c:	f8 94       	cli
    464e:	de bf       	out	0x3e, r29	; 62
    4650:	0f be       	out	0x3f, r0	; 63
    4652:	cd bf       	out	0x3d, r28	; 61
    4654:	ce 01       	movw	r24, r28
    4656:	09 96       	adiw	r24, 0x09	; 9
    4658:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <nrk_time_get>
    465c:	8e e3       	ldi	r24, 0x3E	; 62
    465e:	48 2e       	mov	r4, r24
    4660:	88 e0       	ldi	r24, 0x08	; 8
    4662:	58 2e       	mov	r5, r24
    4664:	61 2c       	mov	r6, r1
    4666:	71 2c       	mov	r7, r1
    4668:	93 e1       	ldi	r25, 0x13	; 19
    466a:	39 2e       	mov	r3, r25
    466c:	d2 01       	movw	r26, r4
    466e:	12 96       	adiw	r26, 0x02	; 2
    4670:	8c 91       	ld	r24, X
    4672:	81 30       	cpi	r24, 0x01	; 1
    4674:	51 f5       	brne	.+84     	; 0x46ca <_nrk_sw_wdt_check+0xa8>
    4676:	36 9c       	mul	r3, r6
    4678:	f0 01       	movw	r30, r0
    467a:	37 9c       	mul	r3, r7
    467c:	f0 0d       	add	r31, r0
    467e:	11 24       	eor	r1, r1
    4680:	e7 5b       	subi	r30, 0xB7	; 183
    4682:	f7 4f       	sbci	r31, 0xF7	; 247
    4684:	89 84       	ldd	r8, Y+9	; 0x09
    4686:	9a 84       	ldd	r9, Y+10	; 0x0a
    4688:	ab 84       	ldd	r10, Y+11	; 0x0b
    468a:	bc 84       	ldd	r11, Y+12	; 0x0c
    468c:	cd 84       	ldd	r12, Y+13	; 0x0d
    468e:	de 84       	ldd	r13, Y+14	; 0x0e
    4690:	ef 84       	ldd	r14, Y+15	; 0x0f
    4692:	f8 88       	ldd	r15, Y+16	; 0x10
    4694:	00 81       	ld	r16, Z
    4696:	11 81       	ldd	r17, Z+1	; 0x01
    4698:	22 81       	ldd	r18, Z+2	; 0x02
    469a:	33 81       	ldd	r19, Z+3	; 0x03
    469c:	44 81       	ldd	r20, Z+4	; 0x04
    469e:	55 81       	ldd	r21, Z+5	; 0x05
    46a0:	66 81       	ldd	r22, Z+6	; 0x06
    46a2:	77 81       	ldd	r23, Z+7	; 0x07
    46a4:	ce 01       	movw	r24, r28
    46a6:	01 96       	adiw	r24, 0x01	; 1
    46a8:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <nrk_time_sub>
    46ac:	8f 3f       	cpi	r24, 0xFF	; 255
    46ae:	69 f4       	brne	.+26     	; 0x46ca <_nrk_sw_wdt_check+0xa8>
    46b0:	66 2d       	mov	r22, r6
    46b2:	85 e1       	ldi	r24, 0x15	; 21
    46b4:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
    46b8:	d2 01       	movw	r26, r4
    46ba:	ed 91       	ld	r30, X+
    46bc:	fc 91       	ld	r31, X
    46be:	30 97       	sbiw	r30, 0x00	; 0
    46c0:	19 f4       	brne	.+6      	; 0x46c8 <_nrk_sw_wdt_check+0xa6>
    46c2:	0e 94 5b 0f 	call	0x1eb6	; 0x1eb6 <nrk_halt>
    46c6:	01 c0       	rjmp	.+2      	; 0x46ca <_nrk_sw_wdt_check+0xa8>
    46c8:	09 95       	icall
    46ca:	bf ef       	ldi	r27, 0xFF	; 255
    46cc:	6b 1a       	sub	r6, r27
    46ce:	7b 0a       	sbc	r7, r27
    46d0:	e3 e1       	ldi	r30, 0x13	; 19
    46d2:	4e 0e       	add	r4, r30
    46d4:	51 1c       	adc	r5, r1
    46d6:	f3 e0       	ldi	r31, 0x03	; 3
    46d8:	6f 16       	cp	r6, r31
    46da:	71 04       	cpc	r7, r1
    46dc:	39 f6       	brne	.-114    	; 0x466c <_nrk_sw_wdt_check+0x4a>
    46de:	60 96       	adiw	r28, 0x10	; 16
    46e0:	0f b6       	in	r0, 0x3f	; 63
    46e2:	f8 94       	cli
    46e4:	de bf       	out	0x3e, r29	; 62
    46e6:	0f be       	out	0x3f, r0	; 63
    46e8:	cd bf       	out	0x3d, r28	; 61
    46ea:	df 91       	pop	r29
    46ec:	cf 91       	pop	r28
    46ee:	1f 91       	pop	r17
    46f0:	0f 91       	pop	r16
    46f2:	ff 90       	pop	r15
    46f4:	ef 90       	pop	r14
    46f6:	df 90       	pop	r13
    46f8:	cf 90       	pop	r12
    46fa:	bf 90       	pop	r11
    46fc:	af 90       	pop	r10
    46fe:	9f 90       	pop	r9
    4700:	8f 90       	pop	r8
    4702:	7f 90       	pop	r7
    4704:	6f 90       	pop	r6
    4706:	5f 90       	pop	r5
    4708:	4f 90       	pop	r4
    470a:	3f 90       	pop	r3
    470c:	08 95       	ret

0000470e <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    470e:	ee e3       	ldi	r30, 0x3E	; 62
    4710:	f8 e0       	ldi	r31, 0x08	; 8
    4712:	12 82       	std	Z+2, r1	; 0x02
    4714:	15 8a       	std	Z+21, r1	; 0x15
    4716:	10 a6       	std	Z+40, r1	; 0x28
    4718:	08 95       	ret

0000471a <nrk_sw_wdt_init>:
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    471a:	cf 93       	push	r28
    471c:	df 93       	push	r29
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    471e:	83 30       	cpi	r24, 0x03	; 3
    4720:	e0 f4       	brcc	.+56     	; 0x475a <nrk_sw_wdt_init+0x40>
    sw_wdts[id].error_func=func;
    4722:	93 e1       	ldi	r25, 0x13	; 19
    4724:	89 9f       	mul	r24, r25
    4726:	f0 01       	movw	r30, r0
    4728:	11 24       	eor	r1, r1
    472a:	e2 5c       	subi	r30, 0xC2	; 194
    472c:	f7 4f       	sbci	r31, 0xF7	; 247
    472e:	51 83       	std	Z+1, r21	; 0x01
    4730:	40 83       	st	Z, r20
    sw_wdts[id].period.secs=period->secs;
    4732:	eb 01       	movw	r28, r22
    4734:	88 81       	ld	r24, Y
    4736:	99 81       	ldd	r25, Y+1	; 0x01
    4738:	aa 81       	ldd	r26, Y+2	; 0x02
    473a:	bb 81       	ldd	r27, Y+3	; 0x03
    473c:	83 83       	std	Z+3, r24	; 0x03
    473e:	94 83       	std	Z+4, r25	; 0x04
    4740:	a5 83       	std	Z+5, r26	; 0x05
    4742:	b6 83       	std	Z+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    4744:	8c 81       	ldd	r24, Y+4	; 0x04
    4746:	9d 81       	ldd	r25, Y+5	; 0x05
    4748:	ae 81       	ldd	r26, Y+6	; 0x06
    474a:	bf 81       	ldd	r27, Y+7	; 0x07
    474c:	87 83       	std	Z+7, r24	; 0x07
    474e:	90 87       	std	Z+8, r25	; 0x08
    4750:	a1 87       	std	Z+9, r26	; 0x09
    4752:	b2 87       	std	Z+10, r27	; 0x0a
    sw_wdts[id].active=0;
    4754:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    4756:	81 e0       	ldi	r24, 0x01	; 1
    4758:	01 c0       	rjmp	.+2      	; 0x475c <nrk_sw_wdt_init+0x42>
        sw_wdts[i].active=0;
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    475a:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].error_func=func;
    sw_wdts[id].period.secs=period->secs;
    sw_wdts[id].period.nano_secs=period->nano_secs;
    sw_wdts[id].active=0;
    return NRK_OK;
}
    475c:	df 91       	pop	r29
    475e:	cf 91       	pop	r28
    4760:	08 95       	ret

00004762 <nrk_sw_wdt_update>:

int8_t nrk_sw_wdt_update(uint8_t id)
{
    4762:	cf 92       	push	r12
    4764:	df 92       	push	r13
    4766:	ef 92       	push	r14
    4768:	ff 92       	push	r15
    476a:	0f 93       	push	r16
    476c:	1f 93       	push	r17
    476e:	cf 93       	push	r28
    4770:	df 93       	push	r29
    4772:	cd b7       	in	r28, 0x3d	; 61
    4774:	de b7       	in	r29, 0x3e	; 62
    4776:	28 97       	sbiw	r28, 0x08	; 8
    4778:	0f b6       	in	r0, 0x3f	; 63
    477a:	f8 94       	cli
    477c:	de bf       	out	0x3e, r29	; 62
    477e:	0f be       	out	0x3f, r0	; 63
    4780:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    4782:	83 30       	cpi	r24, 0x03	; 3
    4784:	a8 f5       	brcc	.+106    	; 0x47f0 <nrk_sw_wdt_update+0x8e>
    4786:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    4788:	ce 01       	movw	r24, r28
    478a:	01 96       	adiw	r24, 0x01	; 1
    478c:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    4790:	23 e1       	ldi	r18, 0x13	; 19
    4792:	12 9f       	mul	r17, r18
    4794:	c0 01       	movw	r24, r0
    4796:	11 24       	eor	r1, r1
    4798:	8c 01       	movw	r16, r24
    479a:	02 5c       	subi	r16, 0xC2	; 194
    479c:	17 4f       	sbci	r17, 0xF7	; 247
    479e:	f8 01       	movw	r30, r16
    47a0:	c3 80       	ldd	r12, Z+3	; 0x03
    47a2:	d4 80       	ldd	r13, Z+4	; 0x04
    47a4:	e5 80       	ldd	r14, Z+5	; 0x05
    47a6:	f6 80       	ldd	r15, Z+6	; 0x06
    47a8:	49 81       	ldd	r20, Y+1	; 0x01
    47aa:	5a 81       	ldd	r21, Y+2	; 0x02
    47ac:	6b 81       	ldd	r22, Y+3	; 0x03
    47ae:	7c 81       	ldd	r23, Y+4	; 0x04
    47b0:	4c 0d       	add	r20, r12
    47b2:	5d 1d       	adc	r21, r13
    47b4:	6e 1d       	adc	r22, r14
    47b6:	7f 1d       	adc	r23, r15
    47b8:	43 87       	std	Z+11, r20	; 0x0b
    47ba:	54 87       	std	Z+12, r21	; 0x0c
    47bc:	65 87       	std	Z+13, r22	; 0x0d
    47be:	76 87       	std	Z+14, r23	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    47c0:	c7 80       	ldd	r12, Z+7	; 0x07
    47c2:	d0 84       	ldd	r13, Z+8	; 0x08
    47c4:	e1 84       	ldd	r14, Z+9	; 0x09
    47c6:	f2 84       	ldd	r15, Z+10	; 0x0a
    47c8:	4d 81       	ldd	r20, Y+5	; 0x05
    47ca:	5e 81       	ldd	r21, Y+6	; 0x06
    47cc:	6f 81       	ldd	r22, Y+7	; 0x07
    47ce:	78 85       	ldd	r23, Y+8	; 0x08
    47d0:	4c 0d       	add	r20, r12
    47d2:	5d 1d       	adc	r21, r13
    47d4:	6e 1d       	adc	r22, r14
    47d6:	7f 1d       	adc	r23, r15
    47d8:	47 87       	std	Z+15, r20	; 0x0f
    47da:	50 8b       	std	Z+16, r21	; 0x10
    47dc:	61 8b       	std	Z+17, r22	; 0x11
    47de:	72 8b       	std	Z+18, r23	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    47e0:	87 5b       	subi	r24, 0xB7	; 183
    47e2:	97 4f       	sbci	r25, 0xF7	; 247
    47e4:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    47e8:	81 e0       	ldi	r24, 0x01	; 1
    47ea:	f8 01       	movw	r30, r16
    47ec:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
    47ee:	01 c0       	rjmp	.+2      	; 0x47f2 <nrk_sw_wdt_update+0x90>
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    47f0:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    sw_wdts[id].active=1;
    return NRK_OK;
}
    47f2:	28 96       	adiw	r28, 0x08	; 8
    47f4:	0f b6       	in	r0, 0x3f	; 63
    47f6:	f8 94       	cli
    47f8:	de bf       	out	0x3e, r29	; 62
    47fa:	0f be       	out	0x3f, r0	; 63
    47fc:	cd bf       	out	0x3d, r28	; 61
    47fe:	df 91       	pop	r29
    4800:	cf 91       	pop	r28
    4802:	1f 91       	pop	r17
    4804:	0f 91       	pop	r16
    4806:	ff 90       	pop	r15
    4808:	ef 90       	pop	r14
    480a:	df 90       	pop	r13
    480c:	cf 90       	pop	r12
    480e:	08 95       	ret

00004810 <nrk_sw_wdt_start>:

int8_t nrk_sw_wdt_start(uint8_t id)
{
    4810:	1f 93       	push	r17
    4812:	cf 93       	push	r28
    4814:	df 93       	push	r29
    4816:	cd b7       	in	r28, 0x3d	; 61
    4818:	de b7       	in	r29, 0x3e	; 62
    481a:	28 97       	sbiw	r28, 0x08	; 8
    481c:	0f b6       	in	r0, 0x3f	; 63
    481e:	f8 94       	cli
    4820:	de bf       	out	0x3e, r29	; 62
    4822:	0f be       	out	0x3f, r0	; 63
    4824:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    4826:	83 30       	cpi	r24, 0x03	; 3
    4828:	70 f5       	brcc	.+92     	; 0x4886 <nrk_sw_wdt_start+0x76>
    482a:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    482c:	ce 01       	movw	r24, r28
    482e:	01 96       	adiw	r24, 0x01	; 1
    4830:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    4834:	83 e1       	ldi	r24, 0x13	; 19
    4836:	18 9f       	mul	r17, r24
    4838:	f0 01       	movw	r30, r0
    483a:	11 24       	eor	r1, r1
    483c:	e2 5c       	subi	r30, 0xC2	; 194
    483e:	f7 4f       	sbci	r31, 0xF7	; 247
    4840:	43 81       	ldd	r20, Z+3	; 0x03
    4842:	54 81       	ldd	r21, Z+4	; 0x04
    4844:	65 81       	ldd	r22, Z+5	; 0x05
    4846:	76 81       	ldd	r23, Z+6	; 0x06
    4848:	89 81       	ldd	r24, Y+1	; 0x01
    484a:	9a 81       	ldd	r25, Y+2	; 0x02
    484c:	ab 81       	ldd	r26, Y+3	; 0x03
    484e:	bc 81       	ldd	r27, Y+4	; 0x04
    4850:	84 0f       	add	r24, r20
    4852:	95 1f       	adc	r25, r21
    4854:	a6 1f       	adc	r26, r22
    4856:	b7 1f       	adc	r27, r23
    4858:	83 87       	std	Z+11, r24	; 0x0b
    485a:	94 87       	std	Z+12, r25	; 0x0c
    485c:	a5 87       	std	Z+13, r26	; 0x0d
    485e:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    4860:	47 81       	ldd	r20, Z+7	; 0x07
    4862:	50 85       	ldd	r21, Z+8	; 0x08
    4864:	61 85       	ldd	r22, Z+9	; 0x09
    4866:	72 85       	ldd	r23, Z+10	; 0x0a
    4868:	8d 81       	ldd	r24, Y+5	; 0x05
    486a:	9e 81       	ldd	r25, Y+6	; 0x06
    486c:	af 81       	ldd	r26, Y+7	; 0x07
    486e:	b8 85       	ldd	r27, Y+8	; 0x08
    4870:	84 0f       	add	r24, r20
    4872:	95 1f       	adc	r25, r21
    4874:	a6 1f       	adc	r26, r22
    4876:	b7 1f       	adc	r27, r23
    4878:	87 87       	std	Z+15, r24	; 0x0f
    487a:	90 8b       	std	Z+16, r25	; 0x10
    487c:	a1 8b       	std	Z+17, r26	; 0x11
    487e:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    4880:	81 e0       	ldi	r24, 0x01	; 1
    4882:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
    4884:	01 c0       	rjmp	.+2      	; 0x4888 <nrk_sw_wdt_start+0x78>
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    4886:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    sw_wdts[id].active=1;

    return NRK_OK;
}
    4888:	28 96       	adiw	r28, 0x08	; 8
    488a:	0f b6       	in	r0, 0x3f	; 63
    488c:	f8 94       	cli
    488e:	de bf       	out	0x3e, r29	; 62
    4890:	0f be       	out	0x3f, r0	; 63
    4892:	cd bf       	out	0x3d, r28	; 61
    4894:	df 91       	pop	r29
    4896:	cf 91       	pop	r28
    4898:	1f 91       	pop	r17
    489a:	08 95       	ret

0000489c <nrk_sw_wdt_stop>:

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    489c:	83 30       	cpi	r24, 0x03	; 3
    489e:	48 f4       	brcc	.+18     	; 0x48b2 <nrk_sw_wdt_stop+0x16>
    sw_wdts[id].active=0;
    48a0:	93 e1       	ldi	r25, 0x13	; 19
    48a2:	89 9f       	mul	r24, r25
    48a4:	f0 01       	movw	r30, r0
    48a6:	11 24       	eor	r1, r1
    48a8:	e2 5c       	subi	r30, 0xC2	; 194
    48aa:	f7 4f       	sbci	r31, 0xF7	; 247
    48ac:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    48ae:	81 e0       	ldi	r24, 0x01	; 1
    48b0:	08 95       	ret
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    48b2:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].active=0;
    return NRK_OK;
}
    48b4:	08 95       	ret

000048b6 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    48ce:	01 97       	sbiw	r24, 0x01	; 1
    48d0:	91 f7       	brne	.-28     	; 0x48b6 <nrk_spin_wait_us>

}
    48d2:	08 95       	ret

000048d4 <_nrk_precision_os_timer_stop>:
  _nrk_time_trigger=0;
}

void _nrk_precision_os_timer_stop()
{
  TCCR5B=0; // no clock
    48d4:	10 92 21 01 	sts	0x0121, r1
    48d8:	08 95       	ret

000048da <_nrk_precision_os_timer_start>:

void _nrk_precision_os_timer_start()
{
  // Set timer 5 to count up to the number of timer 5 ticks per OS tick and then reset to 0
  // Whenever you read it, this should indicate the offset into the OS tick
  TCCR5B=BM(WGM52) | BM(CS50);  // clk I/O no prescale, CTC match on OCR5A
    48da:	89 e0       	ldi	r24, 0x09	; 9
    48dc:	80 93 21 01 	sts	0x0121, r24
  OCR5A=PRECISION_TICKS_PER_TICK;  // Reset to 0 each tick...
    48e0:	8d e8       	ldi	r24, 0x8D	; 141
    48e2:	9c e3       	ldi	r25, 0x3C	; 60
    48e4:	90 93 29 01 	sts	0x0129, r25
    48e8:	80 93 28 01 	sts	0x0128, r24
    48ec:	08 95       	ret

000048ee <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    48ee:	10 92 25 01 	sts	0x0125, r1
    48f2:	10 92 24 01 	sts	0x0124, r1
    48f6:	08 95       	ret

000048f8 <_nrk_precision_os_timer_get>:
}

inline uint16_t _nrk_precision_os_timer_get()
{
    48f8:	cf 93       	push	r28
    48fa:	df 93       	push	r29
    48fc:	00 d0       	rcall	.+0      	; 0x48fe <_nrk_precision_os_timer_get+0x6>
    48fe:	cd b7       	in	r28, 0x3d	; 61
    4900:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  tmp=TCNT5;
    4902:	80 91 24 01 	lds	r24, 0x0124
    4906:	90 91 25 01 	lds	r25, 0x0125
    490a:	9a 83       	std	Y+2, r25	; 0x02
    490c:	89 83       	std	Y+1, r24	; 0x01
  
  return tmp;
    490e:	89 81       	ldd	r24, Y+1	; 0x01
    4910:	9a 81       	ldd	r25, Y+2	; 0x02
}
    4912:	0f 90       	pop	r0
    4914:	0f 90       	pop	r0
    4916:	df 91       	pop	r29
    4918:	cf 91       	pop	r28
    491a:	08 95       	ret

0000491c <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
  TCCR1B=0;  // no clock 
    491c:	10 92 81 00 	sts	0x0081, r1
    4920:	08 95       	ret

00004922 <_nrk_high_speed_timer_start>:
}

void _nrk_high_speed_timer_start()
{
  TCCR1B=BM(CS10);  // clk I/O no prescaler 
    4922:	81 e0       	ldi	r24, 0x01	; 1
    4924:	80 93 81 00 	sts	0x0081, r24
    4928:	08 95       	ret

0000492a <_nrk_high_speed_timer_reset>:

void _nrk_high_speed_timer_reset()
{
//  nrk_int_disable();
  //SFIOR |= BM(PSR321);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    492a:	83 b5       	in	r24, 0x23	; 35
    492c:	81 60       	ori	r24, 0x01	; 1
    492e:	83 bd       	out	0x23, r24	; 35
  TCNT1=0;
    4930:	10 92 85 00 	sts	0x0085, r1
    4934:	10 92 84 00 	sts	0x0084, r1
    4938:	08 95       	ret

0000493a <_nrk_high_speed_timer_get>:
ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    493a:	cf 93       	push	r28
    493c:	df 93       	push	r29
    493e:	00 d0       	rcall	.+0      	; 0x4940 <_nrk_high_speed_timer_get+0x6>
    4940:	cd b7       	in	r28, 0x3d	; 61
    4942:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  //nrk_int_disable();
  tmp=TCNT1;
    4944:	80 91 84 00 	lds	r24, 0x0084
    4948:	90 91 85 00 	lds	r25, 0x0085
    494c:	9a 83       	std	Y+2, r25	; 0x02
    494e:	89 83       	std	Y+1, r24	; 0x01
  //nrk_int_enable();
  return tmp;
    4950:	89 81       	ldd	r24, Y+1	; 0x01
    4952:	9a 81       	ldd	r25, Y+2	; 0x02
}
    4954:	0f 90       	pop	r0
    4956:	0f 90       	pop	r0
    4958:	df 91       	pop	r29
    495a:	cf 91       	pop	r28
    495c:	08 95       	ret

0000495e <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    495e:	cf 92       	push	r12
    4960:	df 92       	push	r13
    4962:	ef 92       	push	r14
    4964:	ff 92       	push	r15
    4966:	cf 93       	push	r28
    4968:	df 93       	push	r29
uint32_t tmp;

// Adjust for 16MHz clock
// Copy into tmp to avoid overflow problem
tmp=start*2;
    496a:	ec 01       	movw	r28, r24
    496c:	cc 0f       	add	r28, r28
    496e:	dd 1f       	adc	r29, r29
if(tmp>65400) start=0;
    4970:	c9 37       	cpi	r28, 0x79	; 121
    4972:	8f ef       	ldi	r24, 0xFF	; 255
    4974:	d8 07       	cpc	r29, r24
    4976:	10 f0       	brcs	.+4      	; 0x497c <nrk_high_speed_timer_wait+0x1e>
    4978:	c0 e0       	ldi	r28, 0x00	; 0
    497a:	d0 e0       	ldi	r29, 0x00	; 0
else start=tmp;
tmp=(uint32_t)start+(uint32_t)ticks;
    497c:	6b 01       	movw	r12, r22
    497e:	e1 2c       	mov	r14, r1
    4980:	f1 2c       	mov	r15, r1
    4982:	cc 0e       	add	r12, r28
    4984:	dd 1e       	adc	r13, r29
    4986:	e1 1c       	adc	r14, r1
    4988:	f1 1c       	adc	r15, r1
if(tmp>65536) 
    498a:	81 e0       	ldi	r24, 0x01	; 1
    498c:	c8 16       	cp	r12, r24
    498e:	d1 04       	cpc	r13, r1
    4990:	e8 06       	cpc	r14, r24
    4992:	f1 04       	cpc	r15, r1
    4994:	40 f0       	brcs	.+16     	; 0x49a6 <nrk_high_speed_timer_wait+0x48>
	{
	tmp-=65536;
    4996:	81 e0       	ldi	r24, 0x01	; 1
    4998:	e8 1a       	sub	r14, r24
    499a:	f1 08       	sbc	r15, r1
	do{}while(_nrk_high_speed_timer_get()>start);
    499c:	0e 94 9d 24 	call	0x493a	; 0x493a <_nrk_high_speed_timer_get>
    49a0:	c8 17       	cp	r28, r24
    49a2:	d9 07       	cpc	r29, r25
    49a4:	d8 f3       	brcs	.-10     	; 0x499c <nrk_high_speed_timer_wait+0x3e>
	}

ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
    49a6:	0e 94 9d 24 	call	0x493a	; 0x493a <_nrk_high_speed_timer_get>
    49aa:	8c 15       	cp	r24, r12
    49ac:	9d 05       	cpc	r25, r13
    49ae:	d8 f3       	brcs	.-10     	; 0x49a6 <nrk_high_speed_timer_wait+0x48>
}
    49b0:	df 91       	pop	r29
    49b2:	cf 91       	pop	r28
    49b4:	ff 90       	pop	r15
    49b6:	ef 90       	pop	r14
    49b8:	df 90       	pop	r13
    49ba:	cf 90       	pop	r12
    49bc:	08 95       	ret

000049be <_nrk_os_timer_stop>:
  return tmp;
}

inline void _nrk_os_timer_stop()
{
  TCCR2B=0;  // stop timer 
    49be:	10 92 b1 00 	sts	0x00B1, r1
  TIMSK2 &=  ~BM(OCIE2A) ;
    49c2:	e0 e7       	ldi	r30, 0x70	; 112
    49c4:	f0 e0       	ldi	r31, 0x00	; 0
    49c6:	80 81       	ld	r24, Z
    49c8:	8d 7f       	andi	r24, 0xFD	; 253
    49ca:	80 83       	st	Z, r24
  //TIMSK2 &=  ~BM(OCIE2B) ;
  TIMSK2 &=  ~BM(TOIE2) ;
    49cc:	80 81       	ld	r24, Z
    49ce:	8e 7f       	andi	r24, 0xFE	; 254
    49d0:	80 83       	st	Z, r24
    49d2:	08 95       	ret

000049d4 <_nrk_os_timer_set>:
}

inline void _nrk_os_timer_set(uint8_t v)
{
TCNT2=v;
    49d4:	80 93 b2 00 	sts	0x00B2, r24
    49d8:	08 95       	ret

000049da <_nrk_os_timer_start>:
   
inline void _nrk_os_timer_start()
{
  //GTCCR |= BM(PSRASY);              // reset prescaler
  //TCNT2 = 0;                  // reset counter
  TIMSK2 |=   BM(OCIE2A)| BM(TOIE2);// | BM(OCIE2B);//| BM(TICIE1);    // Enable interrupt
    49da:	e0 e7       	ldi	r30, 0x70	; 112
    49dc:	f0 e0       	ldi	r31, 0x00	; 0
    49de:	80 81       	ld	r24, Z
    49e0:	83 60       	ori	r24, 0x03	; 3
    49e2:	80 83       	st	Z, r24
  TCCR2B = BM(CS21) | BM(CS20); //|     // reset counter on interrupt, set divider to 128
    49e4:	83 e0       	ldi	r24, 0x03	; 3
    49e6:	80 93 b1 00 	sts	0x00B1, r24
    49ea:	08 95       	ret

000049ec <_nrk_os_timer_reset>:
}

inline void _nrk_os_timer_reset()
{

    GTCCR |= BM(PSRASY);              // reset prescaler
    49ec:	83 b5       	in	r24, 0x23	; 35
    49ee:	82 60       	ori	r24, 0x02	; 2
    49f0:	83 bd       	out	0x23, r24	; 35
    TCNT2 = 0;                  // reset counter
    49f2:	10 92 b2 00 	sts	0x00B2, r1
    _nrk_time_trigger=0;
    49f6:	10 92 70 04 	sts	0x0470, r1
    _nrk_prev_timer_val=0;
    49fa:	10 92 c6 05 	sts	0x05C6, r1
    49fe:	08 95       	ret

00004a00 <_nrk_setup_timer>:
    } while (--timeout);

}


void _nrk_setup_timer() {
    4a00:	cf 93       	push	r28
    4a02:	df 93       	push	r29
  _nrk_prev_timer_val=254;
    4a04:	8e ef       	ldi	r24, 0xFE	; 254
    4a06:	80 93 c6 05 	sts	0x05C6, r24
 
// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
  ASSR = BM(AS2);
    4a0a:	80 e2       	ldi	r24, 0x20	; 32
    4a0c:	80 93 b6 00 	sts	0x00B6, r24
  OCR2A = _nrk_prev_timer_val;
    4a10:	80 91 c6 05 	lds	r24, 0x05C6
    4a14:	80 93 b3 00 	sts	0x00B3, r24
  //OCR2B = 2;
  TIFR2 =   BM(OCF2A) | BM(TOV2); //| BM(OCF2B2) ;       // Clear interrupt flag
    4a18:	83 e0       	ldi	r24, 0x03	; 3
    4a1a:	87 bb       	out	0x17, r24	; 23
  TCCR2A = BM(WGM21);
    4a1c:	92 e0       	ldi	r25, 0x02	; 2
    4a1e:	90 93 b0 00 	sts	0x00B0, r25
  TCCR2B = BM(CS21) | BM(CS20); //|      // reset counter on interrupt, set divider to 128
    4a22:	80 93 b1 00 	sts	0x00B1, r24
  GTCCR |= BM(PSRASY);              // reset prescaler
    4a26:	93 b5       	in	r25, 0x23	; 35
    4a28:	92 60       	ori	r25, 0x02	; 2
    4a2a:	93 bd       	out	0x23, r25	; 35
   // Clear interrupt flag
  TIFR2 =   BM(OCF2A) | BM(TOV2);    
    4a2c:	87 bb       	out	0x17, r24	; 23
  // reset counter on interrupt, set divider to 128
  TCCR0A = BM(WGM01) | BM(CS01) | BM(CS00); 
    4a2e:	84 bd       	out	0x24, r24	; 36
  // reset prescaler
  //GTCCR |= TSM;              
  GTCCR |= BM(PSRASY);              // reset prescaler
    4a30:	83 b5       	in	r24, 0x23	; 35
    4a32:	82 60       	ori	r24, 0x02	; 2
    4a34:	83 bd       	out	0x23, r24	; 35

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR1A=0;  
    4a36:	10 92 80 00 	sts	0x0080, r1
  TCCR1B=BM(CS10);  // clk I/O no prescale
    4a3a:	81 e0       	ldi	r24, 0x01	; 1
    4a3c:	80 93 81 00 	sts	0x0081, r24
  TCNT1=0;  // 16 bit
    4a40:	10 92 85 00 	sts	0x0085, r1
    4a44:	10 92 84 00 	sts	0x0084, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    4a48:	83 b5       	in	r24, 0x23	; 35
    4a4a:	82 60       	ori	r24, 0x02	; 2
    4a4c:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    4a4e:	83 b5       	in	r24, 0x23	; 35
    4a50:	81 60       	ori	r24, 0x01	; 1
    4a52:	83 bd       	out	0x23, r24	; 35

// Timer 5 High Precision Time Sync Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR5A=0;
    4a54:	10 92 20 01 	sts	0x0120, r1
  //TIFR5=0; // Clear interrupt flags
  //TIMSK5=BM(TOIE5); // Overflow interrupt enable
  TCNT5=0;  // 16 bit
    4a58:	c4 e2       	ldi	r28, 0x24	; 36
    4a5a:	d1 e0       	ldi	r29, 0x01	; 1
    4a5c:	19 82       	std	Y+1, r1	; 0x01
    4a5e:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    4a60:	83 b5       	in	r24, 0x23	; 35
    4a62:	82 60       	ori	r24, 0x02	; 2
    4a64:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    4a66:	83 b5       	in	r24, 0x23	; 35
    4a68:	81 60       	ori	r24, 0x01	; 1
    4a6a:	83 bd       	out	0x23, r24	; 35

  _nrk_os_timer_reset();
    4a6c:	0e 94 f6 24 	call	0x49ec	; 0x49ec <_nrk_os_timer_reset>
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    4a70:	19 82       	std	Y+1, r1	; 0x01
    4a72:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler

  _nrk_os_timer_reset();
  _nrk_precision_os_timer_reset();
  _nrk_os_timer_start();
    4a74:	0e 94 ed 24 	call	0x49da	; 0x49da <_nrk_os_timer_start>
  _nrk_precision_os_timer_start();
    4a78:	0e 94 6d 24 	call	0x48da	; 0x48da <_nrk_precision_os_timer_start>
  _nrk_time_trigger=0;
    4a7c:	10 92 70 04 	sts	0x0470, r1
}
    4a80:	df 91       	pop	r29
    4a82:	cf 91       	pop	r28
    4a84:	08 95       	ret

00004a86 <_nrk_get_next_wakeup>:
}


uint8_t _nrk_get_next_wakeup()
{
	return (uint8_t)(OCR2A+1);
    4a86:	80 91 b3 00 	lds	r24, 0x00B3
}
    4a8a:	8f 5f       	subi	r24, 0xFF	; 255
    4a8c:	08 95       	ret

00004a8e <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
   OCR2A = nw-1;
    4a8e:	81 50       	subi	r24, 0x01	; 1
    4a90:	80 93 b3 00 	sts	0x00B3, r24
    4a94:	08 95       	ret

00004a96 <nrk_timer_int_stop>:
}

int8_t nrk_timer_int_stop(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    4a96:	81 11       	cpse	r24, r1
    4a98:	02 c0       	rjmp	.+4      	; 0x4a9e <nrk_timer_int_stop+0x8>
	{
	TIMSK3 = 0;
    4a9a:	10 92 71 00 	sts	0x0071, r1
	}
return NRK_ERROR;
}
    4a9e:	8f ef       	ldi	r24, 0xFF	; 255
    4aa0:	08 95       	ret

00004aa2 <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    4aa2:	81 11       	cpse	r24, r1
    4aa4:	06 c0       	rjmp	.+12     	; 0x4ab2 <nrk_timer_int_reset+0x10>
	{
	TCNT3=0;
    4aa6:	10 92 95 00 	sts	0x0095, r1
    4aaa:	10 92 94 00 	sts	0x0094, r1
	return NRK_OK;
    4aae:	81 e0       	ldi	r24, 0x01	; 1
    4ab0:	08 95       	ret
	}
return NRK_ERROR;
    4ab2:	8f ef       	ldi	r24, 0xFF	; 255
}
    4ab4:	08 95       	ret

00004ab6 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    4ab6:	81 11       	cpse	r24, r1
    4ab8:	05 c0       	rjmp	.+10     	; 0x4ac4 <nrk_timer_int_read+0xe>
	{
	return TCNT3;
    4aba:	80 91 94 00 	lds	r24, 0x0094
    4abe:	90 91 95 00 	lds	r25, 0x0095
    4ac2:	08 95       	ret
	}
return 0;
    4ac4:	80 e0       	ldi	r24, 0x00	; 0
    4ac6:	90 e0       	ldi	r25, 0x00	; 0

}
    4ac8:	08 95       	ret

00004aca <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
if(timer==NRK_APP_TIMER_0)
    4aca:	81 11       	cpse	r24, r1
    4acc:	05 c0       	rjmp	.+10     	; 0x4ad8 <nrk_timer_int_start+0xe>
	{
		TIMSK3 = BM(OCIE3A);
    4ace:	82 e0       	ldi	r24, 0x02	; 2
    4ad0:	80 93 71 00 	sts	0x0071, r24
	return NRK_OK;
    4ad4:	81 e0       	ldi	r24, 0x01	; 1
    4ad6:	08 95       	ret
	}
return NRK_ERROR;
    4ad8:	8f ef       	ldi	r24, 0xFF	; 255
}
    4ada:	08 95       	ret

00004adc <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
if(timer==NRK_APP_TIMER_0)
    4adc:	81 11       	cpse	r24, r1
    4ade:	35 c0       	rjmp	.+106    	; 0x4b4a <nrk_timer_int_configure+0x6e>
	{
	if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    4ae0:	cb 01       	movw	r24, r22
    4ae2:	01 97       	sbiw	r24, 0x01	; 1
    4ae4:	05 97       	sbiw	r24, 0x05	; 5
    4ae6:	10 f4       	brcc	.+4      	; 0x4aec <nrk_timer_int_configure+0x10>
    4ae8:	60 93 c5 05 	sts	0x05C5, r22
	TCCR3A = 0;  
    4aec:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = BM(WGM32);  // Automatic restart on compare, count up
    4af0:	88 e0       	ldi	r24, 0x08	; 8
    4af2:	80 93 91 00 	sts	0x0091, r24
        OCR3AH = (compare_value >> 8) & 0xFF;	
    4af6:	50 93 99 00 	sts	0x0099, r21
  	OCR3AL = (compare_value & 0xFF );
    4afa:	40 93 98 00 	sts	0x0098, r20
	app_timer0_callback=callback_func;
    4afe:	30 93 ee 03 	sts	0x03EE, r19
    4b02:	20 93 ed 03 	sts	0x03ED, r18
	if(app_timer0_prescale==1) TCCR3B |= BM(CS30);  
    4b06:	80 91 c5 05 	lds	r24, 0x05C5
    4b0a:	81 30       	cpi	r24, 0x01	; 1
    4b0c:	21 f4       	brne	.+8      	; 0x4b16 <nrk_timer_int_configure+0x3a>
    4b0e:	80 91 91 00 	lds	r24, 0x0091
    4b12:	81 60       	ori	r24, 0x01	; 1
    4b14:	11 c0       	rjmp	.+34     	; 0x4b38 <nrk_timer_int_configure+0x5c>
	// Divide by 1
	else if(app_timer0_prescale==2) TCCR3B |= BM(CS31); 
    4b16:	82 30       	cpi	r24, 0x02	; 2
    4b18:	21 f4       	brne	.+8      	; 0x4b22 <nrk_timer_int_configure+0x46>
    4b1a:	80 91 91 00 	lds	r24, 0x0091
    4b1e:	82 60       	ori	r24, 0x02	; 2
    4b20:	0b c0       	rjmp	.+22     	; 0x4b38 <nrk_timer_int_configure+0x5c>
	// Divide by 8
	else if(app_timer0_prescale==3) TCCR3B |= BM(CS31) | BM(CS30);  
    4b22:	83 30       	cpi	r24, 0x03	; 3
    4b24:	21 f4       	brne	.+8      	; 0x4b2e <nrk_timer_int_configure+0x52>
    4b26:	80 91 91 00 	lds	r24, 0x0091
    4b2a:	83 60       	ori	r24, 0x03	; 3
    4b2c:	05 c0       	rjmp	.+10     	; 0x4b38 <nrk_timer_int_configure+0x5c>
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
    4b2e:	84 30       	cpi	r24, 0x04	; 4
    4b30:	31 f4       	brne	.+12     	; 0x4b3e <nrk_timer_int_configure+0x62>
    4b32:	80 91 91 00 	lds	r24, 0x0091
    4b36:	84 60       	ori	r24, 0x04	; 4
    4b38:	80 93 91 00 	sts	0x0091, r24
    4b3c:	08 c0       	rjmp	.+16     	; 0x4b4e <nrk_timer_int_configure+0x72>
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
    4b3e:	85 30       	cpi	r24, 0x05	; 5
    4b40:	31 f4       	brne	.+12     	; 0x4b4e <nrk_timer_int_configure+0x72>
    4b42:	80 91 91 00 	lds	r24, 0x0091
    4b46:	85 60       	ori	r24, 0x05	; 5
    4b48:	f7 cf       	rjmp	.-18     	; 0x4b38 <nrk_timer_int_configure+0x5c>
	// Divide by 1024
	return NRK_OK;
	}

return NRK_ERROR;
    4b4a:	8f ef       	ldi	r24, 0xFF	; 255
    4b4c:	08 95       	ret
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
	// Divide by 1024
	return NRK_OK;
    4b4e:	81 e0       	ldi	r24, 0x01	; 1
	}

return NRK_ERROR;
}
    4b50:	08 95       	ret

00004b52 <_nrk_os_timer_get>:


inline uint8_t _nrk_os_timer_get()
{
  return (volatile uint8_t)TCNT2;
    4b52:	80 91 b2 00 	lds	r24, 0x00B2
}
    4b56:	08 95       	ret

00004b58 <__vector_default>:

//--------------------------------------------------------------------------------------
//  Default ISR 
//--------------------------------------------------------------------------------------
SIGNAL(__vector_default) {
    4b58:	1f 92       	push	r1
    4b5a:	0f 92       	push	r0
    4b5c:	0f b6       	in	r0, 0x3f	; 63
    4b5e:	0f 92       	push	r0
    4b60:	11 24       	eor	r1, r1
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4b62:	60 e0       	ldi	r22, 0x00	; 0
    4b64:	8a e0       	ldi	r24, 0x0A	; 10
    4b66:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
	while(1);
    4b6a:	ff cf       	rjmp	.-2      	; 0x4b6a <__vector_default+0x12>

00004b6c <__vector_13>:
	#ifdef NRK_KERNEL_TEST
        nrk_kernel_error_add(NRK_TIMER_OVERFLOW,0);
	#endif

	return;  	
} 
    4b6c:	0f 92       	push	r0
    4b6e:	0f b6       	in	r0, 0x3f	; 63
    4b70:	0f 92       	push	r0
    4b72:	1f 92       	push	r1
    4b74:	2f 92       	push	r2
    4b76:	3f 92       	push	r3
    4b78:	4f 92       	push	r4
    4b7a:	5f 92       	push	r5
    4b7c:	6f 92       	push	r6
    4b7e:	7f 92       	push	r7
    4b80:	8f 92       	push	r8
    4b82:	9f 92       	push	r9
    4b84:	af 92       	push	r10
    4b86:	bf 92       	push	r11
    4b88:	cf 92       	push	r12
    4b8a:	df 92       	push	r13
    4b8c:	ef 92       	push	r14
    4b8e:	ff 92       	push	r15
    4b90:	0f 93       	push	r16
    4b92:	1f 93       	push	r17
    4b94:	2f 93       	push	r18
    4b96:	3f 93       	push	r19
    4b98:	4f 93       	push	r20
    4b9a:	5f 93       	push	r21
    4b9c:	6f 93       	push	r22
    4b9e:	7f 93       	push	r23
    4ba0:	8f 93       	push	r24
    4ba2:	9f 93       	push	r25
    4ba4:	af 93       	push	r26
    4ba6:	bf 93       	push	r27
    4ba8:	cf 93       	push	r28
    4baa:	df 93       	push	r29
    4bac:	ef 93       	push	r30
    4bae:	ff 93       	push	r31
    4bb0:	a0 91 3b 08 	lds	r26, 0x083B
    4bb4:	b0 91 3c 08 	lds	r27, 0x083C
    4bb8:	0d b6       	in	r0, 0x3d	; 61
    4bba:	0d 92       	st	X+, r0
    4bbc:	0e b6       	in	r0, 0x3e	; 62
    4bbe:	0d 92       	st	X+, r0
    4bc0:	1f 92       	push	r1
    4bc2:	a0 91 c3 05 	lds	r26, 0x05C3
    4bc6:	b0 91 c4 05 	lds	r27, 0x05C4
    4bca:	1e 90       	ld	r1, -X
    4bcc:	be bf       	out	0x3e, r27	; 62
    4bce:	ad bf       	out	0x3d, r26	; 61
    4bd0:	08 95       	ret

00004bd2 <__vector_32>:
);

}


SIGNAL(TIMER3_COMPA_vect) {
    4bd2:	1f 92       	push	r1
    4bd4:	0f 92       	push	r0
    4bd6:	0f b6       	in	r0, 0x3f	; 63
    4bd8:	0f 92       	push	r0
    4bda:	11 24       	eor	r1, r1
    4bdc:	0b b6       	in	r0, 0x3b	; 59
    4bde:	0f 92       	push	r0
    4be0:	2f 93       	push	r18
    4be2:	3f 93       	push	r19
    4be4:	4f 93       	push	r20
    4be6:	5f 93       	push	r21
    4be8:	6f 93       	push	r22
    4bea:	7f 93       	push	r23
    4bec:	8f 93       	push	r24
    4bee:	9f 93       	push	r25
    4bf0:	af 93       	push	r26
    4bf2:	bf 93       	push	r27
    4bf4:	ef 93       	push	r30
    4bf6:	ff 93       	push	r31
	if(app_timer0_callback!=NULL) app_timer0_callback();
    4bf8:	e0 91 ed 03 	lds	r30, 0x03ED
    4bfc:	f0 91 ee 03 	lds	r31, 0x03EE
    4c00:	30 97       	sbiw	r30, 0x00	; 0
    4c02:	11 f0       	breq	.+4      	; 0x4c08 <__vector_32+0x36>
    4c04:	09 95       	icall
    4c06:	04 c0       	rjmp	.+8      	; 0x4c10 <__vector_32+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4c08:	60 e0       	ldi	r22, 0x00	; 0
    4c0a:	8a e0       	ldi	r24, 0x0A	; 10
    4c0c:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
	return;  	
}
    4c10:	ff 91       	pop	r31
    4c12:	ef 91       	pop	r30
    4c14:	bf 91       	pop	r27
    4c16:	af 91       	pop	r26
    4c18:	9f 91       	pop	r25
    4c1a:	8f 91       	pop	r24
    4c1c:	7f 91       	pop	r23
    4c1e:	6f 91       	pop	r22
    4c20:	5f 91       	pop	r21
    4c22:	4f 91       	pop	r20
    4c24:	3f 91       	pop	r19
    4c26:	2f 91       	pop	r18
    4c28:	0f 90       	pop	r0
    4c2a:	0b be       	out	0x3b, r0	; 59
    4c2c:	0f 90       	pop	r0
    4c2e:	0f be       	out	0x3f, r0	; 63
    4c30:	0f 90       	pop	r0
    4c32:	1f 90       	pop	r1
    4c34:	18 95       	reti

00004c36 <SIG_OUTPUT_COMPARE1A>:

//--------------------------------------------------------------------------------------
//  TIMER 1 COMPARE ISR
//--------------------------------------------------------------------------------------
SIGNAL(SIG_OUTPUT_COMPARE1A) {
    4c36:	1f 92       	push	r1
    4c38:	0f 92       	push	r0
    4c3a:	0f b6       	in	r0, 0x3f	; 63
    4c3c:	0f 92       	push	r0
    4c3e:	11 24       	eor	r1, r1

	return;  	
} 
    4c40:	0f 90       	pop	r0
    4c42:	0f be       	out	0x3f, r0	; 63
    4c44:	0f 90       	pop	r0
    4c46:	1f 90       	pop	r1
    4c48:	18 95       	reti

00004c4a <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    4c4a:	04 b6       	in	r0, 0x34	; 52
    4c4c:	03 fe       	sbrs	r0, 3
    4c4e:	02 c0       	rjmp	.+4      	; 0x4c54 <_nrk_startup_error+0xa>
	{
	// don't clear wdt
	error|=0x10;
    4c50:	80 e1       	ldi	r24, 0x10	; 16
    4c52:	01 c0       	rjmp	.+2      	; 0x4c56 <_nrk_startup_error+0xc>
#include <nrk_error.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    4c54:	80 e0       	ldi	r24, 0x00	; 0
	error|=0x10;
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    4c56:	04 b6       	in	r0, 0x34	; 52
    4c58:	02 fe       	sbrs	r0, 2
    4c5a:	06 c0       	rjmp	.+12     	; 0x4c68 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    4c5c:	94 b7       	in	r25, 0x34	; 52
    4c5e:	9b 7f       	andi	r25, 0xFB	; 251
    4c60:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    4c62:	04 b6       	in	r0, 0x34	; 52
    4c64:	00 fe       	sbrs	r0, 0
		error|=0x04;
    4c66:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    4c68:	04 b6       	in	r0, 0x34	; 52
    4c6a:	01 fe       	sbrs	r0, 1
    4c6c:	05 c0       	rjmp	.+10     	; 0x4c78 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    4c6e:	94 b7       	in	r25, 0x34	; 52
    4c70:	9d 7f       	andi	r25, 0xFD	; 253
    4c72:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    4c74:	82 60       	ori	r24, 0x02	; 2
    4c76:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    4c78:	81 11       	cpse	r24, r1
    4c7a:	0c c0       	rjmp	.+24     	; 0x4c94 <_nrk_startup_error+0x4a>


// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    4c7c:	04 b6       	in	r0, 0x34	; 52
    4c7e:	00 fe       	sbrs	r0, 0
    4c80:	04 c0       	rjmp	.+8      	; 0x4c8a <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    4c82:	94 b7       	in	r25, 0x34	; 52
    4c84:	9e 7f       	andi	r25, 0xFE	; 254
    4c86:	94 bf       	out	0x34, r25	; 52
    4c88:	01 c0       	rjmp	.+2      	; 0x4c8c <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    4c8a:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR2A!=0) error|=0x01;
    4c8c:	90 91 b0 00 	lds	r25, 0x00B0
    4c90:	91 11       	cpse	r25, r1
    4c92:	81 e0       	ldi	r24, 0x01	; 1

return error;
}
    4c94:	08 95       	ret

00004c96 <nrk_ext_int_enable>:
#include <nrk_cfg.h>


int8_t  nrk_ext_int_enable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK |= BM(INT0); return NRK_OK; }
    4c96:	81 11       	cpse	r24, r1
    4c98:	02 c0       	rjmp	.+4      	; 0x4c9e <nrk_ext_int_enable+0x8>
    4c9a:	e8 9a       	sbi	0x1d, 0	; 29
    4c9c:	39 c0       	rjmp	.+114    	; 0x4d10 <nrk_ext_int_enable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK |= BM(INT1); return NRK_OK; }
    4c9e:	81 30       	cpi	r24, 0x01	; 1
    4ca0:	11 f4       	brne	.+4      	; 0x4ca6 <nrk_ext_int_enable+0x10>
    4ca2:	e9 9a       	sbi	0x1d, 1	; 29
    4ca4:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK |= BM(INT2); return NRK_OK; }
    4ca6:	82 30       	cpi	r24, 0x02	; 2
    4ca8:	11 f4       	brne	.+4      	; 0x4cae <nrk_ext_int_enable+0x18>
    4caa:	ea 9a       	sbi	0x1d, 2	; 29
    4cac:	31 c0       	rjmp	.+98     	; 0x4d10 <nrk_ext_int_enable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 |= BM(PCINT0); return NRK_OK; }
    4cae:	83 30       	cpi	r24, 0x03	; 3
    4cb0:	21 f4       	brne	.+8      	; 0x4cba <nrk_ext_int_enable+0x24>
    4cb2:	80 91 6b 00 	lds	r24, 0x006B
    4cb6:	81 60       	ori	r24, 0x01	; 1
    4cb8:	29 c0       	rjmp	.+82     	; 0x4d0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 |= BM(PCINT1); return NRK_OK; }
    4cba:	84 30       	cpi	r24, 0x04	; 4
    4cbc:	21 f4       	brne	.+8      	; 0x4cc6 <nrk_ext_int_enable+0x30>
    4cbe:	80 91 6b 00 	lds	r24, 0x006B
    4cc2:	82 60       	ori	r24, 0x02	; 2
    4cc4:	23 c0       	rjmp	.+70     	; 0x4d0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 |= BM(PCINT2); return NRK_OK; }
    4cc6:	85 30       	cpi	r24, 0x05	; 5
    4cc8:	21 f4       	brne	.+8      	; 0x4cd2 <nrk_ext_int_enable+0x3c>
    4cca:	80 91 6b 00 	lds	r24, 0x006B
    4cce:	84 60       	ori	r24, 0x04	; 4
    4cd0:	1d c0       	rjmp	.+58     	; 0x4d0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 |= BM(PCINT3); return NRK_OK; }
    4cd2:	86 30       	cpi	r24, 0x06	; 6
    4cd4:	21 f4       	brne	.+8      	; 0x4cde <nrk_ext_int_enable+0x48>
    4cd6:	80 91 6b 00 	lds	r24, 0x006B
    4cda:	88 60       	ori	r24, 0x08	; 8
    4cdc:	17 c0       	rjmp	.+46     	; 0x4d0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 |= BM(PCINT4); return NRK_OK; }
    4cde:	87 30       	cpi	r24, 0x07	; 7
    4ce0:	21 f4       	brne	.+8      	; 0x4cea <nrk_ext_int_enable+0x54>
    4ce2:	80 91 6b 00 	lds	r24, 0x006B
    4ce6:	80 61       	ori	r24, 0x10	; 16
    4ce8:	11 c0       	rjmp	.+34     	; 0x4d0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 |= BM(PCINT5); return NRK_OK; }
    4cea:	88 30       	cpi	r24, 0x08	; 8
    4cec:	21 f4       	brne	.+8      	; 0x4cf6 <nrk_ext_int_enable+0x60>
    4cee:	80 91 6b 00 	lds	r24, 0x006B
    4cf2:	80 62       	ori	r24, 0x20	; 32
    4cf4:	0b c0       	rjmp	.+22     	; 0x4d0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 |= BM(PCINT6); return NRK_OK; }
    4cf6:	89 30       	cpi	r24, 0x09	; 9
    4cf8:	21 f4       	brne	.+8      	; 0x4d02 <nrk_ext_int_enable+0x6c>
    4cfa:	80 91 6b 00 	lds	r24, 0x006B
    4cfe:	80 64       	ori	r24, 0x40	; 64
    4d00:	05 c0       	rjmp	.+10     	; 0x4d0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 |= BM(PCINT7); return NRK_OK; }
    4d02:	8a 30       	cpi	r24, 0x0A	; 10
    4d04:	39 f4       	brne	.+14     	; 0x4d14 <nrk_ext_int_enable+0x7e>
    4d06:	80 91 6b 00 	lds	r24, 0x006B
    4d0a:	80 68       	ori	r24, 0x80	; 128
    4d0c:	80 93 6b 00 	sts	0x006B, r24
    4d10:	81 e0       	ldi	r24, 0x01	; 1
    4d12:	08 95       	ret
return NRK_ERROR;
    4d14:	8f ef       	ldi	r24, 0xFF	; 255
}
    4d16:	08 95       	ret

00004d18 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK &= ~BM(INT0); return NRK_OK; }
    4d18:	81 11       	cpse	r24, r1
    4d1a:	02 c0       	rjmp	.+4      	; 0x4d20 <nrk_ext_int_disable+0x8>
    4d1c:	e8 98       	cbi	0x1d, 0	; 29
    4d1e:	39 c0       	rjmp	.+114    	; 0x4d92 <nrk_ext_int_disable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK &= ~BM(INT1); return NRK_OK; }
    4d20:	81 30       	cpi	r24, 0x01	; 1
    4d22:	11 f4       	brne	.+4      	; 0x4d28 <nrk_ext_int_disable+0x10>
    4d24:	e9 98       	cbi	0x1d, 1	; 29
    4d26:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK &= ~BM(INT1); return NRK_OK; }
    4d28:	82 30       	cpi	r24, 0x02	; 2
    4d2a:	11 f4       	brne	.+4      	; 0x4d30 <nrk_ext_int_disable+0x18>
    4d2c:	e9 98       	cbi	0x1d, 1	; 29
    4d2e:	31 c0       	rjmp	.+98     	; 0x4d92 <nrk_ext_int_disable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 &= ~BM(PCINT0); return NRK_OK; }
    4d30:	83 30       	cpi	r24, 0x03	; 3
    4d32:	21 f4       	brne	.+8      	; 0x4d3c <nrk_ext_int_disable+0x24>
    4d34:	80 91 6b 00 	lds	r24, 0x006B
    4d38:	8e 7f       	andi	r24, 0xFE	; 254
    4d3a:	29 c0       	rjmp	.+82     	; 0x4d8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 &= ~BM(PCINT1); return NRK_OK; }
    4d3c:	84 30       	cpi	r24, 0x04	; 4
    4d3e:	21 f4       	brne	.+8      	; 0x4d48 <nrk_ext_int_disable+0x30>
    4d40:	80 91 6b 00 	lds	r24, 0x006B
    4d44:	8d 7f       	andi	r24, 0xFD	; 253
    4d46:	23 c0       	rjmp	.+70     	; 0x4d8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 &= ~BM(PCINT2); return NRK_OK; }
    4d48:	85 30       	cpi	r24, 0x05	; 5
    4d4a:	21 f4       	brne	.+8      	; 0x4d54 <nrk_ext_int_disable+0x3c>
    4d4c:	80 91 6b 00 	lds	r24, 0x006B
    4d50:	8b 7f       	andi	r24, 0xFB	; 251
    4d52:	1d c0       	rjmp	.+58     	; 0x4d8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 &= ~BM(PCINT3); return NRK_OK; }
    4d54:	86 30       	cpi	r24, 0x06	; 6
    4d56:	21 f4       	brne	.+8      	; 0x4d60 <nrk_ext_int_disable+0x48>
    4d58:	80 91 6b 00 	lds	r24, 0x006B
    4d5c:	87 7f       	andi	r24, 0xF7	; 247
    4d5e:	17 c0       	rjmp	.+46     	; 0x4d8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 &= ~BM(PCINT4); return NRK_OK; }
    4d60:	87 30       	cpi	r24, 0x07	; 7
    4d62:	21 f4       	brne	.+8      	; 0x4d6c <nrk_ext_int_disable+0x54>
    4d64:	80 91 6b 00 	lds	r24, 0x006B
    4d68:	8f 7e       	andi	r24, 0xEF	; 239
    4d6a:	11 c0       	rjmp	.+34     	; 0x4d8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 &= ~BM(PCINT5); return NRK_OK; }
    4d6c:	88 30       	cpi	r24, 0x08	; 8
    4d6e:	21 f4       	brne	.+8      	; 0x4d78 <nrk_ext_int_disable+0x60>
    4d70:	80 91 6b 00 	lds	r24, 0x006B
    4d74:	8f 7d       	andi	r24, 0xDF	; 223
    4d76:	0b c0       	rjmp	.+22     	; 0x4d8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 &= ~BM(PCINT6); return NRK_OK; }
    4d78:	89 30       	cpi	r24, 0x09	; 9
    4d7a:	21 f4       	brne	.+8      	; 0x4d84 <nrk_ext_int_disable+0x6c>
    4d7c:	80 91 6b 00 	lds	r24, 0x006B
    4d80:	8f 7b       	andi	r24, 0xBF	; 191
    4d82:	05 c0       	rjmp	.+10     	; 0x4d8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 &= ~BM(PCINT7); return NRK_OK; }
    4d84:	8a 30       	cpi	r24, 0x0A	; 10
    4d86:	39 f4       	brne	.+14     	; 0x4d96 <nrk_ext_int_disable+0x7e>
    4d88:	80 91 6b 00 	lds	r24, 0x006B
    4d8c:	8f 77       	andi	r24, 0x7F	; 127
    4d8e:	80 93 6b 00 	sts	0x006B, r24
    4d92:	81 e0       	ldi	r24, 0x01	; 1
    4d94:	08 95       	ret
return NRK_ERROR;
    4d96:	8f ef       	ldi	r24, 0xFF	; 255
}
    4d98:	08 95       	ret

00004d9a <nrk_ext_int_configure>:



int8_t  nrk_ext_int_configure(uint8_t pin, uint8_t mode, void *callback_func)
{
if(pin==NRK_EXT_INT_0)
    4d9a:	81 11       	cpse	r24, r1
    4d9c:	26 c0       	rjmp	.+76     	; 0x4dea <nrk_ext_int_configure+0x50>
	{
	ext_int0_callback=callback_func;
    4d9e:	50 93 99 08 	sts	0x0899, r21
    4da2:	40 93 98 08 	sts	0x0898, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC01) | BM(ISC00));
    4da6:	61 11       	cpse	r22, r1
    4da8:	04 c0       	rjmp	.+8      	; 0x4db2 <nrk_ext_int_configure+0x18>
    4daa:	80 91 69 00 	lds	r24, 0x0069
    4dae:	8c 7f       	andi	r24, 0xFC	; 252
    4db0:	3d c0       	rjmp	.+122    	; 0x4e2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    4db2:	61 30       	cpi	r22, 0x01	; 1
    4db4:	49 f4       	brne	.+18     	; 0x4dc8 <nrk_ext_int_configure+0x2e>
		{ EICRA &= (~BM(ISC01)); EICRA |= BM(ISC00); }
    4db6:	80 91 69 00 	lds	r24, 0x0069
    4dba:	8d 7f       	andi	r24, 0xFD	; 253
    4dbc:	80 93 69 00 	sts	0x0069, r24
    4dc0:	80 91 69 00 	lds	r24, 0x0069
    4dc4:	81 60       	ori	r24, 0x01	; 1
    4dc6:	32 c0       	rjmp	.+100    	; 0x4e2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    4dc8:	62 30       	cpi	r22, 0x02	; 2
    4dca:	49 f4       	brne	.+18     	; 0x4dde <nrk_ext_int_configure+0x44>
		{ EICRA |= BM(ISC01); EICRA &= (~BM(ISC00)); }
    4dcc:	80 91 69 00 	lds	r24, 0x0069
    4dd0:	82 60       	ori	r24, 0x02	; 2
    4dd2:	80 93 69 00 	sts	0x0069, r24
    4dd6:	80 91 69 00 	lds	r24, 0x0069
    4dda:	8e 7f       	andi	r24, 0xFE	; 254
    4ddc:	27 c0       	rjmp	.+78     	; 0x4e2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
    4dde:	63 30       	cpi	r22, 0x03	; 3
    4de0:	39 f5       	brne	.+78     	; 0x4e30 <nrk_ext_int_configure+0x96>
    4de2:	80 91 69 00 	lds	r24, 0x0069
    4de6:	83 60       	ori	r24, 0x03	; 3
    4de8:	21 c0       	rjmp	.+66     	; 0x4e2c <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_1)
    4dea:	81 30       	cpi	r24, 0x01	; 1
    4dec:	49 f5       	brne	.+82     	; 0x4e40 <nrk_ext_int_configure+0xa6>
	{
	ext_int1_callback=callback_func;
    4dee:	50 93 97 08 	sts	0x0897, r21
    4df2:	40 93 96 08 	sts	0x0896, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
    4df6:	61 11       	cpse	r22, r1
    4df8:	04 c0       	rjmp	.+8      	; 0x4e02 <nrk_ext_int_configure+0x68>
    4dfa:	80 91 69 00 	lds	r24, 0x0069
    4dfe:	83 7f       	andi	r24, 0xF3	; 243
    4e00:	15 c0       	rjmp	.+42     	; 0x4e2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    4e02:	61 30       	cpi	r22, 0x01	; 1
    4e04:	49 f4       	brne	.+18     	; 0x4e18 <nrk_ext_int_configure+0x7e>
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
    4e06:	80 91 69 00 	lds	r24, 0x0069
    4e0a:	87 7f       	andi	r24, 0xF7	; 247
    4e0c:	80 93 69 00 	sts	0x0069, r24
    4e10:	80 91 69 00 	lds	r24, 0x0069
    4e14:	84 60       	ori	r24, 0x04	; 4
    4e16:	0a c0       	rjmp	.+20     	; 0x4e2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    4e18:	62 30       	cpi	r22, 0x02	; 2
    4e1a:	61 f4       	brne	.+24     	; 0x4e34 <nrk_ext_int_configure+0x9a>
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
    4e1c:	80 91 69 00 	lds	r24, 0x0069
    4e20:	88 60       	ori	r24, 0x08	; 8
    4e22:	80 93 69 00 	sts	0x0069, r24
    4e26:	80 91 69 00 	lds	r24, 0x0069
    4e2a:	8b 7f       	andi	r24, 0xFB	; 251
    4e2c:	80 93 69 00 	sts	0x0069, r24
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
	return NRK_OK;
    4e30:	81 e0       	ldi	r24, 0x01	; 1
    4e32:	08 95       	ret
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
	if(mode==NRK_LEVEL_TRIGGER) 
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
	if(mode==NRK_FALLING_EDGE) 
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
    4e34:	63 30       	cpi	r22, 0x03	; 3
    4e36:	e1 f7       	brne	.-8      	; 0x4e30 <nrk_ext_int_configure+0x96>
    4e38:	80 91 69 00 	lds	r24, 0x0069
    4e3c:	8c 60       	ori	r24, 0x0C	; 12
    4e3e:	f6 cf       	rjmp	.-20     	; 0x4e2c <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_2)
    4e40:	82 30       	cpi	r24, 0x02	; 2
    4e42:	31 f5       	brne	.+76     	; 0x4e90 <nrk_ext_int_configure+0xf6>
	{
	ext_int2_callback=callback_func;
    4e44:	50 93 9b 08 	sts	0x089B, r21
    4e48:	40 93 9a 08 	sts	0x089A, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC21) | BM(ISC20));
    4e4c:	61 11       	cpse	r22, r1
    4e4e:	04 c0       	rjmp	.+8      	; 0x4e58 <nrk_ext_int_configure+0xbe>
    4e50:	80 91 69 00 	lds	r24, 0x0069
    4e54:	8f 7c       	andi	r24, 0xCF	; 207
    4e56:	ea cf       	rjmp	.-44     	; 0x4e2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    4e58:	61 30       	cpi	r22, 0x01	; 1
    4e5a:	49 f4       	brne	.+18     	; 0x4e6e <nrk_ext_int_configure+0xd4>
		{ EICRA &= (~BM(ISC21)); EICRA |= BM(ISC20); }
    4e5c:	80 91 69 00 	lds	r24, 0x0069
    4e60:	8f 7d       	andi	r24, 0xDF	; 223
    4e62:	80 93 69 00 	sts	0x0069, r24
    4e66:	80 91 69 00 	lds	r24, 0x0069
    4e6a:	80 61       	ori	r24, 0x10	; 16
    4e6c:	df cf       	rjmp	.-66     	; 0x4e2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    4e6e:	62 30       	cpi	r22, 0x02	; 2
    4e70:	49 f4       	brne	.+18     	; 0x4e84 <nrk_ext_int_configure+0xea>
		{ EICRA |= BM(ISC21); EICRA &= (~BM(ISC20)); }
    4e72:	80 91 69 00 	lds	r24, 0x0069
    4e76:	80 62       	ori	r24, 0x20	; 32
    4e78:	80 93 69 00 	sts	0x0069, r24
    4e7c:	80 91 69 00 	lds	r24, 0x0069
    4e80:	8f 7e       	andi	r24, 0xEF	; 239
    4e82:	d4 cf       	rjmp	.-88     	; 0x4e2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC21) | BM(ISC20);
    4e84:	63 30       	cpi	r22, 0x03	; 3
    4e86:	a1 f6       	brne	.-88     	; 0x4e30 <nrk_ext_int_configure+0x96>
    4e88:	80 91 69 00 	lds	r24, 0x0069
    4e8c:	80 63       	ori	r24, 0x30	; 48
    4e8e:	ce cf       	rjmp	.-100    	; 0x4e2c <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}



if(pin==NRK_PC_INT_0 || pin==NRK_PC_INT_1 || pin==NRK_PC_INT_2 || pin==NRK_PC_INT_3 || pin==NRK_PC_INT_4 || pin==NRK_PC_INT_5 || pin==NRK_PC_INT_6 || pin==NRK_PC_INT_7){
    4e90:	83 50       	subi	r24, 0x03	; 3
    4e92:	88 30       	cpi	r24, 0x08	; 8
    4e94:	50 f4       	brcc	.+20     	; 0x4eaa <nrk_ext_int_configure+0x110>
	PCICR |= BM(PCIE0);	
    4e96:	80 91 68 00 	lds	r24, 0x0068
    4e9a:	81 60       	ori	r24, 0x01	; 1
    4e9c:	80 93 68 00 	sts	0x0068, r24
	pc_int0_callback=callback_func;
    4ea0:	50 93 9d 08 	sts	0x089D, r21
    4ea4:	40 93 9c 08 	sts	0x089C, r20
    4ea8:	c3 cf       	rjmp	.-122    	; 0x4e30 <nrk_ext_int_configure+0x96>
	return NRK_OK;
	}
return NRK_ERROR;
    4eaa:	8f ef       	ldi	r24, 0xFF	; 255
}
    4eac:	08 95       	ret

00004eae <__vector_9>:

#ifndef NRK_DISABLE_EXT_INT
SIGNAL(PCINT0_vect) {
    4eae:	1f 92       	push	r1
    4eb0:	0f 92       	push	r0
    4eb2:	0f b6       	in	r0, 0x3f	; 63
    4eb4:	0f 92       	push	r0
    4eb6:	11 24       	eor	r1, r1
    4eb8:	0b b6       	in	r0, 0x3b	; 59
    4eba:	0f 92       	push	r0
    4ebc:	2f 93       	push	r18
    4ebe:	3f 93       	push	r19
    4ec0:	4f 93       	push	r20
    4ec2:	5f 93       	push	r21
    4ec4:	6f 93       	push	r22
    4ec6:	7f 93       	push	r23
    4ec8:	8f 93       	push	r24
    4eca:	9f 93       	push	r25
    4ecc:	af 93       	push	r26
    4ece:	bf 93       	push	r27
    4ed0:	ef 93       	push	r30
    4ed2:	ff 93       	push	r31
	if(pc_int0_callback!=NULL) pc_int0_callback();
    4ed4:	e0 91 9c 08 	lds	r30, 0x089C
    4ed8:	f0 91 9d 08 	lds	r31, 0x089D
    4edc:	30 97       	sbiw	r30, 0x00	; 0
    4ede:	11 f0       	breq	.+4      	; 0x4ee4 <__vector_9+0x36>
    4ee0:	09 95       	icall
    4ee2:	04 c0       	rjmp	.+8      	; 0x4eec <__vector_9+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4ee4:	60 e0       	ldi	r22, 0x00	; 0
    4ee6:	8a e0       	ldi	r24, 0x0A	; 10
    4ee8:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
	return;  	
}
    4eec:	ff 91       	pop	r31
    4eee:	ef 91       	pop	r30
    4ef0:	bf 91       	pop	r27
    4ef2:	af 91       	pop	r26
    4ef4:	9f 91       	pop	r25
    4ef6:	8f 91       	pop	r24
    4ef8:	7f 91       	pop	r23
    4efa:	6f 91       	pop	r22
    4efc:	5f 91       	pop	r21
    4efe:	4f 91       	pop	r20
    4f00:	3f 91       	pop	r19
    4f02:	2f 91       	pop	r18
    4f04:	0f 90       	pop	r0
    4f06:	0b be       	out	0x3b, r0	; 59
    4f08:	0f 90       	pop	r0
    4f0a:	0f be       	out	0x3f, r0	; 63
    4f0c:	0f 90       	pop	r0
    4f0e:	1f 90       	pop	r1
    4f10:	18 95       	reti

00004f12 <__vector_1>:


SIGNAL(INT0_vect) {
    4f12:	1f 92       	push	r1
    4f14:	0f 92       	push	r0
    4f16:	0f b6       	in	r0, 0x3f	; 63
    4f18:	0f 92       	push	r0
    4f1a:	11 24       	eor	r1, r1
    4f1c:	0b b6       	in	r0, 0x3b	; 59
    4f1e:	0f 92       	push	r0
    4f20:	2f 93       	push	r18
    4f22:	3f 93       	push	r19
    4f24:	4f 93       	push	r20
    4f26:	5f 93       	push	r21
    4f28:	6f 93       	push	r22
    4f2a:	7f 93       	push	r23
    4f2c:	8f 93       	push	r24
    4f2e:	9f 93       	push	r25
    4f30:	af 93       	push	r26
    4f32:	bf 93       	push	r27
    4f34:	ef 93       	push	r30
    4f36:	ff 93       	push	r31
	if(ext_int0_callback!=NULL) ext_int0_callback();
    4f38:	e0 91 98 08 	lds	r30, 0x0898
    4f3c:	f0 91 99 08 	lds	r31, 0x0899
    4f40:	30 97       	sbiw	r30, 0x00	; 0
    4f42:	11 f0       	breq	.+4      	; 0x4f48 <__vector_1+0x36>
    4f44:	09 95       	icall
    4f46:	04 c0       	rjmp	.+8      	; 0x4f50 <__vector_1+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4f48:	60 e0       	ldi	r22, 0x00	; 0
    4f4a:	8a e0       	ldi	r24, 0x0A	; 10
    4f4c:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
	return;  	
}
    4f50:	ff 91       	pop	r31
    4f52:	ef 91       	pop	r30
    4f54:	bf 91       	pop	r27
    4f56:	af 91       	pop	r26
    4f58:	9f 91       	pop	r25
    4f5a:	8f 91       	pop	r24
    4f5c:	7f 91       	pop	r23
    4f5e:	6f 91       	pop	r22
    4f60:	5f 91       	pop	r21
    4f62:	4f 91       	pop	r20
    4f64:	3f 91       	pop	r19
    4f66:	2f 91       	pop	r18
    4f68:	0f 90       	pop	r0
    4f6a:	0b be       	out	0x3b, r0	; 59
    4f6c:	0f 90       	pop	r0
    4f6e:	0f be       	out	0x3f, r0	; 63
    4f70:	0f 90       	pop	r0
    4f72:	1f 90       	pop	r1
    4f74:	18 95       	reti

00004f76 <__vector_2>:

SIGNAL(INT1_vect) {
    4f76:	1f 92       	push	r1
    4f78:	0f 92       	push	r0
    4f7a:	0f b6       	in	r0, 0x3f	; 63
    4f7c:	0f 92       	push	r0
    4f7e:	11 24       	eor	r1, r1
    4f80:	0b b6       	in	r0, 0x3b	; 59
    4f82:	0f 92       	push	r0
    4f84:	2f 93       	push	r18
    4f86:	3f 93       	push	r19
    4f88:	4f 93       	push	r20
    4f8a:	5f 93       	push	r21
    4f8c:	6f 93       	push	r22
    4f8e:	7f 93       	push	r23
    4f90:	8f 93       	push	r24
    4f92:	9f 93       	push	r25
    4f94:	af 93       	push	r26
    4f96:	bf 93       	push	r27
    4f98:	ef 93       	push	r30
    4f9a:	ff 93       	push	r31
	if(ext_int1_callback!=NULL) ext_int1_callback();
    4f9c:	e0 91 96 08 	lds	r30, 0x0896
    4fa0:	f0 91 97 08 	lds	r31, 0x0897
    4fa4:	30 97       	sbiw	r30, 0x00	; 0
    4fa6:	11 f0       	breq	.+4      	; 0x4fac <__vector_2+0x36>
    4fa8:	09 95       	icall
    4faa:	04 c0       	rjmp	.+8      	; 0x4fb4 <__vector_2+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4fac:	60 e0       	ldi	r22, 0x00	; 0
    4fae:	8a e0       	ldi	r24, 0x0A	; 10
    4fb0:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
	return;  	
}
    4fb4:	ff 91       	pop	r31
    4fb6:	ef 91       	pop	r30
    4fb8:	bf 91       	pop	r27
    4fba:	af 91       	pop	r26
    4fbc:	9f 91       	pop	r25
    4fbe:	8f 91       	pop	r24
    4fc0:	7f 91       	pop	r23
    4fc2:	6f 91       	pop	r22
    4fc4:	5f 91       	pop	r21
    4fc6:	4f 91       	pop	r20
    4fc8:	3f 91       	pop	r19
    4fca:	2f 91       	pop	r18
    4fcc:	0f 90       	pop	r0
    4fce:	0b be       	out	0x3b, r0	; 59
    4fd0:	0f 90       	pop	r0
    4fd2:	0f be       	out	0x3f, r0	; 63
    4fd4:	0f 90       	pop	r0
    4fd6:	1f 90       	pop	r1
    4fd8:	18 95       	reti

00004fda <__vector_3>:

SIGNAL(INT2_vect) {
    4fda:	1f 92       	push	r1
    4fdc:	0f 92       	push	r0
    4fde:	0f b6       	in	r0, 0x3f	; 63
    4fe0:	0f 92       	push	r0
    4fe2:	11 24       	eor	r1, r1
    4fe4:	0b b6       	in	r0, 0x3b	; 59
    4fe6:	0f 92       	push	r0
    4fe8:	2f 93       	push	r18
    4fea:	3f 93       	push	r19
    4fec:	4f 93       	push	r20
    4fee:	5f 93       	push	r21
    4ff0:	6f 93       	push	r22
    4ff2:	7f 93       	push	r23
    4ff4:	8f 93       	push	r24
    4ff6:	9f 93       	push	r25
    4ff8:	af 93       	push	r26
    4ffa:	bf 93       	push	r27
    4ffc:	ef 93       	push	r30
    4ffe:	ff 93       	push	r31
	if(ext_int2_callback!=NULL) ext_int2_callback();
    5000:	e0 91 9a 08 	lds	r30, 0x089A
    5004:	f0 91 9b 08 	lds	r31, 0x089B
    5008:	30 97       	sbiw	r30, 0x00	; 0
    500a:	11 f0       	breq	.+4      	; 0x5010 <__vector_3+0x36>
    500c:	09 95       	icall
    500e:	04 c0       	rjmp	.+8      	; 0x5018 <__vector_3+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5010:	60 e0       	ldi	r22, 0x00	; 0
    5012:	8a e0       	ldi	r24, 0x0A	; 10
    5014:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nrk_kernel_error_add>
	return;  	
}
    5018:	ff 91       	pop	r31
    501a:	ef 91       	pop	r30
    501c:	bf 91       	pop	r27
    501e:	af 91       	pop	r26
    5020:	9f 91       	pop	r25
    5022:	8f 91       	pop	r24
    5024:	7f 91       	pop	r23
    5026:	6f 91       	pop	r22
    5028:	5f 91       	pop	r21
    502a:	4f 91       	pop	r20
    502c:	3f 91       	pop	r19
    502e:	2f 91       	pop	r18
    5030:	0f 90       	pop	r0
    5032:	0b be       	out	0x3b, r0	; 59
    5034:	0f 90       	pop	r0
    5036:	0f be       	out	0x3f, r0	; 63
    5038:	0f 90       	pop	r0
    503a:	1f 90       	pop	r1
    503c:	18 95       	reti

0000503e <nrk_watchdog_disable>:
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    503e:	a8 95       	wdr
#include <util/atomic.h>

void nrk_watchdog_disable()
{
nrk_watchdog_reset();
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    5040:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    5042:	f8 94       	cli
{
	MCUSR &= ~(1<<WDRF);
    5044:	84 b7       	in	r24, 0x34	; 52
    5046:	87 7f       	andi	r24, 0xF7	; 247
    5048:	84 bf       	out	0x34, r24	; 52
	WDTCSR |= (1<<WDCE) | (1<<WDE);
    504a:	e0 e6       	ldi	r30, 0x60	; 96
    504c:	f0 e0       	ldi	r31, 0x00	; 0
    504e:	80 81       	ld	r24, Z
    5050:	88 61       	ori	r24, 0x18	; 24
    5052:	80 83       	st	Z, r24
	WDTCSR = 0;
    5054:	10 82       	st	Z, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    5056:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    5058:	08 95       	ret

0000505a <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    505a:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    505c:	f8 94       	cli
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    505e:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
{
nrk_watchdog_reset();
MCUSR &= ~(1<<WDRF);
    5060:	84 b7       	in	r24, 0x34	; 52
    5062:	87 7f       	andi	r24, 0xF7	; 247
    5064:	84 bf       	out	0x34, r24	; 52
WDTCSR |= (1<<WDCE) | (1<<WDE);
    5066:	e0 e6       	ldi	r30, 0x60	; 96
    5068:	f0 e0       	ldi	r31, 0x00	; 0
    506a:	80 81       	ld	r24, Z
    506c:	88 61       	ori	r24, 0x18	; 24
    506e:	80 83       	st	Z, r24
WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP0);
    5070:	8d e0       	ldi	r24, 0x0D	; 13
    5072:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    5074:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    5076:	08 95       	ret

00005078 <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5078:	04 b6       	in	r0, 0x34	; 52
    507a:	03 fe       	sbrs	r0, 3
    507c:	02 c0       	rjmp	.+4      	; 0x5082 <nrk_watchdog_check+0xa>
return NRK_ERROR;
    507e:	8f ef       	ldi	r24, 0xFF	; 255
    5080:	08 95       	ret
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5082:	81 e0       	ldi	r24, 0x01	; 1
return NRK_ERROR;
}
    5084:	08 95       	ret

00005086 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
wdt_reset();
    5086:	a8 95       	wdr
    5088:	08 95       	ret

0000508a <nrk_battery_save>:
*********************************************************************************************************
*/


void nrk_battery_save()
{
    508a:	08 95       	ret

0000508c <nrk_sleep>:

void nrk_sleep()
{
    //PRR0 = 0xff;
    //PRR1 = 0xff;
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    508c:	83 b7       	in	r24, 0x33	; 51
    508e:	81 7f       	andi	r24, 0xF1	; 241
    5090:	86 60       	ori	r24, 0x06	; 6
    5092:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    5094:	83 b7       	in	r24, 0x33	; 51
    5096:	81 60       	ori	r24, 0x01	; 1
    5098:	83 bf       	out	0x33, r24	; 51
    509a:	88 95       	sleep
    509c:	83 b7       	in	r24, 0x33	; 51
    509e:	8e 7f       	andi	r24, 0xFE	; 254
    50a0:	83 bf       	out	0x33, r24	; 51
    50a2:	08 95       	ret

000050a4 <nrk_idle>:
}

void nrk_idle()
{

    set_sleep_mode( SLEEP_MODE_IDLE);
    50a4:	83 b7       	in	r24, 0x33	; 51
    50a6:	81 7f       	andi	r24, 0xF1	; 241
    50a8:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    50aa:	83 b7       	in	r24, 0x33	; 51
    50ac:	81 60       	ori	r24, 0x01	; 1
    50ae:	83 bf       	out	0x33, r24	; 51
    50b0:	88 95       	sleep
    50b2:	83 b7       	in	r24, 0x33	; 51
    50b4:	8e 7f       	andi	r24, 0xFE	; 254
    50b6:	83 bf       	out	0x33, r24	; 51
    50b8:	08 95       	ret

000050ba <nrk_task_set_entry_function>:

}

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
task->task=func;
    50ba:	fc 01       	movw	r30, r24
    50bc:	76 83       	std	Z+6, r23	; 0x06
    50be:	65 83       	std	Z+5, r22	; 0x05
    50c0:	08 95       	ret

000050c2 <nrk_task_set_stk>:
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    50c2:	ef 92       	push	r14
    50c4:	ff 92       	push	r15
    50c6:	0f 93       	push	r16
    50c8:	1f 93       	push	r17
    50ca:	cf 93       	push	r28
    50cc:	df 93       	push	r29
    50ce:	8c 01       	movw	r16, r24
    50d0:	7b 01       	movw	r14, r22
    50d2:	ea 01       	movw	r28, r20

if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    50d4:	40 32       	cpi	r20, 0x20	; 32
    50d6:	51 05       	cpc	r21, r1
    50d8:	18 f4       	brcc	.+6      	; 0x50e0 <nrk_task_set_stk+0x1e>
    50da:	81 e1       	ldi	r24, 0x11	; 17
    50dc:	0e 94 ad 15 	call	0x2b5a	; 0x2b5a <nrk_error_add>
task->Ptos = (void *) &stk_base[stk_size-1];
    50e0:	21 97       	sbiw	r28, 0x01	; 1
    50e2:	ce 0d       	add	r28, r14
    50e4:	df 1d       	adc	r29, r15
    50e6:	f8 01       	movw	r30, r16
    50e8:	d2 83       	std	Z+2, r29	; 0x02
    50ea:	c1 83       	std	Z+1, r28	; 0x01
task->Pbos = (void *) &stk_base[0];
    50ec:	f4 82       	std	Z+4, r15	; 0x04
    50ee:	e3 82       	std	Z+3, r14	; 0x03

}
    50f0:	df 91       	pop	r29
    50f2:	cf 91       	pop	r28
    50f4:	1f 91       	pop	r17
    50f6:	0f 91       	pop	r16
    50f8:	ff 90       	pop	r15
    50fa:	ef 90       	pop	r14
    50fc:	08 95       	ret

000050fe <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */ 
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow    
    50fe:	25 e5       	ldi	r18, 0x55	; 85
    5100:	fa 01       	movw	r30, r20
    5102:	20 83       	st	Z, r18
    *(--stk) = 0x4344;   // C D    	
    *(--stk) = 0x4142;   // A B
*/
    --stk;
    stkc = (unsigned char*)stk;	
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    5104:	fb 01       	movw	r30, r22
    5106:	32 97       	sbiw	r30, 0x02	; 2
    5108:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    510a:	31 96       	adiw	r30, 0x01	; 1
    510c:	80 83       	st	Z, r24
	
    *(--stk) = 0;
    510e:	33 97       	sbiw	r30, 0x03	; 3
    5110:	11 82       	std	Z+1, r1	; 0x01
    5112:	10 82       	st	Z, r1
    *(--stk) = 0;       
    5114:	32 97       	sbiw	r30, 0x02	; 2
    5116:	11 82       	std	Z+1, r1	; 0x01
    5118:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    511a:	32 97       	sbiw	r30, 0x02	; 2
    511c:	11 82       	std	Z+1, r1	; 0x01
    511e:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    5120:	32 97       	sbiw	r30, 0x02	; 2
    5122:	11 82       	std	Z+1, r1	; 0x01
    5124:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    5126:	32 97       	sbiw	r30, 0x02	; 2
    5128:	11 82       	std	Z+1, r1	; 0x01
    512a:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    512c:	32 97       	sbiw	r30, 0x02	; 2
    512e:	11 82       	std	Z+1, r1	; 0x01
    5130:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    5132:	32 97       	sbiw	r30, 0x02	; 2
    5134:	11 82       	std	Z+1, r1	; 0x01
    5136:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5138:	32 97       	sbiw	r30, 0x02	; 2
    513a:	11 82       	std	Z+1, r1	; 0x01
    513c:	10 82       	st	Z, r1

    *(--stk) = 0; 
    513e:	32 97       	sbiw	r30, 0x02	; 2
    5140:	11 82       	std	Z+1, r1	; 0x01
    5142:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5144:	32 97       	sbiw	r30, 0x02	; 2
    5146:	11 82       	std	Z+1, r1	; 0x01
    5148:	10 82       	st	Z, r1
    *(--stk) = 0; 
    514a:	32 97       	sbiw	r30, 0x02	; 2
    514c:	11 82       	std	Z+1, r1	; 0x01
    514e:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5150:	32 97       	sbiw	r30, 0x02	; 2
    5152:	11 82       	std	Z+1, r1	; 0x01
    5154:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5156:	32 97       	sbiw	r30, 0x02	; 2
    5158:	11 82       	std	Z+1, r1	; 0x01
    515a:	10 82       	st	Z, r1
    *(--stk) = 0; 
    515c:	32 97       	sbiw	r30, 0x02	; 2
    515e:	11 82       	std	Z+1, r1	; 0x01
    5160:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5162:	32 97       	sbiw	r30, 0x02	; 2
    5164:	11 82       	std	Z+1, r1	; 0x01
    5166:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5168:	32 97       	sbiw	r30, 0x02	; 2
    516a:	11 82       	std	Z+1, r1	; 0x01
    516c:	10 82       	st	Z, r1
    *(--stk) = 0;
    516e:	cb 01       	movw	r24, r22
    5170:	84 97       	sbiw	r24, 0x24	; 36
    5172:	fc 01       	movw	r30, r24
    5174:	11 82       	std	Z+1, r1	; 0x01
    5176:	10 82       	st	Z, r1


    return ((void *)stk);
}
    5178:	08 95       	ret

0000517a <nrk_stack_pointer_init>:
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
        nrk_kernel_stk[0]=STK_CANARY_VAL;
        nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    #else
        stkc = (unsigned char *)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
        *stkc = STK_CANARY_VAL;
    517a:	85 e5       	ldi	r24, 0x55	; 85
    517c:	80 93 7e 41 	sts	0x417E, r24
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
        nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    5180:	ee ef       	ldi	r30, 0xFE	; 254
    5182:	f1 e4       	ldi	r31, 0x41	; 65
    5184:	f0 93 c4 05 	sts	0x05C4, r31
    5188:	e0 93 c3 05 	sts	0x05C3, r30
    #endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    518c:	8c ef       	ldi	r24, 0xFC	; 252
    518e:	90 e1       	ldi	r25, 0x10	; 16
    5190:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    5192:	80 93 ff 41 	sts	0x41FF, r24
    5196:	08 95       	ret

00005198 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
        *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    5198:	8c ef       	ldi	r24, 0xFC	; 252
    519a:	90 e1       	ldi	r25, 0x10	; 16
    519c:	90 93 fe 41 	sts	0x41FE, r25
        *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    51a0:	80 93 ff 41 	sts	0x41FF, r24
    51a4:	08 95       	ret

000051a6 <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

  _nrk_setup_timer();
    51a6:	0e 94 00 25 	call	0x4a00	; 0x4a00 <_nrk_setup_timer>
  nrk_int_enable();  
    51aa:	0c 94 59 0f 	jmp	0x1eb2	; 0x1eb2 <nrk_int_enable>

000051ae <nrk_start_high_ready_task>:
    51ae:	a0 91 2c 08 	lds	r26, 0x082C
    51b2:	b0 91 2d 08 	lds	r27, 0x082D
    51b6:	cd 91       	ld	r28, X+
    51b8:	cd bf       	out	0x3d, r28	; 61
    51ba:	dd 91       	ld	r29, X+
    51bc:	de bf       	out	0x3e, r29	; 62
    51be:	ff 91       	pop	r31
    51c0:	ef 91       	pop	r30
    51c2:	df 91       	pop	r29
    51c4:	cf 91       	pop	r28
    51c6:	bf 91       	pop	r27
    51c8:	af 91       	pop	r26
    51ca:	9f 91       	pop	r25
    51cc:	8f 91       	pop	r24
    51ce:	7f 91       	pop	r23
    51d0:	6f 91       	pop	r22
    51d2:	5f 91       	pop	r21
    51d4:	4f 91       	pop	r20
    51d6:	3f 91       	pop	r19
    51d8:	2f 91       	pop	r18
    51da:	1f 91       	pop	r17
    51dc:	0f 91       	pop	r16
    51de:	ff 90       	pop	r15
    51e0:	ef 90       	pop	r14
    51e2:	df 90       	pop	r13
    51e4:	cf 90       	pop	r12
    51e6:	bf 90       	pop	r11
    51e8:	af 90       	pop	r10
    51ea:	9f 90       	pop	r9
    51ec:	8f 90       	pop	r8
    51ee:	7f 90       	pop	r7
    51f0:	6f 90       	pop	r6
    51f2:	5f 90       	pop	r5
    51f4:	4f 90       	pop	r4
    51f6:	3f 90       	pop	r3
    51f8:	2f 90       	pop	r2
    51fa:	1f 90       	pop	r1
    51fc:	0f 90       	pop	r0
    51fe:	0f be       	out	0x3f, r0	; 63
    5200:	0f 90       	pop	r0
    5202:	18 95       	reti

00005204 <main>:
void nrk_create_taskset();

int
main ()
{
  nrk_setup_ports();
    5204:	0e 94 03 0b 	call	0x1606	; 0x1606 <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
    5208:	80 e1       	ldi	r24, 0x10	; 16
    520a:	90 e0       	ldi	r25, 0x00	; 0
    520c:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <nrk_setup_uart>

  TWI_Master_Initialise();
    5210:	0e 94 9b 04 	call	0x936	; 0x936 <TWI_Master_Initialise>
  sei();
    5214:	78 94       	sei
  nrk_led_set(RED_LED);
    5216:	81 e0       	ldi	r24, 0x01	; 1
    5218:	90 e0       	ldi	r25, 0x00	; 0
    521a:	0e 94 44 0e 	call	0x1c88	; 0x1c88 <nrk_led_set>
  /* initialize the adxl345 */
  printf("waiting for adxl345\r\n");
    521e:	8e ec       	ldi	r24, 0xCE	; 206
    5220:	92 e0       	ldi	r25, 0x02	; 2
    5222:	0e 94 f1 2b 	call	0x57e2	; 0x57e2 <puts>
  //init_adxl345();
  //printf("done\r\n");
  //init_itg3200();
  init_hmc5843();
    5226:	0e 94 bb 03 	call	0x776	; 0x776 <init_hmc5843>
   printf("done\r\n"); 
    522a:	83 ee       	ldi	r24, 0xE3	; 227
    522c:	92 e0       	ldi	r25, 0x02	; 2
    522e:	0e 94 f1 2b 	call	0x57e2	; 0x57e2 <puts>
  nrk_init();
    5232:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <nrk_init>

  nrk_led_clr(ORANGE_LED);
    5236:	83 e0       	ldi	r24, 0x03	; 3
    5238:	90 e0       	ldi	r25, 0x00	; 0
    523a:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
    523e:	82 e0       	ldi	r24, 0x02	; 2
    5240:	90 e0       	ldi	r25, 0x00	; 0
    5242:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <nrk_led_clr>
  nrk_led_clr(GREEN_LED);
    5246:	80 e0       	ldi	r24, 0x00	; 0
    5248:	90 e0       	ldi	r25, 0x00	; 0
    524a:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <nrk_led_clr>
  nrk_led_clr(RED_LED);
    524e:	81 e0       	ldi	r24, 0x01	; 1
    5250:	90 e0       	ldi	r25, 0x00	; 0
    5252:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <nrk_led_clr>
 
  nrk_time_set(0,0);
    5256:	20 e0       	ldi	r18, 0x00	; 0
    5258:	30 e0       	ldi	r19, 0x00	; 0
    525a:	a9 01       	movw	r20, r18
    525c:	60 e0       	ldi	r22, 0x00	; 0
    525e:	70 e0       	ldi	r23, 0x00	; 0
    5260:	cb 01       	movw	r24, r22
    5262:	0e 94 1d 1f 	call	0x3e3a	; 0x3e3a <nrk_time_set>
  nrk_create_taskset ();
    5266:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <nrk_create_taskset>
  nrk_start();
    526a:	0e 94 05 10 	call	0x200a	; 0x200a <nrk_start>
  
  return 0;
}
    526e:	80 e0       	ldi	r24, 0x00	; 0
    5270:	90 e0       	ldi	r25, 0x00	; 0
    5272:	08 95       	ret

00005274 <vfprintf>:
    5274:	6f 92       	push	r6
    5276:	7f 92       	push	r7
    5278:	8f 92       	push	r8
    527a:	9f 92       	push	r9
    527c:	af 92       	push	r10
    527e:	bf 92       	push	r11
    5280:	cf 92       	push	r12
    5282:	df 92       	push	r13
    5284:	ef 92       	push	r14
    5286:	ff 92       	push	r15
    5288:	0f 93       	push	r16
    528a:	1f 93       	push	r17
    528c:	cf 93       	push	r28
    528e:	df 93       	push	r29
    5290:	cd b7       	in	r28, 0x3d	; 61
    5292:	de b7       	in	r29, 0x3e	; 62
    5294:	2c 97       	sbiw	r28, 0x0c	; 12
    5296:	0f b6       	in	r0, 0x3f	; 63
    5298:	f8 94       	cli
    529a:	de bf       	out	0x3e, r29	; 62
    529c:	0f be       	out	0x3f, r0	; 63
    529e:	cd bf       	out	0x3d, r28	; 61
    52a0:	6c 01       	movw	r12, r24
    52a2:	5b 01       	movw	r10, r22
    52a4:	7a 01       	movw	r14, r20
    52a6:	fc 01       	movw	r30, r24
    52a8:	17 82       	std	Z+7, r1	; 0x07
    52aa:	16 82       	std	Z+6, r1	; 0x06
    52ac:	83 81       	ldd	r24, Z+3	; 0x03
    52ae:	81 ff       	sbrs	r24, 1
    52b0:	0e c1       	rjmp	.+540    	; 0x54ce <vfprintf+0x25a>
    52b2:	ce 01       	movw	r24, r28
    52b4:	01 96       	adiw	r24, 0x01	; 1
    52b6:	4c 01       	movw	r8, r24
    52b8:	f6 01       	movw	r30, r12
    52ba:	03 81       	ldd	r16, Z+3	; 0x03
    52bc:	f5 01       	movw	r30, r10
    52be:	03 fd       	sbrc	r16, 3
    52c0:	15 91       	lpm	r17, Z+
    52c2:	03 ff       	sbrs	r16, 3
    52c4:	11 91       	ld	r17, Z+
    52c6:	5f 01       	movw	r10, r30
    52c8:	11 23       	and	r17, r17
    52ca:	09 f4       	brne	.+2      	; 0x52ce <vfprintf+0x5a>
    52cc:	fc c0       	rjmp	.+504    	; 0x54c6 <vfprintf+0x252>
    52ce:	15 32       	cpi	r17, 0x25	; 37
    52d0:	49 f4       	brne	.+18     	; 0x52e4 <vfprintf+0x70>
    52d2:	03 fd       	sbrc	r16, 3
    52d4:	15 91       	lpm	r17, Z+
    52d6:	03 ff       	sbrs	r16, 3
    52d8:	11 91       	ld	r17, Z+
    52da:	5f 01       	movw	r10, r30
    52dc:	15 32       	cpi	r17, 0x25	; 37
    52de:	11 f0       	breq	.+4      	; 0x52e4 <vfprintf+0x70>
    52e0:	20 e0       	ldi	r18, 0x00	; 0
    52e2:	1b c0       	rjmp	.+54     	; 0x531a <vfprintf+0xa6>
    52e4:	b6 01       	movw	r22, r12
    52e6:	81 2f       	mov	r24, r17
    52e8:	90 e0       	ldi	r25, 0x00	; 0
    52ea:	0e 94 9f 2b 	call	0x573e	; 0x573e <fputc>
    52ee:	37 01       	movw	r6, r14
    52f0:	73 01       	movw	r14, r6
    52f2:	e2 cf       	rjmp	.-60     	; 0x52b8 <vfprintf+0x44>
    52f4:	11 23       	and	r17, r17
    52f6:	09 f4       	brne	.+2      	; 0x52fa <vfprintf+0x86>
    52f8:	e6 c0       	rjmp	.+460    	; 0x54c6 <vfprintf+0x252>
    52fa:	61 2f       	mov	r22, r17
    52fc:	70 e0       	ldi	r23, 0x00	; 0
    52fe:	8e ef       	ldi	r24, 0xFE	; 254
    5300:	94 e0       	ldi	r25, 0x04	; 4
    5302:	2c 87       	std	Y+12, r18	; 0x0c
    5304:	0e 94 32 2b 	call	0x5664	; 0x5664 <strchr_P>
    5308:	2c 85       	ldd	r18, Y+12	; 0x0c
    530a:	89 2b       	or	r24, r25
    530c:	49 f0       	breq	.+18     	; 0x5320 <vfprintf+0xac>
    530e:	f5 01       	movw	r30, r10
    5310:	03 fd       	sbrc	r16, 3
    5312:	15 91       	lpm	r17, Z+
    5314:	03 ff       	sbrs	r16, 3
    5316:	11 91       	ld	r17, Z+
    5318:	5f 01       	movw	r10, r30
    531a:	27 ff       	sbrs	r18, 7
    531c:	eb cf       	rjmp	.-42     	; 0x52f4 <vfprintf+0x80>
    531e:	09 c0       	rjmp	.+18     	; 0x5332 <vfprintf+0xbe>
    5320:	13 32       	cpi	r17, 0x23	; 35
    5322:	29 f0       	breq	.+10     	; 0x532e <vfprintf+0xba>
    5324:	1c 36       	cpi	r17, 0x6C	; 108
    5326:	09 f0       	breq	.+2      	; 0x532a <vfprintf+0xb6>
    5328:	d5 c0       	rjmp	.+426    	; 0x54d4 <vfprintf+0x260>
    532a:	20 68       	ori	r18, 0x80	; 128
    532c:	f0 cf       	rjmp	.-32     	; 0x530e <vfprintf+0x9a>
    532e:	20 e1       	ldi	r18, 0x10	; 16
    5330:	ee cf       	rjmp	.-36     	; 0x530e <vfprintf+0x9a>
    5332:	02 2f       	mov	r16, r18
    5334:	11 23       	and	r17, r17
    5336:	09 f4       	brne	.+2      	; 0x533a <vfprintf+0xc6>
    5338:	c6 c0       	rjmp	.+396    	; 0x54c6 <vfprintf+0x252>
    533a:	61 2f       	mov	r22, r17
    533c:	70 e0       	ldi	r23, 0x00	; 0
    533e:	87 ef       	ldi	r24, 0xF7	; 247
    5340:	94 e0       	ldi	r25, 0x04	; 4
    5342:	2c 87       	std	Y+12, r18	; 0x0c
    5344:	0e 94 32 2b 	call	0x5664	; 0x5664 <strchr_P>
    5348:	2c 85       	ldd	r18, Y+12	; 0x0c
    534a:	89 2b       	or	r24, r25
    534c:	41 f0       	breq	.+16     	; 0x535e <vfprintf+0xea>
    534e:	37 01       	movw	r6, r14
    5350:	f4 e0       	ldi	r31, 0x04	; 4
    5352:	6f 0e       	add	r6, r31
    5354:	71 1c       	adc	r7, r1
    5356:	b6 01       	movw	r22, r12
    5358:	8f e3       	ldi	r24, 0x3F	; 63
    535a:	90 e0       	ldi	r25, 0x00	; 0
    535c:	11 c0       	rjmp	.+34     	; 0x5380 <vfprintf+0x10c>
    535e:	13 36       	cpi	r17, 0x63	; 99
    5360:	39 f0       	breq	.+14     	; 0x5370 <vfprintf+0xfc>
    5362:	13 37       	cpi	r17, 0x73	; 115
    5364:	81 f0       	breq	.+32     	; 0x5386 <vfprintf+0x112>
    5366:	13 35       	cpi	r17, 0x53	; 83
    5368:	19 f5       	brne	.+70     	; 0x53b0 <vfprintf+0x13c>
    536a:	02 2f       	mov	r16, r18
    536c:	01 60       	ori	r16, 0x01	; 1
    536e:	0b c0       	rjmp	.+22     	; 0x5386 <vfprintf+0x112>
    5370:	37 01       	movw	r6, r14
    5372:	82 e0       	ldi	r24, 0x02	; 2
    5374:	68 0e       	add	r6, r24
    5376:	71 1c       	adc	r7, r1
    5378:	b6 01       	movw	r22, r12
    537a:	f7 01       	movw	r30, r14
    537c:	80 81       	ld	r24, Z
    537e:	91 81       	ldd	r25, Z+1	; 0x01
    5380:	0e 94 9f 2b 	call	0x573e	; 0x573e <fputc>
    5384:	b5 cf       	rjmp	.-150    	; 0x52f0 <vfprintf+0x7c>
    5386:	37 01       	movw	r6, r14
    5388:	f2 e0       	ldi	r31, 0x02	; 2
    538a:	6f 0e       	add	r6, r31
    538c:	71 1c       	adc	r7, r1
    538e:	f7 01       	movw	r30, r14
    5390:	e0 80       	ld	r14, Z
    5392:	f1 80       	ldd	r15, Z+1	; 0x01
    5394:	f7 01       	movw	r30, r14
    5396:	00 fd       	sbrc	r16, 0
    5398:	85 91       	lpm	r24, Z+
    539a:	00 ff       	sbrs	r16, 0
    539c:	81 91       	ld	r24, Z+
    539e:	7f 01       	movw	r14, r30
    53a0:	88 23       	and	r24, r24
    53a2:	09 f4       	brne	.+2      	; 0x53a6 <vfprintf+0x132>
    53a4:	a5 cf       	rjmp	.-182    	; 0x52f0 <vfprintf+0x7c>
    53a6:	b6 01       	movw	r22, r12
    53a8:	90 e0       	ldi	r25, 0x00	; 0
    53aa:	0e 94 9f 2b 	call	0x573e	; 0x573e <fputc>
    53ae:	f2 cf       	rjmp	.-28     	; 0x5394 <vfprintf+0x120>
    53b0:	14 36       	cpi	r17, 0x64	; 100
    53b2:	11 f0       	breq	.+4      	; 0x53b8 <vfprintf+0x144>
    53b4:	19 36       	cpi	r17, 0x69	; 105
    53b6:	29 f5       	brne	.+74     	; 0x5402 <vfprintf+0x18e>
    53b8:	37 01       	movw	r6, r14
    53ba:	27 ff       	sbrs	r18, 7
    53bc:	09 c0       	rjmp	.+18     	; 0x53d0 <vfprintf+0x15c>
    53be:	f4 e0       	ldi	r31, 0x04	; 4
    53c0:	6f 0e       	add	r6, r31
    53c2:	71 1c       	adc	r7, r1
    53c4:	f7 01       	movw	r30, r14
    53c6:	60 81       	ld	r22, Z
    53c8:	71 81       	ldd	r23, Z+1	; 0x01
    53ca:	82 81       	ldd	r24, Z+2	; 0x02
    53cc:	93 81       	ldd	r25, Z+3	; 0x03
    53ce:	0a c0       	rjmp	.+20     	; 0x53e4 <vfprintf+0x170>
    53d0:	f2 e0       	ldi	r31, 0x02	; 2
    53d2:	6f 0e       	add	r6, r31
    53d4:	71 1c       	adc	r7, r1
    53d6:	f7 01       	movw	r30, r14
    53d8:	60 81       	ld	r22, Z
    53da:	71 81       	ldd	r23, Z+1	; 0x01
    53dc:	88 27       	eor	r24, r24
    53de:	77 fd       	sbrc	r23, 7
    53e0:	80 95       	com	r24
    53e2:	98 2f       	mov	r25, r24
    53e4:	02 2f       	mov	r16, r18
    53e6:	0f 7e       	andi	r16, 0xEF	; 239
    53e8:	97 ff       	sbrs	r25, 7
    53ea:	08 c0       	rjmp	.+16     	; 0x53fc <vfprintf+0x188>
    53ec:	90 95       	com	r25
    53ee:	80 95       	com	r24
    53f0:	70 95       	com	r23
    53f2:	61 95       	neg	r22
    53f4:	7f 4f       	sbci	r23, 0xFF	; 255
    53f6:	8f 4f       	sbci	r24, 0xFF	; 255
    53f8:	9f 4f       	sbci	r25, 0xFF	; 255
    53fa:	00 64       	ori	r16, 0x40	; 64
    53fc:	2a e0       	ldi	r18, 0x0A	; 10
    53fe:	30 e0       	ldi	r19, 0x00	; 0
    5400:	33 c0       	rjmp	.+102    	; 0x5468 <vfprintf+0x1f4>
    5402:	10 37       	cpi	r17, 0x70	; 112
    5404:	99 f0       	breq	.+38     	; 0x542c <vfprintf+0x1b8>
    5406:	40 f4       	brcc	.+16     	; 0x5418 <vfprintf+0x1a4>
    5408:	18 35       	cpi	r17, 0x58	; 88
    540a:	b1 f0       	breq	.+44     	; 0x5438 <vfprintf+0x1c4>
    540c:	1f 36       	cpi	r17, 0x6F	; 111
    540e:	09 f0       	breq	.+2      	; 0x5412 <vfprintf+0x19e>
    5410:	5a c0       	rjmp	.+180    	; 0x54c6 <vfprintf+0x252>
    5412:	28 e0       	ldi	r18, 0x08	; 8
    5414:	30 e0       	ldi	r19, 0x00	; 0
    5416:	14 c0       	rjmp	.+40     	; 0x5440 <vfprintf+0x1cc>
    5418:	15 37       	cpi	r17, 0x75	; 117
    541a:	19 f0       	breq	.+6      	; 0x5422 <vfprintf+0x1ae>
    541c:	18 37       	cpi	r17, 0x78	; 120
    541e:	41 f0       	breq	.+16     	; 0x5430 <vfprintf+0x1bc>
    5420:	52 c0       	rjmp	.+164    	; 0x54c6 <vfprintf+0x252>
    5422:	02 2f       	mov	r16, r18
    5424:	0f 7e       	andi	r16, 0xEF	; 239
    5426:	2a e0       	ldi	r18, 0x0A	; 10
    5428:	30 e0       	ldi	r19, 0x00	; 0
    542a:	0a c0       	rjmp	.+20     	; 0x5440 <vfprintf+0x1cc>
    542c:	02 2f       	mov	r16, r18
    542e:	00 61       	ori	r16, 0x10	; 16
    5430:	04 62       	ori	r16, 0x24	; 36
    5432:	20 e1       	ldi	r18, 0x10	; 16
    5434:	30 e0       	ldi	r19, 0x00	; 0
    5436:	04 c0       	rjmp	.+8      	; 0x5440 <vfprintf+0x1cc>
    5438:	02 2f       	mov	r16, r18
    543a:	04 60       	ori	r16, 0x04	; 4
    543c:	20 e1       	ldi	r18, 0x10	; 16
    543e:	32 e0       	ldi	r19, 0x02	; 2
    5440:	37 01       	movw	r6, r14
    5442:	07 ff       	sbrs	r16, 7
    5444:	09 c0       	rjmp	.+18     	; 0x5458 <vfprintf+0x1e4>
    5446:	f4 e0       	ldi	r31, 0x04	; 4
    5448:	6f 0e       	add	r6, r31
    544a:	71 1c       	adc	r7, r1
    544c:	f7 01       	movw	r30, r14
    544e:	60 81       	ld	r22, Z
    5450:	71 81       	ldd	r23, Z+1	; 0x01
    5452:	82 81       	ldd	r24, Z+2	; 0x02
    5454:	93 81       	ldd	r25, Z+3	; 0x03
    5456:	08 c0       	rjmp	.+16     	; 0x5468 <vfprintf+0x1f4>
    5458:	f2 e0       	ldi	r31, 0x02	; 2
    545a:	6f 0e       	add	r6, r31
    545c:	71 1c       	adc	r7, r1
    545e:	f7 01       	movw	r30, r14
    5460:	60 81       	ld	r22, Z
    5462:	71 81       	ldd	r23, Z+1	; 0x01
    5464:	80 e0       	ldi	r24, 0x00	; 0
    5466:	90 e0       	ldi	r25, 0x00	; 0
    5468:	a4 01       	movw	r20, r8
    546a:	0e 94 51 2c 	call	0x58a2	; 0x58a2 <__ultoa_invert>
    546e:	18 2f       	mov	r17, r24
    5470:	18 19       	sub	r17, r8
    5472:	06 ff       	sbrs	r16, 6
    5474:	05 c0       	rjmp	.+10     	; 0x5480 <vfprintf+0x20c>
    5476:	b6 01       	movw	r22, r12
    5478:	8d e2       	ldi	r24, 0x2D	; 45
    547a:	90 e0       	ldi	r25, 0x00	; 0
    547c:	0e 94 9f 2b 	call	0x573e	; 0x573e <fputc>
    5480:	04 ff       	sbrs	r16, 4
    5482:	15 c0       	rjmp	.+42     	; 0x54ae <vfprintf+0x23a>
    5484:	fe 01       	movw	r30, r28
    5486:	e1 0f       	add	r30, r17
    5488:	f1 1d       	adc	r31, r1
    548a:	80 81       	ld	r24, Z
    548c:	80 33       	cpi	r24, 0x30	; 48
    548e:	79 f0       	breq	.+30     	; 0x54ae <vfprintf+0x23a>
    5490:	b6 01       	movw	r22, r12
    5492:	80 e3       	ldi	r24, 0x30	; 48
    5494:	90 e0       	ldi	r25, 0x00	; 0
    5496:	0e 94 9f 2b 	call	0x573e	; 0x573e <fputc>
    549a:	02 ff       	sbrs	r16, 2
    549c:	08 c0       	rjmp	.+16     	; 0x54ae <vfprintf+0x23a>
    549e:	00 72       	andi	r16, 0x20	; 32
    54a0:	80 2f       	mov	r24, r16
    54a2:	90 e0       	ldi	r25, 0x00	; 0
    54a4:	b6 01       	movw	r22, r12
    54a6:	88 5a       	subi	r24, 0xA8	; 168
    54a8:	9f 4f       	sbci	r25, 0xFF	; 255
    54aa:	0e 94 9f 2b 	call	0x573e	; 0x573e <fputc>
    54ae:	11 50       	subi	r17, 0x01	; 1
    54b0:	f4 01       	movw	r30, r8
    54b2:	e1 0f       	add	r30, r17
    54b4:	f1 1d       	adc	r31, r1
    54b6:	80 81       	ld	r24, Z
    54b8:	b6 01       	movw	r22, r12
    54ba:	90 e0       	ldi	r25, 0x00	; 0
    54bc:	0e 94 9f 2b 	call	0x573e	; 0x573e <fputc>
    54c0:	11 11       	cpse	r17, r1
    54c2:	f5 cf       	rjmp	.-22     	; 0x54ae <vfprintf+0x23a>
    54c4:	15 cf       	rjmp	.-470    	; 0x52f0 <vfprintf+0x7c>
    54c6:	f6 01       	movw	r30, r12
    54c8:	86 81       	ldd	r24, Z+6	; 0x06
    54ca:	97 81       	ldd	r25, Z+7	; 0x07
    54cc:	05 c0       	rjmp	.+10     	; 0x54d8 <vfprintf+0x264>
    54ce:	8f ef       	ldi	r24, 0xFF	; 255
    54d0:	9f ef       	ldi	r25, 0xFF	; 255
    54d2:	02 c0       	rjmp	.+4      	; 0x54d8 <vfprintf+0x264>
    54d4:	02 2f       	mov	r16, r18
    54d6:	31 cf       	rjmp	.-414    	; 0x533a <vfprintf+0xc6>
    54d8:	2c 96       	adiw	r28, 0x0c	; 12
    54da:	0f b6       	in	r0, 0x3f	; 63
    54dc:	f8 94       	cli
    54de:	de bf       	out	0x3e, r29	; 62
    54e0:	0f be       	out	0x3f, r0	; 63
    54e2:	cd bf       	out	0x3d, r28	; 61
    54e4:	df 91       	pop	r29
    54e6:	cf 91       	pop	r28
    54e8:	1f 91       	pop	r17
    54ea:	0f 91       	pop	r16
    54ec:	ff 90       	pop	r15
    54ee:	ef 90       	pop	r14
    54f0:	df 90       	pop	r13
    54f2:	cf 90       	pop	r12
    54f4:	bf 90       	pop	r11
    54f6:	af 90       	pop	r10
    54f8:	9f 90       	pop	r9
    54fa:	8f 90       	pop	r8
    54fc:	7f 90       	pop	r7
    54fe:	6f 90       	pop	r6
    5500:	08 95       	ret

00005502 <__muluhisi3>:
    5502:	0e 94 23 2b 	call	0x5646	; 0x5646 <__umulhisi3>
    5506:	a5 9f       	mul	r26, r21
    5508:	90 0d       	add	r25, r0
    550a:	b4 9f       	mul	r27, r20
    550c:	90 0d       	add	r25, r0
    550e:	a4 9f       	mul	r26, r20
    5510:	80 0d       	add	r24, r0
    5512:	91 1d       	adc	r25, r1
    5514:	11 24       	eor	r1, r1
    5516:	08 95       	ret

00005518 <__mulsi3>:
    5518:	db 01       	movw	r26, r22
    551a:	8f 93       	push	r24
    551c:	9f 93       	push	r25
    551e:	0e 94 81 2a 	call	0x5502	; 0x5502 <__muluhisi3>
    5522:	bf 91       	pop	r27
    5524:	af 91       	pop	r26
    5526:	a2 9f       	mul	r26, r18
    5528:	80 0d       	add	r24, r0
    552a:	91 1d       	adc	r25, r1
    552c:	a3 9f       	mul	r26, r19
    552e:	90 0d       	add	r25, r0
    5530:	b2 9f       	mul	r27, r18
    5532:	90 0d       	add	r25, r0
    5534:	11 24       	eor	r1, r1
    5536:	08 95       	ret

00005538 <__udivmodsi4>:
    5538:	a1 e2       	ldi	r26, 0x21	; 33
    553a:	1a 2e       	mov	r1, r26
    553c:	aa 1b       	sub	r26, r26
    553e:	bb 1b       	sub	r27, r27
    5540:	fd 01       	movw	r30, r26
    5542:	0d c0       	rjmp	.+26     	; 0x555e <__udivmodsi4_ep>

00005544 <__udivmodsi4_loop>:
    5544:	aa 1f       	adc	r26, r26
    5546:	bb 1f       	adc	r27, r27
    5548:	ee 1f       	adc	r30, r30
    554a:	ff 1f       	adc	r31, r31
    554c:	a2 17       	cp	r26, r18
    554e:	b3 07       	cpc	r27, r19
    5550:	e4 07       	cpc	r30, r20
    5552:	f5 07       	cpc	r31, r21
    5554:	20 f0       	brcs	.+8      	; 0x555e <__udivmodsi4_ep>
    5556:	a2 1b       	sub	r26, r18
    5558:	b3 0b       	sbc	r27, r19
    555a:	e4 0b       	sbc	r30, r20
    555c:	f5 0b       	sbc	r31, r21

0000555e <__udivmodsi4_ep>:
    555e:	66 1f       	adc	r22, r22
    5560:	77 1f       	adc	r23, r23
    5562:	88 1f       	adc	r24, r24
    5564:	99 1f       	adc	r25, r25
    5566:	1a 94       	dec	r1
    5568:	69 f7       	brne	.-38     	; 0x5544 <__udivmodsi4_loop>
    556a:	60 95       	com	r22
    556c:	70 95       	com	r23
    556e:	80 95       	com	r24
    5570:	90 95       	com	r25
    5572:	9b 01       	movw	r18, r22
    5574:	ac 01       	movw	r20, r24
    5576:	bd 01       	movw	r22, r26
    5578:	cf 01       	movw	r24, r30
    557a:	08 95       	ret

0000557c <__umoddi3>:
    557c:	68 94       	set
    557e:	01 c0       	rjmp	.+2      	; 0x5582 <__udivdi3_umoddi3>

00005580 <__udivdi3>:
    5580:	e8 94       	clt

00005582 <__udivdi3_umoddi3>:
    5582:	8f 92       	push	r8
    5584:	9f 92       	push	r9
    5586:	cf 93       	push	r28
    5588:	df 93       	push	r29
    558a:	0e 94 cc 2a 	call	0x5598	; 0x5598 <__udivmod64>
    558e:	df 91       	pop	r29
    5590:	cf 91       	pop	r28
    5592:	9f 90       	pop	r9
    5594:	8f 90       	pop	r8
    5596:	08 95       	ret

00005598 <__udivmod64>:
    5598:	88 24       	eor	r8, r8
    559a:	99 24       	eor	r9, r9
    559c:	f4 01       	movw	r30, r8
    559e:	e4 01       	movw	r28, r8
    55a0:	b0 e4       	ldi	r27, 0x40	; 64
    55a2:	9f 93       	push	r25
    55a4:	aa 27       	eor	r26, r26
    55a6:	9a 15       	cp	r25, r10
    55a8:	8b 04       	cpc	r8, r11
    55aa:	9c 04       	cpc	r9, r12
    55ac:	ed 05       	cpc	r30, r13
    55ae:	fe 05       	cpc	r31, r14
    55b0:	cf 05       	cpc	r28, r15
    55b2:	d0 07       	cpc	r29, r16
    55b4:	a1 07       	cpc	r26, r17
    55b6:	98 f4       	brcc	.+38     	; 0x55de <__udivmod64+0x46>
    55b8:	ad 2f       	mov	r26, r29
    55ba:	dc 2f       	mov	r29, r28
    55bc:	cf 2f       	mov	r28, r31
    55be:	fe 2f       	mov	r31, r30
    55c0:	e9 2d       	mov	r30, r9
    55c2:	98 2c       	mov	r9, r8
    55c4:	89 2e       	mov	r8, r25
    55c6:	98 2f       	mov	r25, r24
    55c8:	87 2f       	mov	r24, r23
    55ca:	76 2f       	mov	r23, r22
    55cc:	65 2f       	mov	r22, r21
    55ce:	54 2f       	mov	r21, r20
    55d0:	43 2f       	mov	r20, r19
    55d2:	32 2f       	mov	r19, r18
    55d4:	22 27       	eor	r18, r18
    55d6:	b8 50       	subi	r27, 0x08	; 8
    55d8:	31 f7       	brne	.-52     	; 0x55a6 <__udivmod64+0xe>
    55da:	bf 91       	pop	r27
    55dc:	27 c0       	rjmp	.+78     	; 0x562c <__udivmod64+0x94>
    55de:	1b 2e       	mov	r1, r27
    55e0:	bf 91       	pop	r27
    55e2:	bb 27       	eor	r27, r27
    55e4:	22 0f       	add	r18, r18
    55e6:	33 1f       	adc	r19, r19
    55e8:	44 1f       	adc	r20, r20
    55ea:	55 1f       	adc	r21, r21
    55ec:	66 1f       	adc	r22, r22
    55ee:	77 1f       	adc	r23, r23
    55f0:	88 1f       	adc	r24, r24
    55f2:	99 1f       	adc	r25, r25
    55f4:	88 1c       	adc	r8, r8
    55f6:	99 1c       	adc	r9, r9
    55f8:	ee 1f       	adc	r30, r30
    55fa:	ff 1f       	adc	r31, r31
    55fc:	cc 1f       	adc	r28, r28
    55fe:	dd 1f       	adc	r29, r29
    5600:	aa 1f       	adc	r26, r26
    5602:	bb 1f       	adc	r27, r27
    5604:	8a 14       	cp	r8, r10
    5606:	9b 04       	cpc	r9, r11
    5608:	ec 05       	cpc	r30, r12
    560a:	fd 05       	cpc	r31, r13
    560c:	ce 05       	cpc	r28, r14
    560e:	df 05       	cpc	r29, r15
    5610:	a0 07       	cpc	r26, r16
    5612:	b1 07       	cpc	r27, r17
    5614:	48 f0       	brcs	.+18     	; 0x5628 <__udivmod64+0x90>
    5616:	8a 18       	sub	r8, r10
    5618:	9b 08       	sbc	r9, r11
    561a:	ec 09       	sbc	r30, r12
    561c:	fd 09       	sbc	r31, r13
    561e:	ce 09       	sbc	r28, r14
    5620:	df 09       	sbc	r29, r15
    5622:	a0 0b       	sbc	r26, r16
    5624:	b1 0b       	sbc	r27, r17
    5626:	21 60       	ori	r18, 0x01	; 1
    5628:	1a 94       	dec	r1
    562a:	e1 f6       	brne	.-72     	; 0x55e4 <__udivmod64+0x4c>
    562c:	2e f4       	brtc	.+10     	; 0x5638 <__udivmod64+0xa0>
    562e:	94 01       	movw	r18, r8
    5630:	af 01       	movw	r20, r30
    5632:	be 01       	movw	r22, r28
    5634:	cd 01       	movw	r24, r26
    5636:	00 0c       	add	r0, r0
    5638:	08 95       	ret

0000563a <__tablejump2__>:
    563a:	ee 0f       	add	r30, r30
    563c:	ff 1f       	adc	r31, r31

0000563e <__tablejump__>:
    563e:	05 90       	lpm	r0, Z+
    5640:	f4 91       	lpm	r31, Z
    5642:	e0 2d       	mov	r30, r0
    5644:	09 94       	ijmp

00005646 <__umulhisi3>:
    5646:	a2 9f       	mul	r26, r18
    5648:	b0 01       	movw	r22, r0
    564a:	b3 9f       	mul	r27, r19
    564c:	c0 01       	movw	r24, r0
    564e:	a3 9f       	mul	r26, r19
    5650:	70 0d       	add	r23, r0
    5652:	81 1d       	adc	r24, r1
    5654:	11 24       	eor	r1, r1
    5656:	91 1d       	adc	r25, r1
    5658:	b2 9f       	mul	r27, r18
    565a:	70 0d       	add	r23, r0
    565c:	81 1d       	adc	r24, r1
    565e:	11 24       	eor	r1, r1
    5660:	91 1d       	adc	r25, r1
    5662:	08 95       	ret

00005664 <strchr_P>:
    5664:	fc 01       	movw	r30, r24
    5666:	05 90       	lpm	r0, Z+
    5668:	06 16       	cp	r0, r22
    566a:	21 f0       	breq	.+8      	; 0x5674 <strchr_P+0x10>
    566c:	00 20       	and	r0, r0
    566e:	d9 f7       	brne	.-10     	; 0x5666 <strchr_P+0x2>
    5670:	c0 01       	movw	r24, r0
    5672:	08 95       	ret
    5674:	31 97       	sbiw	r30, 0x01	; 1
    5676:	cf 01       	movw	r24, r30
    5678:	08 95       	ret

0000567a <memcpy>:
    567a:	fb 01       	movw	r30, r22
    567c:	dc 01       	movw	r26, r24
    567e:	02 c0       	rjmp	.+4      	; 0x5684 <memcpy+0xa>
    5680:	01 90       	ld	r0, Z+
    5682:	0d 92       	st	X+, r0
    5684:	41 50       	subi	r20, 0x01	; 1
    5686:	50 40       	sbci	r21, 0x00	; 0
    5688:	d8 f7       	brcc	.-10     	; 0x5680 <memcpy+0x6>
    568a:	08 95       	ret

0000568c <strncmp>:
    568c:	fb 01       	movw	r30, r22
    568e:	dc 01       	movw	r26, r24
    5690:	41 50       	subi	r20, 0x01	; 1
    5692:	50 40       	sbci	r21, 0x00	; 0
    5694:	30 f0       	brcs	.+12     	; 0x56a2 <strncmp+0x16>
    5696:	8d 91       	ld	r24, X+
    5698:	01 90       	ld	r0, Z+
    569a:	80 19       	sub	r24, r0
    569c:	19 f4       	brne	.+6      	; 0x56a4 <strncmp+0x18>
    569e:	00 20       	and	r0, r0
    56a0:	b9 f7       	brne	.-18     	; 0x5690 <strncmp+0x4>
    56a2:	88 1b       	sub	r24, r24
    56a4:	99 0b       	sbc	r25, r25
    56a6:	08 95       	ret

000056a8 <fdevopen>:
    56a8:	0f 93       	push	r16
    56aa:	1f 93       	push	r17
    56ac:	cf 93       	push	r28
    56ae:	df 93       	push	r29
    56b0:	00 97       	sbiw	r24, 0x00	; 0
    56b2:	31 f4       	brne	.+12     	; 0x56c0 <fdevopen+0x18>
    56b4:	61 15       	cp	r22, r1
    56b6:	71 05       	cpc	r23, r1
    56b8:	19 f4       	brne	.+6      	; 0x56c0 <fdevopen+0x18>
    56ba:	80 e0       	ldi	r24, 0x00	; 0
    56bc:	90 e0       	ldi	r25, 0x00	; 0
    56be:	3a c0       	rjmp	.+116    	; 0x5734 <fdevopen+0x8c>
    56c0:	8b 01       	movw	r16, r22
    56c2:	ec 01       	movw	r28, r24
    56c4:	6e e0       	ldi	r22, 0x0E	; 14
    56c6:	70 e0       	ldi	r23, 0x00	; 0
    56c8:	81 e0       	ldi	r24, 0x01	; 1
    56ca:	90 e0       	ldi	r25, 0x00	; 0
    56cc:	0e 94 c5 2c 	call	0x598a	; 0x598a <calloc>
    56d0:	fc 01       	movw	r30, r24
    56d2:	00 97       	sbiw	r24, 0x00	; 0
    56d4:	91 f3       	breq	.-28     	; 0x56ba <fdevopen+0x12>
    56d6:	80 e8       	ldi	r24, 0x80	; 128
    56d8:	83 83       	std	Z+3, r24	; 0x03
    56da:	01 15       	cp	r16, r1
    56dc:	11 05       	cpc	r17, r1
    56de:	71 f0       	breq	.+28     	; 0x56fc <fdevopen+0x54>
    56e0:	13 87       	std	Z+11, r17	; 0x0b
    56e2:	02 87       	std	Z+10, r16	; 0x0a
    56e4:	81 e8       	ldi	r24, 0x81	; 129
    56e6:	83 83       	std	Z+3, r24	; 0x03
    56e8:	80 91 9e 08 	lds	r24, 0x089E
    56ec:	90 91 9f 08 	lds	r25, 0x089F
    56f0:	89 2b       	or	r24, r25
    56f2:	21 f4       	brne	.+8      	; 0x56fc <fdevopen+0x54>
    56f4:	f0 93 9f 08 	sts	0x089F, r31
    56f8:	e0 93 9e 08 	sts	0x089E, r30
    56fc:	20 97       	sbiw	r28, 0x00	; 0
    56fe:	c9 f0       	breq	.+50     	; 0x5732 <fdevopen+0x8a>
    5700:	d1 87       	std	Z+9, r29	; 0x09
    5702:	c0 87       	std	Z+8, r28	; 0x08
    5704:	83 81       	ldd	r24, Z+3	; 0x03
    5706:	82 60       	ori	r24, 0x02	; 2
    5708:	83 83       	std	Z+3, r24	; 0x03
    570a:	80 91 a0 08 	lds	r24, 0x08A0
    570e:	90 91 a1 08 	lds	r25, 0x08A1
    5712:	89 2b       	or	r24, r25
    5714:	71 f4       	brne	.+28     	; 0x5732 <fdevopen+0x8a>
    5716:	f0 93 a1 08 	sts	0x08A1, r31
    571a:	e0 93 a0 08 	sts	0x08A0, r30
    571e:	80 91 a2 08 	lds	r24, 0x08A2
    5722:	90 91 a3 08 	lds	r25, 0x08A3
    5726:	89 2b       	or	r24, r25
    5728:	21 f4       	brne	.+8      	; 0x5732 <fdevopen+0x8a>
    572a:	f0 93 a3 08 	sts	0x08A3, r31
    572e:	e0 93 a2 08 	sts	0x08A2, r30
    5732:	cf 01       	movw	r24, r30
    5734:	df 91       	pop	r29
    5736:	cf 91       	pop	r28
    5738:	1f 91       	pop	r17
    573a:	0f 91       	pop	r16
    573c:	08 95       	ret

0000573e <fputc>:
    573e:	0f 93       	push	r16
    5740:	1f 93       	push	r17
    5742:	cf 93       	push	r28
    5744:	df 93       	push	r29
    5746:	fb 01       	movw	r30, r22
    5748:	23 81       	ldd	r18, Z+3	; 0x03
    574a:	21 fd       	sbrc	r18, 1
    574c:	03 c0       	rjmp	.+6      	; 0x5754 <fputc+0x16>
    574e:	8f ef       	ldi	r24, 0xFF	; 255
    5750:	9f ef       	ldi	r25, 0xFF	; 255
    5752:	28 c0       	rjmp	.+80     	; 0x57a4 <fputc+0x66>
    5754:	22 ff       	sbrs	r18, 2
    5756:	16 c0       	rjmp	.+44     	; 0x5784 <fputc+0x46>
    5758:	46 81       	ldd	r20, Z+6	; 0x06
    575a:	57 81       	ldd	r21, Z+7	; 0x07
    575c:	24 81       	ldd	r18, Z+4	; 0x04
    575e:	35 81       	ldd	r19, Z+5	; 0x05
    5760:	42 17       	cp	r20, r18
    5762:	53 07       	cpc	r21, r19
    5764:	44 f4       	brge	.+16     	; 0x5776 <fputc+0x38>
    5766:	a0 81       	ld	r26, Z
    5768:	b1 81       	ldd	r27, Z+1	; 0x01
    576a:	9d 01       	movw	r18, r26
    576c:	2f 5f       	subi	r18, 0xFF	; 255
    576e:	3f 4f       	sbci	r19, 0xFF	; 255
    5770:	31 83       	std	Z+1, r19	; 0x01
    5772:	20 83       	st	Z, r18
    5774:	8c 93       	st	X, r24
    5776:	26 81       	ldd	r18, Z+6	; 0x06
    5778:	37 81       	ldd	r19, Z+7	; 0x07
    577a:	2f 5f       	subi	r18, 0xFF	; 255
    577c:	3f 4f       	sbci	r19, 0xFF	; 255
    577e:	37 83       	std	Z+7, r19	; 0x07
    5780:	26 83       	std	Z+6, r18	; 0x06
    5782:	10 c0       	rjmp	.+32     	; 0x57a4 <fputc+0x66>
    5784:	eb 01       	movw	r28, r22
    5786:	09 2f       	mov	r16, r25
    5788:	18 2f       	mov	r17, r24
    578a:	00 84       	ldd	r0, Z+8	; 0x08
    578c:	f1 85       	ldd	r31, Z+9	; 0x09
    578e:	e0 2d       	mov	r30, r0
    5790:	09 95       	icall
    5792:	89 2b       	or	r24, r25
    5794:	e1 f6       	brne	.-72     	; 0x574e <fputc+0x10>
    5796:	8e 81       	ldd	r24, Y+6	; 0x06
    5798:	9f 81       	ldd	r25, Y+7	; 0x07
    579a:	01 96       	adiw	r24, 0x01	; 1
    579c:	9f 83       	std	Y+7, r25	; 0x07
    579e:	8e 83       	std	Y+6, r24	; 0x06
    57a0:	81 2f       	mov	r24, r17
    57a2:	90 2f       	mov	r25, r16
    57a4:	df 91       	pop	r29
    57a6:	cf 91       	pop	r28
    57a8:	1f 91       	pop	r17
    57aa:	0f 91       	pop	r16
    57ac:	08 95       	ret

000057ae <printf>:
    57ae:	cf 93       	push	r28
    57b0:	df 93       	push	r29
    57b2:	cd b7       	in	r28, 0x3d	; 61
    57b4:	de b7       	in	r29, 0x3e	; 62
    57b6:	ae 01       	movw	r20, r28
    57b8:	4b 5f       	subi	r20, 0xFB	; 251
    57ba:	5f 4f       	sbci	r21, 0xFF	; 255
    57bc:	fa 01       	movw	r30, r20
    57be:	61 91       	ld	r22, Z+
    57c0:	71 91       	ld	r23, Z+
    57c2:	af 01       	movw	r20, r30
    57c4:	80 91 a0 08 	lds	r24, 0x08A0
    57c8:	90 91 a1 08 	lds	r25, 0x08A1
    57cc:	0e 94 3a 29 	call	0x5274	; 0x5274 <vfprintf>
    57d0:	df 91       	pop	r29
    57d2:	cf 91       	pop	r28
    57d4:	08 95       	ret

000057d6 <putchar>:
    57d6:	60 91 a0 08 	lds	r22, 0x08A0
    57da:	70 91 a1 08 	lds	r23, 0x08A1
    57de:	0c 94 9f 2b 	jmp	0x573e	; 0x573e <fputc>

000057e2 <puts>:
    57e2:	0f 93       	push	r16
    57e4:	1f 93       	push	r17
    57e6:	cf 93       	push	r28
    57e8:	df 93       	push	r29
    57ea:	e0 91 a0 08 	lds	r30, 0x08A0
    57ee:	f0 91 a1 08 	lds	r31, 0x08A1
    57f2:	23 81       	ldd	r18, Z+3	; 0x03
    57f4:	21 ff       	sbrs	r18, 1
    57f6:	1b c0       	rjmp	.+54     	; 0x582e <puts+0x4c>
    57f8:	8c 01       	movw	r16, r24
    57fa:	d0 e0       	ldi	r29, 0x00	; 0
    57fc:	c0 e0       	ldi	r28, 0x00	; 0
    57fe:	f8 01       	movw	r30, r16
    5800:	81 91       	ld	r24, Z+
    5802:	8f 01       	movw	r16, r30
    5804:	60 91 a0 08 	lds	r22, 0x08A0
    5808:	70 91 a1 08 	lds	r23, 0x08A1
    580c:	db 01       	movw	r26, r22
    580e:	18 96       	adiw	r26, 0x08	; 8
    5810:	ed 91       	ld	r30, X+
    5812:	fc 91       	ld	r31, X
    5814:	19 97       	sbiw	r26, 0x09	; 9
    5816:	88 23       	and	r24, r24
    5818:	31 f0       	breq	.+12     	; 0x5826 <puts+0x44>
    581a:	09 95       	icall
    581c:	89 2b       	or	r24, r25
    581e:	79 f3       	breq	.-34     	; 0x57fe <puts+0x1c>
    5820:	df ef       	ldi	r29, 0xFF	; 255
    5822:	cf ef       	ldi	r28, 0xFF	; 255
    5824:	ec cf       	rjmp	.-40     	; 0x57fe <puts+0x1c>
    5826:	8a e0       	ldi	r24, 0x0A	; 10
    5828:	09 95       	icall
    582a:	89 2b       	or	r24, r25
    582c:	19 f0       	breq	.+6      	; 0x5834 <puts+0x52>
    582e:	8f ef       	ldi	r24, 0xFF	; 255
    5830:	9f ef       	ldi	r25, 0xFF	; 255
    5832:	02 c0       	rjmp	.+4      	; 0x5838 <puts+0x56>
    5834:	8d 2f       	mov	r24, r29
    5836:	9c 2f       	mov	r25, r28
    5838:	df 91       	pop	r29
    583a:	cf 91       	pop	r28
    583c:	1f 91       	pop	r17
    583e:	0f 91       	pop	r16
    5840:	08 95       	ret

00005842 <sprintf>:
    5842:	0f 93       	push	r16
    5844:	1f 93       	push	r17
    5846:	cf 93       	push	r28
    5848:	df 93       	push	r29
    584a:	cd b7       	in	r28, 0x3d	; 61
    584c:	de b7       	in	r29, 0x3e	; 62
    584e:	2e 97       	sbiw	r28, 0x0e	; 14
    5850:	0f b6       	in	r0, 0x3f	; 63
    5852:	f8 94       	cli
    5854:	de bf       	out	0x3e, r29	; 62
    5856:	0f be       	out	0x3f, r0	; 63
    5858:	cd bf       	out	0x3d, r28	; 61
    585a:	0d 89       	ldd	r16, Y+21	; 0x15
    585c:	1e 89       	ldd	r17, Y+22	; 0x16
    585e:	86 e0       	ldi	r24, 0x06	; 6
    5860:	8c 83       	std	Y+4, r24	; 0x04
    5862:	1a 83       	std	Y+2, r17	; 0x02
    5864:	09 83       	std	Y+1, r16	; 0x01
    5866:	8f ef       	ldi	r24, 0xFF	; 255
    5868:	9f e7       	ldi	r25, 0x7F	; 127
    586a:	9e 83       	std	Y+6, r25	; 0x06
    586c:	8d 83       	std	Y+5, r24	; 0x05
    586e:	ae 01       	movw	r20, r28
    5870:	47 5e       	subi	r20, 0xE7	; 231
    5872:	5f 4f       	sbci	r21, 0xFF	; 255
    5874:	6f 89       	ldd	r22, Y+23	; 0x17
    5876:	78 8d       	ldd	r23, Y+24	; 0x18
    5878:	ce 01       	movw	r24, r28
    587a:	01 96       	adiw	r24, 0x01	; 1
    587c:	0e 94 3a 29 	call	0x5274	; 0x5274 <vfprintf>
    5880:	2f 81       	ldd	r18, Y+7	; 0x07
    5882:	38 85       	ldd	r19, Y+8	; 0x08
    5884:	f8 01       	movw	r30, r16
    5886:	e2 0f       	add	r30, r18
    5888:	f3 1f       	adc	r31, r19
    588a:	10 82       	st	Z, r1
    588c:	2e 96       	adiw	r28, 0x0e	; 14
    588e:	0f b6       	in	r0, 0x3f	; 63
    5890:	f8 94       	cli
    5892:	de bf       	out	0x3e, r29	; 62
    5894:	0f be       	out	0x3f, r0	; 63
    5896:	cd bf       	out	0x3d, r28	; 61
    5898:	df 91       	pop	r29
    589a:	cf 91       	pop	r28
    589c:	1f 91       	pop	r17
    589e:	0f 91       	pop	r16
    58a0:	08 95       	ret

000058a2 <__ultoa_invert>:
    58a2:	fa 01       	movw	r30, r20
    58a4:	aa 27       	eor	r26, r26
    58a6:	28 30       	cpi	r18, 0x08	; 8
    58a8:	51 f1       	breq	.+84     	; 0x58fe <__ultoa_invert+0x5c>
    58aa:	20 31       	cpi	r18, 0x10	; 16
    58ac:	81 f1       	breq	.+96     	; 0x590e <__ultoa_invert+0x6c>
    58ae:	e8 94       	clt
    58b0:	6f 93       	push	r22
    58b2:	6e 7f       	andi	r22, 0xFE	; 254
    58b4:	6e 5f       	subi	r22, 0xFE	; 254
    58b6:	7f 4f       	sbci	r23, 0xFF	; 255
    58b8:	8f 4f       	sbci	r24, 0xFF	; 255
    58ba:	9f 4f       	sbci	r25, 0xFF	; 255
    58bc:	af 4f       	sbci	r26, 0xFF	; 255
    58be:	b1 e0       	ldi	r27, 0x01	; 1
    58c0:	3e d0       	rcall	.+124    	; 0x593e <__ultoa_invert+0x9c>
    58c2:	b4 e0       	ldi	r27, 0x04	; 4
    58c4:	3c d0       	rcall	.+120    	; 0x593e <__ultoa_invert+0x9c>
    58c6:	67 0f       	add	r22, r23
    58c8:	78 1f       	adc	r23, r24
    58ca:	89 1f       	adc	r24, r25
    58cc:	9a 1f       	adc	r25, r26
    58ce:	a1 1d       	adc	r26, r1
    58d0:	68 0f       	add	r22, r24
    58d2:	79 1f       	adc	r23, r25
    58d4:	8a 1f       	adc	r24, r26
    58d6:	91 1d       	adc	r25, r1
    58d8:	a1 1d       	adc	r26, r1
    58da:	6a 0f       	add	r22, r26
    58dc:	71 1d       	adc	r23, r1
    58de:	81 1d       	adc	r24, r1
    58e0:	91 1d       	adc	r25, r1
    58e2:	a1 1d       	adc	r26, r1
    58e4:	20 d0       	rcall	.+64     	; 0x5926 <__ultoa_invert+0x84>
    58e6:	09 f4       	brne	.+2      	; 0x58ea <__ultoa_invert+0x48>
    58e8:	68 94       	set
    58ea:	3f 91       	pop	r19
    58ec:	2a e0       	ldi	r18, 0x0A	; 10
    58ee:	26 9f       	mul	r18, r22
    58f0:	11 24       	eor	r1, r1
    58f2:	30 19       	sub	r19, r0
    58f4:	30 5d       	subi	r19, 0xD0	; 208
    58f6:	31 93       	st	Z+, r19
    58f8:	de f6       	brtc	.-74     	; 0x58b0 <__ultoa_invert+0xe>
    58fa:	cf 01       	movw	r24, r30
    58fc:	08 95       	ret
    58fe:	46 2f       	mov	r20, r22
    5900:	47 70       	andi	r20, 0x07	; 7
    5902:	40 5d       	subi	r20, 0xD0	; 208
    5904:	41 93       	st	Z+, r20
    5906:	b3 e0       	ldi	r27, 0x03	; 3
    5908:	0f d0       	rcall	.+30     	; 0x5928 <__ultoa_invert+0x86>
    590a:	c9 f7       	brne	.-14     	; 0x58fe <__ultoa_invert+0x5c>
    590c:	f6 cf       	rjmp	.-20     	; 0x58fa <__ultoa_invert+0x58>
    590e:	46 2f       	mov	r20, r22
    5910:	4f 70       	andi	r20, 0x0F	; 15
    5912:	40 5d       	subi	r20, 0xD0	; 208
    5914:	4a 33       	cpi	r20, 0x3A	; 58
    5916:	18 f0       	brcs	.+6      	; 0x591e <__ultoa_invert+0x7c>
    5918:	49 5d       	subi	r20, 0xD9	; 217
    591a:	31 fd       	sbrc	r19, 1
    591c:	40 52       	subi	r20, 0x20	; 32
    591e:	41 93       	st	Z+, r20
    5920:	02 d0       	rcall	.+4      	; 0x5926 <__ultoa_invert+0x84>
    5922:	a9 f7       	brne	.-22     	; 0x590e <__ultoa_invert+0x6c>
    5924:	ea cf       	rjmp	.-44     	; 0x58fa <__ultoa_invert+0x58>
    5926:	b4 e0       	ldi	r27, 0x04	; 4
    5928:	a6 95       	lsr	r26
    592a:	97 95       	ror	r25
    592c:	87 95       	ror	r24
    592e:	77 95       	ror	r23
    5930:	67 95       	ror	r22
    5932:	ba 95       	dec	r27
    5934:	c9 f7       	brne	.-14     	; 0x5928 <__ultoa_invert+0x86>
    5936:	00 97       	sbiw	r24, 0x00	; 0
    5938:	61 05       	cpc	r22, r1
    593a:	71 05       	cpc	r23, r1
    593c:	08 95       	ret
    593e:	9b 01       	movw	r18, r22
    5940:	ac 01       	movw	r20, r24
    5942:	0a 2e       	mov	r0, r26
    5944:	06 94       	lsr	r0
    5946:	57 95       	ror	r21
    5948:	47 95       	ror	r20
    594a:	37 95       	ror	r19
    594c:	27 95       	ror	r18
    594e:	ba 95       	dec	r27
    5950:	c9 f7       	brne	.-14     	; 0x5944 <__ultoa_invert+0xa2>
    5952:	62 0f       	add	r22, r18
    5954:	73 1f       	adc	r23, r19
    5956:	84 1f       	adc	r24, r20
    5958:	95 1f       	adc	r25, r21
    595a:	a0 1d       	adc	r26, r0
    595c:	08 95       	ret

0000595e <__eerd_byte_m128rfa1>:
    595e:	f9 99       	sbic	0x1f, 1	; 31
    5960:	fe cf       	rjmp	.-4      	; 0x595e <__eerd_byte_m128rfa1>
    5962:	92 bd       	out	0x22, r25	; 34
    5964:	81 bd       	out	0x21, r24	; 33
    5966:	f8 9a       	sbi	0x1f, 0	; 31
    5968:	99 27       	eor	r25, r25
    596a:	80 b5       	in	r24, 0x20	; 32
    596c:	08 95       	ret

0000596e <__eewr_byte_m128rfa1>:
    596e:	26 2f       	mov	r18, r22

00005970 <__eewr_r18_m128rfa1>:
    5970:	f9 99       	sbic	0x1f, 1	; 31
    5972:	fe cf       	rjmp	.-4      	; 0x5970 <__eewr_r18_m128rfa1>
    5974:	1f ba       	out	0x1f, r1	; 31
    5976:	92 bd       	out	0x22, r25	; 34
    5978:	81 bd       	out	0x21, r24	; 33
    597a:	20 bd       	out	0x20, r18	; 32
    597c:	0f b6       	in	r0, 0x3f	; 63
    597e:	f8 94       	cli
    5980:	fa 9a       	sbi	0x1f, 2	; 31
    5982:	f9 9a       	sbi	0x1f, 1	; 31
    5984:	0f be       	out	0x3f, r0	; 63
    5986:	01 96       	adiw	r24, 0x01	; 1
    5988:	08 95       	ret

0000598a <calloc>:
    598a:	0f 93       	push	r16
    598c:	1f 93       	push	r17
    598e:	cf 93       	push	r28
    5990:	df 93       	push	r29
    5992:	86 9f       	mul	r24, r22
    5994:	80 01       	movw	r16, r0
    5996:	87 9f       	mul	r24, r23
    5998:	10 0d       	add	r17, r0
    599a:	96 9f       	mul	r25, r22
    599c:	10 0d       	add	r17, r0
    599e:	11 24       	eor	r1, r1
    59a0:	c8 01       	movw	r24, r16
    59a2:	0e 94 e1 2c 	call	0x59c2	; 0x59c2 <malloc>
    59a6:	ec 01       	movw	r28, r24
    59a8:	00 97       	sbiw	r24, 0x00	; 0
    59aa:	29 f0       	breq	.+10     	; 0x59b6 <calloc+0x2c>
    59ac:	a8 01       	movw	r20, r16
    59ae:	60 e0       	ldi	r22, 0x00	; 0
    59b0:	70 e0       	ldi	r23, 0x00	; 0
    59b2:	0e 94 0e 2e 	call	0x5c1c	; 0x5c1c <memset>
    59b6:	ce 01       	movw	r24, r28
    59b8:	df 91       	pop	r29
    59ba:	cf 91       	pop	r28
    59bc:	1f 91       	pop	r17
    59be:	0f 91       	pop	r16
    59c0:	08 95       	ret

000059c2 <malloc>:
    59c2:	cf 93       	push	r28
    59c4:	df 93       	push	r29
    59c6:	82 30       	cpi	r24, 0x02	; 2
    59c8:	91 05       	cpc	r25, r1
    59ca:	10 f4       	brcc	.+4      	; 0x59d0 <malloc+0xe>
    59cc:	82 e0       	ldi	r24, 0x02	; 2
    59ce:	90 e0       	ldi	r25, 0x00	; 0
    59d0:	e0 91 a6 08 	lds	r30, 0x08A6
    59d4:	f0 91 a7 08 	lds	r31, 0x08A7
    59d8:	20 e0       	ldi	r18, 0x00	; 0
    59da:	30 e0       	ldi	r19, 0x00	; 0
    59dc:	c0 e0       	ldi	r28, 0x00	; 0
    59de:	d0 e0       	ldi	r29, 0x00	; 0
    59e0:	30 97       	sbiw	r30, 0x00	; 0
    59e2:	11 f1       	breq	.+68     	; 0x5a28 <malloc+0x66>
    59e4:	40 81       	ld	r20, Z
    59e6:	51 81       	ldd	r21, Z+1	; 0x01
    59e8:	48 17       	cp	r20, r24
    59ea:	59 07       	cpc	r21, r25
    59ec:	c0 f0       	brcs	.+48     	; 0x5a1e <malloc+0x5c>
    59ee:	48 17       	cp	r20, r24
    59f0:	59 07       	cpc	r21, r25
    59f2:	61 f4       	brne	.+24     	; 0x5a0c <malloc+0x4a>
    59f4:	82 81       	ldd	r24, Z+2	; 0x02
    59f6:	93 81       	ldd	r25, Z+3	; 0x03
    59f8:	20 97       	sbiw	r28, 0x00	; 0
    59fa:	19 f0       	breq	.+6      	; 0x5a02 <malloc+0x40>
    59fc:	9b 83       	std	Y+3, r25	; 0x03
    59fe:	8a 83       	std	Y+2, r24	; 0x02
    5a00:	2b c0       	rjmp	.+86     	; 0x5a58 <malloc+0x96>
    5a02:	90 93 a7 08 	sts	0x08A7, r25
    5a06:	80 93 a6 08 	sts	0x08A6, r24
    5a0a:	26 c0       	rjmp	.+76     	; 0x5a58 <malloc+0x96>
    5a0c:	21 15       	cp	r18, r1
    5a0e:	31 05       	cpc	r19, r1
    5a10:	19 f0       	breq	.+6      	; 0x5a18 <malloc+0x56>
    5a12:	42 17       	cp	r20, r18
    5a14:	53 07       	cpc	r21, r19
    5a16:	18 f4       	brcc	.+6      	; 0x5a1e <malloc+0x5c>
    5a18:	9a 01       	movw	r18, r20
    5a1a:	be 01       	movw	r22, r28
    5a1c:	df 01       	movw	r26, r30
    5a1e:	ef 01       	movw	r28, r30
    5a20:	02 80       	ldd	r0, Z+2	; 0x02
    5a22:	f3 81       	ldd	r31, Z+3	; 0x03
    5a24:	e0 2d       	mov	r30, r0
    5a26:	dc cf       	rjmp	.-72     	; 0x59e0 <malloc+0x1e>
    5a28:	21 15       	cp	r18, r1
    5a2a:	31 05       	cpc	r19, r1
    5a2c:	09 f1       	breq	.+66     	; 0x5a70 <malloc+0xae>
    5a2e:	28 1b       	sub	r18, r24
    5a30:	39 0b       	sbc	r19, r25
    5a32:	24 30       	cpi	r18, 0x04	; 4
    5a34:	31 05       	cpc	r19, r1
    5a36:	90 f4       	brcc	.+36     	; 0x5a5c <malloc+0x9a>
    5a38:	12 96       	adiw	r26, 0x02	; 2
    5a3a:	8d 91       	ld	r24, X+
    5a3c:	9c 91       	ld	r25, X
    5a3e:	13 97       	sbiw	r26, 0x03	; 3
    5a40:	61 15       	cp	r22, r1
    5a42:	71 05       	cpc	r23, r1
    5a44:	21 f0       	breq	.+8      	; 0x5a4e <malloc+0x8c>
    5a46:	fb 01       	movw	r30, r22
    5a48:	93 83       	std	Z+3, r25	; 0x03
    5a4a:	82 83       	std	Z+2, r24	; 0x02
    5a4c:	04 c0       	rjmp	.+8      	; 0x5a56 <malloc+0x94>
    5a4e:	90 93 a7 08 	sts	0x08A7, r25
    5a52:	80 93 a6 08 	sts	0x08A6, r24
    5a56:	fd 01       	movw	r30, r26
    5a58:	32 96       	adiw	r30, 0x02	; 2
    5a5a:	44 c0       	rjmp	.+136    	; 0x5ae4 <malloc+0x122>
    5a5c:	fd 01       	movw	r30, r26
    5a5e:	e2 0f       	add	r30, r18
    5a60:	f3 1f       	adc	r31, r19
    5a62:	81 93       	st	Z+, r24
    5a64:	91 93       	st	Z+, r25
    5a66:	22 50       	subi	r18, 0x02	; 2
    5a68:	31 09       	sbc	r19, r1
    5a6a:	2d 93       	st	X+, r18
    5a6c:	3c 93       	st	X, r19
    5a6e:	3a c0       	rjmp	.+116    	; 0x5ae4 <malloc+0x122>
    5a70:	20 91 a4 08 	lds	r18, 0x08A4
    5a74:	30 91 a5 08 	lds	r19, 0x08A5
    5a78:	23 2b       	or	r18, r19
    5a7a:	41 f4       	brne	.+16     	; 0x5a8c <malloc+0xca>
    5a7c:	20 91 13 02 	lds	r18, 0x0213
    5a80:	30 91 14 02 	lds	r19, 0x0214
    5a84:	30 93 a5 08 	sts	0x08A5, r19
    5a88:	20 93 a4 08 	sts	0x08A4, r18
    5a8c:	20 91 11 02 	lds	r18, 0x0211
    5a90:	30 91 12 02 	lds	r19, 0x0212
    5a94:	21 15       	cp	r18, r1
    5a96:	31 05       	cpc	r19, r1
    5a98:	41 f4       	brne	.+16     	; 0x5aaa <malloc+0xe8>
    5a9a:	2d b7       	in	r18, 0x3d	; 61
    5a9c:	3e b7       	in	r19, 0x3e	; 62
    5a9e:	40 91 15 02 	lds	r20, 0x0215
    5aa2:	50 91 16 02 	lds	r21, 0x0216
    5aa6:	24 1b       	sub	r18, r20
    5aa8:	35 0b       	sbc	r19, r21
    5aaa:	e0 91 a4 08 	lds	r30, 0x08A4
    5aae:	f0 91 a5 08 	lds	r31, 0x08A5
    5ab2:	e2 17       	cp	r30, r18
    5ab4:	f3 07       	cpc	r31, r19
    5ab6:	a0 f4       	brcc	.+40     	; 0x5ae0 <malloc+0x11e>
    5ab8:	2e 1b       	sub	r18, r30
    5aba:	3f 0b       	sbc	r19, r31
    5abc:	28 17       	cp	r18, r24
    5abe:	39 07       	cpc	r19, r25
    5ac0:	78 f0       	brcs	.+30     	; 0x5ae0 <malloc+0x11e>
    5ac2:	ac 01       	movw	r20, r24
    5ac4:	4e 5f       	subi	r20, 0xFE	; 254
    5ac6:	5f 4f       	sbci	r21, 0xFF	; 255
    5ac8:	24 17       	cp	r18, r20
    5aca:	35 07       	cpc	r19, r21
    5acc:	48 f0       	brcs	.+18     	; 0x5ae0 <malloc+0x11e>
    5ace:	4e 0f       	add	r20, r30
    5ad0:	5f 1f       	adc	r21, r31
    5ad2:	50 93 a5 08 	sts	0x08A5, r21
    5ad6:	40 93 a4 08 	sts	0x08A4, r20
    5ada:	81 93       	st	Z+, r24
    5adc:	91 93       	st	Z+, r25
    5ade:	02 c0       	rjmp	.+4      	; 0x5ae4 <malloc+0x122>
    5ae0:	e0 e0       	ldi	r30, 0x00	; 0
    5ae2:	f0 e0       	ldi	r31, 0x00	; 0
    5ae4:	cf 01       	movw	r24, r30
    5ae6:	df 91       	pop	r29
    5ae8:	cf 91       	pop	r28
    5aea:	08 95       	ret

00005aec <free>:
    5aec:	0f 93       	push	r16
    5aee:	1f 93       	push	r17
    5af0:	cf 93       	push	r28
    5af2:	df 93       	push	r29
    5af4:	00 97       	sbiw	r24, 0x00	; 0
    5af6:	09 f4       	brne	.+2      	; 0x5afa <free+0xe>
    5af8:	8c c0       	rjmp	.+280    	; 0x5c12 <free+0x126>
    5afa:	fc 01       	movw	r30, r24
    5afc:	32 97       	sbiw	r30, 0x02	; 2
    5afe:	13 82       	std	Z+3, r1	; 0x03
    5b00:	12 82       	std	Z+2, r1	; 0x02
    5b02:	00 91 a6 08 	lds	r16, 0x08A6
    5b06:	10 91 a7 08 	lds	r17, 0x08A7
    5b0a:	01 15       	cp	r16, r1
    5b0c:	11 05       	cpc	r17, r1
    5b0e:	81 f4       	brne	.+32     	; 0x5b30 <free+0x44>
    5b10:	20 81       	ld	r18, Z
    5b12:	31 81       	ldd	r19, Z+1	; 0x01
    5b14:	82 0f       	add	r24, r18
    5b16:	93 1f       	adc	r25, r19
    5b18:	20 91 a4 08 	lds	r18, 0x08A4
    5b1c:	30 91 a5 08 	lds	r19, 0x08A5
    5b20:	28 17       	cp	r18, r24
    5b22:	39 07       	cpc	r19, r25
    5b24:	79 f5       	brne	.+94     	; 0x5b84 <free+0x98>
    5b26:	f0 93 a5 08 	sts	0x08A5, r31
    5b2a:	e0 93 a4 08 	sts	0x08A4, r30
    5b2e:	71 c0       	rjmp	.+226    	; 0x5c12 <free+0x126>
    5b30:	d8 01       	movw	r26, r16
    5b32:	40 e0       	ldi	r20, 0x00	; 0
    5b34:	50 e0       	ldi	r21, 0x00	; 0
    5b36:	ae 17       	cp	r26, r30
    5b38:	bf 07       	cpc	r27, r31
    5b3a:	50 f4       	brcc	.+20     	; 0x5b50 <free+0x64>
    5b3c:	12 96       	adiw	r26, 0x02	; 2
    5b3e:	2d 91       	ld	r18, X+
    5b40:	3c 91       	ld	r19, X
    5b42:	13 97       	sbiw	r26, 0x03	; 3
    5b44:	ad 01       	movw	r20, r26
    5b46:	21 15       	cp	r18, r1
    5b48:	31 05       	cpc	r19, r1
    5b4a:	09 f1       	breq	.+66     	; 0x5b8e <free+0xa2>
    5b4c:	d9 01       	movw	r26, r18
    5b4e:	f3 cf       	rjmp	.-26     	; 0x5b36 <free+0x4a>
    5b50:	9d 01       	movw	r18, r26
    5b52:	da 01       	movw	r26, r20
    5b54:	33 83       	std	Z+3, r19	; 0x03
    5b56:	22 83       	std	Z+2, r18	; 0x02
    5b58:	60 81       	ld	r22, Z
    5b5a:	71 81       	ldd	r23, Z+1	; 0x01
    5b5c:	86 0f       	add	r24, r22
    5b5e:	97 1f       	adc	r25, r23
    5b60:	82 17       	cp	r24, r18
    5b62:	93 07       	cpc	r25, r19
    5b64:	69 f4       	brne	.+26     	; 0x5b80 <free+0x94>
    5b66:	ec 01       	movw	r28, r24
    5b68:	28 81       	ld	r18, Y
    5b6a:	39 81       	ldd	r19, Y+1	; 0x01
    5b6c:	26 0f       	add	r18, r22
    5b6e:	37 1f       	adc	r19, r23
    5b70:	2e 5f       	subi	r18, 0xFE	; 254
    5b72:	3f 4f       	sbci	r19, 0xFF	; 255
    5b74:	31 83       	std	Z+1, r19	; 0x01
    5b76:	20 83       	st	Z, r18
    5b78:	8a 81       	ldd	r24, Y+2	; 0x02
    5b7a:	9b 81       	ldd	r25, Y+3	; 0x03
    5b7c:	93 83       	std	Z+3, r25	; 0x03
    5b7e:	82 83       	std	Z+2, r24	; 0x02
    5b80:	45 2b       	or	r20, r21
    5b82:	29 f4       	brne	.+10     	; 0x5b8e <free+0xa2>
    5b84:	f0 93 a7 08 	sts	0x08A7, r31
    5b88:	e0 93 a6 08 	sts	0x08A6, r30
    5b8c:	42 c0       	rjmp	.+132    	; 0x5c12 <free+0x126>
    5b8e:	13 96       	adiw	r26, 0x03	; 3
    5b90:	fc 93       	st	X, r31
    5b92:	ee 93       	st	-X, r30
    5b94:	12 97       	sbiw	r26, 0x02	; 2
    5b96:	ed 01       	movw	r28, r26
    5b98:	49 91       	ld	r20, Y+
    5b9a:	59 91       	ld	r21, Y+
    5b9c:	9e 01       	movw	r18, r28
    5b9e:	24 0f       	add	r18, r20
    5ba0:	35 1f       	adc	r19, r21
    5ba2:	e2 17       	cp	r30, r18
    5ba4:	f3 07       	cpc	r31, r19
    5ba6:	71 f4       	brne	.+28     	; 0x5bc4 <free+0xd8>
    5ba8:	80 81       	ld	r24, Z
    5baa:	91 81       	ldd	r25, Z+1	; 0x01
    5bac:	84 0f       	add	r24, r20
    5bae:	95 1f       	adc	r25, r21
    5bb0:	02 96       	adiw	r24, 0x02	; 2
    5bb2:	11 96       	adiw	r26, 0x01	; 1
    5bb4:	9c 93       	st	X, r25
    5bb6:	8e 93       	st	-X, r24
    5bb8:	82 81       	ldd	r24, Z+2	; 0x02
    5bba:	93 81       	ldd	r25, Z+3	; 0x03
    5bbc:	13 96       	adiw	r26, 0x03	; 3
    5bbe:	9c 93       	st	X, r25
    5bc0:	8e 93       	st	-X, r24
    5bc2:	12 97       	sbiw	r26, 0x02	; 2
    5bc4:	e0 e0       	ldi	r30, 0x00	; 0
    5bc6:	f0 e0       	ldi	r31, 0x00	; 0
    5bc8:	d8 01       	movw	r26, r16
    5bca:	12 96       	adiw	r26, 0x02	; 2
    5bcc:	8d 91       	ld	r24, X+
    5bce:	9c 91       	ld	r25, X
    5bd0:	13 97       	sbiw	r26, 0x03	; 3
    5bd2:	00 97       	sbiw	r24, 0x00	; 0
    5bd4:	19 f0       	breq	.+6      	; 0x5bdc <free+0xf0>
    5bd6:	f8 01       	movw	r30, r16
    5bd8:	8c 01       	movw	r16, r24
    5bda:	f6 cf       	rjmp	.-20     	; 0x5bc8 <free+0xdc>
    5bdc:	8d 91       	ld	r24, X+
    5bde:	9c 91       	ld	r25, X
    5be0:	98 01       	movw	r18, r16
    5be2:	2e 5f       	subi	r18, 0xFE	; 254
    5be4:	3f 4f       	sbci	r19, 0xFF	; 255
    5be6:	82 0f       	add	r24, r18
    5be8:	93 1f       	adc	r25, r19
    5bea:	20 91 a4 08 	lds	r18, 0x08A4
    5bee:	30 91 a5 08 	lds	r19, 0x08A5
    5bf2:	28 17       	cp	r18, r24
    5bf4:	39 07       	cpc	r19, r25
    5bf6:	69 f4       	brne	.+26     	; 0x5c12 <free+0x126>
    5bf8:	30 97       	sbiw	r30, 0x00	; 0
    5bfa:	29 f4       	brne	.+10     	; 0x5c06 <free+0x11a>
    5bfc:	10 92 a7 08 	sts	0x08A7, r1
    5c00:	10 92 a6 08 	sts	0x08A6, r1
    5c04:	02 c0       	rjmp	.+4      	; 0x5c0a <free+0x11e>
    5c06:	13 82       	std	Z+3, r1	; 0x03
    5c08:	12 82       	std	Z+2, r1	; 0x02
    5c0a:	10 93 a5 08 	sts	0x08A5, r17
    5c0e:	00 93 a4 08 	sts	0x08A4, r16
    5c12:	df 91       	pop	r29
    5c14:	cf 91       	pop	r28
    5c16:	1f 91       	pop	r17
    5c18:	0f 91       	pop	r16
    5c1a:	08 95       	ret

00005c1c <memset>:
    5c1c:	dc 01       	movw	r26, r24
    5c1e:	01 c0       	rjmp	.+2      	; 0x5c22 <memset+0x6>
    5c20:	6d 93       	st	X+, r22
    5c22:	41 50       	subi	r20, 0x01	; 1
    5c24:	50 40       	sbci	r21, 0x00	; 0
    5c26:	e0 f7       	brcc	.-8      	; 0x5c20 <memset+0x4>
    5c28:	08 95       	ret

00005c2a <_exit>:
    5c2a:	f8 94       	cli

00005c2c <__stop_program>:
    5c2c:	ff cf       	rjmp	.-2      	; 0x5c2c <__stop_program>
