
STM32_AS5600Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005804  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  080058c4  080058c4  000068c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059c0  080059c0  00007068  2**0
                  CONTENTS
  4 .ARM          00000000  080059c0  080059c0  00007068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080059c0  080059c0  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080059c0  080059c0  000069c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080059c4  080059c4  000069c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080059c8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000298  20000068  08005a30  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000300  08005a30  00007300  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000115c5  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002986  00000000  00000000  00018655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa0  00000000  00000000  0001afe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c37  00000000  00000000  0001bf80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014a92  00000000  00000000  0001cbb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016180  00000000  00000000  00031649  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00074da6  00000000  00000000  000477c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bc56f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040e8  00000000  00000000  000bc5b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000c069c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080058ac 	.word	0x080058ac

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	080058ac 	.word	0x080058ac

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_fdiv>:
 8000244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000246:	464f      	mov	r7, r9
 8000248:	4646      	mov	r6, r8
 800024a:	46d6      	mov	lr, sl
 800024c:	0244      	lsls	r4, r0, #9
 800024e:	b5c0      	push	{r6, r7, lr}
 8000250:	0047      	lsls	r7, r0, #1
 8000252:	1c0e      	adds	r6, r1, #0
 8000254:	0a64      	lsrs	r4, r4, #9
 8000256:	0e3f      	lsrs	r7, r7, #24
 8000258:	0fc5      	lsrs	r5, r0, #31
 800025a:	2f00      	cmp	r7, #0
 800025c:	d03c      	beq.n	80002d8 <__aeabi_fdiv+0x94>
 800025e:	2fff      	cmp	r7, #255	@ 0xff
 8000260:	d042      	beq.n	80002e8 <__aeabi_fdiv+0xa4>
 8000262:	2300      	movs	r3, #0
 8000264:	2280      	movs	r2, #128	@ 0x80
 8000266:	4699      	mov	r9, r3
 8000268:	469a      	mov	sl, r3
 800026a:	00e4      	lsls	r4, r4, #3
 800026c:	04d2      	lsls	r2, r2, #19
 800026e:	4314      	orrs	r4, r2
 8000270:	3f7f      	subs	r7, #127	@ 0x7f
 8000272:	0273      	lsls	r3, r6, #9
 8000274:	0a5b      	lsrs	r3, r3, #9
 8000276:	4698      	mov	r8, r3
 8000278:	0073      	lsls	r3, r6, #1
 800027a:	0e1b      	lsrs	r3, r3, #24
 800027c:	0ff6      	lsrs	r6, r6, #31
 800027e:	2b00      	cmp	r3, #0
 8000280:	d01b      	beq.n	80002ba <__aeabi_fdiv+0x76>
 8000282:	2bff      	cmp	r3, #255	@ 0xff
 8000284:	d013      	beq.n	80002ae <__aeabi_fdiv+0x6a>
 8000286:	4642      	mov	r2, r8
 8000288:	2180      	movs	r1, #128	@ 0x80
 800028a:	00d2      	lsls	r2, r2, #3
 800028c:	04c9      	lsls	r1, r1, #19
 800028e:	4311      	orrs	r1, r2
 8000290:	4688      	mov	r8, r1
 8000292:	2000      	movs	r0, #0
 8000294:	3b7f      	subs	r3, #127	@ 0x7f
 8000296:	0029      	movs	r1, r5
 8000298:	1aff      	subs	r7, r7, r3
 800029a:	464b      	mov	r3, r9
 800029c:	4071      	eors	r1, r6
 800029e:	b2c9      	uxtb	r1, r1
 80002a0:	2b0f      	cmp	r3, #15
 80002a2:	d900      	bls.n	80002a6 <__aeabi_fdiv+0x62>
 80002a4:	e0b5      	b.n	8000412 <__aeabi_fdiv+0x1ce>
 80002a6:	4a74      	ldr	r2, [pc, #464]	@ (8000478 <__aeabi_fdiv+0x234>)
 80002a8:	009b      	lsls	r3, r3, #2
 80002aa:	58d3      	ldr	r3, [r2, r3]
 80002ac:	469f      	mov	pc, r3
 80002ae:	4643      	mov	r3, r8
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d13f      	bne.n	8000334 <__aeabi_fdiv+0xf0>
 80002b4:	3fff      	subs	r7, #255	@ 0xff
 80002b6:	3302      	adds	r3, #2
 80002b8:	e003      	b.n	80002c2 <__aeabi_fdiv+0x7e>
 80002ba:	4643      	mov	r3, r8
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d12d      	bne.n	800031c <__aeabi_fdiv+0xd8>
 80002c0:	2301      	movs	r3, #1
 80002c2:	0029      	movs	r1, r5
 80002c4:	464a      	mov	r2, r9
 80002c6:	4071      	eors	r1, r6
 80002c8:	b2c9      	uxtb	r1, r1
 80002ca:	431a      	orrs	r2, r3
 80002cc:	2a0e      	cmp	r2, #14
 80002ce:	d838      	bhi.n	8000342 <__aeabi_fdiv+0xfe>
 80002d0:	486a      	ldr	r0, [pc, #424]	@ (800047c <__aeabi_fdiv+0x238>)
 80002d2:	0092      	lsls	r2, r2, #2
 80002d4:	5882      	ldr	r2, [r0, r2]
 80002d6:	4697      	mov	pc, r2
 80002d8:	2c00      	cmp	r4, #0
 80002da:	d113      	bne.n	8000304 <__aeabi_fdiv+0xc0>
 80002dc:	2304      	movs	r3, #4
 80002de:	4699      	mov	r9, r3
 80002e0:	3b03      	subs	r3, #3
 80002e2:	2700      	movs	r7, #0
 80002e4:	469a      	mov	sl, r3
 80002e6:	e7c4      	b.n	8000272 <__aeabi_fdiv+0x2e>
 80002e8:	2c00      	cmp	r4, #0
 80002ea:	d105      	bne.n	80002f8 <__aeabi_fdiv+0xb4>
 80002ec:	2308      	movs	r3, #8
 80002ee:	4699      	mov	r9, r3
 80002f0:	3b06      	subs	r3, #6
 80002f2:	27ff      	movs	r7, #255	@ 0xff
 80002f4:	469a      	mov	sl, r3
 80002f6:	e7bc      	b.n	8000272 <__aeabi_fdiv+0x2e>
 80002f8:	230c      	movs	r3, #12
 80002fa:	4699      	mov	r9, r3
 80002fc:	3b09      	subs	r3, #9
 80002fe:	27ff      	movs	r7, #255	@ 0xff
 8000300:	469a      	mov	sl, r3
 8000302:	e7b6      	b.n	8000272 <__aeabi_fdiv+0x2e>
 8000304:	0020      	movs	r0, r4
 8000306:	f000 fa3d 	bl	8000784 <__clzsi2>
 800030a:	2776      	movs	r7, #118	@ 0x76
 800030c:	1f43      	subs	r3, r0, #5
 800030e:	409c      	lsls	r4, r3
 8000310:	2300      	movs	r3, #0
 8000312:	427f      	negs	r7, r7
 8000314:	4699      	mov	r9, r3
 8000316:	469a      	mov	sl, r3
 8000318:	1a3f      	subs	r7, r7, r0
 800031a:	e7aa      	b.n	8000272 <__aeabi_fdiv+0x2e>
 800031c:	4640      	mov	r0, r8
 800031e:	f000 fa31 	bl	8000784 <__clzsi2>
 8000322:	4642      	mov	r2, r8
 8000324:	1f43      	subs	r3, r0, #5
 8000326:	409a      	lsls	r2, r3
 8000328:	2376      	movs	r3, #118	@ 0x76
 800032a:	425b      	negs	r3, r3
 800032c:	1a1b      	subs	r3, r3, r0
 800032e:	4690      	mov	r8, r2
 8000330:	2000      	movs	r0, #0
 8000332:	e7b0      	b.n	8000296 <__aeabi_fdiv+0x52>
 8000334:	2303      	movs	r3, #3
 8000336:	464a      	mov	r2, r9
 8000338:	431a      	orrs	r2, r3
 800033a:	4691      	mov	r9, r2
 800033c:	2003      	movs	r0, #3
 800033e:	33fc      	adds	r3, #252	@ 0xfc
 8000340:	e7a9      	b.n	8000296 <__aeabi_fdiv+0x52>
 8000342:	000d      	movs	r5, r1
 8000344:	20ff      	movs	r0, #255	@ 0xff
 8000346:	2200      	movs	r2, #0
 8000348:	05c0      	lsls	r0, r0, #23
 800034a:	07ed      	lsls	r5, r5, #31
 800034c:	4310      	orrs	r0, r2
 800034e:	4328      	orrs	r0, r5
 8000350:	bce0      	pop	{r5, r6, r7}
 8000352:	46ba      	mov	sl, r7
 8000354:	46b1      	mov	r9, r6
 8000356:	46a8      	mov	r8, r5
 8000358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035a:	000d      	movs	r5, r1
 800035c:	2000      	movs	r0, #0
 800035e:	2200      	movs	r2, #0
 8000360:	e7f2      	b.n	8000348 <__aeabi_fdiv+0x104>
 8000362:	4653      	mov	r3, sl
 8000364:	2b02      	cmp	r3, #2
 8000366:	d0ed      	beq.n	8000344 <__aeabi_fdiv+0x100>
 8000368:	2b03      	cmp	r3, #3
 800036a:	d033      	beq.n	80003d4 <__aeabi_fdiv+0x190>
 800036c:	46a0      	mov	r8, r4
 800036e:	2b01      	cmp	r3, #1
 8000370:	d105      	bne.n	800037e <__aeabi_fdiv+0x13a>
 8000372:	2000      	movs	r0, #0
 8000374:	2200      	movs	r2, #0
 8000376:	e7e7      	b.n	8000348 <__aeabi_fdiv+0x104>
 8000378:	0035      	movs	r5, r6
 800037a:	2803      	cmp	r0, #3
 800037c:	d07a      	beq.n	8000474 <__aeabi_fdiv+0x230>
 800037e:	003b      	movs	r3, r7
 8000380:	337f      	adds	r3, #127	@ 0x7f
 8000382:	2b00      	cmp	r3, #0
 8000384:	dd2d      	ble.n	80003e2 <__aeabi_fdiv+0x19e>
 8000386:	4642      	mov	r2, r8
 8000388:	0752      	lsls	r2, r2, #29
 800038a:	d007      	beq.n	800039c <__aeabi_fdiv+0x158>
 800038c:	220f      	movs	r2, #15
 800038e:	4641      	mov	r1, r8
 8000390:	400a      	ands	r2, r1
 8000392:	2a04      	cmp	r2, #4
 8000394:	d002      	beq.n	800039c <__aeabi_fdiv+0x158>
 8000396:	2204      	movs	r2, #4
 8000398:	4694      	mov	ip, r2
 800039a:	44e0      	add	r8, ip
 800039c:	4642      	mov	r2, r8
 800039e:	0112      	lsls	r2, r2, #4
 80003a0:	d505      	bpl.n	80003ae <__aeabi_fdiv+0x16a>
 80003a2:	4642      	mov	r2, r8
 80003a4:	4b36      	ldr	r3, [pc, #216]	@ (8000480 <__aeabi_fdiv+0x23c>)
 80003a6:	401a      	ands	r2, r3
 80003a8:	003b      	movs	r3, r7
 80003aa:	4690      	mov	r8, r2
 80003ac:	3380      	adds	r3, #128	@ 0x80
 80003ae:	2bfe      	cmp	r3, #254	@ 0xfe
 80003b0:	dcc8      	bgt.n	8000344 <__aeabi_fdiv+0x100>
 80003b2:	4642      	mov	r2, r8
 80003b4:	0192      	lsls	r2, r2, #6
 80003b6:	0a52      	lsrs	r2, r2, #9
 80003b8:	b2d8      	uxtb	r0, r3
 80003ba:	e7c5      	b.n	8000348 <__aeabi_fdiv+0x104>
 80003bc:	2280      	movs	r2, #128	@ 0x80
 80003be:	2500      	movs	r5, #0
 80003c0:	20ff      	movs	r0, #255	@ 0xff
 80003c2:	03d2      	lsls	r2, r2, #15
 80003c4:	e7c0      	b.n	8000348 <__aeabi_fdiv+0x104>
 80003c6:	2280      	movs	r2, #128	@ 0x80
 80003c8:	03d2      	lsls	r2, r2, #15
 80003ca:	4214      	tst	r4, r2
 80003cc:	d002      	beq.n	80003d4 <__aeabi_fdiv+0x190>
 80003ce:	4643      	mov	r3, r8
 80003d0:	4213      	tst	r3, r2
 80003d2:	d049      	beq.n	8000468 <__aeabi_fdiv+0x224>
 80003d4:	2280      	movs	r2, #128	@ 0x80
 80003d6:	03d2      	lsls	r2, r2, #15
 80003d8:	4322      	orrs	r2, r4
 80003da:	0252      	lsls	r2, r2, #9
 80003dc:	20ff      	movs	r0, #255	@ 0xff
 80003de:	0a52      	lsrs	r2, r2, #9
 80003e0:	e7b2      	b.n	8000348 <__aeabi_fdiv+0x104>
 80003e2:	2201      	movs	r2, #1
 80003e4:	1ad3      	subs	r3, r2, r3
 80003e6:	2b1b      	cmp	r3, #27
 80003e8:	dcc3      	bgt.n	8000372 <__aeabi_fdiv+0x12e>
 80003ea:	4642      	mov	r2, r8
 80003ec:	40da      	lsrs	r2, r3
 80003ee:	4643      	mov	r3, r8
 80003f0:	379e      	adds	r7, #158	@ 0x9e
 80003f2:	40bb      	lsls	r3, r7
 80003f4:	1e59      	subs	r1, r3, #1
 80003f6:	418b      	sbcs	r3, r1
 80003f8:	431a      	orrs	r2, r3
 80003fa:	0753      	lsls	r3, r2, #29
 80003fc:	d004      	beq.n	8000408 <__aeabi_fdiv+0x1c4>
 80003fe:	230f      	movs	r3, #15
 8000400:	4013      	ands	r3, r2
 8000402:	2b04      	cmp	r3, #4
 8000404:	d000      	beq.n	8000408 <__aeabi_fdiv+0x1c4>
 8000406:	3204      	adds	r2, #4
 8000408:	0153      	lsls	r3, r2, #5
 800040a:	d529      	bpl.n	8000460 <__aeabi_fdiv+0x21c>
 800040c:	2001      	movs	r0, #1
 800040e:	2200      	movs	r2, #0
 8000410:	e79a      	b.n	8000348 <__aeabi_fdiv+0x104>
 8000412:	4642      	mov	r2, r8
 8000414:	0163      	lsls	r3, r4, #5
 8000416:	0155      	lsls	r5, r2, #5
 8000418:	42ab      	cmp	r3, r5
 800041a:	d215      	bcs.n	8000448 <__aeabi_fdiv+0x204>
 800041c:	201b      	movs	r0, #27
 800041e:	2200      	movs	r2, #0
 8000420:	3f01      	subs	r7, #1
 8000422:	2601      	movs	r6, #1
 8000424:	001c      	movs	r4, r3
 8000426:	0052      	lsls	r2, r2, #1
 8000428:	005b      	lsls	r3, r3, #1
 800042a:	2c00      	cmp	r4, #0
 800042c:	db01      	blt.n	8000432 <__aeabi_fdiv+0x1ee>
 800042e:	429d      	cmp	r5, r3
 8000430:	d801      	bhi.n	8000436 <__aeabi_fdiv+0x1f2>
 8000432:	1b5b      	subs	r3, r3, r5
 8000434:	4332      	orrs	r2, r6
 8000436:	3801      	subs	r0, #1
 8000438:	2800      	cmp	r0, #0
 800043a:	d1f3      	bne.n	8000424 <__aeabi_fdiv+0x1e0>
 800043c:	1e58      	subs	r0, r3, #1
 800043e:	4183      	sbcs	r3, r0
 8000440:	4313      	orrs	r3, r2
 8000442:	4698      	mov	r8, r3
 8000444:	000d      	movs	r5, r1
 8000446:	e79a      	b.n	800037e <__aeabi_fdiv+0x13a>
 8000448:	201a      	movs	r0, #26
 800044a:	2201      	movs	r2, #1
 800044c:	1b5b      	subs	r3, r3, r5
 800044e:	e7e8      	b.n	8000422 <__aeabi_fdiv+0x1de>
 8000450:	3b02      	subs	r3, #2
 8000452:	425a      	negs	r2, r3
 8000454:	4153      	adcs	r3, r2
 8000456:	425b      	negs	r3, r3
 8000458:	0035      	movs	r5, r6
 800045a:	2200      	movs	r2, #0
 800045c:	b2d8      	uxtb	r0, r3
 800045e:	e773      	b.n	8000348 <__aeabi_fdiv+0x104>
 8000460:	0192      	lsls	r2, r2, #6
 8000462:	2000      	movs	r0, #0
 8000464:	0a52      	lsrs	r2, r2, #9
 8000466:	e76f      	b.n	8000348 <__aeabi_fdiv+0x104>
 8000468:	431a      	orrs	r2, r3
 800046a:	0252      	lsls	r2, r2, #9
 800046c:	0035      	movs	r5, r6
 800046e:	20ff      	movs	r0, #255	@ 0xff
 8000470:	0a52      	lsrs	r2, r2, #9
 8000472:	e769      	b.n	8000348 <__aeabi_fdiv+0x104>
 8000474:	4644      	mov	r4, r8
 8000476:	e7ad      	b.n	80003d4 <__aeabi_fdiv+0x190>
 8000478:	080058d8 	.word	0x080058d8
 800047c:	08005918 	.word	0x08005918
 8000480:	f7ffffff 	.word	0xf7ffffff

08000484 <__aeabi_fmul>:
 8000484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000486:	464f      	mov	r7, r9
 8000488:	4646      	mov	r6, r8
 800048a:	46d6      	mov	lr, sl
 800048c:	0243      	lsls	r3, r0, #9
 800048e:	0a5b      	lsrs	r3, r3, #9
 8000490:	0045      	lsls	r5, r0, #1
 8000492:	b5c0      	push	{r6, r7, lr}
 8000494:	4699      	mov	r9, r3
 8000496:	1c0f      	adds	r7, r1, #0
 8000498:	0e2d      	lsrs	r5, r5, #24
 800049a:	0fc6      	lsrs	r6, r0, #31
 800049c:	2d00      	cmp	r5, #0
 800049e:	d100      	bne.n	80004a2 <__aeabi_fmul+0x1e>
 80004a0:	e088      	b.n	80005b4 <__aeabi_fmul+0x130>
 80004a2:	2dff      	cmp	r5, #255	@ 0xff
 80004a4:	d100      	bne.n	80004a8 <__aeabi_fmul+0x24>
 80004a6:	e08d      	b.n	80005c4 <__aeabi_fmul+0x140>
 80004a8:	2280      	movs	r2, #128	@ 0x80
 80004aa:	00db      	lsls	r3, r3, #3
 80004ac:	04d2      	lsls	r2, r2, #19
 80004ae:	431a      	orrs	r2, r3
 80004b0:	2300      	movs	r3, #0
 80004b2:	4691      	mov	r9, r2
 80004b4:	4698      	mov	r8, r3
 80004b6:	469a      	mov	sl, r3
 80004b8:	3d7f      	subs	r5, #127	@ 0x7f
 80004ba:	027c      	lsls	r4, r7, #9
 80004bc:	007b      	lsls	r3, r7, #1
 80004be:	0a64      	lsrs	r4, r4, #9
 80004c0:	0e1b      	lsrs	r3, r3, #24
 80004c2:	0fff      	lsrs	r7, r7, #31
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d068      	beq.n	800059a <__aeabi_fmul+0x116>
 80004c8:	2bff      	cmp	r3, #255	@ 0xff
 80004ca:	d021      	beq.n	8000510 <__aeabi_fmul+0x8c>
 80004cc:	2280      	movs	r2, #128	@ 0x80
 80004ce:	00e4      	lsls	r4, r4, #3
 80004d0:	04d2      	lsls	r2, r2, #19
 80004d2:	4314      	orrs	r4, r2
 80004d4:	4642      	mov	r2, r8
 80004d6:	3b7f      	subs	r3, #127	@ 0x7f
 80004d8:	195b      	adds	r3, r3, r5
 80004da:	2100      	movs	r1, #0
 80004dc:	1c5d      	adds	r5, r3, #1
 80004de:	2a0a      	cmp	r2, #10
 80004e0:	dc2e      	bgt.n	8000540 <__aeabi_fmul+0xbc>
 80004e2:	407e      	eors	r6, r7
 80004e4:	4642      	mov	r2, r8
 80004e6:	2a02      	cmp	r2, #2
 80004e8:	dc23      	bgt.n	8000532 <__aeabi_fmul+0xae>
 80004ea:	3a01      	subs	r2, #1
 80004ec:	2a01      	cmp	r2, #1
 80004ee:	d900      	bls.n	80004f2 <__aeabi_fmul+0x6e>
 80004f0:	e0bd      	b.n	800066e <__aeabi_fmul+0x1ea>
 80004f2:	2902      	cmp	r1, #2
 80004f4:	d06e      	beq.n	80005d4 <__aeabi_fmul+0x150>
 80004f6:	2901      	cmp	r1, #1
 80004f8:	d12c      	bne.n	8000554 <__aeabi_fmul+0xd0>
 80004fa:	2000      	movs	r0, #0
 80004fc:	2200      	movs	r2, #0
 80004fe:	05c0      	lsls	r0, r0, #23
 8000500:	07f6      	lsls	r6, r6, #31
 8000502:	4310      	orrs	r0, r2
 8000504:	4330      	orrs	r0, r6
 8000506:	bce0      	pop	{r5, r6, r7}
 8000508:	46ba      	mov	sl, r7
 800050a:	46b1      	mov	r9, r6
 800050c:	46a8      	mov	r8, r5
 800050e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000510:	002b      	movs	r3, r5
 8000512:	33ff      	adds	r3, #255	@ 0xff
 8000514:	2c00      	cmp	r4, #0
 8000516:	d065      	beq.n	80005e4 <__aeabi_fmul+0x160>
 8000518:	2203      	movs	r2, #3
 800051a:	4641      	mov	r1, r8
 800051c:	4311      	orrs	r1, r2
 800051e:	0032      	movs	r2, r6
 8000520:	3501      	adds	r5, #1
 8000522:	4688      	mov	r8, r1
 8000524:	407a      	eors	r2, r7
 8000526:	35ff      	adds	r5, #255	@ 0xff
 8000528:	290a      	cmp	r1, #10
 800052a:	dd00      	ble.n	800052e <__aeabi_fmul+0xaa>
 800052c:	e0d8      	b.n	80006e0 <__aeabi_fmul+0x25c>
 800052e:	0016      	movs	r6, r2
 8000530:	2103      	movs	r1, #3
 8000532:	4640      	mov	r0, r8
 8000534:	2201      	movs	r2, #1
 8000536:	4082      	lsls	r2, r0
 8000538:	20a6      	movs	r0, #166	@ 0xa6
 800053a:	00c0      	lsls	r0, r0, #3
 800053c:	4202      	tst	r2, r0
 800053e:	d020      	beq.n	8000582 <__aeabi_fmul+0xfe>
 8000540:	4653      	mov	r3, sl
 8000542:	2b02      	cmp	r3, #2
 8000544:	d046      	beq.n	80005d4 <__aeabi_fmul+0x150>
 8000546:	2b03      	cmp	r3, #3
 8000548:	d100      	bne.n	800054c <__aeabi_fmul+0xc8>
 800054a:	e0bb      	b.n	80006c4 <__aeabi_fmul+0x240>
 800054c:	4651      	mov	r1, sl
 800054e:	464c      	mov	r4, r9
 8000550:	2901      	cmp	r1, #1
 8000552:	d0d2      	beq.n	80004fa <__aeabi_fmul+0x76>
 8000554:	002b      	movs	r3, r5
 8000556:	337f      	adds	r3, #127	@ 0x7f
 8000558:	2b00      	cmp	r3, #0
 800055a:	dd70      	ble.n	800063e <__aeabi_fmul+0x1ba>
 800055c:	0762      	lsls	r2, r4, #29
 800055e:	d004      	beq.n	800056a <__aeabi_fmul+0xe6>
 8000560:	220f      	movs	r2, #15
 8000562:	4022      	ands	r2, r4
 8000564:	2a04      	cmp	r2, #4
 8000566:	d000      	beq.n	800056a <__aeabi_fmul+0xe6>
 8000568:	3404      	adds	r4, #4
 800056a:	0122      	lsls	r2, r4, #4
 800056c:	d503      	bpl.n	8000576 <__aeabi_fmul+0xf2>
 800056e:	4b63      	ldr	r3, [pc, #396]	@ (80006fc <__aeabi_fmul+0x278>)
 8000570:	401c      	ands	r4, r3
 8000572:	002b      	movs	r3, r5
 8000574:	3380      	adds	r3, #128	@ 0x80
 8000576:	2bfe      	cmp	r3, #254	@ 0xfe
 8000578:	dc2c      	bgt.n	80005d4 <__aeabi_fmul+0x150>
 800057a:	01a2      	lsls	r2, r4, #6
 800057c:	0a52      	lsrs	r2, r2, #9
 800057e:	b2d8      	uxtb	r0, r3
 8000580:	e7bd      	b.n	80004fe <__aeabi_fmul+0x7a>
 8000582:	2090      	movs	r0, #144	@ 0x90
 8000584:	0080      	lsls	r0, r0, #2
 8000586:	4202      	tst	r2, r0
 8000588:	d127      	bne.n	80005da <__aeabi_fmul+0x156>
 800058a:	38b9      	subs	r0, #185	@ 0xb9
 800058c:	38ff      	subs	r0, #255	@ 0xff
 800058e:	4210      	tst	r0, r2
 8000590:	d06d      	beq.n	800066e <__aeabi_fmul+0x1ea>
 8000592:	003e      	movs	r6, r7
 8000594:	46a1      	mov	r9, r4
 8000596:	468a      	mov	sl, r1
 8000598:	e7d2      	b.n	8000540 <__aeabi_fmul+0xbc>
 800059a:	2c00      	cmp	r4, #0
 800059c:	d141      	bne.n	8000622 <__aeabi_fmul+0x19e>
 800059e:	2301      	movs	r3, #1
 80005a0:	4642      	mov	r2, r8
 80005a2:	431a      	orrs	r2, r3
 80005a4:	4690      	mov	r8, r2
 80005a6:	002b      	movs	r3, r5
 80005a8:	4642      	mov	r2, r8
 80005aa:	2101      	movs	r1, #1
 80005ac:	1c5d      	adds	r5, r3, #1
 80005ae:	2a0a      	cmp	r2, #10
 80005b0:	dd97      	ble.n	80004e2 <__aeabi_fmul+0x5e>
 80005b2:	e7c5      	b.n	8000540 <__aeabi_fmul+0xbc>
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d126      	bne.n	8000606 <__aeabi_fmul+0x182>
 80005b8:	2304      	movs	r3, #4
 80005ba:	4698      	mov	r8, r3
 80005bc:	3b03      	subs	r3, #3
 80005be:	2500      	movs	r5, #0
 80005c0:	469a      	mov	sl, r3
 80005c2:	e77a      	b.n	80004ba <__aeabi_fmul+0x36>
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d118      	bne.n	80005fa <__aeabi_fmul+0x176>
 80005c8:	2308      	movs	r3, #8
 80005ca:	4698      	mov	r8, r3
 80005cc:	3b06      	subs	r3, #6
 80005ce:	25ff      	movs	r5, #255	@ 0xff
 80005d0:	469a      	mov	sl, r3
 80005d2:	e772      	b.n	80004ba <__aeabi_fmul+0x36>
 80005d4:	20ff      	movs	r0, #255	@ 0xff
 80005d6:	2200      	movs	r2, #0
 80005d8:	e791      	b.n	80004fe <__aeabi_fmul+0x7a>
 80005da:	2280      	movs	r2, #128	@ 0x80
 80005dc:	2600      	movs	r6, #0
 80005de:	20ff      	movs	r0, #255	@ 0xff
 80005e0:	03d2      	lsls	r2, r2, #15
 80005e2:	e78c      	b.n	80004fe <__aeabi_fmul+0x7a>
 80005e4:	4641      	mov	r1, r8
 80005e6:	2202      	movs	r2, #2
 80005e8:	3501      	adds	r5, #1
 80005ea:	4311      	orrs	r1, r2
 80005ec:	4688      	mov	r8, r1
 80005ee:	35ff      	adds	r5, #255	@ 0xff
 80005f0:	290a      	cmp	r1, #10
 80005f2:	dca5      	bgt.n	8000540 <__aeabi_fmul+0xbc>
 80005f4:	2102      	movs	r1, #2
 80005f6:	407e      	eors	r6, r7
 80005f8:	e774      	b.n	80004e4 <__aeabi_fmul+0x60>
 80005fa:	230c      	movs	r3, #12
 80005fc:	4698      	mov	r8, r3
 80005fe:	3b09      	subs	r3, #9
 8000600:	25ff      	movs	r5, #255	@ 0xff
 8000602:	469a      	mov	sl, r3
 8000604:	e759      	b.n	80004ba <__aeabi_fmul+0x36>
 8000606:	0018      	movs	r0, r3
 8000608:	f000 f8bc 	bl	8000784 <__clzsi2>
 800060c:	464a      	mov	r2, r9
 800060e:	1f43      	subs	r3, r0, #5
 8000610:	2576      	movs	r5, #118	@ 0x76
 8000612:	409a      	lsls	r2, r3
 8000614:	2300      	movs	r3, #0
 8000616:	426d      	negs	r5, r5
 8000618:	4691      	mov	r9, r2
 800061a:	4698      	mov	r8, r3
 800061c:	469a      	mov	sl, r3
 800061e:	1a2d      	subs	r5, r5, r0
 8000620:	e74b      	b.n	80004ba <__aeabi_fmul+0x36>
 8000622:	0020      	movs	r0, r4
 8000624:	f000 f8ae 	bl	8000784 <__clzsi2>
 8000628:	4642      	mov	r2, r8
 800062a:	1f43      	subs	r3, r0, #5
 800062c:	409c      	lsls	r4, r3
 800062e:	1a2b      	subs	r3, r5, r0
 8000630:	3b76      	subs	r3, #118	@ 0x76
 8000632:	2100      	movs	r1, #0
 8000634:	1c5d      	adds	r5, r3, #1
 8000636:	2a0a      	cmp	r2, #10
 8000638:	dc00      	bgt.n	800063c <__aeabi_fmul+0x1b8>
 800063a:	e752      	b.n	80004e2 <__aeabi_fmul+0x5e>
 800063c:	e780      	b.n	8000540 <__aeabi_fmul+0xbc>
 800063e:	2201      	movs	r2, #1
 8000640:	1ad3      	subs	r3, r2, r3
 8000642:	2b1b      	cmp	r3, #27
 8000644:	dd00      	ble.n	8000648 <__aeabi_fmul+0x1c4>
 8000646:	e758      	b.n	80004fa <__aeabi_fmul+0x76>
 8000648:	359e      	adds	r5, #158	@ 0x9e
 800064a:	0022      	movs	r2, r4
 800064c:	40ac      	lsls	r4, r5
 800064e:	40da      	lsrs	r2, r3
 8000650:	1e63      	subs	r3, r4, #1
 8000652:	419c      	sbcs	r4, r3
 8000654:	4322      	orrs	r2, r4
 8000656:	0753      	lsls	r3, r2, #29
 8000658:	d004      	beq.n	8000664 <__aeabi_fmul+0x1e0>
 800065a:	230f      	movs	r3, #15
 800065c:	4013      	ands	r3, r2
 800065e:	2b04      	cmp	r3, #4
 8000660:	d000      	beq.n	8000664 <__aeabi_fmul+0x1e0>
 8000662:	3204      	adds	r2, #4
 8000664:	0153      	lsls	r3, r2, #5
 8000666:	d537      	bpl.n	80006d8 <__aeabi_fmul+0x254>
 8000668:	2001      	movs	r0, #1
 800066a:	2200      	movs	r2, #0
 800066c:	e747      	b.n	80004fe <__aeabi_fmul+0x7a>
 800066e:	0c21      	lsrs	r1, r4, #16
 8000670:	464a      	mov	r2, r9
 8000672:	0424      	lsls	r4, r4, #16
 8000674:	0c24      	lsrs	r4, r4, #16
 8000676:	0027      	movs	r7, r4
 8000678:	0c10      	lsrs	r0, r2, #16
 800067a:	0412      	lsls	r2, r2, #16
 800067c:	0c12      	lsrs	r2, r2, #16
 800067e:	4344      	muls	r4, r0
 8000680:	4357      	muls	r7, r2
 8000682:	4348      	muls	r0, r1
 8000684:	4351      	muls	r1, r2
 8000686:	0c3a      	lsrs	r2, r7, #16
 8000688:	1909      	adds	r1, r1, r4
 800068a:	1852      	adds	r2, r2, r1
 800068c:	4294      	cmp	r4, r2
 800068e:	d903      	bls.n	8000698 <__aeabi_fmul+0x214>
 8000690:	2180      	movs	r1, #128	@ 0x80
 8000692:	0249      	lsls	r1, r1, #9
 8000694:	468c      	mov	ip, r1
 8000696:	4460      	add	r0, ip
 8000698:	043f      	lsls	r7, r7, #16
 800069a:	0411      	lsls	r1, r2, #16
 800069c:	0c3f      	lsrs	r7, r7, #16
 800069e:	19c9      	adds	r1, r1, r7
 80006a0:	018c      	lsls	r4, r1, #6
 80006a2:	1e67      	subs	r7, r4, #1
 80006a4:	41bc      	sbcs	r4, r7
 80006a6:	0c12      	lsrs	r2, r2, #16
 80006a8:	0e89      	lsrs	r1, r1, #26
 80006aa:	1812      	adds	r2, r2, r0
 80006ac:	430c      	orrs	r4, r1
 80006ae:	0192      	lsls	r2, r2, #6
 80006b0:	4314      	orrs	r4, r2
 80006b2:	0112      	lsls	r2, r2, #4
 80006b4:	d50e      	bpl.n	80006d4 <__aeabi_fmul+0x250>
 80006b6:	2301      	movs	r3, #1
 80006b8:	0862      	lsrs	r2, r4, #1
 80006ba:	401c      	ands	r4, r3
 80006bc:	4314      	orrs	r4, r2
 80006be:	e749      	b.n	8000554 <__aeabi_fmul+0xd0>
 80006c0:	003e      	movs	r6, r7
 80006c2:	46a1      	mov	r9, r4
 80006c4:	2280      	movs	r2, #128	@ 0x80
 80006c6:	464b      	mov	r3, r9
 80006c8:	03d2      	lsls	r2, r2, #15
 80006ca:	431a      	orrs	r2, r3
 80006cc:	0252      	lsls	r2, r2, #9
 80006ce:	20ff      	movs	r0, #255	@ 0xff
 80006d0:	0a52      	lsrs	r2, r2, #9
 80006d2:	e714      	b.n	80004fe <__aeabi_fmul+0x7a>
 80006d4:	001d      	movs	r5, r3
 80006d6:	e73d      	b.n	8000554 <__aeabi_fmul+0xd0>
 80006d8:	0192      	lsls	r2, r2, #6
 80006da:	2000      	movs	r0, #0
 80006dc:	0a52      	lsrs	r2, r2, #9
 80006de:	e70e      	b.n	80004fe <__aeabi_fmul+0x7a>
 80006e0:	290f      	cmp	r1, #15
 80006e2:	d1ed      	bne.n	80006c0 <__aeabi_fmul+0x23c>
 80006e4:	2280      	movs	r2, #128	@ 0x80
 80006e6:	464b      	mov	r3, r9
 80006e8:	03d2      	lsls	r2, r2, #15
 80006ea:	4213      	tst	r3, r2
 80006ec:	d0ea      	beq.n	80006c4 <__aeabi_fmul+0x240>
 80006ee:	4214      	tst	r4, r2
 80006f0:	d1e8      	bne.n	80006c4 <__aeabi_fmul+0x240>
 80006f2:	003e      	movs	r6, r7
 80006f4:	20ff      	movs	r0, #255	@ 0xff
 80006f6:	4322      	orrs	r2, r4
 80006f8:	e701      	b.n	80004fe <__aeabi_fmul+0x7a>
 80006fa:	46c0      	nop			@ (mov r8, r8)
 80006fc:	f7ffffff 	.word	0xf7ffffff

08000700 <__aeabi_ui2f>:
 8000700:	b570      	push	{r4, r5, r6, lr}
 8000702:	1e04      	subs	r4, r0, #0
 8000704:	d00e      	beq.n	8000724 <__aeabi_ui2f+0x24>
 8000706:	f000 f83d 	bl	8000784 <__clzsi2>
 800070a:	239e      	movs	r3, #158	@ 0x9e
 800070c:	0001      	movs	r1, r0
 800070e:	1a1b      	subs	r3, r3, r0
 8000710:	2b96      	cmp	r3, #150	@ 0x96
 8000712:	dc0c      	bgt.n	800072e <__aeabi_ui2f+0x2e>
 8000714:	2808      	cmp	r0, #8
 8000716:	d02f      	beq.n	8000778 <__aeabi_ui2f+0x78>
 8000718:	3908      	subs	r1, #8
 800071a:	408c      	lsls	r4, r1
 800071c:	0264      	lsls	r4, r4, #9
 800071e:	0a64      	lsrs	r4, r4, #9
 8000720:	b2d8      	uxtb	r0, r3
 8000722:	e001      	b.n	8000728 <__aeabi_ui2f+0x28>
 8000724:	2000      	movs	r0, #0
 8000726:	2400      	movs	r4, #0
 8000728:	05c0      	lsls	r0, r0, #23
 800072a:	4320      	orrs	r0, r4
 800072c:	bd70      	pop	{r4, r5, r6, pc}
 800072e:	2b99      	cmp	r3, #153	@ 0x99
 8000730:	dc16      	bgt.n	8000760 <__aeabi_ui2f+0x60>
 8000732:	1f42      	subs	r2, r0, #5
 8000734:	2805      	cmp	r0, #5
 8000736:	d000      	beq.n	800073a <__aeabi_ui2f+0x3a>
 8000738:	4094      	lsls	r4, r2
 800073a:	0022      	movs	r2, r4
 800073c:	4810      	ldr	r0, [pc, #64]	@ (8000780 <__aeabi_ui2f+0x80>)
 800073e:	4002      	ands	r2, r0
 8000740:	0765      	lsls	r5, r4, #29
 8000742:	d009      	beq.n	8000758 <__aeabi_ui2f+0x58>
 8000744:	250f      	movs	r5, #15
 8000746:	402c      	ands	r4, r5
 8000748:	2c04      	cmp	r4, #4
 800074a:	d005      	beq.n	8000758 <__aeabi_ui2f+0x58>
 800074c:	3204      	adds	r2, #4
 800074e:	0154      	lsls	r4, r2, #5
 8000750:	d502      	bpl.n	8000758 <__aeabi_ui2f+0x58>
 8000752:	239f      	movs	r3, #159	@ 0x9f
 8000754:	4002      	ands	r2, r0
 8000756:	1a5b      	subs	r3, r3, r1
 8000758:	0192      	lsls	r2, r2, #6
 800075a:	0a54      	lsrs	r4, r2, #9
 800075c:	b2d8      	uxtb	r0, r3
 800075e:	e7e3      	b.n	8000728 <__aeabi_ui2f+0x28>
 8000760:	0002      	movs	r2, r0
 8000762:	0020      	movs	r0, r4
 8000764:	321b      	adds	r2, #27
 8000766:	4090      	lsls	r0, r2
 8000768:	0002      	movs	r2, r0
 800076a:	1e50      	subs	r0, r2, #1
 800076c:	4182      	sbcs	r2, r0
 800076e:	2005      	movs	r0, #5
 8000770:	1a40      	subs	r0, r0, r1
 8000772:	40c4      	lsrs	r4, r0
 8000774:	4314      	orrs	r4, r2
 8000776:	e7e0      	b.n	800073a <__aeabi_ui2f+0x3a>
 8000778:	0264      	lsls	r4, r4, #9
 800077a:	2096      	movs	r0, #150	@ 0x96
 800077c:	0a64      	lsrs	r4, r4, #9
 800077e:	e7d3      	b.n	8000728 <__aeabi_ui2f+0x28>
 8000780:	fbffffff 	.word	0xfbffffff

08000784 <__clzsi2>:
 8000784:	211c      	movs	r1, #28
 8000786:	2301      	movs	r3, #1
 8000788:	041b      	lsls	r3, r3, #16
 800078a:	4298      	cmp	r0, r3
 800078c:	d301      	bcc.n	8000792 <__clzsi2+0xe>
 800078e:	0c00      	lsrs	r0, r0, #16
 8000790:	3910      	subs	r1, #16
 8000792:	0a1b      	lsrs	r3, r3, #8
 8000794:	4298      	cmp	r0, r3
 8000796:	d301      	bcc.n	800079c <__clzsi2+0x18>
 8000798:	0a00      	lsrs	r0, r0, #8
 800079a:	3908      	subs	r1, #8
 800079c:	091b      	lsrs	r3, r3, #4
 800079e:	4298      	cmp	r0, r3
 80007a0:	d301      	bcc.n	80007a6 <__clzsi2+0x22>
 80007a2:	0900      	lsrs	r0, r0, #4
 80007a4:	3904      	subs	r1, #4
 80007a6:	a202      	add	r2, pc, #8	@ (adr r2, 80007b0 <__clzsi2+0x2c>)
 80007a8:	5c10      	ldrb	r0, [r2, r0]
 80007aa:	1840      	adds	r0, r0, r1
 80007ac:	4770      	bx	lr
 80007ae:	46c0      	nop			@ (mov r8, r8)
 80007b0:	02020304 	.word	0x02020304
 80007b4:	01010101 	.word	0x01010101
	...

080007c0 <AS5600_Create>:
  * @retval
  */
AS5600Handle_Typedef *AS5600_Create(I2C_HandleTypeDef *hi2c,
									TIM_HandleTypeDef *htim,
									uint8_t i2cAddr)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	60f8      	str	r0, [r7, #12]
 80007c8:	60b9      	str	r1, [r7, #8]
 80007ca:	1dfb      	adds	r3, r7, #7
 80007cc:	701a      	strb	r2, [r3, #0]
	AS5600Handle_Typedef *pAS = (AS5600Handle_Typedef *)calloc(1, sizeof(AS5600Handle_Typedef));
 80007ce:	2128      	movs	r1, #40	@ 0x28
 80007d0:	2001      	movs	r0, #1
 80007d2:	f003 fee9 	bl	80045a8 <calloc>
 80007d6:	0003      	movs	r3, r0
 80007d8:	617b      	str	r3, [r7, #20]

	if (pAS == NULL)
 80007da:	697b      	ldr	r3, [r7, #20]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d105      	bne.n	80007ec <AS5600_Create+0x2c>
	{
		printf("calloc fail");
 80007e0:	4b0a      	ldr	r3, [pc, #40]	@ (800080c <AS5600_Create+0x4c>)
 80007e2:	0018      	movs	r0, r3
 80007e4:	f004 f88e 	bl	8004904 <iprintf>
		return NULL;
 80007e8:	2300      	movs	r3, #0
 80007ea:	e00a      	b.n	8000802 <AS5600_Create+0x42>
	}

	pAS->hi2c = hi2c;
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	68fa      	ldr	r2, [r7, #12]
 80007f0:	601a      	str	r2, [r3, #0]
	pAS->htim = htim;
 80007f2:	697b      	ldr	r3, [r7, #20]
 80007f4:	68ba      	ldr	r2, [r7, #8]
 80007f6:	605a      	str	r2, [r3, #4]
	pAS->I2CAddress = i2cAddr;
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	1dfa      	adds	r2, r7, #7
 80007fc:	7812      	ldrb	r2, [r2, #0]
 80007fe:	721a      	strb	r2, [r3, #8]


	return pAS;
 8000800:	697b      	ldr	r3, [r7, #20]
}
 8000802:	0018      	movs	r0, r3
 8000804:	46bd      	mov	sp, r7
 8000806:	b006      	add	sp, #24
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			@ (mov r8, r8)
 800080c:	080058c4 	.word	0x080058c4

08000810 <AS5600_Configure>:
							eConf_OutputStage OUTS,
							eConf_PWMFrequency PWMF,
							eConf_SlowFilter SF,
							eConf_FastFilterThreshold FTH,
							eConf_Watchdog WD)
{
 8000810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000812:	b089      	sub	sp, #36	@ 0x24
 8000814:	af04      	add	r7, sp, #16
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	000c      	movs	r4, r1
 800081a:	0010      	movs	r0, r2
 800081c:	0019      	movs	r1, r3
 800081e:	1cfb      	adds	r3, r7, #3
 8000820:	1c22      	adds	r2, r4, #0
 8000822:	701a      	strb	r2, [r3, #0]
 8000824:	1cbb      	adds	r3, r7, #2
 8000826:	1c02      	adds	r2, r0, #0
 8000828:	701a      	strb	r2, [r3, #0]
 800082a:	1c7b      	adds	r3, r7, #1
 800082c:	1c0a      	adds	r2, r1, #0
 800082e:	701a      	strb	r2, [r3, #0]
	if(pAS == NULL)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d101      	bne.n	800083a <AS5600_Configure+0x2a>
	{
		return AS5600_NULL_POINTER;
 8000836:	2301      	movs	r3, #1
 8000838:	e0b9      	b.n	80009ae <AS5600_Configure+0x19e>
	}

	pAS->Config.PowerMode = PM;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	1cfa      	adds	r2, r7, #3
 800083e:	7812      	ldrb	r2, [r2, #0]
 8000840:	76da      	strb	r2, [r3, #27]
	pAS->Config.Hysteresis = HYST;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	1cba      	adds	r2, r7, #2
 8000846:	7812      	ldrb	r2, [r2, #0]
 8000848:	771a      	strb	r2, [r3, #28]
	pAS->Config.OutputStage = OUTS;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	1c7a      	adds	r2, r7, #1
 800084e:	7812      	ldrb	r2, [r2, #0]
 8000850:	775a      	strb	r2, [r3, #29]
	pAS->Config.PWMFrequency = PWMF;
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	2320      	movs	r3, #32
 8000856:	2008      	movs	r0, #8
 8000858:	181b      	adds	r3, r3, r0
 800085a:	19db      	adds	r3, r3, r7
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	7793      	strb	r3, [r2, #30]
	pAS->Config.SlowFilter = SF;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	2224      	movs	r2, #36	@ 0x24
 8000864:	1812      	adds	r2, r2, r0
 8000866:	19d2      	adds	r2, r2, r7
 8000868:	7812      	ldrb	r2, [r2, #0]
 800086a:	77da      	strb	r2, [r3, #31]
	pAS->Config.FastFilterTreshold = FTH;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	2228      	movs	r2, #40	@ 0x28
 8000870:	1812      	adds	r2, r2, r0
 8000872:	19d2      	adds	r2, r2, r7
 8000874:	2120      	movs	r1, #32
 8000876:	7812      	ldrb	r2, [r2, #0]
 8000878:	545a      	strb	r2, [r3, r1]
	pAS->Config.Watchdog = WD;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	222c      	movs	r2, #44	@ 0x2c
 800087e:	1812      	adds	r2, r2, r0
 8000880:	19d2      	adds	r2, r2, r7
 8000882:	2121      	movs	r1, #33	@ 0x21
 8000884:	7812      	ldrb	r2, [r2, #0]
 8000886:	545a      	strb	r2, [r3, r1]

	uint16_t temp16_t = 0;
 8000888:	210e      	movs	r1, #14
 800088a:	187b      	adds	r3, r7, r1
 800088c:	2200      	movs	r2, #0
 800088e:	801a      	strh	r2, [r3, #0]

	temp16_t |= ((0x0001 & (uint16_t)pAS->Config.Watchdog) << 13);
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	2221      	movs	r2, #33	@ 0x21
 8000894:	5c9b      	ldrb	r3, [r3, r2]
 8000896:	035b      	lsls	r3, r3, #13
 8000898:	b21a      	sxth	r2, r3
 800089a:	2380      	movs	r3, #128	@ 0x80
 800089c:	019b      	lsls	r3, r3, #6
 800089e:	4013      	ands	r3, r2
 80008a0:	b21a      	sxth	r2, r3
 80008a2:	187b      	adds	r3, r7, r1
 80008a4:	2000      	movs	r0, #0
 80008a6:	5e1b      	ldrsh	r3, [r3, r0]
 80008a8:	4313      	orrs	r3, r2
 80008aa:	b21a      	sxth	r2, r3
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	801a      	strh	r2, [r3, #0]
	temp16_t |= ((0x0007 & (uint16_t)pAS->Config.FastFilterTreshold) << 10);
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2220      	movs	r2, #32
 80008b4:	5c9b      	ldrb	r3, [r3, r2]
 80008b6:	029b      	lsls	r3, r3, #10
 80008b8:	b21a      	sxth	r2, r3
 80008ba:	23e0      	movs	r3, #224	@ 0xe0
 80008bc:	015b      	lsls	r3, r3, #5
 80008be:	4013      	ands	r3, r2
 80008c0:	b21a      	sxth	r2, r3
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2000      	movs	r0, #0
 80008c6:	5e1b      	ldrsh	r3, [r3, r0]
 80008c8:	4313      	orrs	r3, r2
 80008ca:	b21a      	sxth	r2, r3
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	801a      	strh	r2, [r3, #0]
	temp16_t |= ((0x0003 & (uint16_t)pAS->Config.SlowFilter) << 8);
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	7fdb      	ldrb	r3, [r3, #31]
 80008d4:	021b      	lsls	r3, r3, #8
 80008d6:	b21a      	sxth	r2, r3
 80008d8:	23c0      	movs	r3, #192	@ 0xc0
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	4013      	ands	r3, r2
 80008de:	b21a      	sxth	r2, r3
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	2000      	movs	r0, #0
 80008e4:	5e1b      	ldrsh	r3, [r3, r0]
 80008e6:	4313      	orrs	r3, r2
 80008e8:	b21a      	sxth	r2, r3
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	801a      	strh	r2, [r3, #0]
	temp16_t |= ((0x0003 & (uint16_t)pAS->Config.PWMFrequency) << 6);
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	7f9b      	ldrb	r3, [r3, #30]
 80008f2:	019b      	lsls	r3, r3, #6
 80008f4:	b21b      	sxth	r3, r3
 80008f6:	22ff      	movs	r2, #255	@ 0xff
 80008f8:	4013      	ands	r3, r2
 80008fa:	b21a      	sxth	r2, r3
 80008fc:	187b      	adds	r3, r7, r1
 80008fe:	2000      	movs	r0, #0
 8000900:	5e1b      	ldrsh	r3, [r3, r0]
 8000902:	4313      	orrs	r3, r2
 8000904:	b21a      	sxth	r2, r3
 8000906:	187b      	adds	r3, r7, r1
 8000908:	801a      	strh	r2, [r3, #0]
	temp16_t |= ((0x0003 & (uint16_t)pAS->Config.OutputStage) << 4);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	7f5b      	ldrb	r3, [r3, #29]
 800090e:	011b      	lsls	r3, r3, #4
 8000910:	b21b      	sxth	r3, r3
 8000912:	2230      	movs	r2, #48	@ 0x30
 8000914:	4013      	ands	r3, r2
 8000916:	b21a      	sxth	r2, r3
 8000918:	187b      	adds	r3, r7, r1
 800091a:	2000      	movs	r0, #0
 800091c:	5e1b      	ldrsh	r3, [r3, r0]
 800091e:	4313      	orrs	r3, r2
 8000920:	b21a      	sxth	r2, r3
 8000922:	187b      	adds	r3, r7, r1
 8000924:	801a      	strh	r2, [r3, #0]
	temp16_t |= ((0x0003 & (uint16_t)pAS->Config.Hysteresis) << 2);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	7f1b      	ldrb	r3, [r3, #28]
 800092a:	009b      	lsls	r3, r3, #2
 800092c:	b21b      	sxth	r3, r3
 800092e:	220c      	movs	r2, #12
 8000930:	4013      	ands	r3, r2
 8000932:	b21a      	sxth	r2, r3
 8000934:	187b      	adds	r3, r7, r1
 8000936:	2000      	movs	r0, #0
 8000938:	5e1b      	ldrsh	r3, [r3, r0]
 800093a:	4313      	orrs	r3, r2
 800093c:	b21a      	sxth	r2, r3
 800093e:	187b      	adds	r3, r7, r1
 8000940:	801a      	strh	r2, [r3, #0]
	temp16_t |= (0x0003 & (uint16_t)pAS->Config.PowerMode);
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	7edb      	ldrb	r3, [r3, #27]
 8000946:	b21b      	sxth	r3, r3
 8000948:	2203      	movs	r2, #3
 800094a:	4013      	ands	r3, r2
 800094c:	b21a      	sxth	r2, r3
 800094e:	187b      	adds	r3, r7, r1
 8000950:	2000      	movs	r0, #0
 8000952:	5e1b      	ldrsh	r3, [r3, r0]
 8000954:	4313      	orrs	r3, r2
 8000956:	b21a      	sxth	r2, r3
 8000958:	187b      	adds	r3, r7, r1
 800095a:	801a      	strh	r2, [r3, #0]

	uint8_t temp[2];

	temp[0] = (uint8_t)(0x00FF & (temp16_t >> 8));
 800095c:	187b      	adds	r3, r7, r1
 800095e:	881b      	ldrh	r3, [r3, #0]
 8000960:	0a1b      	lsrs	r3, r3, #8
 8000962:	b29b      	uxth	r3, r3
 8000964:	b2da      	uxtb	r2, r3
 8000966:	2508      	movs	r5, #8
 8000968:	197b      	adds	r3, r7, r5
 800096a:	701a      	strb	r2, [r3, #0]
	temp[1] = (uint8_t)(0x00FF & temp16_t);
 800096c:	187b      	adds	r3, r7, r1
 800096e:	881b      	ldrh	r3, [r3, #0]
 8000970:	b2da      	uxtb	r2, r3
 8000972:	197b      	adds	r3, r7, r5
 8000974:	705a      	strb	r2, [r3, #1]

	HAL_StatusTypeDef stat;

	stat = HAL_I2C_Mem_Write(pAS->hi2c, (pAS->I2CAddress << 1), AS5600_REGISTER_CONF_HIGH, I2C_MEMADD_SIZE_8BIT, temp, 2, 1000);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	6818      	ldr	r0, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	7a1b      	ldrb	r3, [r3, #8]
 800097e:	18db      	adds	r3, r3, r3
 8000980:	b299      	uxth	r1, r3
 8000982:	260d      	movs	r6, #13
 8000984:	19bc      	adds	r4, r7, r6
 8000986:	23fa      	movs	r3, #250	@ 0xfa
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	9302      	str	r3, [sp, #8]
 800098c:	2302      	movs	r3, #2
 800098e:	9301      	str	r3, [sp, #4]
 8000990:	197b      	adds	r3, r7, r5
 8000992:	9300      	str	r3, [sp, #0]
 8000994:	2301      	movs	r3, #1
 8000996:	2207      	movs	r2, #7
 8000998:	f001 f86c 	bl	8001a74 <HAL_I2C_Mem_Write>
 800099c:	0003      	movs	r3, r0
 800099e:	7023      	strb	r3, [r4, #0]

	if (stat != HAL_OK)
 80009a0:	19bb      	adds	r3, r7, r6
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <AS5600_Configure+0x19c>
	{
		while(1);
 80009a8:	46c0      	nop			@ (mov r8, r8)
 80009aa:	e7fd      	b.n	80009a8 <AS5600_Configure+0x198>
	}

	return AS5600_OK;
 80009ac:	2300      	movs	r3, #0
}
 80009ae:	0018      	movs	r0, r3
 80009b0:	46bd      	mov	sp, r7
 80009b2:	b005      	add	sp, #20
 80009b4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080009b6 <AS5600_UpdateStatus>:
  * @param
  *
  * @retval
  */
eInfo AS5600_UpdateStatus(AS5600Handle_Typedef *pAS)
{
 80009b6:	b590      	push	{r4, r7, lr}
 80009b8:	b089      	sub	sp, #36	@ 0x24
 80009ba:	af04      	add	r7, sp, #16
 80009bc:	6078      	str	r0, [r7, #4]
	if(pAS == NULL)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d101      	bne.n	80009c8 <AS5600_UpdateStatus+0x12>
	{
		return AS5600_NULL_POINTER;
 80009c4:	2301      	movs	r3, #1
 80009c6:	e02e      	b.n	8000a26 <AS5600_UpdateStatus+0x70>
	}

	uint8_t temp[1];
	HAL_I2C_Mem_Read(pAS->hi2c, (pAS->I2CAddress << 1), AS5600_REGISTER_STATUS, I2C_MEMADD_SIZE_8BIT, temp, 1, 1000);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	6818      	ldr	r0, [r3, #0]
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	7a1b      	ldrb	r3, [r3, #8]
 80009d0:	18db      	adds	r3, r3, r3
 80009d2:	b299      	uxth	r1, r3
 80009d4:	23fa      	movs	r3, #250	@ 0xfa
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	9302      	str	r3, [sp, #8]
 80009da:	2301      	movs	r3, #1
 80009dc:	9301      	str	r3, [sp, #4]
 80009de:	240c      	movs	r4, #12
 80009e0:	193b      	adds	r3, r7, r4
 80009e2:	9300      	str	r3, [sp, #0]
 80009e4:	2301      	movs	r3, #1
 80009e6:	220b      	movs	r2, #11
 80009e8:	f001 f972 	bl	8001cd0 <HAL_I2C_Mem_Read>

	pAS->Status.MagnetTooStrong = 0x0001 & (temp[0] >> AS5600_MH_BITSHIFT);
 80009ec:	0021      	movs	r1, r4
 80009ee:	187b      	adds	r3, r7, r1
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	08db      	lsrs	r3, r3, #3
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	2201      	movs	r2, #1
 80009f8:	4013      	ands	r3, r2
 80009fa:	b2da      	uxtb	r2, r3
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	761a      	strb	r2, [r3, #24]
	pAS->Status.MagnetTooWeak 	= 0x0001 & (temp[0] >> AS5600_ML_BITSHIFT);
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	091b      	lsrs	r3, r3, #4
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	2201      	movs	r2, #1
 8000a0a:	4013      	ands	r3, r2
 8000a0c:	b2da      	uxtb	r2, r3
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	765a      	strb	r2, [r3, #25]
	pAS->Status.MagnetDetected 	= 0x0001 & (temp[0] >> AS5600_MD_BITSHIFT);
 8000a12:	187b      	adds	r3, r7, r1
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	095b      	lsrs	r3, r3, #5
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	b2da      	uxtb	r2, r3
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	769a      	strb	r2, [r3, #26]

	return AS5600_OK;
 8000a24:	2300      	movs	r3, #0
}
 8000a26:	0018      	movs	r0, r3
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	b005      	add	sp, #20
 8000a2c:	bd90      	pop	{r4, r7, pc}

08000a2e <AS5600_ReadRawAngle_I2C>:
  * @param
  *
  * @retval
  */
eInfo AS5600_ReadRawAngle_I2C(AS5600Handle_Typedef *pAS)
{
 8000a2e:	b590      	push	{r4, r7, lr}
 8000a30:	b089      	sub	sp, #36	@ 0x24
 8000a32:	af04      	add	r7, sp, #16
 8000a34:	6078      	str	r0, [r7, #4]
	if(pAS == NULL)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d101      	bne.n	8000a40 <AS5600_ReadRawAngle_I2C+0x12>
	{
		return AS5600_NULL_POINTER;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	e022      	b.n	8000a86 <AS5600_ReadRawAngle_I2C+0x58>
	}

	uint8_t temp[2];
	HAL_I2C_Mem_Read(pAS->hi2c, (pAS->I2CAddress << 1), AS5600_REGISTER_RAW_ANGLE_HIGH, I2C_MEMADD_SIZE_8BIT, temp, 2, 1000);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6818      	ldr	r0, [r3, #0]
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	7a1b      	ldrb	r3, [r3, #8]
 8000a48:	18db      	adds	r3, r3, r3
 8000a4a:	b299      	uxth	r1, r3
 8000a4c:	23fa      	movs	r3, #250	@ 0xfa
 8000a4e:	009b      	lsls	r3, r3, #2
 8000a50:	9302      	str	r3, [sp, #8]
 8000a52:	2302      	movs	r3, #2
 8000a54:	9301      	str	r3, [sp, #4]
 8000a56:	240c      	movs	r4, #12
 8000a58:	193b      	adds	r3, r7, r4
 8000a5a:	9300      	str	r3, [sp, #0]
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	220c      	movs	r2, #12
 8000a60:	f001 f936 	bl	8001cd0 <HAL_I2C_Mem_Read>

	pAS->RawAngle = 0x0FFF & ((temp[0] << 8) & temp[1]);
 8000a64:	0022      	movs	r2, r4
 8000a66:	18bb      	adds	r3, r7, r2
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	021b      	lsls	r3, r3, #8
 8000a6c:	b21b      	sxth	r3, r3
 8000a6e:	18ba      	adds	r2, r7, r2
 8000a70:	7852      	ldrb	r2, [r2, #1]
 8000a72:	b212      	sxth	r2, r2
 8000a74:	4013      	ands	r3, r2
 8000a76:	b21b      	sxth	r3, r3
 8000a78:	b29b      	uxth	r3, r3
 8000a7a:	051b      	lsls	r3, r3, #20
 8000a7c:	0d1b      	lsrs	r3, r3, #20
 8000a7e:	b29a      	uxth	r2, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	815a      	strh	r2, [r3, #10]

	return AS5600_OK;
 8000a84:	2300      	movs	r3, #0
}
 8000a86:	0018      	movs	r0, r3
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	b005      	add	sp, #20
 8000a8c:	bd90      	pop	{r4, r7, pc}
	...

08000a90 <AS5600_ReadAngle_PWM>:
  * @param
  *
  * @retval
  */
eInfo AS5600_ReadAngle_PWM(AS5600Handle_Typedef *pAS)
{
 8000a90:	b590      	push	{r4, r7, lr}
 8000a92:	b087      	sub	sp, #28
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
	if(pAS == NULL)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d101      	bne.n	8000aa2 <AS5600_ReadAngle_PWM+0x12>
	{
		return AS5600_NULL_POINTER;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	e029      	b.n	8000af6 <AS5600_ReadAngle_PWM+0x66>
	uint32_t CCR1_Value;
	uint32_t CCR2_Value;
	uint32_t PWMFreq;
	float DutyCycle;

	CCR1_Value = HAL_TIM_ReadCapturedValue(pAS->htim, TIM_CHANNEL_1);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	f002 fd17 	bl	80034dc <HAL_TIM_ReadCapturedValue>
 8000aae:	0003      	movs	r3, r0
 8000ab0:	617b      	str	r3, [r7, #20]
	CCR2_Value = HAL_TIM_ReadCapturedValue(pAS->htim, TIM_CHANNEL_2);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	685b      	ldr	r3, [r3, #4]
 8000ab6:	2104      	movs	r1, #4
 8000ab8:	0018      	movs	r0, r3
 8000aba:	f002 fd0f 	bl	80034dc <HAL_TIM_ReadCapturedValue>
 8000abe:	0003      	movs	r3, r0
 8000ac0:	613b      	str	r3, [r7, #16]

	//HAL_RCC_GetSysClockFreq();

	PWMFreq = 48000000 / (CCR1_Value);
 8000ac2:	6979      	ldr	r1, [r7, #20]
 8000ac4:	480e      	ldr	r0, [pc, #56]	@ (8000b00 <AS5600_ReadAngle_PWM+0x70>)
 8000ac6:	f7ff fb31 	bl	800012c <__udivsi3>
 8000aca:	0003      	movs	r3, r0
 8000acc:	60fb      	str	r3, [r7, #12]
	DutyCycle = ((float)CCR2_Value/(float)CCR1_Value) * 100.0f;
 8000ace:	6938      	ldr	r0, [r7, #16]
 8000ad0:	f7ff fe16 	bl	8000700 <__aeabi_ui2f>
 8000ad4:	1c04      	adds	r4, r0, #0
 8000ad6:	6978      	ldr	r0, [r7, #20]
 8000ad8:	f7ff fe12 	bl	8000700 <__aeabi_ui2f>
 8000adc:	1c03      	adds	r3, r0, #0
 8000ade:	1c19      	adds	r1, r3, #0
 8000ae0:	1c20      	adds	r0, r4, #0
 8000ae2:	f7ff fbaf 	bl	8000244 <__aeabi_fdiv>
 8000ae6:	1c03      	adds	r3, r0, #0
 8000ae8:	4906      	ldr	r1, [pc, #24]	@ (8000b04 <AS5600_ReadAngle_PWM+0x74>)
 8000aea:	1c18      	adds	r0, r3, #0
 8000aec:	f7ff fcca 	bl	8000484 <__aeabi_fmul>
 8000af0:	1c03      	adds	r3, r0, #0
 8000af2:	60bb      	str	r3, [r7, #8]

	return AS5600_OK;
 8000af4:	2300      	movs	r3, #0

}
 8000af6:	0018      	movs	r0, r3
 8000af8:	46bd      	mov	sp, r7
 8000afa:	b007      	add	sp, #28
 8000afc:	bd90      	pop	{r4, r7, pc}
 8000afe:	46c0      	nop			@ (mov r8, r8)
 8000b00:	02dc6c00 	.word	0x02dc6c00
 8000b04:	42c80000 	.word	0x42c80000

08000b08 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b08:	b590      	push	{r4, r7, lr}
 8000b0a:	b089      	sub	sp, #36	@ 0x24
 8000b0c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0e:	240c      	movs	r4, #12
 8000b10:	193b      	adds	r3, r7, r4
 8000b12:	0018      	movs	r0, r3
 8000b14:	2314      	movs	r3, #20
 8000b16:	001a      	movs	r2, r3
 8000b18:	2100      	movs	r1, #0
 8000b1a:	f003 ff87 	bl	8004a2c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1e:	4b2d      	ldr	r3, [pc, #180]	@ (8000bd4 <MX_GPIO_Init+0xcc>)
 8000b20:	695a      	ldr	r2, [r3, #20]
 8000b22:	4b2c      	ldr	r3, [pc, #176]	@ (8000bd4 <MX_GPIO_Init+0xcc>)
 8000b24:	2180      	movs	r1, #128	@ 0x80
 8000b26:	0289      	lsls	r1, r1, #10
 8000b28:	430a      	orrs	r2, r1
 8000b2a:	615a      	str	r2, [r3, #20]
 8000b2c:	4b29      	ldr	r3, [pc, #164]	@ (8000bd4 <MX_GPIO_Init+0xcc>)
 8000b2e:	695a      	ldr	r2, [r3, #20]
 8000b30:	2380      	movs	r3, #128	@ 0x80
 8000b32:	029b      	lsls	r3, r3, #10
 8000b34:	4013      	ands	r3, r2
 8000b36:	60bb      	str	r3, [r7, #8]
 8000b38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b3a:	4b26      	ldr	r3, [pc, #152]	@ (8000bd4 <MX_GPIO_Init+0xcc>)
 8000b3c:	695a      	ldr	r2, [r3, #20]
 8000b3e:	4b25      	ldr	r3, [pc, #148]	@ (8000bd4 <MX_GPIO_Init+0xcc>)
 8000b40:	2180      	movs	r1, #128	@ 0x80
 8000b42:	0309      	lsls	r1, r1, #12
 8000b44:	430a      	orrs	r2, r1
 8000b46:	615a      	str	r2, [r3, #20]
 8000b48:	4b22      	ldr	r3, [pc, #136]	@ (8000bd4 <MX_GPIO_Init+0xcc>)
 8000b4a:	695a      	ldr	r2, [r3, #20]
 8000b4c:	2380      	movs	r3, #128	@ 0x80
 8000b4e:	031b      	lsls	r3, r3, #12
 8000b50:	4013      	ands	r3, r2
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b56:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd4 <MX_GPIO_Init+0xcc>)
 8000b58:	695a      	ldr	r2, [r3, #20]
 8000b5a:	4b1e      	ldr	r3, [pc, #120]	@ (8000bd4 <MX_GPIO_Init+0xcc>)
 8000b5c:	2180      	movs	r1, #128	@ 0x80
 8000b5e:	02c9      	lsls	r1, r1, #11
 8000b60:	430a      	orrs	r2, r1
 8000b62:	615a      	str	r2, [r3, #20]
 8000b64:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd4 <MX_GPIO_Init+0xcc>)
 8000b66:	695a      	ldr	r2, [r3, #20]
 8000b68:	2380      	movs	r3, #128	@ 0x80
 8000b6a:	02db      	lsls	r3, r3, #11
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	603b      	str	r3, [r7, #0]
 8000b70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000b72:	23c0      	movs	r3, #192	@ 0xc0
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	4818      	ldr	r0, [pc, #96]	@ (8000bd8 <MX_GPIO_Init+0xd0>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	0019      	movs	r1, r3
 8000b7c:	f000 feb6 	bl	80018ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b80:	193b      	adds	r3, r7, r4
 8000b82:	2201      	movs	r2, #1
 8000b84:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b86:	193b      	adds	r3, r7, r4
 8000b88:	2290      	movs	r2, #144	@ 0x90
 8000b8a:	0352      	lsls	r2, r2, #13
 8000b8c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8e:	193b      	adds	r3, r7, r4
 8000b90:	2200      	movs	r2, #0
 8000b92:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b94:	193a      	adds	r2, r7, r4
 8000b96:	2390      	movs	r3, #144	@ 0x90
 8000b98:	05db      	lsls	r3, r3, #23
 8000b9a:	0011      	movs	r1, r2
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	f000 fd35 	bl	800160c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000ba2:	0021      	movs	r1, r4
 8000ba4:	187b      	adds	r3, r7, r1
 8000ba6:	22c0      	movs	r2, #192	@ 0xc0
 8000ba8:	0092      	lsls	r2, r2, #2
 8000baa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bac:	187b      	adds	r3, r7, r1
 8000bae:	2201      	movs	r2, #1
 8000bb0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	187b      	adds	r3, r7, r1
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb8:	187b      	adds	r3, r7, r1
 8000bba:	2200      	movs	r2, #0
 8000bbc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bbe:	187b      	adds	r3, r7, r1
 8000bc0:	4a05      	ldr	r2, [pc, #20]	@ (8000bd8 <MX_GPIO_Init+0xd0>)
 8000bc2:	0019      	movs	r1, r3
 8000bc4:	0010      	movs	r0, r2
 8000bc6:	f000 fd21 	bl	800160c <HAL_GPIO_Init>

}
 8000bca:	46c0      	nop			@ (mov r8, r8)
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	b009      	add	sp, #36	@ 0x24
 8000bd0:	bd90      	pop	{r4, r7, pc}
 8000bd2:	46c0      	nop			@ (mov r8, r8)
 8000bd4:	40021000 	.word	0x40021000
 8000bd8:	48000800 	.word	0x48000800

08000bdc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000be0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c50 <MX_I2C1_Init+0x74>)
 8000be2:	4a1c      	ldr	r2, [pc, #112]	@ (8000c54 <MX_I2C1_Init+0x78>)
 8000be4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000be6:	4b1a      	ldr	r3, [pc, #104]	@ (8000c50 <MX_I2C1_Init+0x74>)
 8000be8:	4a1b      	ldr	r2, [pc, #108]	@ (8000c58 <MX_I2C1_Init+0x7c>)
 8000bea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000bec:	4b18      	ldr	r3, [pc, #96]	@ (8000c50 <MX_I2C1_Init+0x74>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bf2:	4b17      	ldr	r3, [pc, #92]	@ (8000c50 <MX_I2C1_Init+0x74>)
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bf8:	4b15      	ldr	r3, [pc, #84]	@ (8000c50 <MX_I2C1_Init+0x74>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000bfe:	4b14      	ldr	r3, [pc, #80]	@ (8000c50 <MX_I2C1_Init+0x74>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c04:	4b12      	ldr	r3, [pc, #72]	@ (8000c50 <MX_I2C1_Init+0x74>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c0a:	4b11      	ldr	r3, [pc, #68]	@ (8000c50 <MX_I2C1_Init+0x74>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c10:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <MX_I2C1_Init+0x74>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c16:	4b0e      	ldr	r3, [pc, #56]	@ (8000c50 <MX_I2C1_Init+0x74>)
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f000 fe85 	bl	8001928 <HAL_I2C_Init>
 8000c1e:	1e03      	subs	r3, r0, #0
 8000c20:	d001      	beq.n	8000c26 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000c22:	f000 f92f 	bl	8000e84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c26:	4b0a      	ldr	r3, [pc, #40]	@ (8000c50 <MX_I2C1_Init+0x74>)
 8000c28:	2100      	movs	r1, #0
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f001 fc80 	bl	8002530 <HAL_I2CEx_ConfigAnalogFilter>
 8000c30:	1e03      	subs	r3, r0, #0
 8000c32:	d001      	beq.n	8000c38 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000c34:	f000 f926 	bl	8000e84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000c38:	4b05      	ldr	r3, [pc, #20]	@ (8000c50 <MX_I2C1_Init+0x74>)
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	f001 fcc3 	bl	80025c8 <HAL_I2CEx_ConfigDigitalFilter>
 8000c42:	1e03      	subs	r3, r0, #0
 8000c44:	d001      	beq.n	8000c4a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000c46:	f000 f91d 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c4a:	46c0      	nop			@ (mov r8, r8)
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20000084 	.word	0x20000084
 8000c54:	40005400 	.word	0x40005400
 8000c58:	00201d2b 	.word	0x00201d2b

08000c5c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000c5c:	b590      	push	{r4, r7, lr}
 8000c5e:	b08b      	sub	sp, #44	@ 0x2c
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c64:	2414      	movs	r4, #20
 8000c66:	193b      	adds	r3, r7, r4
 8000c68:	0018      	movs	r0, r3
 8000c6a:	2314      	movs	r3, #20
 8000c6c:	001a      	movs	r2, r3
 8000c6e:	2100      	movs	r1, #0
 8000c70:	f003 fedc 	bl	8004a2c <memset>
  if(i2cHandle->Instance==I2C1)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a1c      	ldr	r2, [pc, #112]	@ (8000cec <HAL_I2C_MspInit+0x90>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d131      	bne.n	8000ce2 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf0 <HAL_I2C_MspInit+0x94>)
 8000c80:	695a      	ldr	r2, [r3, #20]
 8000c82:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf0 <HAL_I2C_MspInit+0x94>)
 8000c84:	2180      	movs	r1, #128	@ 0x80
 8000c86:	02c9      	lsls	r1, r1, #11
 8000c88:	430a      	orrs	r2, r1
 8000c8a:	615a      	str	r2, [r3, #20]
 8000c8c:	4b18      	ldr	r3, [pc, #96]	@ (8000cf0 <HAL_I2C_MspInit+0x94>)
 8000c8e:	695a      	ldr	r2, [r3, #20]
 8000c90:	2380      	movs	r3, #128	@ 0x80
 8000c92:	02db      	lsls	r3, r3, #11
 8000c94:	4013      	ands	r3, r2
 8000c96:	613b      	str	r3, [r7, #16]
 8000c98:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c9a:	0021      	movs	r1, r4
 8000c9c:	187b      	adds	r3, r7, r1
 8000c9e:	22c0      	movs	r2, #192	@ 0xc0
 8000ca0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ca2:	187b      	adds	r3, r7, r1
 8000ca4:	2212      	movs	r2, #18
 8000ca6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	2200      	movs	r2, #0
 8000cac:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cae:	187b      	adds	r3, r7, r1
 8000cb0:	2203      	movs	r2, #3
 8000cb2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cba:	187b      	adds	r3, r7, r1
 8000cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000cf4 <HAL_I2C_MspInit+0x98>)
 8000cbe:	0019      	movs	r1, r3
 8000cc0:	0010      	movs	r0, r2
 8000cc2:	f000 fca3 	bl	800160c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf0 <HAL_I2C_MspInit+0x94>)
 8000cc8:	69da      	ldr	r2, [r3, #28]
 8000cca:	4b09      	ldr	r3, [pc, #36]	@ (8000cf0 <HAL_I2C_MspInit+0x94>)
 8000ccc:	2180      	movs	r1, #128	@ 0x80
 8000cce:	0389      	lsls	r1, r1, #14
 8000cd0:	430a      	orrs	r2, r1
 8000cd2:	61da      	str	r2, [r3, #28]
 8000cd4:	4b06      	ldr	r3, [pc, #24]	@ (8000cf0 <HAL_I2C_MspInit+0x94>)
 8000cd6:	69da      	ldr	r2, [r3, #28]
 8000cd8:	2380      	movs	r3, #128	@ 0x80
 8000cda:	039b      	lsls	r3, r3, #14
 8000cdc:	4013      	ands	r3, r2
 8000cde:	60fb      	str	r3, [r7, #12]
 8000ce0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000ce2:	46c0      	nop			@ (mov r8, r8)
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	b00b      	add	sp, #44	@ 0x2c
 8000ce8:	bd90      	pop	{r4, r7, pc}
 8000cea:	46c0      	nop			@ (mov r8, r8)
 8000cec:	40005400 	.word	0x40005400
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	48000400 	.word	0x48000400

08000cf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cfe:	f000 fb49 	bl	8001394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d02:	f000 f85b 	bl	8000dbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d06:	f7ff feff 	bl	8000b08 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000d0a:	f7ff ff67 	bl	8000bdc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000d0e:	f000 fa99 	bl	8001244 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000d12:	f000 f99b 	bl	800104c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */


  Encoder1 = AS5600_Create(&hi2c1, &htim2, 0x36);
 8000d16:	4924      	ldr	r1, [pc, #144]	@ (8000da8 <main+0xb0>)
 8000d18:	4b24      	ldr	r3, [pc, #144]	@ (8000dac <main+0xb4>)
 8000d1a:	2236      	movs	r2, #54	@ 0x36
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f7ff fd4f 	bl	80007c0 <AS5600_Create>
 8000d22:	0002      	movs	r2, r0
 8000d24:	4b22      	ldr	r3, [pc, #136]	@ (8000db0 <main+0xb8>)
 8000d26:	601a      	str	r2, [r3, #0]
  if (Encoder1 == NULL)
 8000d28:	4b21      	ldr	r3, [pc, #132]	@ (8000db0 <main+0xb8>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d101      	bne.n	8000d34 <main+0x3c>
  {
	  while(1);
 8000d30:	46c0      	nop			@ (mov r8, r8)
 8000d32:	e7fd      	b.n	8000d30 <main+0x38>
  }

  AS5600_Configure(Encoder1,
 8000d34:	4b1e      	ldr	r3, [pc, #120]	@ (8000db0 <main+0xb8>)
 8000d36:	6818      	ldr	r0, [r3, #0]
 8000d38:	2300      	movs	r3, #0
 8000d3a:	9303      	str	r3, [sp, #12]
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	9302      	str	r3, [sp, #8]
 8000d40:	2300      	movs	r3, #0
 8000d42:	9301      	str	r3, [sp, #4]
 8000d44:	2300      	movs	r3, #0
 8000d46:	9300      	str	r3, [sp, #0]
 8000d48:	2302      	movs	r3, #2
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	f7ff fd5f 	bl	8000810 <AS5600_Configure>
  					  _115Hz,
  					  _16x,
  					  SlowFilterOnly,
  					  Off);

  AS5600_ReadRawAngle_I2C(Encoder1);
 8000d52:	4b17      	ldr	r3, [pc, #92]	@ (8000db0 <main+0xb8>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	0018      	movs	r0, r3
 8000d58:	f7ff fe69 	bl	8000a2e <AS5600_ReadRawAngle_I2C>

  AS5600_UpdateStatus(Encoder1);
 8000d5c:	4b14      	ldr	r3, [pc, #80]	@ (8000db0 <main+0xb8>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	0018      	movs	r0, r3
 8000d62:	f7ff fe28 	bl	80009b6 <AS5600_UpdateStatus>


  uart_printf(&huart1, "%d , %d", (uint16_t)Encoder1->RawAngle, (uint8_t)Encoder1->Status.MagnetDetected);
 8000d66:	4b12      	ldr	r3, [pc, #72]	@ (8000db0 <main+0xb8>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	895b      	ldrh	r3, [r3, #10]
 8000d6c:	001a      	movs	r2, r3
 8000d6e:	4b10      	ldr	r3, [pc, #64]	@ (8000db0 <main+0xb8>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	7e9b      	ldrb	r3, [r3, #26]
 8000d74:	490f      	ldr	r1, [pc, #60]	@ (8000db4 <main+0xbc>)
 8000d76:	4810      	ldr	r0, [pc, #64]	@ (8000db8 <main+0xc0>)
 8000d78:	f000 fa40 	bl	80011fc <uart_printf>

  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8000d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000da8 <main+0xb0>)
 8000d7e:	2100      	movs	r1, #0
 8000d80:	0018      	movs	r0, r3
 8000d82:	f002 f9f9 	bl	8003178 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 8000d86:	4b08      	ldr	r3, [pc, #32]	@ (8000da8 <main+0xb0>)
 8000d88:	2104      	movs	r1, #4
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	f002 f9f4 	bl	8003178 <HAL_TIM_IC_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  AS5600_ReadAngle_PWM(Encoder1);
 8000d90:	4b07      	ldr	r3, [pc, #28]	@ (8000db0 <main+0xb8>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	0018      	movs	r0, r3
 8000d96:	f7ff fe7b 	bl	8000a90 <AS5600_ReadAngle_PWM>

	  HAL_Delay(1000);
 8000d9a:	23fa      	movs	r3, #250	@ 0xfa
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f000 fb5c 	bl	800145c <HAL_Delay>
	  AS5600_ReadAngle_PWM(Encoder1);
 8000da4:	46c0      	nop			@ (mov r8, r8)
 8000da6:	e7f3      	b.n	8000d90 <main+0x98>
 8000da8:	200000e0 	.word	0x200000e0
 8000dac:	20000084 	.word	0x20000084
 8000db0:	200000d8 	.word	0x200000d8
 8000db4:	080058d0 	.word	0x080058d0
 8000db8:	20000128 	.word	0x20000128

08000dbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dbc:	b590      	push	{r4, r7, lr}
 8000dbe:	b097      	sub	sp, #92	@ 0x5c
 8000dc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dc2:	2428      	movs	r4, #40	@ 0x28
 8000dc4:	193b      	adds	r3, r7, r4
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	2330      	movs	r3, #48	@ 0x30
 8000dca:	001a      	movs	r2, r3
 8000dcc:	2100      	movs	r1, #0
 8000dce:	f003 fe2d 	bl	8004a2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dd2:	2318      	movs	r3, #24
 8000dd4:	18fb      	adds	r3, r7, r3
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	2310      	movs	r3, #16
 8000dda:	001a      	movs	r2, r3
 8000ddc:	2100      	movs	r1, #0
 8000dde:	f003 fe25 	bl	8004a2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000de2:	1d3b      	adds	r3, r7, #4
 8000de4:	0018      	movs	r0, r3
 8000de6:	2314      	movs	r3, #20
 8000de8:	001a      	movs	r2, r3
 8000dea:	2100      	movs	r1, #0
 8000dec:	f003 fe1e 	bl	8004a2c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000df0:	0021      	movs	r1, r4
 8000df2:	187b      	adds	r3, r7, r1
 8000df4:	2202      	movs	r2, #2
 8000df6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000df8:	187b      	adds	r3, r7, r1
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dfe:	187b      	adds	r3, r7, r1
 8000e00:	2210      	movs	r2, #16
 8000e02:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e04:	187b      	adds	r3, r7, r1
 8000e06:	2202      	movs	r2, #2
 8000e08:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e0a:	187b      	adds	r3, r7, r1
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000e10:	187b      	adds	r3, r7, r1
 8000e12:	22a0      	movs	r2, #160	@ 0xa0
 8000e14:	0392      	lsls	r2, r2, #14
 8000e16:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000e18:	187b      	adds	r3, r7, r1
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e1e:	187b      	adds	r3, r7, r1
 8000e20:	0018      	movs	r0, r3
 8000e22:	f001 fc1d 	bl	8002660 <HAL_RCC_OscConfig>
 8000e26:	1e03      	subs	r3, r0, #0
 8000e28:	d001      	beq.n	8000e2e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000e2a:	f000 f82b 	bl	8000e84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e2e:	2118      	movs	r1, #24
 8000e30:	187b      	adds	r3, r7, r1
 8000e32:	2207      	movs	r2, #7
 8000e34:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e36:	187b      	adds	r3, r7, r1
 8000e38:	2202      	movs	r2, #2
 8000e3a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e3c:	187b      	adds	r3, r7, r1
 8000e3e:	2200      	movs	r2, #0
 8000e40:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e42:	187b      	adds	r3, r7, r1
 8000e44:	2200      	movs	r2, #0
 8000e46:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	f001 ff21 	bl	8002c94 <HAL_RCC_ClockConfig>
 8000e52:	1e03      	subs	r3, r0, #0
 8000e54:	d001      	beq.n	8000e5a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000e56:	f000 f815 	bl	8000e84 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	2221      	movs	r2, #33	@ 0x21
 8000e5e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000e60:	1d3b      	adds	r3, r7, #4
 8000e62:	2200      	movs	r2, #0
 8000e64:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000e66:	1d3b      	adds	r3, r7, #4
 8000e68:	2200      	movs	r2, #0
 8000e6a:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e6c:	1d3b      	adds	r3, r7, #4
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f002 f854 	bl	8002f1c <HAL_RCCEx_PeriphCLKConfig>
 8000e74:	1e03      	subs	r3, r0, #0
 8000e76:	d001      	beq.n	8000e7c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000e78:	f000 f804 	bl	8000e84 <Error_Handler>
  }
}
 8000e7c:	46c0      	nop			@ (mov r8, r8)
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	b017      	add	sp, #92	@ 0x5c
 8000e82:	bd90      	pop	{r4, r7, pc}

08000e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e88:	b672      	cpsid	i
}
 8000e8a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e8c:	46c0      	nop			@ (mov r8, r8)
 8000e8e:	e7fd      	b.n	8000e8c <Error_Handler+0x8>

08000e90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed4 <HAL_MspInit+0x44>)
 8000e98:	699a      	ldr	r2, [r3, #24]
 8000e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed4 <HAL_MspInit+0x44>)
 8000e9c:	2101      	movs	r1, #1
 8000e9e:	430a      	orrs	r2, r1
 8000ea0:	619a      	str	r2, [r3, #24]
 8000ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed4 <HAL_MspInit+0x44>)
 8000ea4:	699b      	ldr	r3, [r3, #24]
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	607b      	str	r3, [r7, #4]
 8000eac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eae:	4b09      	ldr	r3, [pc, #36]	@ (8000ed4 <HAL_MspInit+0x44>)
 8000eb0:	69da      	ldr	r2, [r3, #28]
 8000eb2:	4b08      	ldr	r3, [pc, #32]	@ (8000ed4 <HAL_MspInit+0x44>)
 8000eb4:	2180      	movs	r1, #128	@ 0x80
 8000eb6:	0549      	lsls	r1, r1, #21
 8000eb8:	430a      	orrs	r2, r1
 8000eba:	61da      	str	r2, [r3, #28]
 8000ebc:	4b05      	ldr	r3, [pc, #20]	@ (8000ed4 <HAL_MspInit+0x44>)
 8000ebe:	69da      	ldr	r2, [r3, #28]
 8000ec0:	2380      	movs	r3, #128	@ 0x80
 8000ec2:	055b      	lsls	r3, r3, #21
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	603b      	str	r3, [r7, #0]
 8000ec8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eca:	46c0      	nop			@ (mov r8, r8)
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	b002      	add	sp, #8
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	46c0      	nop			@ (mov r8, r8)
 8000ed4:	40021000 	.word	0x40021000

08000ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000edc:	46c0      	nop			@ (mov r8, r8)
 8000ede:	e7fd      	b.n	8000edc <NMI_Handler+0x4>

08000ee0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ee4:	46c0      	nop			@ (mov r8, r8)
 8000ee6:	e7fd      	b.n	8000ee4 <HardFault_Handler+0x4>

08000ee8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000eec:	46c0      	nop			@ (mov r8, r8)
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ef6:	46c0      	nop			@ (mov r8, r8)
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f00:	f000 fa90 	bl	8001424 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f04:	46c0      	nop			@ (mov r8, r8)
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b086      	sub	sp, #24
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	60f8      	str	r0, [r7, #12]
 8000f12:	60b9      	str	r1, [r7, #8]
 8000f14:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f16:	2300      	movs	r3, #0
 8000f18:	617b      	str	r3, [r7, #20]
 8000f1a:	e00a      	b.n	8000f32 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f1c:	e000      	b.n	8000f20 <_read+0x16>
 8000f1e:	bf00      	nop
 8000f20:	0001      	movs	r1, r0
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	1c5a      	adds	r2, r3, #1
 8000f26:	60ba      	str	r2, [r7, #8]
 8000f28:	b2ca      	uxtb	r2, r1
 8000f2a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	3301      	adds	r3, #1
 8000f30:	617b      	str	r3, [r7, #20]
 8000f32:	697a      	ldr	r2, [r7, #20]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	429a      	cmp	r2, r3
 8000f38:	dbf0      	blt.n	8000f1c <_read+0x12>
  }

  return len;
 8000f3a:	687b      	ldr	r3, [r7, #4]
}
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	b006      	add	sp, #24
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f50:	2300      	movs	r3, #0
 8000f52:	617b      	str	r3, [r7, #20]
 8000f54:	e009      	b.n	8000f6a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	1c5a      	adds	r2, r3, #1
 8000f5a:	60ba      	str	r2, [r7, #8]
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	0018      	movs	r0, r3
 8000f60:	e000      	b.n	8000f64 <_write+0x20>
 8000f62:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	3301      	adds	r3, #1
 8000f68:	617b      	str	r3, [r7, #20]
 8000f6a:	697a      	ldr	r2, [r7, #20]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	dbf1      	blt.n	8000f56 <_write+0x12>
  }
  return len;
 8000f72:	687b      	ldr	r3, [r7, #4]
}
 8000f74:	0018      	movs	r0, r3
 8000f76:	46bd      	mov	sp, r7
 8000f78:	b006      	add	sp, #24
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <_close>:

int _close(int file)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f84:	2301      	movs	r3, #1
 8000f86:	425b      	negs	r3, r3
}
 8000f88:	0018      	movs	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b002      	add	sp, #8
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	2280      	movs	r2, #128	@ 0x80
 8000f9e:	0192      	lsls	r2, r2, #6
 8000fa0:	605a      	str	r2, [r3, #4]
  return 0;
 8000fa2:	2300      	movs	r3, #0
}
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	b002      	add	sp, #8
 8000faa:	bd80      	pop	{r7, pc}

08000fac <_isatty>:

int _isatty(int file)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fb4:	2301      	movs	r3, #1
}
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	b002      	add	sp, #8
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b084      	sub	sp, #16
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	60f8      	str	r0, [r7, #12]
 8000fc6:	60b9      	str	r1, [r7, #8]
 8000fc8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fca:	2300      	movs	r3, #0
}
 8000fcc:	0018      	movs	r0, r3
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	b004      	add	sp, #16
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b086      	sub	sp, #24
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fdc:	4a14      	ldr	r2, [pc, #80]	@ (8001030 <_sbrk+0x5c>)
 8000fde:	4b15      	ldr	r3, [pc, #84]	@ (8001034 <_sbrk+0x60>)
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fe8:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <_sbrk+0x64>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d102      	bne.n	8000ff6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ff0:	4b11      	ldr	r3, [pc, #68]	@ (8001038 <_sbrk+0x64>)
 8000ff2:	4a12      	ldr	r2, [pc, #72]	@ (800103c <_sbrk+0x68>)
 8000ff4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ff6:	4b10      	ldr	r3, [pc, #64]	@ (8001038 <_sbrk+0x64>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	18d3      	adds	r3, r2, r3
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	429a      	cmp	r2, r3
 8001002:	d207      	bcs.n	8001014 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001004:	f003 fd7a 	bl	8004afc <__errno>
 8001008:	0003      	movs	r3, r0
 800100a:	220c      	movs	r2, #12
 800100c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800100e:	2301      	movs	r3, #1
 8001010:	425b      	negs	r3, r3
 8001012:	e009      	b.n	8001028 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001014:	4b08      	ldr	r3, [pc, #32]	@ (8001038 <_sbrk+0x64>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800101a:	4b07      	ldr	r3, [pc, #28]	@ (8001038 <_sbrk+0x64>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	18d2      	adds	r2, r2, r3
 8001022:	4b05      	ldr	r3, [pc, #20]	@ (8001038 <_sbrk+0x64>)
 8001024:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001026:	68fb      	ldr	r3, [r7, #12]
}
 8001028:	0018      	movs	r0, r3
 800102a:	46bd      	mov	sp, r7
 800102c:	b006      	add	sp, #24
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20002000 	.word	0x20002000
 8001034:	00000400 	.word	0x00000400
 8001038:	200000dc 	.word	0x200000dc
 800103c:	20000300 	.word	0x20000300

08001040 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001044:	46c0      	nop			@ (mov r8, r8)
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b08c      	sub	sp, #48	@ 0x30
 8001050:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001052:	231c      	movs	r3, #28
 8001054:	18fb      	adds	r3, r7, r3
 8001056:	0018      	movs	r0, r3
 8001058:	2314      	movs	r3, #20
 800105a:	001a      	movs	r2, r3
 800105c:	2100      	movs	r1, #0
 800105e:	f003 fce5 	bl	8004a2c <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001062:	230c      	movs	r3, #12
 8001064:	18fb      	adds	r3, r7, r3
 8001066:	0018      	movs	r0, r3
 8001068:	2310      	movs	r3, #16
 800106a:	001a      	movs	r2, r3
 800106c:	2100      	movs	r1, #0
 800106e:	f003 fcdd 	bl	8004a2c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001072:	1d3b      	adds	r3, r7, #4
 8001074:	0018      	movs	r0, r3
 8001076:	2308      	movs	r3, #8
 8001078:	001a      	movs	r2, r3
 800107a:	2100      	movs	r1, #0
 800107c:	f003 fcd6 	bl	8004a2c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001080:	4b38      	ldr	r3, [pc, #224]	@ (8001164 <MX_TIM2_Init+0x118>)
 8001082:	2280      	movs	r2, #128	@ 0x80
 8001084:	05d2      	lsls	r2, r2, #23
 8001086:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001088:	4b36      	ldr	r3, [pc, #216]	@ (8001164 <MX_TIM2_Init+0x118>)
 800108a:	2200      	movs	r2, #0
 800108c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800108e:	4b35      	ldr	r3, [pc, #212]	@ (8001164 <MX_TIM2_Init+0x118>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001094:	4b33      	ldr	r3, [pc, #204]	@ (8001164 <MX_TIM2_Init+0x118>)
 8001096:	2201      	movs	r2, #1
 8001098:	4252      	negs	r2, r2
 800109a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800109c:	4b31      	ldr	r3, [pc, #196]	@ (8001164 <MX_TIM2_Init+0x118>)
 800109e:	2200      	movs	r2, #0
 80010a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010a2:	4b30      	ldr	r3, [pc, #192]	@ (8001164 <MX_TIM2_Init+0x118>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80010a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001164 <MX_TIM2_Init+0x118>)
 80010aa:	0018      	movs	r0, r3
 80010ac:	f002 f814 	bl	80030d8 <HAL_TIM_IC_Init>
 80010b0:	1e03      	subs	r3, r0, #0
 80010b2:	d001      	beq.n	80010b8 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 80010b4:	f7ff fee6 	bl	8000e84 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80010b8:	211c      	movs	r1, #28
 80010ba:	187b      	adds	r3, r7, r1
 80010bc:	2204      	movs	r2, #4
 80010be:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80010c0:	187b      	adds	r3, r7, r1
 80010c2:	2250      	movs	r2, #80	@ 0x50
 80010c4:	605a      	str	r2, [r3, #4]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80010c6:	187b      	adds	r3, r7, r1
 80010c8:	2200      	movs	r2, #0
 80010ca:	609a      	str	r2, [r3, #8]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80010cc:	187b      	adds	r3, r7, r1
 80010ce:	2200      	movs	r2, #0
 80010d0:	60da      	str	r2, [r3, #12]
  sSlaveConfig.TriggerFilter = 0;
 80010d2:	187b      	adds	r3, r7, r1
 80010d4:	2200      	movs	r2, #0
 80010d6:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80010d8:	187a      	adds	r2, r7, r1
 80010da:	4b22      	ldr	r3, [pc, #136]	@ (8001164 <MX_TIM2_Init+0x118>)
 80010dc:	0011      	movs	r1, r2
 80010de:	0018      	movs	r0, r3
 80010e0:	f002 f9b6 	bl	8003450 <HAL_TIM_SlaveConfigSynchro>
 80010e4:	1e03      	subs	r3, r0, #0
 80010e6:	d001      	beq.n	80010ec <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80010e8:	f7ff fecc 	bl	8000e84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80010ec:	210c      	movs	r1, #12
 80010ee:	187b      	adds	r3, r7, r1
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80010f4:	187b      	adds	r3, r7, r1
 80010f6:	2201      	movs	r2, #1
 80010f8:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80010fa:	187b      	adds	r3, r7, r1
 80010fc:	2200      	movs	r2, #0
 80010fe:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8001100:	187b      	adds	r3, r7, r1
 8001102:	2200      	movs	r2, #0
 8001104:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001106:	1879      	adds	r1, r7, r1
 8001108:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <MX_TIM2_Init+0x118>)
 800110a:	2200      	movs	r2, #0
 800110c:	0018      	movs	r0, r3
 800110e:	f002 f8fb 	bl	8003308 <HAL_TIM_IC_ConfigChannel>
 8001112:	1e03      	subs	r3, r0, #0
 8001114:	d001      	beq.n	800111a <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 8001116:	f7ff feb5 	bl	8000e84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800111a:	210c      	movs	r1, #12
 800111c:	187b      	adds	r3, r7, r1
 800111e:	2202      	movs	r2, #2
 8001120:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001122:	187b      	adds	r3, r7, r1
 8001124:	2202      	movs	r2, #2
 8001126:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001128:	1879      	adds	r1, r7, r1
 800112a:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <MX_TIM2_Init+0x118>)
 800112c:	2204      	movs	r2, #4
 800112e:	0018      	movs	r0, r3
 8001130:	f002 f8ea 	bl	8003308 <HAL_TIM_IC_ConfigChannel>
 8001134:	1e03      	subs	r3, r0, #0
 8001136:	d001      	beq.n	800113c <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8001138:	f7ff fea4 	bl	8000e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800113c:	1d3b      	adds	r3, r7, #4
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001142:	1d3b      	adds	r3, r7, #4
 8001144:	2200      	movs	r2, #0
 8001146:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001148:	1d3a      	adds	r2, r7, #4
 800114a:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <MX_TIM2_Init+0x118>)
 800114c:	0011      	movs	r1, r2
 800114e:	0018      	movs	r0, r3
 8001150:	f002 fce0 	bl	8003b14 <HAL_TIMEx_MasterConfigSynchronization>
 8001154:	1e03      	subs	r3, r0, #0
 8001156:	d001      	beq.n	800115c <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 8001158:	f7ff fe94 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800115c:	46c0      	nop			@ (mov r8, r8)
 800115e:	46bd      	mov	sp, r7
 8001160:	b00c      	add	sp, #48	@ 0x30
 8001162:	bd80      	pop	{r7, pc}
 8001164:	200000e0 	.word	0x200000e0

08001168 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001168:	b590      	push	{r4, r7, lr}
 800116a:	b08b      	sub	sp, #44	@ 0x2c
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001170:	2414      	movs	r4, #20
 8001172:	193b      	adds	r3, r7, r4
 8001174:	0018      	movs	r0, r3
 8001176:	2314      	movs	r3, #20
 8001178:	001a      	movs	r2, r3
 800117a:	2100      	movs	r1, #0
 800117c:	f003 fc56 	bl	8004a2c <memset>
  if(tim_icHandle->Instance==TIM2)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	2380      	movs	r3, #128	@ 0x80
 8001186:	05db      	lsls	r3, r3, #23
 8001188:	429a      	cmp	r2, r3
 800118a:	d130      	bne.n	80011ee <HAL_TIM_IC_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800118c:	4b1a      	ldr	r3, [pc, #104]	@ (80011f8 <HAL_TIM_IC_MspInit+0x90>)
 800118e:	69da      	ldr	r2, [r3, #28]
 8001190:	4b19      	ldr	r3, [pc, #100]	@ (80011f8 <HAL_TIM_IC_MspInit+0x90>)
 8001192:	2101      	movs	r1, #1
 8001194:	430a      	orrs	r2, r1
 8001196:	61da      	str	r2, [r3, #28]
 8001198:	4b17      	ldr	r3, [pc, #92]	@ (80011f8 <HAL_TIM_IC_MspInit+0x90>)
 800119a:	69db      	ldr	r3, [r3, #28]
 800119c:	2201      	movs	r2, #1
 800119e:	4013      	ands	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
 80011a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a4:	4b14      	ldr	r3, [pc, #80]	@ (80011f8 <HAL_TIM_IC_MspInit+0x90>)
 80011a6:	695a      	ldr	r2, [r3, #20]
 80011a8:	4b13      	ldr	r3, [pc, #76]	@ (80011f8 <HAL_TIM_IC_MspInit+0x90>)
 80011aa:	2180      	movs	r1, #128	@ 0x80
 80011ac:	0289      	lsls	r1, r1, #10
 80011ae:	430a      	orrs	r2, r1
 80011b0:	615a      	str	r2, [r3, #20]
 80011b2:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <HAL_TIM_IC_MspInit+0x90>)
 80011b4:	695a      	ldr	r2, [r3, #20]
 80011b6:	2380      	movs	r3, #128	@ 0x80
 80011b8:	029b      	lsls	r3, r3, #10
 80011ba:	4013      	ands	r3, r2
 80011bc:	60fb      	str	r3, [r7, #12]
 80011be:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80011c0:	0021      	movs	r1, r4
 80011c2:	187b      	adds	r3, r7, r1
 80011c4:	2220      	movs	r2, #32
 80011c6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c8:	187b      	adds	r3, r7, r1
 80011ca:	2202      	movs	r2, #2
 80011cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	187b      	adds	r3, r7, r1
 80011d0:	2200      	movs	r2, #0
 80011d2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d4:	187b      	adds	r3, r7, r1
 80011d6:	2200      	movs	r2, #0
 80011d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80011da:	187b      	adds	r3, r7, r1
 80011dc:	2202      	movs	r2, #2
 80011de:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e0:	187a      	adds	r2, r7, r1
 80011e2:	2390      	movs	r3, #144	@ 0x90
 80011e4:	05db      	lsls	r3, r3, #23
 80011e6:	0011      	movs	r1, r2
 80011e8:	0018      	movs	r0, r3
 80011ea:	f000 fa0f 	bl	800160c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80011ee:	46c0      	nop			@ (mov r8, r8)
 80011f0:	46bd      	mov	sp, r7
 80011f2:	b00b      	add	sp, #44	@ 0x2c
 80011f4:	bd90      	pop	{r4, r7, pc}
 80011f6:	46c0      	nop			@ (mov r8, r8)
 80011f8:	40021000 	.word	0x40021000

080011fc <uart_printf>:
 */

#include "uartcomm.h"


void uart_printf(UART_HandleTypeDef *huart, const char *format, ...) {
 80011fc:	b40e      	push	{r1, r2, r3}
 80011fe:	b590      	push	{r4, r7, lr}
 8001200:	b0a4      	sub	sp, #144	@ 0x90
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
    char buffer[128];
    va_list args;
    va_start(args, format);
 8001206:	23a0      	movs	r3, #160	@ 0xa0
 8001208:	18fb      	adds	r3, r7, r3
 800120a:	60fb      	str	r3, [r7, #12]
    vsnprintf(buffer, sizeof(buffer), format, args);
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	229c      	movs	r2, #156	@ 0x9c
 8001210:	18ba      	adds	r2, r7, r2
 8001212:	6812      	ldr	r2, [r2, #0]
 8001214:	2410      	movs	r4, #16
 8001216:	1938      	adds	r0, r7, r4
 8001218:	2180      	movs	r1, #128	@ 0x80
 800121a:	f003 fbfb 	bl	8004a14 <vsniprintf>
    va_end(args);

    HAL_UART_Transmit_IT(huart, (uint8_t*)buffer, strlen(buffer));
 800121e:	193b      	adds	r3, r7, r4
 8001220:	0018      	movs	r0, r3
 8001222:	f7fe ff71 	bl	8000108 <strlen>
 8001226:	0003      	movs	r3, r0
 8001228:	b29a      	uxth	r2, r3
 800122a:	1939      	adds	r1, r7, r4
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	0018      	movs	r0, r3
 8001230:	f002 fd22 	bl	8003c78 <HAL_UART_Transmit_IT>
}
 8001234:	46c0      	nop			@ (mov r8, r8)
 8001236:	46bd      	mov	sp, r7
 8001238:	b024      	add	sp, #144	@ 0x90
 800123a:	bc90      	pop	{r4, r7}
 800123c:	bc08      	pop	{r3}
 800123e:	b003      	add	sp, #12
 8001240:	4718      	bx	r3
	...

08001244 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001248:	4b14      	ldr	r3, [pc, #80]	@ (800129c <MX_USART1_UART_Init+0x58>)
 800124a:	4a15      	ldr	r2, [pc, #84]	@ (80012a0 <MX_USART1_UART_Init+0x5c>)
 800124c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800124e:	4b13      	ldr	r3, [pc, #76]	@ (800129c <MX_USART1_UART_Init+0x58>)
 8001250:	22e1      	movs	r2, #225	@ 0xe1
 8001252:	0252      	lsls	r2, r2, #9
 8001254:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001256:	4b11      	ldr	r3, [pc, #68]	@ (800129c <MX_USART1_UART_Init+0x58>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800125c:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <MX_USART1_UART_Init+0x58>)
 800125e:	2200      	movs	r2, #0
 8001260:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001262:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <MX_USART1_UART_Init+0x58>)
 8001264:	2200      	movs	r2, #0
 8001266:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001268:	4b0c      	ldr	r3, [pc, #48]	@ (800129c <MX_USART1_UART_Init+0x58>)
 800126a:	220c      	movs	r2, #12
 800126c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800126e:	4b0b      	ldr	r3, [pc, #44]	@ (800129c <MX_USART1_UART_Init+0x58>)
 8001270:	2200      	movs	r2, #0
 8001272:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001274:	4b09      	ldr	r3, [pc, #36]	@ (800129c <MX_USART1_UART_Init+0x58>)
 8001276:	2200      	movs	r2, #0
 8001278:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800127a:	4b08      	ldr	r3, [pc, #32]	@ (800129c <MX_USART1_UART_Init+0x58>)
 800127c:	2200      	movs	r2, #0
 800127e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001280:	4b06      	ldr	r3, [pc, #24]	@ (800129c <MX_USART1_UART_Init+0x58>)
 8001282:	2200      	movs	r2, #0
 8001284:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001286:	4b05      	ldr	r3, [pc, #20]	@ (800129c <MX_USART1_UART_Init+0x58>)
 8001288:	0018      	movs	r0, r3
 800128a:	f002 fca1 	bl	8003bd0 <HAL_UART_Init>
 800128e:	1e03      	subs	r3, r0, #0
 8001290:	d001      	beq.n	8001296 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001292:	f7ff fdf7 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001296:	46c0      	nop			@ (mov r8, r8)
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000128 	.word	0x20000128
 80012a0:	40013800 	.word	0x40013800

080012a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b08b      	sub	sp, #44	@ 0x2c
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ac:	2414      	movs	r4, #20
 80012ae:	193b      	adds	r3, r7, r4
 80012b0:	0018      	movs	r0, r3
 80012b2:	2314      	movs	r3, #20
 80012b4:	001a      	movs	r2, r3
 80012b6:	2100      	movs	r1, #0
 80012b8:	f003 fbb8 	bl	8004a2c <memset>
  if(uartHandle->Instance==USART1)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001338 <HAL_UART_MspInit+0x94>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d133      	bne.n	800132e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80012c6:	4b1d      	ldr	r3, [pc, #116]	@ (800133c <HAL_UART_MspInit+0x98>)
 80012c8:	699a      	ldr	r2, [r3, #24]
 80012ca:	4b1c      	ldr	r3, [pc, #112]	@ (800133c <HAL_UART_MspInit+0x98>)
 80012cc:	2180      	movs	r1, #128	@ 0x80
 80012ce:	01c9      	lsls	r1, r1, #7
 80012d0:	430a      	orrs	r2, r1
 80012d2:	619a      	str	r2, [r3, #24]
 80012d4:	4b19      	ldr	r3, [pc, #100]	@ (800133c <HAL_UART_MspInit+0x98>)
 80012d6:	699a      	ldr	r2, [r3, #24]
 80012d8:	2380      	movs	r3, #128	@ 0x80
 80012da:	01db      	lsls	r3, r3, #7
 80012dc:	4013      	ands	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e2:	4b16      	ldr	r3, [pc, #88]	@ (800133c <HAL_UART_MspInit+0x98>)
 80012e4:	695a      	ldr	r2, [r3, #20]
 80012e6:	4b15      	ldr	r3, [pc, #84]	@ (800133c <HAL_UART_MspInit+0x98>)
 80012e8:	2180      	movs	r1, #128	@ 0x80
 80012ea:	0289      	lsls	r1, r1, #10
 80012ec:	430a      	orrs	r2, r1
 80012ee:	615a      	str	r2, [r3, #20]
 80012f0:	4b12      	ldr	r3, [pc, #72]	@ (800133c <HAL_UART_MspInit+0x98>)
 80012f2:	695a      	ldr	r2, [r3, #20]
 80012f4:	2380      	movs	r3, #128	@ 0x80
 80012f6:	029b      	lsls	r3, r3, #10
 80012f8:	4013      	ands	r3, r2
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80012fe:	193b      	adds	r3, r7, r4
 8001300:	22c0      	movs	r2, #192	@ 0xc0
 8001302:	00d2      	lsls	r2, r2, #3
 8001304:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001306:	0021      	movs	r1, r4
 8001308:	187b      	adds	r3, r7, r1
 800130a:	2202      	movs	r2, #2
 800130c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	187b      	adds	r3, r7, r1
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001314:	187b      	adds	r3, r7, r1
 8001316:	2203      	movs	r2, #3
 8001318:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800131a:	187b      	adds	r3, r7, r1
 800131c:	2201      	movs	r2, #1
 800131e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001320:	187a      	adds	r2, r7, r1
 8001322:	2390      	movs	r3, #144	@ 0x90
 8001324:	05db      	lsls	r3, r3, #23
 8001326:	0011      	movs	r1, r2
 8001328:	0018      	movs	r0, r3
 800132a:	f000 f96f 	bl	800160c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800132e:	46c0      	nop			@ (mov r8, r8)
 8001330:	46bd      	mov	sp, r7
 8001332:	b00b      	add	sp, #44	@ 0x2c
 8001334:	bd90      	pop	{r4, r7, pc}
 8001336:	46c0      	nop			@ (mov r8, r8)
 8001338:	40013800 	.word	0x40013800
 800133c:	40021000 	.word	0x40021000

08001340 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001340:	480d      	ldr	r0, [pc, #52]	@ (8001378 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001342:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8001344:	f7ff fe7c 	bl	8001040 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001348:	480c      	ldr	r0, [pc, #48]	@ (800137c <LoopForever+0x6>)
  ldr r1, =_edata
 800134a:	490d      	ldr	r1, [pc, #52]	@ (8001380 <LoopForever+0xa>)
  ldr r2, =_sidata
 800134c:	4a0d      	ldr	r2, [pc, #52]	@ (8001384 <LoopForever+0xe>)
  movs r3, #0
 800134e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001350:	e002      	b.n	8001358 <LoopCopyDataInit>

08001352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001356:	3304      	adds	r3, #4

08001358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800135c:	d3f9      	bcc.n	8001352 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135e:	4a0a      	ldr	r2, [pc, #40]	@ (8001388 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001360:	4c0a      	ldr	r4, [pc, #40]	@ (800138c <LoopForever+0x16>)
  movs r3, #0
 8001362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001364:	e001      	b.n	800136a <LoopFillZerobss>

08001366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001368:	3204      	adds	r2, #4

0800136a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800136c:	d3fb      	bcc.n	8001366 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800136e:	f003 fbcb 	bl	8004b08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001372:	f7ff fcc1 	bl	8000cf8 <main>

08001376 <LoopForever>:

LoopForever:
    b LoopForever
 8001376:	e7fe      	b.n	8001376 <LoopForever>
  ldr   r0, =_estack
 8001378:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800137c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001380:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001384:	080059c8 	.word	0x080059c8
  ldr r2, =_sbss
 8001388:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800138c:	20000300 	.word	0x20000300

08001390 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001390:	e7fe      	b.n	8001390 <ADC1_COMP_IRQHandler>
	...

08001394 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001398:	4b07      	ldr	r3, [pc, #28]	@ (80013b8 <HAL_Init+0x24>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <HAL_Init+0x24>)
 800139e:	2110      	movs	r1, #16
 80013a0:	430a      	orrs	r2, r1
 80013a2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80013a4:	2000      	movs	r0, #0
 80013a6:	f000 f809 	bl	80013bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013aa:	f7ff fd71 	bl	8000e90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013ae:	2300      	movs	r3, #0
}
 80013b0:	0018      	movs	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	46c0      	nop			@ (mov r8, r8)
 80013b8:	40022000 	.word	0x40022000

080013bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013bc:	b590      	push	{r4, r7, lr}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013c4:	4b14      	ldr	r3, [pc, #80]	@ (8001418 <HAL_InitTick+0x5c>)
 80013c6:	681c      	ldr	r4, [r3, #0]
 80013c8:	4b14      	ldr	r3, [pc, #80]	@ (800141c <HAL_InitTick+0x60>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	0019      	movs	r1, r3
 80013ce:	23fa      	movs	r3, #250	@ 0xfa
 80013d0:	0098      	lsls	r0, r3, #2
 80013d2:	f7fe feab 	bl	800012c <__udivsi3>
 80013d6:	0003      	movs	r3, r0
 80013d8:	0019      	movs	r1, r3
 80013da:	0020      	movs	r0, r4
 80013dc:	f7fe fea6 	bl	800012c <__udivsi3>
 80013e0:	0003      	movs	r3, r0
 80013e2:	0018      	movs	r0, r3
 80013e4:	f000 f905 	bl	80015f2 <HAL_SYSTICK_Config>
 80013e8:	1e03      	subs	r3, r0, #0
 80013ea:	d001      	beq.n	80013f0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e00f      	b.n	8001410 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b03      	cmp	r3, #3
 80013f4:	d80b      	bhi.n	800140e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	2301      	movs	r3, #1
 80013fa:	425b      	negs	r3, r3
 80013fc:	2200      	movs	r2, #0
 80013fe:	0018      	movs	r0, r3
 8001400:	f000 f8e2 	bl	80015c8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001404:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <HAL_InitTick+0x64>)
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800140a:	2300      	movs	r3, #0
 800140c:	e000      	b.n	8001410 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
}
 8001410:	0018      	movs	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	b003      	add	sp, #12
 8001416:	bd90      	pop	{r4, r7, pc}
 8001418:	20000000 	.word	0x20000000
 800141c:	20000008 	.word	0x20000008
 8001420:	20000004 	.word	0x20000004

08001424 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001428:	4b05      	ldr	r3, [pc, #20]	@ (8001440 <HAL_IncTick+0x1c>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	001a      	movs	r2, r3
 800142e:	4b05      	ldr	r3, [pc, #20]	@ (8001444 <HAL_IncTick+0x20>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	18d2      	adds	r2, r2, r3
 8001434:	4b03      	ldr	r3, [pc, #12]	@ (8001444 <HAL_IncTick+0x20>)
 8001436:	601a      	str	r2, [r3, #0]
}
 8001438:	46c0      	nop			@ (mov r8, r8)
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	46c0      	nop			@ (mov r8, r8)
 8001440:	20000008 	.word	0x20000008
 8001444:	200001b0 	.word	0x200001b0

08001448 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  return uwTick;
 800144c:	4b02      	ldr	r3, [pc, #8]	@ (8001458 <HAL_GetTick+0x10>)
 800144e:	681b      	ldr	r3, [r3, #0]
}
 8001450:	0018      	movs	r0, r3
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	46c0      	nop			@ (mov r8, r8)
 8001458:	200001b0 	.word	0x200001b0

0800145c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001464:	f7ff fff0 	bl	8001448 <HAL_GetTick>
 8001468:	0003      	movs	r3, r0
 800146a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	3301      	adds	r3, #1
 8001474:	d005      	beq.n	8001482 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001476:	4b0a      	ldr	r3, [pc, #40]	@ (80014a0 <HAL_Delay+0x44>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	001a      	movs	r2, r3
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	189b      	adds	r3, r3, r2
 8001480:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001482:	46c0      	nop			@ (mov r8, r8)
 8001484:	f7ff ffe0 	bl	8001448 <HAL_GetTick>
 8001488:	0002      	movs	r2, r0
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	68fa      	ldr	r2, [r7, #12]
 8001490:	429a      	cmp	r2, r3
 8001492:	d8f7      	bhi.n	8001484 <HAL_Delay+0x28>
  {
  }
}
 8001494:	46c0      	nop			@ (mov r8, r8)
 8001496:	46c0      	nop			@ (mov r8, r8)
 8001498:	46bd      	mov	sp, r7
 800149a:	b004      	add	sp, #16
 800149c:	bd80      	pop	{r7, pc}
 800149e:	46c0      	nop			@ (mov r8, r8)
 80014a0:	20000008 	.word	0x20000008

080014a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014a4:	b590      	push	{r4, r7, lr}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	0002      	movs	r2, r0
 80014ac:	6039      	str	r1, [r7, #0]
 80014ae:	1dfb      	adds	r3, r7, #7
 80014b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80014b2:	1dfb      	adds	r3, r7, #7
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80014b8:	d828      	bhi.n	800150c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014ba:	4a2f      	ldr	r2, [pc, #188]	@ (8001578 <__NVIC_SetPriority+0xd4>)
 80014bc:	1dfb      	adds	r3, r7, #7
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	b25b      	sxtb	r3, r3
 80014c2:	089b      	lsrs	r3, r3, #2
 80014c4:	33c0      	adds	r3, #192	@ 0xc0
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	589b      	ldr	r3, [r3, r2]
 80014ca:	1dfa      	adds	r2, r7, #7
 80014cc:	7812      	ldrb	r2, [r2, #0]
 80014ce:	0011      	movs	r1, r2
 80014d0:	2203      	movs	r2, #3
 80014d2:	400a      	ands	r2, r1
 80014d4:	00d2      	lsls	r2, r2, #3
 80014d6:	21ff      	movs	r1, #255	@ 0xff
 80014d8:	4091      	lsls	r1, r2
 80014da:	000a      	movs	r2, r1
 80014dc:	43d2      	mvns	r2, r2
 80014de:	401a      	ands	r2, r3
 80014e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	019b      	lsls	r3, r3, #6
 80014e6:	22ff      	movs	r2, #255	@ 0xff
 80014e8:	401a      	ands	r2, r3
 80014ea:	1dfb      	adds	r3, r7, #7
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	0018      	movs	r0, r3
 80014f0:	2303      	movs	r3, #3
 80014f2:	4003      	ands	r3, r0
 80014f4:	00db      	lsls	r3, r3, #3
 80014f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014f8:	481f      	ldr	r0, [pc, #124]	@ (8001578 <__NVIC_SetPriority+0xd4>)
 80014fa:	1dfb      	adds	r3, r7, #7
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	b25b      	sxtb	r3, r3
 8001500:	089b      	lsrs	r3, r3, #2
 8001502:	430a      	orrs	r2, r1
 8001504:	33c0      	adds	r3, #192	@ 0xc0
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800150a:	e031      	b.n	8001570 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800150c:	4a1b      	ldr	r2, [pc, #108]	@ (800157c <__NVIC_SetPriority+0xd8>)
 800150e:	1dfb      	adds	r3, r7, #7
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	0019      	movs	r1, r3
 8001514:	230f      	movs	r3, #15
 8001516:	400b      	ands	r3, r1
 8001518:	3b08      	subs	r3, #8
 800151a:	089b      	lsrs	r3, r3, #2
 800151c:	3306      	adds	r3, #6
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	18d3      	adds	r3, r2, r3
 8001522:	3304      	adds	r3, #4
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	1dfa      	adds	r2, r7, #7
 8001528:	7812      	ldrb	r2, [r2, #0]
 800152a:	0011      	movs	r1, r2
 800152c:	2203      	movs	r2, #3
 800152e:	400a      	ands	r2, r1
 8001530:	00d2      	lsls	r2, r2, #3
 8001532:	21ff      	movs	r1, #255	@ 0xff
 8001534:	4091      	lsls	r1, r2
 8001536:	000a      	movs	r2, r1
 8001538:	43d2      	mvns	r2, r2
 800153a:	401a      	ands	r2, r3
 800153c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	019b      	lsls	r3, r3, #6
 8001542:	22ff      	movs	r2, #255	@ 0xff
 8001544:	401a      	ands	r2, r3
 8001546:	1dfb      	adds	r3, r7, #7
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	0018      	movs	r0, r3
 800154c:	2303      	movs	r3, #3
 800154e:	4003      	ands	r3, r0
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001554:	4809      	ldr	r0, [pc, #36]	@ (800157c <__NVIC_SetPriority+0xd8>)
 8001556:	1dfb      	adds	r3, r7, #7
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	001c      	movs	r4, r3
 800155c:	230f      	movs	r3, #15
 800155e:	4023      	ands	r3, r4
 8001560:	3b08      	subs	r3, #8
 8001562:	089b      	lsrs	r3, r3, #2
 8001564:	430a      	orrs	r2, r1
 8001566:	3306      	adds	r3, #6
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	18c3      	adds	r3, r0, r3
 800156c:	3304      	adds	r3, #4
 800156e:	601a      	str	r2, [r3, #0]
}
 8001570:	46c0      	nop			@ (mov r8, r8)
 8001572:	46bd      	mov	sp, r7
 8001574:	b003      	add	sp, #12
 8001576:	bd90      	pop	{r4, r7, pc}
 8001578:	e000e100 	.word	0xe000e100
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	1e5a      	subs	r2, r3, #1
 800158c:	2380      	movs	r3, #128	@ 0x80
 800158e:	045b      	lsls	r3, r3, #17
 8001590:	429a      	cmp	r2, r3
 8001592:	d301      	bcc.n	8001598 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001594:	2301      	movs	r3, #1
 8001596:	e010      	b.n	80015ba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001598:	4b0a      	ldr	r3, [pc, #40]	@ (80015c4 <SysTick_Config+0x44>)
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	3a01      	subs	r2, #1
 800159e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015a0:	2301      	movs	r3, #1
 80015a2:	425b      	negs	r3, r3
 80015a4:	2103      	movs	r1, #3
 80015a6:	0018      	movs	r0, r3
 80015a8:	f7ff ff7c 	bl	80014a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015ac:	4b05      	ldr	r3, [pc, #20]	@ (80015c4 <SysTick_Config+0x44>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015b2:	4b04      	ldr	r3, [pc, #16]	@ (80015c4 <SysTick_Config+0x44>)
 80015b4:	2207      	movs	r2, #7
 80015b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	0018      	movs	r0, r3
 80015bc:	46bd      	mov	sp, r7
 80015be:	b002      	add	sp, #8
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	46c0      	nop			@ (mov r8, r8)
 80015c4:	e000e010 	.word	0xe000e010

080015c8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60b9      	str	r1, [r7, #8]
 80015d0:	607a      	str	r2, [r7, #4]
 80015d2:	210f      	movs	r1, #15
 80015d4:	187b      	adds	r3, r7, r1
 80015d6:	1c02      	adds	r2, r0, #0
 80015d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80015da:	68ba      	ldr	r2, [r7, #8]
 80015dc:	187b      	adds	r3, r7, r1
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	b25b      	sxtb	r3, r3
 80015e2:	0011      	movs	r1, r2
 80015e4:	0018      	movs	r0, r3
 80015e6:	f7ff ff5d 	bl	80014a4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80015ea:	46c0      	nop			@ (mov r8, r8)
 80015ec:	46bd      	mov	sp, r7
 80015ee:	b004      	add	sp, #16
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b082      	sub	sp, #8
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	0018      	movs	r0, r3
 80015fe:	f7ff ffbf 	bl	8001580 <SysTick_Config>
 8001602:	0003      	movs	r3, r0
}
 8001604:	0018      	movs	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	b002      	add	sp, #8
 800160a:	bd80      	pop	{r7, pc}

0800160c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800161a:	e14f      	b.n	80018bc <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2101      	movs	r1, #1
 8001622:	697a      	ldr	r2, [r7, #20]
 8001624:	4091      	lsls	r1, r2
 8001626:	000a      	movs	r2, r1
 8001628:	4013      	ands	r3, r2
 800162a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d100      	bne.n	8001634 <HAL_GPIO_Init+0x28>
 8001632:	e140      	b.n	80018b6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	2203      	movs	r2, #3
 800163a:	4013      	ands	r3, r2
 800163c:	2b01      	cmp	r3, #1
 800163e:	d005      	beq.n	800164c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	2203      	movs	r2, #3
 8001646:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001648:	2b02      	cmp	r3, #2
 800164a:	d130      	bne.n	80016ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	2203      	movs	r2, #3
 8001658:	409a      	lsls	r2, r3
 800165a:	0013      	movs	r3, r2
 800165c:	43da      	mvns	r2, r3
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	4013      	ands	r3, r2
 8001662:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	68da      	ldr	r2, [r3, #12]
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	409a      	lsls	r2, r3
 800166e:	0013      	movs	r3, r2
 8001670:	693a      	ldr	r2, [r7, #16]
 8001672:	4313      	orrs	r3, r2
 8001674:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	693a      	ldr	r2, [r7, #16]
 800167a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001682:	2201      	movs	r2, #1
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	409a      	lsls	r2, r3
 8001688:	0013      	movs	r3, r2
 800168a:	43da      	mvns	r2, r3
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	4013      	ands	r3, r2
 8001690:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	091b      	lsrs	r3, r3, #4
 8001698:	2201      	movs	r2, #1
 800169a:	401a      	ands	r2, r3
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	409a      	lsls	r2, r3
 80016a0:	0013      	movs	r3, r2
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	2203      	movs	r2, #3
 80016b4:	4013      	ands	r3, r2
 80016b6:	2b03      	cmp	r3, #3
 80016b8:	d017      	beq.n	80016ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	2203      	movs	r2, #3
 80016c6:	409a      	lsls	r2, r3
 80016c8:	0013      	movs	r3, r2
 80016ca:	43da      	mvns	r2, r3
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	4013      	ands	r3, r2
 80016d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	689a      	ldr	r2, [r3, #8]
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	005b      	lsls	r3, r3, #1
 80016da:	409a      	lsls	r2, r3
 80016dc:	0013      	movs	r3, r2
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2203      	movs	r2, #3
 80016f0:	4013      	ands	r3, r2
 80016f2:	2b02      	cmp	r3, #2
 80016f4:	d123      	bne.n	800173e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	08da      	lsrs	r2, r3, #3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	3208      	adds	r2, #8
 80016fe:	0092      	lsls	r2, r2, #2
 8001700:	58d3      	ldr	r3, [r2, r3]
 8001702:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	2207      	movs	r2, #7
 8001708:	4013      	ands	r3, r2
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	220f      	movs	r2, #15
 800170e:	409a      	lsls	r2, r3
 8001710:	0013      	movs	r3, r2
 8001712:	43da      	mvns	r2, r3
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	4013      	ands	r3, r2
 8001718:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	691a      	ldr	r2, [r3, #16]
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	2107      	movs	r1, #7
 8001722:	400b      	ands	r3, r1
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	409a      	lsls	r2, r3
 8001728:	0013      	movs	r3, r2
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	4313      	orrs	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	08da      	lsrs	r2, r3, #3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	3208      	adds	r2, #8
 8001738:	0092      	lsls	r2, r2, #2
 800173a:	6939      	ldr	r1, [r7, #16]
 800173c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	2203      	movs	r2, #3
 800174a:	409a      	lsls	r2, r3
 800174c:	0013      	movs	r3, r2
 800174e:	43da      	mvns	r2, r3
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	4013      	ands	r3, r2
 8001754:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	2203      	movs	r2, #3
 800175c:	401a      	ands	r2, r3
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	409a      	lsls	r2, r3
 8001764:	0013      	movs	r3, r2
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	4313      	orrs	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685a      	ldr	r2, [r3, #4]
 8001776:	23c0      	movs	r3, #192	@ 0xc0
 8001778:	029b      	lsls	r3, r3, #10
 800177a:	4013      	ands	r3, r2
 800177c:	d100      	bne.n	8001780 <HAL_GPIO_Init+0x174>
 800177e:	e09a      	b.n	80018b6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001780:	4b54      	ldr	r3, [pc, #336]	@ (80018d4 <HAL_GPIO_Init+0x2c8>)
 8001782:	699a      	ldr	r2, [r3, #24]
 8001784:	4b53      	ldr	r3, [pc, #332]	@ (80018d4 <HAL_GPIO_Init+0x2c8>)
 8001786:	2101      	movs	r1, #1
 8001788:	430a      	orrs	r2, r1
 800178a:	619a      	str	r2, [r3, #24]
 800178c:	4b51      	ldr	r3, [pc, #324]	@ (80018d4 <HAL_GPIO_Init+0x2c8>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	2201      	movs	r2, #1
 8001792:	4013      	ands	r3, r2
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001798:	4a4f      	ldr	r2, [pc, #316]	@ (80018d8 <HAL_GPIO_Init+0x2cc>)
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	089b      	lsrs	r3, r3, #2
 800179e:	3302      	adds	r3, #2
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	589b      	ldr	r3, [r3, r2]
 80017a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	2203      	movs	r2, #3
 80017aa:	4013      	ands	r3, r2
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	220f      	movs	r2, #15
 80017b0:	409a      	lsls	r2, r3
 80017b2:	0013      	movs	r3, r2
 80017b4:	43da      	mvns	r2, r3
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	4013      	ands	r3, r2
 80017ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	2390      	movs	r3, #144	@ 0x90
 80017c0:	05db      	lsls	r3, r3, #23
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d013      	beq.n	80017ee <HAL_GPIO_Init+0x1e2>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a44      	ldr	r2, [pc, #272]	@ (80018dc <HAL_GPIO_Init+0x2d0>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d00d      	beq.n	80017ea <HAL_GPIO_Init+0x1de>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a43      	ldr	r2, [pc, #268]	@ (80018e0 <HAL_GPIO_Init+0x2d4>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d007      	beq.n	80017e6 <HAL_GPIO_Init+0x1da>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a42      	ldr	r2, [pc, #264]	@ (80018e4 <HAL_GPIO_Init+0x2d8>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d101      	bne.n	80017e2 <HAL_GPIO_Init+0x1d6>
 80017de:	2303      	movs	r3, #3
 80017e0:	e006      	b.n	80017f0 <HAL_GPIO_Init+0x1e4>
 80017e2:	2305      	movs	r3, #5
 80017e4:	e004      	b.n	80017f0 <HAL_GPIO_Init+0x1e4>
 80017e6:	2302      	movs	r3, #2
 80017e8:	e002      	b.n	80017f0 <HAL_GPIO_Init+0x1e4>
 80017ea:	2301      	movs	r3, #1
 80017ec:	e000      	b.n	80017f0 <HAL_GPIO_Init+0x1e4>
 80017ee:	2300      	movs	r3, #0
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	2103      	movs	r1, #3
 80017f4:	400a      	ands	r2, r1
 80017f6:	0092      	lsls	r2, r2, #2
 80017f8:	4093      	lsls	r3, r2
 80017fa:	693a      	ldr	r2, [r7, #16]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001800:	4935      	ldr	r1, [pc, #212]	@ (80018d8 <HAL_GPIO_Init+0x2cc>)
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	089b      	lsrs	r3, r3, #2
 8001806:	3302      	adds	r3, #2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800180e:	4b36      	ldr	r3, [pc, #216]	@ (80018e8 <HAL_GPIO_Init+0x2dc>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	43da      	mvns	r2, r3
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	4013      	ands	r3, r2
 800181c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	685a      	ldr	r2, [r3, #4]
 8001822:	2380      	movs	r3, #128	@ 0x80
 8001824:	035b      	lsls	r3, r3, #13
 8001826:	4013      	ands	r3, r2
 8001828:	d003      	beq.n	8001832 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	4313      	orrs	r3, r2
 8001830:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001832:	4b2d      	ldr	r3, [pc, #180]	@ (80018e8 <HAL_GPIO_Init+0x2dc>)
 8001834:	693a      	ldr	r2, [r7, #16]
 8001836:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001838:	4b2b      	ldr	r3, [pc, #172]	@ (80018e8 <HAL_GPIO_Init+0x2dc>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	43da      	mvns	r2, r3
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	4013      	ands	r3, r2
 8001846:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685a      	ldr	r2, [r3, #4]
 800184c:	2380      	movs	r3, #128	@ 0x80
 800184e:	039b      	lsls	r3, r3, #14
 8001850:	4013      	ands	r3, r2
 8001852:	d003      	beq.n	800185c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	4313      	orrs	r3, r2
 800185a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800185c:	4b22      	ldr	r3, [pc, #136]	@ (80018e8 <HAL_GPIO_Init+0x2dc>)
 800185e:	693a      	ldr	r2, [r7, #16]
 8001860:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001862:	4b21      	ldr	r3, [pc, #132]	@ (80018e8 <HAL_GPIO_Init+0x2dc>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	43da      	mvns	r2, r3
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	4013      	ands	r3, r2
 8001870:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685a      	ldr	r2, [r3, #4]
 8001876:	2380      	movs	r3, #128	@ 0x80
 8001878:	029b      	lsls	r3, r3, #10
 800187a:	4013      	ands	r3, r2
 800187c:	d003      	beq.n	8001886 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	4313      	orrs	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001886:	4b18      	ldr	r3, [pc, #96]	@ (80018e8 <HAL_GPIO_Init+0x2dc>)
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800188c:	4b16      	ldr	r3, [pc, #88]	@ (80018e8 <HAL_GPIO_Init+0x2dc>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	43da      	mvns	r2, r3
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	4013      	ands	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685a      	ldr	r2, [r3, #4]
 80018a0:	2380      	movs	r3, #128	@ 0x80
 80018a2:	025b      	lsls	r3, r3, #9
 80018a4:	4013      	ands	r3, r2
 80018a6:	d003      	beq.n	80018b0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80018a8:	693a      	ldr	r2, [r7, #16]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80018b0:	4b0d      	ldr	r3, [pc, #52]	@ (80018e8 <HAL_GPIO_Init+0x2dc>)
 80018b2:	693a      	ldr	r2, [r7, #16]
 80018b4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	3301      	adds	r3, #1
 80018ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	40da      	lsrs	r2, r3
 80018c4:	1e13      	subs	r3, r2, #0
 80018c6:	d000      	beq.n	80018ca <HAL_GPIO_Init+0x2be>
 80018c8:	e6a8      	b.n	800161c <HAL_GPIO_Init+0x10>
  } 
}
 80018ca:	46c0      	nop			@ (mov r8, r8)
 80018cc:	46c0      	nop			@ (mov r8, r8)
 80018ce:	46bd      	mov	sp, r7
 80018d0:	b006      	add	sp, #24
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40021000 	.word	0x40021000
 80018d8:	40010000 	.word	0x40010000
 80018dc:	48000400 	.word	0x48000400
 80018e0:	48000800 	.word	0x48000800
 80018e4:	48000c00 	.word	0x48000c00
 80018e8:	40010400 	.word	0x40010400

080018ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	0008      	movs	r0, r1
 80018f6:	0011      	movs	r1, r2
 80018f8:	1cbb      	adds	r3, r7, #2
 80018fa:	1c02      	adds	r2, r0, #0
 80018fc:	801a      	strh	r2, [r3, #0]
 80018fe:	1c7b      	adds	r3, r7, #1
 8001900:	1c0a      	adds	r2, r1, #0
 8001902:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001904:	1c7b      	adds	r3, r7, #1
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d004      	beq.n	8001916 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800190c:	1cbb      	adds	r3, r7, #2
 800190e:	881a      	ldrh	r2, [r3, #0]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001914:	e003      	b.n	800191e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001916:	1cbb      	adds	r3, r7, #2
 8001918:	881a      	ldrh	r2, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800191e:	46c0      	nop			@ (mov r8, r8)
 8001920:	46bd      	mov	sp, r7
 8001922:	b002      	add	sp, #8
 8001924:	bd80      	pop	{r7, pc}
	...

08001928 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d101      	bne.n	800193a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e08f      	b.n	8001a5a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2241      	movs	r2, #65	@ 0x41
 800193e:	5c9b      	ldrb	r3, [r3, r2]
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b00      	cmp	r3, #0
 8001944:	d107      	bne.n	8001956 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2240      	movs	r2, #64	@ 0x40
 800194a:	2100      	movs	r1, #0
 800194c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	0018      	movs	r0, r3
 8001952:	f7ff f983 	bl	8000c5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2241      	movs	r2, #65	@ 0x41
 800195a:	2124      	movs	r1, #36	@ 0x24
 800195c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2101      	movs	r1, #1
 800196a:	438a      	bics	r2, r1
 800196c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685a      	ldr	r2, [r3, #4]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	493b      	ldr	r1, [pc, #236]	@ (8001a64 <HAL_I2C_Init+0x13c>)
 8001978:	400a      	ands	r2, r1
 800197a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	689a      	ldr	r2, [r3, #8]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4938      	ldr	r1, [pc, #224]	@ (8001a68 <HAL_I2C_Init+0x140>)
 8001988:	400a      	ands	r2, r1
 800198a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	2b01      	cmp	r3, #1
 8001992:	d108      	bne.n	80019a6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689a      	ldr	r2, [r3, #8]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2180      	movs	r1, #128	@ 0x80
 800199e:	0209      	lsls	r1, r1, #8
 80019a0:	430a      	orrs	r2, r1
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	e007      	b.n	80019b6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	689a      	ldr	r2, [r3, #8]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2184      	movs	r1, #132	@ 0x84
 80019b0:	0209      	lsls	r1, r1, #8
 80019b2:	430a      	orrs	r2, r1
 80019b4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	d109      	bne.n	80019d2 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	685a      	ldr	r2, [r3, #4]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2180      	movs	r1, #128	@ 0x80
 80019ca:	0109      	lsls	r1, r1, #4
 80019cc:	430a      	orrs	r2, r1
 80019ce:	605a      	str	r2, [r3, #4]
 80019d0:	e007      	b.n	80019e2 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	685a      	ldr	r2, [r3, #4]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4923      	ldr	r1, [pc, #140]	@ (8001a6c <HAL_I2C_Init+0x144>)
 80019de:	400a      	ands	r2, r1
 80019e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	685a      	ldr	r2, [r3, #4]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4920      	ldr	r1, [pc, #128]	@ (8001a70 <HAL_I2C_Init+0x148>)
 80019ee:	430a      	orrs	r2, r1
 80019f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	68da      	ldr	r2, [r3, #12]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	491a      	ldr	r1, [pc, #104]	@ (8001a68 <HAL_I2C_Init+0x140>)
 80019fe:	400a      	ands	r2, r1
 8001a00:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	691a      	ldr	r2, [r3, #16]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	431a      	orrs	r2, r3
 8001a0c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	699b      	ldr	r3, [r3, #24]
 8001a12:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	69d9      	ldr	r1, [r3, #28]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6a1a      	ldr	r2, [r3, #32]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2101      	movs	r1, #1
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2241      	movs	r2, #65	@ 0x41
 8001a46:	2120      	movs	r1, #32
 8001a48:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2242      	movs	r2, #66	@ 0x42
 8001a54:	2100      	movs	r1, #0
 8001a56:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	b002      	add	sp, #8
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	46c0      	nop			@ (mov r8, r8)
 8001a64:	f0ffffff 	.word	0xf0ffffff
 8001a68:	ffff7fff 	.word	0xffff7fff
 8001a6c:	fffff7ff 	.word	0xfffff7ff
 8001a70:	02008000 	.word	0x02008000

08001a74 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a74:	b590      	push	{r4, r7, lr}
 8001a76:	b089      	sub	sp, #36	@ 0x24
 8001a78:	af02      	add	r7, sp, #8
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	000c      	movs	r4, r1
 8001a7e:	0010      	movs	r0, r2
 8001a80:	0019      	movs	r1, r3
 8001a82:	230a      	movs	r3, #10
 8001a84:	18fb      	adds	r3, r7, r3
 8001a86:	1c22      	adds	r2, r4, #0
 8001a88:	801a      	strh	r2, [r3, #0]
 8001a8a:	2308      	movs	r3, #8
 8001a8c:	18fb      	adds	r3, r7, r3
 8001a8e:	1c02      	adds	r2, r0, #0
 8001a90:	801a      	strh	r2, [r3, #0]
 8001a92:	1dbb      	adds	r3, r7, #6
 8001a94:	1c0a      	adds	r2, r1, #0
 8001a96:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2241      	movs	r2, #65	@ 0x41
 8001a9c:	5c9b      	ldrb	r3, [r3, r2]
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	2b20      	cmp	r3, #32
 8001aa2:	d000      	beq.n	8001aa6 <HAL_I2C_Mem_Write+0x32>
 8001aa4:	e10c      	b.n	8001cc0 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d004      	beq.n	8001ab6 <HAL_I2C_Mem_Write+0x42>
 8001aac:	232c      	movs	r3, #44	@ 0x2c
 8001aae:	18fb      	adds	r3, r7, r3
 8001ab0:	881b      	ldrh	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d105      	bne.n	8001ac2 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2280      	movs	r2, #128	@ 0x80
 8001aba:	0092      	lsls	r2, r2, #2
 8001abc:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e0ff      	b.n	8001cc2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2240      	movs	r2, #64	@ 0x40
 8001ac6:	5c9b      	ldrb	r3, [r3, r2]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d101      	bne.n	8001ad0 <HAL_I2C_Mem_Write+0x5c>
 8001acc:	2302      	movs	r3, #2
 8001ace:	e0f8      	b.n	8001cc2 <HAL_I2C_Mem_Write+0x24e>
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2240      	movs	r2, #64	@ 0x40
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ad8:	f7ff fcb6 	bl	8001448 <HAL_GetTick>
 8001adc:	0003      	movs	r3, r0
 8001ade:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ae0:	2380      	movs	r3, #128	@ 0x80
 8001ae2:	0219      	lsls	r1, r3, #8
 8001ae4:	68f8      	ldr	r0, [r7, #12]
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	2319      	movs	r3, #25
 8001aec:	2201      	movs	r2, #1
 8001aee:	f000 fb0b 	bl	8002108 <I2C_WaitOnFlagUntilTimeout>
 8001af2:	1e03      	subs	r3, r0, #0
 8001af4:	d001      	beq.n	8001afa <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e0e3      	b.n	8001cc2 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2241      	movs	r2, #65	@ 0x41
 8001afe:	2121      	movs	r1, #33	@ 0x21
 8001b00:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2242      	movs	r2, #66	@ 0x42
 8001b06:	2140      	movs	r1, #64	@ 0x40
 8001b08:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b14:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	222c      	movs	r2, #44	@ 0x2c
 8001b1a:	18ba      	adds	r2, r7, r2
 8001b1c:	8812      	ldrh	r2, [r2, #0]
 8001b1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2200      	movs	r2, #0
 8001b24:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b26:	1dbb      	adds	r3, r7, #6
 8001b28:	881c      	ldrh	r4, [r3, #0]
 8001b2a:	2308      	movs	r3, #8
 8001b2c:	18fb      	adds	r3, r7, r3
 8001b2e:	881a      	ldrh	r2, [r3, #0]
 8001b30:	230a      	movs	r3, #10
 8001b32:	18fb      	adds	r3, r7, r3
 8001b34:	8819      	ldrh	r1, [r3, #0]
 8001b36:	68f8      	ldr	r0, [r7, #12]
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	9301      	str	r3, [sp, #4]
 8001b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b3e:	9300      	str	r3, [sp, #0]
 8001b40:	0023      	movs	r3, r4
 8001b42:	f000 f9f9 	bl	8001f38 <I2C_RequestMemoryWrite>
 8001b46:	1e03      	subs	r3, r0, #0
 8001b48:	d005      	beq.n	8001b56 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2240      	movs	r2, #64	@ 0x40
 8001b4e:	2100      	movs	r1, #0
 8001b50:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e0b5      	b.n	8001cc2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	2bff      	cmp	r3, #255	@ 0xff
 8001b5e:	d911      	bls.n	8001b84 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	22ff      	movs	r2, #255	@ 0xff
 8001b64:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	2380      	movs	r3, #128	@ 0x80
 8001b6e:	045c      	lsls	r4, r3, #17
 8001b70:	230a      	movs	r3, #10
 8001b72:	18fb      	adds	r3, r7, r3
 8001b74:	8819      	ldrh	r1, [r3, #0]
 8001b76:	68f8      	ldr	r0, [r7, #12]
 8001b78:	2300      	movs	r3, #0
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	0023      	movs	r3, r4
 8001b7e:	f000 fc9d 	bl	80024bc <I2C_TransferConfig>
 8001b82:	e012      	b.n	8001baa <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b88:	b29a      	uxth	r2, r3
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b92:	b2da      	uxtb	r2, r3
 8001b94:	2380      	movs	r3, #128	@ 0x80
 8001b96:	049c      	lsls	r4, r3, #18
 8001b98:	230a      	movs	r3, #10
 8001b9a:	18fb      	adds	r3, r7, r3
 8001b9c:	8819      	ldrh	r1, [r3, #0]
 8001b9e:	68f8      	ldr	r0, [r7, #12]
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	0023      	movs	r3, r4
 8001ba6:	f000 fc89 	bl	80024bc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001baa:	697a      	ldr	r2, [r7, #20]
 8001bac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	f000 fb01 	bl	80021b8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001bb6:	1e03      	subs	r3, r0, #0
 8001bb8:	d001      	beq.n	8001bbe <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e081      	b.n	8001cc2 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bc2:	781a      	ldrb	r2, [r3, #0]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bce:	1c5a      	adds	r2, r3, #1
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	b29a      	uxth	r2, r3
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001be6:	3b01      	subs	r3, #1
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d03a      	beq.n	8001c6e <HAL_I2C_Mem_Write+0x1fa>
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d136      	bne.n	8001c6e <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c02:	68f8      	ldr	r0, [r7, #12]
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	0013      	movs	r3, r2
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2180      	movs	r1, #128	@ 0x80
 8001c0e:	f000 fa7b 	bl	8002108 <I2C_WaitOnFlagUntilTimeout>
 8001c12:	1e03      	subs	r3, r0, #0
 8001c14:	d001      	beq.n	8001c1a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e053      	b.n	8001cc2 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	2bff      	cmp	r3, #255	@ 0xff
 8001c22:	d911      	bls.n	8001c48 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	22ff      	movs	r2, #255	@ 0xff
 8001c28:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c2e:	b2da      	uxtb	r2, r3
 8001c30:	2380      	movs	r3, #128	@ 0x80
 8001c32:	045c      	lsls	r4, r3, #17
 8001c34:	230a      	movs	r3, #10
 8001c36:	18fb      	adds	r3, r7, r3
 8001c38:	8819      	ldrh	r1, [r3, #0]
 8001c3a:	68f8      	ldr	r0, [r7, #12]
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	9300      	str	r3, [sp, #0]
 8001c40:	0023      	movs	r3, r4
 8001c42:	f000 fc3b 	bl	80024bc <I2C_TransferConfig>
 8001c46:	e012      	b.n	8001c6e <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c4c:	b29a      	uxth	r2, r3
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	2380      	movs	r3, #128	@ 0x80
 8001c5a:	049c      	lsls	r4, r3, #18
 8001c5c:	230a      	movs	r3, #10
 8001c5e:	18fb      	adds	r3, r7, r3
 8001c60:	8819      	ldrh	r1, [r3, #0]
 8001c62:	68f8      	ldr	r0, [r7, #12]
 8001c64:	2300      	movs	r3, #0
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	0023      	movs	r3, r4
 8001c6a:	f000 fc27 	bl	80024bc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d198      	bne.n	8001baa <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c78:	697a      	ldr	r2, [r7, #20]
 8001c7a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	0018      	movs	r0, r3
 8001c80:	f000 fae0 	bl	8002244 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c84:	1e03      	subs	r3, r0, #0
 8001c86:	d001      	beq.n	8001c8c <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e01a      	b.n	8001cc2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2220      	movs	r2, #32
 8001c92:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	685a      	ldr	r2, [r3, #4]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	490b      	ldr	r1, [pc, #44]	@ (8001ccc <HAL_I2C_Mem_Write+0x258>)
 8001ca0:	400a      	ands	r2, r1
 8001ca2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2241      	movs	r2, #65	@ 0x41
 8001ca8:	2120      	movs	r1, #32
 8001caa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2242      	movs	r2, #66	@ 0x42
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2240      	movs	r2, #64	@ 0x40
 8001cb8:	2100      	movs	r1, #0
 8001cba:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	e000      	b.n	8001cc2 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001cc0:	2302      	movs	r3, #2
  }
}
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	b007      	add	sp, #28
 8001cc8:	bd90      	pop	{r4, r7, pc}
 8001cca:	46c0      	nop			@ (mov r8, r8)
 8001ccc:	fe00e800 	.word	0xfe00e800

08001cd0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cd0:	b590      	push	{r4, r7, lr}
 8001cd2:	b089      	sub	sp, #36	@ 0x24
 8001cd4:	af02      	add	r7, sp, #8
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	000c      	movs	r4, r1
 8001cda:	0010      	movs	r0, r2
 8001cdc:	0019      	movs	r1, r3
 8001cde:	230a      	movs	r3, #10
 8001ce0:	18fb      	adds	r3, r7, r3
 8001ce2:	1c22      	adds	r2, r4, #0
 8001ce4:	801a      	strh	r2, [r3, #0]
 8001ce6:	2308      	movs	r3, #8
 8001ce8:	18fb      	adds	r3, r7, r3
 8001cea:	1c02      	adds	r2, r0, #0
 8001cec:	801a      	strh	r2, [r3, #0]
 8001cee:	1dbb      	adds	r3, r7, #6
 8001cf0:	1c0a      	adds	r2, r1, #0
 8001cf2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2241      	movs	r2, #65	@ 0x41
 8001cf8:	5c9b      	ldrb	r3, [r3, r2]
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b20      	cmp	r3, #32
 8001cfe:	d000      	beq.n	8001d02 <HAL_I2C_Mem_Read+0x32>
 8001d00:	e110      	b.n	8001f24 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d004      	beq.n	8001d12 <HAL_I2C_Mem_Read+0x42>
 8001d08:	232c      	movs	r3, #44	@ 0x2c
 8001d0a:	18fb      	adds	r3, r7, r3
 8001d0c:	881b      	ldrh	r3, [r3, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d105      	bne.n	8001d1e <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2280      	movs	r2, #128	@ 0x80
 8001d16:	0092      	lsls	r2, r2, #2
 8001d18:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e103      	b.n	8001f26 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2240      	movs	r2, #64	@ 0x40
 8001d22:	5c9b      	ldrb	r3, [r3, r2]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d101      	bne.n	8001d2c <HAL_I2C_Mem_Read+0x5c>
 8001d28:	2302      	movs	r3, #2
 8001d2a:	e0fc      	b.n	8001f26 <HAL_I2C_Mem_Read+0x256>
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2240      	movs	r2, #64	@ 0x40
 8001d30:	2101      	movs	r1, #1
 8001d32:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001d34:	f7ff fb88 	bl	8001448 <HAL_GetTick>
 8001d38:	0003      	movs	r3, r0
 8001d3a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d3c:	2380      	movs	r3, #128	@ 0x80
 8001d3e:	0219      	lsls	r1, r3, #8
 8001d40:	68f8      	ldr	r0, [r7, #12]
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	9300      	str	r3, [sp, #0]
 8001d46:	2319      	movs	r3, #25
 8001d48:	2201      	movs	r2, #1
 8001d4a:	f000 f9dd 	bl	8002108 <I2C_WaitOnFlagUntilTimeout>
 8001d4e:	1e03      	subs	r3, r0, #0
 8001d50:	d001      	beq.n	8001d56 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e0e7      	b.n	8001f26 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	2241      	movs	r2, #65	@ 0x41
 8001d5a:	2122      	movs	r1, #34	@ 0x22
 8001d5c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2242      	movs	r2, #66	@ 0x42
 8001d62:	2140      	movs	r1, #64	@ 0x40
 8001d64:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d70:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	222c      	movs	r2, #44	@ 0x2c
 8001d76:	18ba      	adds	r2, r7, r2
 8001d78:	8812      	ldrh	r2, [r2, #0]
 8001d7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d82:	1dbb      	adds	r3, r7, #6
 8001d84:	881c      	ldrh	r4, [r3, #0]
 8001d86:	2308      	movs	r3, #8
 8001d88:	18fb      	adds	r3, r7, r3
 8001d8a:	881a      	ldrh	r2, [r3, #0]
 8001d8c:	230a      	movs	r3, #10
 8001d8e:	18fb      	adds	r3, r7, r3
 8001d90:	8819      	ldrh	r1, [r3, #0]
 8001d92:	68f8      	ldr	r0, [r7, #12]
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	9301      	str	r3, [sp, #4]
 8001d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	0023      	movs	r3, r4
 8001d9e:	f000 f92f 	bl	8002000 <I2C_RequestMemoryRead>
 8001da2:	1e03      	subs	r3, r0, #0
 8001da4:	d005      	beq.n	8001db2 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2240      	movs	r2, #64	@ 0x40
 8001daa:	2100      	movs	r1, #0
 8001dac:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e0b9      	b.n	8001f26 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	2bff      	cmp	r3, #255	@ 0xff
 8001dba:	d911      	bls.n	8001de0 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	2380      	movs	r3, #128	@ 0x80
 8001dca:	045c      	lsls	r4, r3, #17
 8001dcc:	230a      	movs	r3, #10
 8001dce:	18fb      	adds	r3, r7, r3
 8001dd0:	8819      	ldrh	r1, [r3, #0]
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	4b56      	ldr	r3, [pc, #344]	@ (8001f30 <HAL_I2C_Mem_Read+0x260>)
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	0023      	movs	r3, r4
 8001dda:	f000 fb6f 	bl	80024bc <I2C_TransferConfig>
 8001dde:	e012      	b.n	8001e06 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001de4:	b29a      	uxth	r2, r3
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dee:	b2da      	uxtb	r2, r3
 8001df0:	2380      	movs	r3, #128	@ 0x80
 8001df2:	049c      	lsls	r4, r3, #18
 8001df4:	230a      	movs	r3, #10
 8001df6:	18fb      	adds	r3, r7, r3
 8001df8:	8819      	ldrh	r1, [r3, #0]
 8001dfa:	68f8      	ldr	r0, [r7, #12]
 8001dfc:	4b4c      	ldr	r3, [pc, #304]	@ (8001f30 <HAL_I2C_Mem_Read+0x260>)
 8001dfe:	9300      	str	r3, [sp, #0]
 8001e00:	0023      	movs	r3, r4
 8001e02:	f000 fb5b 	bl	80024bc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001e06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e08:	68f8      	ldr	r0, [r7, #12]
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	0013      	movs	r3, r2
 8001e10:	2200      	movs	r2, #0
 8001e12:	2104      	movs	r1, #4
 8001e14:	f000 f978 	bl	8002108 <I2C_WaitOnFlagUntilTimeout>
 8001e18:	1e03      	subs	r3, r0, #0
 8001e1a:	d001      	beq.n	8001e20 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e082      	b.n	8001f26 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e32:	1c5a      	adds	r2, r3, #1
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e3c:	3b01      	subs	r3, #1
 8001e3e:	b29a      	uxth	r2, r3
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	b29a      	uxth	r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d03a      	beq.n	8001ed2 <HAL_I2C_Mem_Read+0x202>
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d136      	bne.n	8001ed2 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001e64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e66:	68f8      	ldr	r0, [r7, #12]
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	9300      	str	r3, [sp, #0]
 8001e6c:	0013      	movs	r3, r2
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2180      	movs	r1, #128	@ 0x80
 8001e72:	f000 f949 	bl	8002108 <I2C_WaitOnFlagUntilTimeout>
 8001e76:	1e03      	subs	r3, r0, #0
 8001e78:	d001      	beq.n	8001e7e <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e053      	b.n	8001f26 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	2bff      	cmp	r3, #255	@ 0xff
 8001e86:	d911      	bls.n	8001eac <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e92:	b2da      	uxtb	r2, r3
 8001e94:	2380      	movs	r3, #128	@ 0x80
 8001e96:	045c      	lsls	r4, r3, #17
 8001e98:	230a      	movs	r3, #10
 8001e9a:	18fb      	adds	r3, r7, r3
 8001e9c:	8819      	ldrh	r1, [r3, #0]
 8001e9e:	68f8      	ldr	r0, [r7, #12]
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	9300      	str	r3, [sp, #0]
 8001ea4:	0023      	movs	r3, r4
 8001ea6:	f000 fb09 	bl	80024bc <I2C_TransferConfig>
 8001eaa:	e012      	b.n	8001ed2 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eb0:	b29a      	uxth	r2, r3
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eba:	b2da      	uxtb	r2, r3
 8001ebc:	2380      	movs	r3, #128	@ 0x80
 8001ebe:	049c      	lsls	r4, r3, #18
 8001ec0:	230a      	movs	r3, #10
 8001ec2:	18fb      	adds	r3, r7, r3
 8001ec4:	8819      	ldrh	r1, [r3, #0]
 8001ec6:	68f8      	ldr	r0, [r7, #12]
 8001ec8:	2300      	movs	r3, #0
 8001eca:	9300      	str	r3, [sp, #0]
 8001ecc:	0023      	movs	r3, r4
 8001ece:	f000 faf5 	bl	80024bc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d194      	bne.n	8001e06 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001edc:	697a      	ldr	r2, [r7, #20]
 8001ede:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	f000 f9ae 	bl	8002244 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001ee8:	1e03      	subs	r3, r0, #0
 8001eea:	d001      	beq.n	8001ef0 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e01a      	b.n	8001f26 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2220      	movs	r2, #32
 8001ef6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	490c      	ldr	r1, [pc, #48]	@ (8001f34 <HAL_I2C_Mem_Read+0x264>)
 8001f04:	400a      	ands	r2, r1
 8001f06:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2241      	movs	r2, #65	@ 0x41
 8001f0c:	2120      	movs	r1, #32
 8001f0e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2242      	movs	r2, #66	@ 0x42
 8001f14:	2100      	movs	r1, #0
 8001f16:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2240      	movs	r2, #64	@ 0x40
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001f20:	2300      	movs	r3, #0
 8001f22:	e000      	b.n	8001f26 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001f24:	2302      	movs	r3, #2
  }
}
 8001f26:	0018      	movs	r0, r3
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	b007      	add	sp, #28
 8001f2c:	bd90      	pop	{r4, r7, pc}
 8001f2e:	46c0      	nop			@ (mov r8, r8)
 8001f30:	80002400 	.word	0x80002400
 8001f34:	fe00e800 	.word	0xfe00e800

08001f38 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001f38:	b5b0      	push	{r4, r5, r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af02      	add	r7, sp, #8
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	000c      	movs	r4, r1
 8001f42:	0010      	movs	r0, r2
 8001f44:	0019      	movs	r1, r3
 8001f46:	250a      	movs	r5, #10
 8001f48:	197b      	adds	r3, r7, r5
 8001f4a:	1c22      	adds	r2, r4, #0
 8001f4c:	801a      	strh	r2, [r3, #0]
 8001f4e:	2308      	movs	r3, #8
 8001f50:	18fb      	adds	r3, r7, r3
 8001f52:	1c02      	adds	r2, r0, #0
 8001f54:	801a      	strh	r2, [r3, #0]
 8001f56:	1dbb      	adds	r3, r7, #6
 8001f58:	1c0a      	adds	r2, r1, #0
 8001f5a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001f5c:	1dbb      	adds	r3, r7, #6
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	b2da      	uxtb	r2, r3
 8001f62:	2380      	movs	r3, #128	@ 0x80
 8001f64:	045c      	lsls	r4, r3, #17
 8001f66:	197b      	adds	r3, r7, r5
 8001f68:	8819      	ldrh	r1, [r3, #0]
 8001f6a:	68f8      	ldr	r0, [r7, #12]
 8001f6c:	4b23      	ldr	r3, [pc, #140]	@ (8001ffc <I2C_RequestMemoryWrite+0xc4>)
 8001f6e:	9300      	str	r3, [sp, #0]
 8001f70:	0023      	movs	r3, r4
 8001f72:	f000 faa3 	bl	80024bc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f78:	6a39      	ldr	r1, [r7, #32]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	f000 f91b 	bl	80021b8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f82:	1e03      	subs	r3, r0, #0
 8001f84:	d001      	beq.n	8001f8a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e033      	b.n	8001ff2 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f8a:	1dbb      	adds	r3, r7, #6
 8001f8c:	881b      	ldrh	r3, [r3, #0]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d107      	bne.n	8001fa2 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f92:	2308      	movs	r3, #8
 8001f94:	18fb      	adds	r3, r7, r3
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	b2da      	uxtb	r2, r3
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001fa0:	e019      	b.n	8001fd6 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001fa2:	2308      	movs	r3, #8
 8001fa4:	18fb      	adds	r3, r7, r3
 8001fa6:	881b      	ldrh	r3, [r3, #0]
 8001fa8:	0a1b      	lsrs	r3, r3, #8
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	b2da      	uxtb	r2, r3
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fb6:	6a39      	ldr	r1, [r7, #32]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	0018      	movs	r0, r3
 8001fbc:	f000 f8fc 	bl	80021b8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001fc0:	1e03      	subs	r3, r0, #0
 8001fc2:	d001      	beq.n	8001fc8 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e014      	b.n	8001ff2 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001fc8:	2308      	movs	r3, #8
 8001fca:	18fb      	adds	r3, r7, r3
 8001fcc:	881b      	ldrh	r3, [r3, #0]
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001fd6:	6a3a      	ldr	r2, [r7, #32]
 8001fd8:	68f8      	ldr	r0, [r7, #12]
 8001fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fdc:	9300      	str	r3, [sp, #0]
 8001fde:	0013      	movs	r3, r2
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	2180      	movs	r1, #128	@ 0x80
 8001fe4:	f000 f890 	bl	8002108 <I2C_WaitOnFlagUntilTimeout>
 8001fe8:	1e03      	subs	r3, r0, #0
 8001fea:	d001      	beq.n	8001ff0 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e000      	b.n	8001ff2 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	0018      	movs	r0, r3
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	b004      	add	sp, #16
 8001ff8:	bdb0      	pop	{r4, r5, r7, pc}
 8001ffa:	46c0      	nop			@ (mov r8, r8)
 8001ffc:	80002000 	.word	0x80002000

08002000 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002000:	b5b0      	push	{r4, r5, r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af02      	add	r7, sp, #8
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	000c      	movs	r4, r1
 800200a:	0010      	movs	r0, r2
 800200c:	0019      	movs	r1, r3
 800200e:	250a      	movs	r5, #10
 8002010:	197b      	adds	r3, r7, r5
 8002012:	1c22      	adds	r2, r4, #0
 8002014:	801a      	strh	r2, [r3, #0]
 8002016:	2308      	movs	r3, #8
 8002018:	18fb      	adds	r3, r7, r3
 800201a:	1c02      	adds	r2, r0, #0
 800201c:	801a      	strh	r2, [r3, #0]
 800201e:	1dbb      	adds	r3, r7, #6
 8002020:	1c0a      	adds	r2, r1, #0
 8002022:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002024:	1dbb      	adds	r3, r7, #6
 8002026:	881b      	ldrh	r3, [r3, #0]
 8002028:	b2da      	uxtb	r2, r3
 800202a:	197b      	adds	r3, r7, r5
 800202c:	8819      	ldrh	r1, [r3, #0]
 800202e:	68f8      	ldr	r0, [r7, #12]
 8002030:	4b23      	ldr	r3, [pc, #140]	@ (80020c0 <I2C_RequestMemoryRead+0xc0>)
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	2300      	movs	r3, #0
 8002036:	f000 fa41 	bl	80024bc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800203a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800203c:	6a39      	ldr	r1, [r7, #32]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	0018      	movs	r0, r3
 8002042:	f000 f8b9 	bl	80021b8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002046:	1e03      	subs	r3, r0, #0
 8002048:	d001      	beq.n	800204e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e033      	b.n	80020b6 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800204e:	1dbb      	adds	r3, r7, #6
 8002050:	881b      	ldrh	r3, [r3, #0]
 8002052:	2b01      	cmp	r3, #1
 8002054:	d107      	bne.n	8002066 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002056:	2308      	movs	r3, #8
 8002058:	18fb      	adds	r3, r7, r3
 800205a:	881b      	ldrh	r3, [r3, #0]
 800205c:	b2da      	uxtb	r2, r3
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	629a      	str	r2, [r3, #40]	@ 0x28
 8002064:	e019      	b.n	800209a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002066:	2308      	movs	r3, #8
 8002068:	18fb      	adds	r3, r7, r3
 800206a:	881b      	ldrh	r3, [r3, #0]
 800206c:	0a1b      	lsrs	r3, r3, #8
 800206e:	b29b      	uxth	r3, r3
 8002070:	b2da      	uxtb	r2, r3
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002078:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800207a:	6a39      	ldr	r1, [r7, #32]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	0018      	movs	r0, r3
 8002080:	f000 f89a 	bl	80021b8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002084:	1e03      	subs	r3, r0, #0
 8002086:	d001      	beq.n	800208c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e014      	b.n	80020b6 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800208c:	2308      	movs	r3, #8
 800208e:	18fb      	adds	r3, r7, r3
 8002090:	881b      	ldrh	r3, [r3, #0]
 8002092:	b2da      	uxtb	r2, r3
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800209a:	6a3a      	ldr	r2, [r7, #32]
 800209c:	68f8      	ldr	r0, [r7, #12]
 800209e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a0:	9300      	str	r3, [sp, #0]
 80020a2:	0013      	movs	r3, r2
 80020a4:	2200      	movs	r2, #0
 80020a6:	2140      	movs	r1, #64	@ 0x40
 80020a8:	f000 f82e 	bl	8002108 <I2C_WaitOnFlagUntilTimeout>
 80020ac:	1e03      	subs	r3, r0, #0
 80020ae:	d001      	beq.n	80020b4 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e000      	b.n	80020b6 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	0018      	movs	r0, r3
 80020b8:	46bd      	mov	sp, r7
 80020ba:	b004      	add	sp, #16
 80020bc:	bdb0      	pop	{r4, r5, r7, pc}
 80020be:	46c0      	nop			@ (mov r8, r8)
 80020c0:	80002000 	.word	0x80002000

080020c4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	2202      	movs	r2, #2
 80020d4:	4013      	ands	r3, r2
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d103      	bne.n	80020e2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2200      	movs	r2, #0
 80020e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	2201      	movs	r2, #1
 80020ea:	4013      	ands	r3, r2
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d007      	beq.n	8002100 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	699a      	ldr	r2, [r3, #24]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2101      	movs	r1, #1
 80020fc:	430a      	orrs	r2, r1
 80020fe:	619a      	str	r2, [r3, #24]
  }
}
 8002100:	46c0      	nop			@ (mov r8, r8)
 8002102:	46bd      	mov	sp, r7
 8002104:	b002      	add	sp, #8
 8002106:	bd80      	pop	{r7, pc}

08002108 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	603b      	str	r3, [r7, #0]
 8002114:	1dfb      	adds	r3, r7, #7
 8002116:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002118:	e03a      	b.n	8002190 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800211a:	69ba      	ldr	r2, [r7, #24]
 800211c:	6839      	ldr	r1, [r7, #0]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	0018      	movs	r0, r3
 8002122:	f000 f8d3 	bl	80022cc <I2C_IsErrorOccurred>
 8002126:	1e03      	subs	r3, r0, #0
 8002128:	d001      	beq.n	800212e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e040      	b.n	80021b0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	3301      	adds	r3, #1
 8002132:	d02d      	beq.n	8002190 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002134:	f7ff f988 	bl	8001448 <HAL_GetTick>
 8002138:	0002      	movs	r2, r0
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	429a      	cmp	r2, r3
 8002142:	d302      	bcc.n	800214a <I2C_WaitOnFlagUntilTimeout+0x42>
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d122      	bne.n	8002190 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	68ba      	ldr	r2, [r7, #8]
 8002152:	4013      	ands	r3, r2
 8002154:	68ba      	ldr	r2, [r7, #8]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	425a      	negs	r2, r3
 800215a:	4153      	adcs	r3, r2
 800215c:	b2db      	uxtb	r3, r3
 800215e:	001a      	movs	r2, r3
 8002160:	1dfb      	adds	r3, r7, #7
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	429a      	cmp	r2, r3
 8002166:	d113      	bne.n	8002190 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800216c:	2220      	movs	r2, #32
 800216e:	431a      	orrs	r2, r3
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2241      	movs	r2, #65	@ 0x41
 8002178:	2120      	movs	r1, #32
 800217a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2242      	movs	r2, #66	@ 0x42
 8002180:	2100      	movs	r1, #0
 8002182:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2240      	movs	r2, #64	@ 0x40
 8002188:	2100      	movs	r1, #0
 800218a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e00f      	b.n	80021b0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	699b      	ldr	r3, [r3, #24]
 8002196:	68ba      	ldr	r2, [r7, #8]
 8002198:	4013      	ands	r3, r2
 800219a:	68ba      	ldr	r2, [r7, #8]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	425a      	negs	r2, r3
 80021a0:	4153      	adcs	r3, r2
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	001a      	movs	r2, r3
 80021a6:	1dfb      	adds	r3, r7, #7
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d0b5      	beq.n	800211a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80021ae:	2300      	movs	r3, #0
}
 80021b0:	0018      	movs	r0, r3
 80021b2:	46bd      	mov	sp, r7
 80021b4:	b004      	add	sp, #16
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80021c4:	e032      	b.n	800222c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	68b9      	ldr	r1, [r7, #8]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	0018      	movs	r0, r3
 80021ce:	f000 f87d 	bl	80022cc <I2C_IsErrorOccurred>
 80021d2:	1e03      	subs	r3, r0, #0
 80021d4:	d001      	beq.n	80021da <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e030      	b.n	800223c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	3301      	adds	r3, #1
 80021de:	d025      	beq.n	800222c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021e0:	f7ff f932 	bl	8001448 <HAL_GetTick>
 80021e4:	0002      	movs	r2, r0
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	68ba      	ldr	r2, [r7, #8]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d302      	bcc.n	80021f6 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d11a      	bne.n	800222c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	2202      	movs	r2, #2
 80021fe:	4013      	ands	r3, r2
 8002200:	2b02      	cmp	r3, #2
 8002202:	d013      	beq.n	800222c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002208:	2220      	movs	r2, #32
 800220a:	431a      	orrs	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2241      	movs	r2, #65	@ 0x41
 8002214:	2120      	movs	r1, #32
 8002216:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2242      	movs	r2, #66	@ 0x42
 800221c:	2100      	movs	r1, #0
 800221e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2240      	movs	r2, #64	@ 0x40
 8002224:	2100      	movs	r1, #0
 8002226:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e007      	b.n	800223c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	2202      	movs	r2, #2
 8002234:	4013      	ands	r3, r2
 8002236:	2b02      	cmp	r3, #2
 8002238:	d1c5      	bne.n	80021c6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	0018      	movs	r0, r3
 800223e:	46bd      	mov	sp, r7
 8002240:	b004      	add	sp, #16
 8002242:	bd80      	pop	{r7, pc}

08002244 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002250:	e02f      	b.n	80022b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	68b9      	ldr	r1, [r7, #8]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	0018      	movs	r0, r3
 800225a:	f000 f837 	bl	80022cc <I2C_IsErrorOccurred>
 800225e:	1e03      	subs	r3, r0, #0
 8002260:	d001      	beq.n	8002266 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e02d      	b.n	80022c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002266:	f7ff f8ef 	bl	8001448 <HAL_GetTick>
 800226a:	0002      	movs	r2, r0
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	68ba      	ldr	r2, [r7, #8]
 8002272:	429a      	cmp	r2, r3
 8002274:	d302      	bcc.n	800227c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d11a      	bne.n	80022b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	699b      	ldr	r3, [r3, #24]
 8002282:	2220      	movs	r2, #32
 8002284:	4013      	ands	r3, r2
 8002286:	2b20      	cmp	r3, #32
 8002288:	d013      	beq.n	80022b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228e:	2220      	movs	r2, #32
 8002290:	431a      	orrs	r2, r3
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2241      	movs	r2, #65	@ 0x41
 800229a:	2120      	movs	r1, #32
 800229c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2242      	movs	r2, #66	@ 0x42
 80022a2:	2100      	movs	r1, #0
 80022a4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2240      	movs	r2, #64	@ 0x40
 80022aa:	2100      	movs	r1, #0
 80022ac:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e007      	b.n	80022c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	2220      	movs	r2, #32
 80022ba:	4013      	ands	r3, r2
 80022bc:	2b20      	cmp	r3, #32
 80022be:	d1c8      	bne.n	8002252 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	0018      	movs	r0, r3
 80022c4:	46bd      	mov	sp, r7
 80022c6:	b004      	add	sp, #16
 80022c8:	bd80      	pop	{r7, pc}
	...

080022cc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b08a      	sub	sp, #40	@ 0x28
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022d8:	2327      	movs	r3, #39	@ 0x27
 80022da:	18fb      	adds	r3, r7, r3
 80022dc:	2200      	movs	r2, #0
 80022de:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80022e8:	2300      	movs	r3, #0
 80022ea:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	2210      	movs	r2, #16
 80022f4:	4013      	ands	r3, r2
 80022f6:	d100      	bne.n	80022fa <I2C_IsErrorOccurred+0x2e>
 80022f8:	e079      	b.n	80023ee <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2210      	movs	r2, #16
 8002300:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002302:	e057      	b.n	80023b4 <I2C_IsErrorOccurred+0xe8>
 8002304:	2227      	movs	r2, #39	@ 0x27
 8002306:	18bb      	adds	r3, r7, r2
 8002308:	18ba      	adds	r2, r7, r2
 800230a:	7812      	ldrb	r2, [r2, #0]
 800230c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	3301      	adds	r3, #1
 8002312:	d04f      	beq.n	80023b4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002314:	f7ff f898 	bl	8001448 <HAL_GetTick>
 8002318:	0002      	movs	r2, r0
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	68ba      	ldr	r2, [r7, #8]
 8002320:	429a      	cmp	r2, r3
 8002322:	d302      	bcc.n	800232a <I2C_IsErrorOccurred+0x5e>
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d144      	bne.n	80023b4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	685a      	ldr	r2, [r3, #4]
 8002330:	2380      	movs	r3, #128	@ 0x80
 8002332:	01db      	lsls	r3, r3, #7
 8002334:	4013      	ands	r3, r2
 8002336:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002338:	2013      	movs	r0, #19
 800233a:	183b      	adds	r3, r7, r0
 800233c:	68fa      	ldr	r2, [r7, #12]
 800233e:	2142      	movs	r1, #66	@ 0x42
 8002340:	5c52      	ldrb	r2, [r2, r1]
 8002342:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	699a      	ldr	r2, [r3, #24]
 800234a:	2380      	movs	r3, #128	@ 0x80
 800234c:	021b      	lsls	r3, r3, #8
 800234e:	401a      	ands	r2, r3
 8002350:	2380      	movs	r3, #128	@ 0x80
 8002352:	021b      	lsls	r3, r3, #8
 8002354:	429a      	cmp	r2, r3
 8002356:	d126      	bne.n	80023a6 <I2C_IsErrorOccurred+0xda>
 8002358:	697a      	ldr	r2, [r7, #20]
 800235a:	2380      	movs	r3, #128	@ 0x80
 800235c:	01db      	lsls	r3, r3, #7
 800235e:	429a      	cmp	r2, r3
 8002360:	d021      	beq.n	80023a6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002362:	183b      	adds	r3, r7, r0
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	2b20      	cmp	r3, #32
 8002368:	d01d      	beq.n	80023a6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	685a      	ldr	r2, [r3, #4]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2180      	movs	r1, #128	@ 0x80
 8002376:	01c9      	lsls	r1, r1, #7
 8002378:	430a      	orrs	r2, r1
 800237a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800237c:	f7ff f864 	bl	8001448 <HAL_GetTick>
 8002380:	0003      	movs	r3, r0
 8002382:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002384:	e00f      	b.n	80023a6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002386:	f7ff f85f 	bl	8001448 <HAL_GetTick>
 800238a:	0002      	movs	r2, r0
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	2b19      	cmp	r3, #25
 8002392:	d908      	bls.n	80023a6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002394:	6a3b      	ldr	r3, [r7, #32]
 8002396:	2220      	movs	r2, #32
 8002398:	4313      	orrs	r3, r2
 800239a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800239c:	2327      	movs	r3, #39	@ 0x27
 800239e:	18fb      	adds	r3, r7, r3
 80023a0:	2201      	movs	r2, #1
 80023a2:	701a      	strb	r2, [r3, #0]

              break;
 80023a4:	e006      	b.n	80023b4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	2220      	movs	r2, #32
 80023ae:	4013      	ands	r3, r2
 80023b0:	2b20      	cmp	r3, #32
 80023b2:	d1e8      	bne.n	8002386 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	699b      	ldr	r3, [r3, #24]
 80023ba:	2220      	movs	r2, #32
 80023bc:	4013      	ands	r3, r2
 80023be:	2b20      	cmp	r3, #32
 80023c0:	d004      	beq.n	80023cc <I2C_IsErrorOccurred+0x100>
 80023c2:	2327      	movs	r3, #39	@ 0x27
 80023c4:	18fb      	adds	r3, r7, r3
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d09b      	beq.n	8002304 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80023cc:	2327      	movs	r3, #39	@ 0x27
 80023ce:	18fb      	adds	r3, r7, r3
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d103      	bne.n	80023de <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2220      	movs	r2, #32
 80023dc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80023de:	6a3b      	ldr	r3, [r7, #32]
 80023e0:	2204      	movs	r2, #4
 80023e2:	4313      	orrs	r3, r2
 80023e4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80023e6:	2327      	movs	r3, #39	@ 0x27
 80023e8:	18fb      	adds	r3, r7, r3
 80023ea:	2201      	movs	r2, #1
 80023ec:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	2380      	movs	r3, #128	@ 0x80
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	4013      	ands	r3, r2
 80023fe:	d00c      	beq.n	800241a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002400:	6a3b      	ldr	r3, [r7, #32]
 8002402:	2201      	movs	r2, #1
 8002404:	4313      	orrs	r3, r2
 8002406:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2280      	movs	r2, #128	@ 0x80
 800240e:	0052      	lsls	r2, r2, #1
 8002410:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002412:	2327      	movs	r3, #39	@ 0x27
 8002414:	18fb      	adds	r3, r7, r3
 8002416:	2201      	movs	r2, #1
 8002418:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	2380      	movs	r3, #128	@ 0x80
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	4013      	ands	r3, r2
 8002422:	d00c      	beq.n	800243e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002424:	6a3b      	ldr	r3, [r7, #32]
 8002426:	2208      	movs	r2, #8
 8002428:	4313      	orrs	r3, r2
 800242a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2280      	movs	r2, #128	@ 0x80
 8002432:	00d2      	lsls	r2, r2, #3
 8002434:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002436:	2327      	movs	r3, #39	@ 0x27
 8002438:	18fb      	adds	r3, r7, r3
 800243a:	2201      	movs	r2, #1
 800243c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	2380      	movs	r3, #128	@ 0x80
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	4013      	ands	r3, r2
 8002446:	d00c      	beq.n	8002462 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002448:	6a3b      	ldr	r3, [r7, #32]
 800244a:	2202      	movs	r2, #2
 800244c:	4313      	orrs	r3, r2
 800244e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2280      	movs	r2, #128	@ 0x80
 8002456:	0092      	lsls	r2, r2, #2
 8002458:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800245a:	2327      	movs	r3, #39	@ 0x27
 800245c:	18fb      	adds	r3, r7, r3
 800245e:	2201      	movs	r2, #1
 8002460:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002462:	2327      	movs	r3, #39	@ 0x27
 8002464:	18fb      	adds	r3, r7, r3
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d01d      	beq.n	80024a8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	0018      	movs	r0, r3
 8002470:	f7ff fe28 	bl	80020c4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	685a      	ldr	r2, [r3, #4]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	490e      	ldr	r1, [pc, #56]	@ (80024b8 <I2C_IsErrorOccurred+0x1ec>)
 8002480:	400a      	ands	r2, r1
 8002482:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002488:	6a3b      	ldr	r3, [r7, #32]
 800248a:	431a      	orrs	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2241      	movs	r2, #65	@ 0x41
 8002494:	2120      	movs	r1, #32
 8002496:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2242      	movs	r2, #66	@ 0x42
 800249c:	2100      	movs	r1, #0
 800249e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2240      	movs	r2, #64	@ 0x40
 80024a4:	2100      	movs	r1, #0
 80024a6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80024a8:	2327      	movs	r3, #39	@ 0x27
 80024aa:	18fb      	adds	r3, r7, r3
 80024ac:	781b      	ldrb	r3, [r3, #0]
}
 80024ae:	0018      	movs	r0, r3
 80024b0:	46bd      	mov	sp, r7
 80024b2:	b00a      	add	sp, #40	@ 0x28
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	46c0      	nop			@ (mov r8, r8)
 80024b8:	fe00e800 	.word	0xfe00e800

080024bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80024bc:	b590      	push	{r4, r7, lr}
 80024be:	b087      	sub	sp, #28
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	0008      	movs	r0, r1
 80024c6:	0011      	movs	r1, r2
 80024c8:	607b      	str	r3, [r7, #4]
 80024ca:	240a      	movs	r4, #10
 80024cc:	193b      	adds	r3, r7, r4
 80024ce:	1c02      	adds	r2, r0, #0
 80024d0:	801a      	strh	r2, [r3, #0]
 80024d2:	2009      	movs	r0, #9
 80024d4:	183b      	adds	r3, r7, r0
 80024d6:	1c0a      	adds	r2, r1, #0
 80024d8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80024da:	193b      	adds	r3, r7, r4
 80024dc:	881b      	ldrh	r3, [r3, #0]
 80024de:	059b      	lsls	r3, r3, #22
 80024e0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80024e2:	183b      	adds	r3, r7, r0
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	0419      	lsls	r1, r3, #16
 80024e8:	23ff      	movs	r3, #255	@ 0xff
 80024ea:	041b      	lsls	r3, r3, #16
 80024ec:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80024ee:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80024f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f6:	4313      	orrs	r3, r2
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	085b      	lsrs	r3, r3, #1
 80024fc:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002506:	0d51      	lsrs	r1, r2, #21
 8002508:	2280      	movs	r2, #128	@ 0x80
 800250a:	00d2      	lsls	r2, r2, #3
 800250c:	400a      	ands	r2, r1
 800250e:	4907      	ldr	r1, [pc, #28]	@ (800252c <I2C_TransferConfig+0x70>)
 8002510:	430a      	orrs	r2, r1
 8002512:	43d2      	mvns	r2, r2
 8002514:	401a      	ands	r2, r3
 8002516:	0011      	movs	r1, r2
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	697a      	ldr	r2, [r7, #20]
 800251e:	430a      	orrs	r2, r1
 8002520:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002522:	46c0      	nop			@ (mov r8, r8)
 8002524:	46bd      	mov	sp, r7
 8002526:	b007      	add	sp, #28
 8002528:	bd90      	pop	{r4, r7, pc}
 800252a:	46c0      	nop			@ (mov r8, r8)
 800252c:	03ff63ff 	.word	0x03ff63ff

08002530 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2241      	movs	r2, #65	@ 0x41
 800253e:	5c9b      	ldrb	r3, [r3, r2]
 8002540:	b2db      	uxtb	r3, r3
 8002542:	2b20      	cmp	r3, #32
 8002544:	d138      	bne.n	80025b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2240      	movs	r2, #64	@ 0x40
 800254a:	5c9b      	ldrb	r3, [r3, r2]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d101      	bne.n	8002554 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002550:	2302      	movs	r3, #2
 8002552:	e032      	b.n	80025ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2240      	movs	r2, #64	@ 0x40
 8002558:	2101      	movs	r1, #1
 800255a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2241      	movs	r2, #65	@ 0x41
 8002560:	2124      	movs	r1, #36	@ 0x24
 8002562:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2101      	movs	r1, #1
 8002570:	438a      	bics	r2, r1
 8002572:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4911      	ldr	r1, [pc, #68]	@ (80025c4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002580:	400a      	ands	r2, r1
 8002582:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	6819      	ldr	r1, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	683a      	ldr	r2, [r7, #0]
 8002590:	430a      	orrs	r2, r1
 8002592:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2101      	movs	r1, #1
 80025a0:	430a      	orrs	r2, r1
 80025a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2241      	movs	r2, #65	@ 0x41
 80025a8:	2120      	movs	r1, #32
 80025aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2240      	movs	r2, #64	@ 0x40
 80025b0:	2100      	movs	r1, #0
 80025b2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80025b4:	2300      	movs	r3, #0
 80025b6:	e000      	b.n	80025ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80025b8:	2302      	movs	r3, #2
  }
}
 80025ba:	0018      	movs	r0, r3
 80025bc:	46bd      	mov	sp, r7
 80025be:	b002      	add	sp, #8
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	46c0      	nop			@ (mov r8, r8)
 80025c4:	ffffefff 	.word	0xffffefff

080025c8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2241      	movs	r2, #65	@ 0x41
 80025d6:	5c9b      	ldrb	r3, [r3, r2]
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b20      	cmp	r3, #32
 80025dc:	d139      	bne.n	8002652 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2240      	movs	r2, #64	@ 0x40
 80025e2:	5c9b      	ldrb	r3, [r3, r2]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d101      	bne.n	80025ec <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80025e8:	2302      	movs	r3, #2
 80025ea:	e033      	b.n	8002654 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2240      	movs	r2, #64	@ 0x40
 80025f0:	2101      	movs	r1, #1
 80025f2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2241      	movs	r2, #65	@ 0x41
 80025f8:	2124      	movs	r1, #36	@ 0x24
 80025fa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2101      	movs	r1, #1
 8002608:	438a      	bics	r2, r1
 800260a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	4a11      	ldr	r2, [pc, #68]	@ (800265c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002618:	4013      	ands	r3, r2
 800261a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	021b      	lsls	r3, r3, #8
 8002620:	68fa      	ldr	r2, [r7, #12]
 8002622:	4313      	orrs	r3, r2
 8002624:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2101      	movs	r1, #1
 800263a:	430a      	orrs	r2, r1
 800263c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2241      	movs	r2, #65	@ 0x41
 8002642:	2120      	movs	r1, #32
 8002644:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2240      	movs	r2, #64	@ 0x40
 800264a:	2100      	movs	r1, #0
 800264c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800264e:	2300      	movs	r3, #0
 8002650:	e000      	b.n	8002654 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002652:	2302      	movs	r3, #2
  }
}
 8002654:	0018      	movs	r0, r3
 8002656:	46bd      	mov	sp, r7
 8002658:	b004      	add	sp, #16
 800265a:	bd80      	pop	{r7, pc}
 800265c:	fffff0ff 	.word	0xfffff0ff

08002660 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b088      	sub	sp, #32
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e301      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2201      	movs	r2, #1
 8002678:	4013      	ands	r3, r2
 800267a:	d100      	bne.n	800267e <HAL_RCC_OscConfig+0x1e>
 800267c:	e08d      	b.n	800279a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800267e:	4bc3      	ldr	r3, [pc, #780]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	220c      	movs	r2, #12
 8002684:	4013      	ands	r3, r2
 8002686:	2b04      	cmp	r3, #4
 8002688:	d00e      	beq.n	80026a8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800268a:	4bc0      	ldr	r3, [pc, #768]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	220c      	movs	r2, #12
 8002690:	4013      	ands	r3, r2
 8002692:	2b08      	cmp	r3, #8
 8002694:	d116      	bne.n	80026c4 <HAL_RCC_OscConfig+0x64>
 8002696:	4bbd      	ldr	r3, [pc, #756]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	2380      	movs	r3, #128	@ 0x80
 800269c:	025b      	lsls	r3, r3, #9
 800269e:	401a      	ands	r2, r3
 80026a0:	2380      	movs	r3, #128	@ 0x80
 80026a2:	025b      	lsls	r3, r3, #9
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d10d      	bne.n	80026c4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026a8:	4bb8      	ldr	r3, [pc, #736]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	2380      	movs	r3, #128	@ 0x80
 80026ae:	029b      	lsls	r3, r3, #10
 80026b0:	4013      	ands	r3, r2
 80026b2:	d100      	bne.n	80026b6 <HAL_RCC_OscConfig+0x56>
 80026b4:	e070      	b.n	8002798 <HAL_RCC_OscConfig+0x138>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d000      	beq.n	80026c0 <HAL_RCC_OscConfig+0x60>
 80026be:	e06b      	b.n	8002798 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e2d8      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d107      	bne.n	80026dc <HAL_RCC_OscConfig+0x7c>
 80026cc:	4baf      	ldr	r3, [pc, #700]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	4bae      	ldr	r3, [pc, #696]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80026d2:	2180      	movs	r1, #128	@ 0x80
 80026d4:	0249      	lsls	r1, r1, #9
 80026d6:	430a      	orrs	r2, r1
 80026d8:	601a      	str	r2, [r3, #0]
 80026da:	e02f      	b.n	800273c <HAL_RCC_OscConfig+0xdc>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d10c      	bne.n	80026fe <HAL_RCC_OscConfig+0x9e>
 80026e4:	4ba9      	ldr	r3, [pc, #676]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	4ba8      	ldr	r3, [pc, #672]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80026ea:	49a9      	ldr	r1, [pc, #676]	@ (8002990 <HAL_RCC_OscConfig+0x330>)
 80026ec:	400a      	ands	r2, r1
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	4ba6      	ldr	r3, [pc, #664]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	4ba5      	ldr	r3, [pc, #660]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80026f6:	49a7      	ldr	r1, [pc, #668]	@ (8002994 <HAL_RCC_OscConfig+0x334>)
 80026f8:	400a      	ands	r2, r1
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	e01e      	b.n	800273c <HAL_RCC_OscConfig+0xdc>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	2b05      	cmp	r3, #5
 8002704:	d10e      	bne.n	8002724 <HAL_RCC_OscConfig+0xc4>
 8002706:	4ba1      	ldr	r3, [pc, #644]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	4ba0      	ldr	r3, [pc, #640]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 800270c:	2180      	movs	r1, #128	@ 0x80
 800270e:	02c9      	lsls	r1, r1, #11
 8002710:	430a      	orrs	r2, r1
 8002712:	601a      	str	r2, [r3, #0]
 8002714:	4b9d      	ldr	r3, [pc, #628]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	4b9c      	ldr	r3, [pc, #624]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 800271a:	2180      	movs	r1, #128	@ 0x80
 800271c:	0249      	lsls	r1, r1, #9
 800271e:	430a      	orrs	r2, r1
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	e00b      	b.n	800273c <HAL_RCC_OscConfig+0xdc>
 8002724:	4b99      	ldr	r3, [pc, #612]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	4b98      	ldr	r3, [pc, #608]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 800272a:	4999      	ldr	r1, [pc, #612]	@ (8002990 <HAL_RCC_OscConfig+0x330>)
 800272c:	400a      	ands	r2, r1
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	4b96      	ldr	r3, [pc, #600]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	4b95      	ldr	r3, [pc, #596]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002736:	4997      	ldr	r1, [pc, #604]	@ (8002994 <HAL_RCC_OscConfig+0x334>)
 8002738:	400a      	ands	r2, r1
 800273a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d014      	beq.n	800276e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002744:	f7fe fe80 	bl	8001448 <HAL_GetTick>
 8002748:	0003      	movs	r3, r0
 800274a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800274c:	e008      	b.n	8002760 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800274e:	f7fe fe7b 	bl	8001448 <HAL_GetTick>
 8002752:	0002      	movs	r2, r0
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b64      	cmp	r3, #100	@ 0x64
 800275a:	d901      	bls.n	8002760 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e28a      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002760:	4b8a      	ldr	r3, [pc, #552]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	2380      	movs	r3, #128	@ 0x80
 8002766:	029b      	lsls	r3, r3, #10
 8002768:	4013      	ands	r3, r2
 800276a:	d0f0      	beq.n	800274e <HAL_RCC_OscConfig+0xee>
 800276c:	e015      	b.n	800279a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276e:	f7fe fe6b 	bl	8001448 <HAL_GetTick>
 8002772:	0003      	movs	r3, r0
 8002774:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002778:	f7fe fe66 	bl	8001448 <HAL_GetTick>
 800277c:	0002      	movs	r2, r0
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b64      	cmp	r3, #100	@ 0x64
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e275      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800278a:	4b80      	ldr	r3, [pc, #512]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	2380      	movs	r3, #128	@ 0x80
 8002790:	029b      	lsls	r3, r3, #10
 8002792:	4013      	ands	r3, r2
 8002794:	d1f0      	bne.n	8002778 <HAL_RCC_OscConfig+0x118>
 8002796:	e000      	b.n	800279a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002798:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2202      	movs	r2, #2
 80027a0:	4013      	ands	r3, r2
 80027a2:	d100      	bne.n	80027a6 <HAL_RCC_OscConfig+0x146>
 80027a4:	e069      	b.n	800287a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027a6:	4b79      	ldr	r3, [pc, #484]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	220c      	movs	r2, #12
 80027ac:	4013      	ands	r3, r2
 80027ae:	d00b      	beq.n	80027c8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027b0:	4b76      	ldr	r3, [pc, #472]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	220c      	movs	r2, #12
 80027b6:	4013      	ands	r3, r2
 80027b8:	2b08      	cmp	r3, #8
 80027ba:	d11c      	bne.n	80027f6 <HAL_RCC_OscConfig+0x196>
 80027bc:	4b73      	ldr	r3, [pc, #460]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80027be:	685a      	ldr	r2, [r3, #4]
 80027c0:	2380      	movs	r3, #128	@ 0x80
 80027c2:	025b      	lsls	r3, r3, #9
 80027c4:	4013      	ands	r3, r2
 80027c6:	d116      	bne.n	80027f6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027c8:	4b70      	ldr	r3, [pc, #448]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2202      	movs	r2, #2
 80027ce:	4013      	ands	r3, r2
 80027d0:	d005      	beq.n	80027de <HAL_RCC_OscConfig+0x17e>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d001      	beq.n	80027de <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e24b      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027de:	4b6b      	ldr	r3, [pc, #428]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	22f8      	movs	r2, #248	@ 0xf8
 80027e4:	4393      	bics	r3, r2
 80027e6:	0019      	movs	r1, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	691b      	ldr	r3, [r3, #16]
 80027ec:	00da      	lsls	r2, r3, #3
 80027ee:	4b67      	ldr	r3, [pc, #412]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80027f0:	430a      	orrs	r2, r1
 80027f2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027f4:	e041      	b.n	800287a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d024      	beq.n	8002848 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027fe:	4b63      	ldr	r3, [pc, #396]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	4b62      	ldr	r3, [pc, #392]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002804:	2101      	movs	r1, #1
 8002806:	430a      	orrs	r2, r1
 8002808:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800280a:	f7fe fe1d 	bl	8001448 <HAL_GetTick>
 800280e:	0003      	movs	r3, r0
 8002810:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002814:	f7fe fe18 	bl	8001448 <HAL_GetTick>
 8002818:	0002      	movs	r2, r0
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e227      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002826:	4b59      	ldr	r3, [pc, #356]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	2202      	movs	r2, #2
 800282c:	4013      	ands	r3, r2
 800282e:	d0f1      	beq.n	8002814 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002830:	4b56      	ldr	r3, [pc, #344]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	22f8      	movs	r2, #248	@ 0xf8
 8002836:	4393      	bics	r3, r2
 8002838:	0019      	movs	r1, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	00da      	lsls	r2, r3, #3
 8002840:	4b52      	ldr	r3, [pc, #328]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002842:	430a      	orrs	r2, r1
 8002844:	601a      	str	r2, [r3, #0]
 8002846:	e018      	b.n	800287a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002848:	4b50      	ldr	r3, [pc, #320]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	4b4f      	ldr	r3, [pc, #316]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 800284e:	2101      	movs	r1, #1
 8002850:	438a      	bics	r2, r1
 8002852:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002854:	f7fe fdf8 	bl	8001448 <HAL_GetTick>
 8002858:	0003      	movs	r3, r0
 800285a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800285c:	e008      	b.n	8002870 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800285e:	f7fe fdf3 	bl	8001448 <HAL_GetTick>
 8002862:	0002      	movs	r2, r0
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	2b02      	cmp	r3, #2
 800286a:	d901      	bls.n	8002870 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800286c:	2303      	movs	r3, #3
 800286e:	e202      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002870:	4b46      	ldr	r3, [pc, #280]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2202      	movs	r2, #2
 8002876:	4013      	ands	r3, r2
 8002878:	d1f1      	bne.n	800285e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2208      	movs	r2, #8
 8002880:	4013      	ands	r3, r2
 8002882:	d036      	beq.n	80028f2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	69db      	ldr	r3, [r3, #28]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d019      	beq.n	80028c0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800288c:	4b3f      	ldr	r3, [pc, #252]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 800288e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002890:	4b3e      	ldr	r3, [pc, #248]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002892:	2101      	movs	r1, #1
 8002894:	430a      	orrs	r2, r1
 8002896:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002898:	f7fe fdd6 	bl	8001448 <HAL_GetTick>
 800289c:	0003      	movs	r3, r0
 800289e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028a0:	e008      	b.n	80028b4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028a2:	f7fe fdd1 	bl	8001448 <HAL_GetTick>
 80028a6:	0002      	movs	r2, r0
 80028a8:	69bb      	ldr	r3, [r7, #24]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d901      	bls.n	80028b4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	e1e0      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028b4:	4b35      	ldr	r3, [pc, #212]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80028b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b8:	2202      	movs	r2, #2
 80028ba:	4013      	ands	r3, r2
 80028bc:	d0f1      	beq.n	80028a2 <HAL_RCC_OscConfig+0x242>
 80028be:	e018      	b.n	80028f2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028c0:	4b32      	ldr	r3, [pc, #200]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80028c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028c4:	4b31      	ldr	r3, [pc, #196]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80028c6:	2101      	movs	r1, #1
 80028c8:	438a      	bics	r2, r1
 80028ca:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028cc:	f7fe fdbc 	bl	8001448 <HAL_GetTick>
 80028d0:	0003      	movs	r3, r0
 80028d2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028d4:	e008      	b.n	80028e8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028d6:	f7fe fdb7 	bl	8001448 <HAL_GetTick>
 80028da:	0002      	movs	r2, r0
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d901      	bls.n	80028e8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80028e4:	2303      	movs	r3, #3
 80028e6:	e1c6      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028e8:	4b28      	ldr	r3, [pc, #160]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 80028ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ec:	2202      	movs	r2, #2
 80028ee:	4013      	ands	r3, r2
 80028f0:	d1f1      	bne.n	80028d6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2204      	movs	r2, #4
 80028f8:	4013      	ands	r3, r2
 80028fa:	d100      	bne.n	80028fe <HAL_RCC_OscConfig+0x29e>
 80028fc:	e0b4      	b.n	8002a68 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028fe:	201f      	movs	r0, #31
 8002900:	183b      	adds	r3, r7, r0
 8002902:	2200      	movs	r2, #0
 8002904:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002906:	4b21      	ldr	r3, [pc, #132]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002908:	69da      	ldr	r2, [r3, #28]
 800290a:	2380      	movs	r3, #128	@ 0x80
 800290c:	055b      	lsls	r3, r3, #21
 800290e:	4013      	ands	r3, r2
 8002910:	d110      	bne.n	8002934 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002912:	4b1e      	ldr	r3, [pc, #120]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002914:	69da      	ldr	r2, [r3, #28]
 8002916:	4b1d      	ldr	r3, [pc, #116]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002918:	2180      	movs	r1, #128	@ 0x80
 800291a:	0549      	lsls	r1, r1, #21
 800291c:	430a      	orrs	r2, r1
 800291e:	61da      	str	r2, [r3, #28]
 8002920:	4b1a      	ldr	r3, [pc, #104]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002922:	69da      	ldr	r2, [r3, #28]
 8002924:	2380      	movs	r3, #128	@ 0x80
 8002926:	055b      	lsls	r3, r3, #21
 8002928:	4013      	ands	r3, r2
 800292a:	60fb      	str	r3, [r7, #12]
 800292c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800292e:	183b      	adds	r3, r7, r0
 8002930:	2201      	movs	r2, #1
 8002932:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002934:	4b18      	ldr	r3, [pc, #96]	@ (8002998 <HAL_RCC_OscConfig+0x338>)
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	2380      	movs	r3, #128	@ 0x80
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	4013      	ands	r3, r2
 800293e:	d11a      	bne.n	8002976 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002940:	4b15      	ldr	r3, [pc, #84]	@ (8002998 <HAL_RCC_OscConfig+0x338>)
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	4b14      	ldr	r3, [pc, #80]	@ (8002998 <HAL_RCC_OscConfig+0x338>)
 8002946:	2180      	movs	r1, #128	@ 0x80
 8002948:	0049      	lsls	r1, r1, #1
 800294a:	430a      	orrs	r2, r1
 800294c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800294e:	f7fe fd7b 	bl	8001448 <HAL_GetTick>
 8002952:	0003      	movs	r3, r0
 8002954:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002958:	f7fe fd76 	bl	8001448 <HAL_GetTick>
 800295c:	0002      	movs	r2, r0
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b64      	cmp	r3, #100	@ 0x64
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e185      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800296a:	4b0b      	ldr	r3, [pc, #44]	@ (8002998 <HAL_RCC_OscConfig+0x338>)
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	2380      	movs	r3, #128	@ 0x80
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	4013      	ands	r3, r2
 8002974:	d0f0      	beq.n	8002958 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d10e      	bne.n	800299c <HAL_RCC_OscConfig+0x33c>
 800297e:	4b03      	ldr	r3, [pc, #12]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002980:	6a1a      	ldr	r2, [r3, #32]
 8002982:	4b02      	ldr	r3, [pc, #8]	@ (800298c <HAL_RCC_OscConfig+0x32c>)
 8002984:	2101      	movs	r1, #1
 8002986:	430a      	orrs	r2, r1
 8002988:	621a      	str	r2, [r3, #32]
 800298a:	e035      	b.n	80029f8 <HAL_RCC_OscConfig+0x398>
 800298c:	40021000 	.word	0x40021000
 8002990:	fffeffff 	.word	0xfffeffff
 8002994:	fffbffff 	.word	0xfffbffff
 8002998:	40007000 	.word	0x40007000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d10c      	bne.n	80029be <HAL_RCC_OscConfig+0x35e>
 80029a4:	4bb6      	ldr	r3, [pc, #728]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 80029a6:	6a1a      	ldr	r2, [r3, #32]
 80029a8:	4bb5      	ldr	r3, [pc, #724]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 80029aa:	2101      	movs	r1, #1
 80029ac:	438a      	bics	r2, r1
 80029ae:	621a      	str	r2, [r3, #32]
 80029b0:	4bb3      	ldr	r3, [pc, #716]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 80029b2:	6a1a      	ldr	r2, [r3, #32]
 80029b4:	4bb2      	ldr	r3, [pc, #712]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 80029b6:	2104      	movs	r1, #4
 80029b8:	438a      	bics	r2, r1
 80029ba:	621a      	str	r2, [r3, #32]
 80029bc:	e01c      	b.n	80029f8 <HAL_RCC_OscConfig+0x398>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	2b05      	cmp	r3, #5
 80029c4:	d10c      	bne.n	80029e0 <HAL_RCC_OscConfig+0x380>
 80029c6:	4bae      	ldr	r3, [pc, #696]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 80029c8:	6a1a      	ldr	r2, [r3, #32]
 80029ca:	4bad      	ldr	r3, [pc, #692]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 80029cc:	2104      	movs	r1, #4
 80029ce:	430a      	orrs	r2, r1
 80029d0:	621a      	str	r2, [r3, #32]
 80029d2:	4bab      	ldr	r3, [pc, #684]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 80029d4:	6a1a      	ldr	r2, [r3, #32]
 80029d6:	4baa      	ldr	r3, [pc, #680]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 80029d8:	2101      	movs	r1, #1
 80029da:	430a      	orrs	r2, r1
 80029dc:	621a      	str	r2, [r3, #32]
 80029de:	e00b      	b.n	80029f8 <HAL_RCC_OscConfig+0x398>
 80029e0:	4ba7      	ldr	r3, [pc, #668]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 80029e2:	6a1a      	ldr	r2, [r3, #32]
 80029e4:	4ba6      	ldr	r3, [pc, #664]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 80029e6:	2101      	movs	r1, #1
 80029e8:	438a      	bics	r2, r1
 80029ea:	621a      	str	r2, [r3, #32]
 80029ec:	4ba4      	ldr	r3, [pc, #656]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 80029ee:	6a1a      	ldr	r2, [r3, #32]
 80029f0:	4ba3      	ldr	r3, [pc, #652]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 80029f2:	2104      	movs	r1, #4
 80029f4:	438a      	bics	r2, r1
 80029f6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d014      	beq.n	8002a2a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a00:	f7fe fd22 	bl	8001448 <HAL_GetTick>
 8002a04:	0003      	movs	r3, r0
 8002a06:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a08:	e009      	b.n	8002a1e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a0a:	f7fe fd1d 	bl	8001448 <HAL_GetTick>
 8002a0e:	0002      	movs	r2, r0
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	4a9b      	ldr	r2, [pc, #620]	@ (8002c84 <HAL_RCC_OscConfig+0x624>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e12b      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a1e:	4b98      	ldr	r3, [pc, #608]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002a20:	6a1b      	ldr	r3, [r3, #32]
 8002a22:	2202      	movs	r2, #2
 8002a24:	4013      	ands	r3, r2
 8002a26:	d0f0      	beq.n	8002a0a <HAL_RCC_OscConfig+0x3aa>
 8002a28:	e013      	b.n	8002a52 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a2a:	f7fe fd0d 	bl	8001448 <HAL_GetTick>
 8002a2e:	0003      	movs	r3, r0
 8002a30:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a32:	e009      	b.n	8002a48 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a34:	f7fe fd08 	bl	8001448 <HAL_GetTick>
 8002a38:	0002      	movs	r2, r0
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	4a91      	ldr	r2, [pc, #580]	@ (8002c84 <HAL_RCC_OscConfig+0x624>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d901      	bls.n	8002a48 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e116      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a48:	4b8d      	ldr	r3, [pc, #564]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002a4a:	6a1b      	ldr	r3, [r3, #32]
 8002a4c:	2202      	movs	r2, #2
 8002a4e:	4013      	ands	r3, r2
 8002a50:	d1f0      	bne.n	8002a34 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a52:	231f      	movs	r3, #31
 8002a54:	18fb      	adds	r3, r7, r3
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d105      	bne.n	8002a68 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a5c:	4b88      	ldr	r3, [pc, #544]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002a5e:	69da      	ldr	r2, [r3, #28]
 8002a60:	4b87      	ldr	r3, [pc, #540]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002a62:	4989      	ldr	r1, [pc, #548]	@ (8002c88 <HAL_RCC_OscConfig+0x628>)
 8002a64:	400a      	ands	r2, r1
 8002a66:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2210      	movs	r2, #16
 8002a6e:	4013      	ands	r3, r2
 8002a70:	d063      	beq.n	8002b3a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d12a      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002a7a:	4b81      	ldr	r3, [pc, #516]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002a7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a7e:	4b80      	ldr	r3, [pc, #512]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002a80:	2104      	movs	r1, #4
 8002a82:	430a      	orrs	r2, r1
 8002a84:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002a86:	4b7e      	ldr	r3, [pc, #504]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002a88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a8a:	4b7d      	ldr	r3, [pc, #500]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a92:	f7fe fcd9 	bl	8001448 <HAL_GetTick>
 8002a96:	0003      	movs	r3, r0
 8002a98:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002a9c:	f7fe fcd4 	bl	8001448 <HAL_GetTick>
 8002aa0:	0002      	movs	r2, r0
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e0e3      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002aae:	4b74      	ldr	r3, [pc, #464]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	d0f1      	beq.n	8002a9c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002ab8:	4b71      	ldr	r3, [pc, #452]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002aba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002abc:	22f8      	movs	r2, #248	@ 0xf8
 8002abe:	4393      	bics	r3, r2
 8002ac0:	0019      	movs	r1, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	00da      	lsls	r2, r3, #3
 8002ac8:	4b6d      	ldr	r3, [pc, #436]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002aca:	430a      	orrs	r2, r1
 8002acc:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ace:	e034      	b.n	8002b3a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	695b      	ldr	r3, [r3, #20]
 8002ad4:	3305      	adds	r3, #5
 8002ad6:	d111      	bne.n	8002afc <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002ad8:	4b69      	ldr	r3, [pc, #420]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002ada:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002adc:	4b68      	ldr	r3, [pc, #416]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002ade:	2104      	movs	r1, #4
 8002ae0:	438a      	bics	r2, r1
 8002ae2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002ae4:	4b66      	ldr	r3, [pc, #408]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002ae6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ae8:	22f8      	movs	r2, #248	@ 0xf8
 8002aea:	4393      	bics	r3, r2
 8002aec:	0019      	movs	r1, r3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	699b      	ldr	r3, [r3, #24]
 8002af2:	00da      	lsls	r2, r3, #3
 8002af4:	4b62      	ldr	r3, [pc, #392]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002af6:	430a      	orrs	r2, r1
 8002af8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002afa:	e01e      	b.n	8002b3a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002afc:	4b60      	ldr	r3, [pc, #384]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002afe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b00:	4b5f      	ldr	r3, [pc, #380]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002b02:	2104      	movs	r1, #4
 8002b04:	430a      	orrs	r2, r1
 8002b06:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002b08:	4b5d      	ldr	r3, [pc, #372]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002b0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b0c:	4b5c      	ldr	r3, [pc, #368]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002b0e:	2101      	movs	r1, #1
 8002b10:	438a      	bics	r2, r1
 8002b12:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b14:	f7fe fc98 	bl	8001448 <HAL_GetTick>
 8002b18:	0003      	movs	r3, r0
 8002b1a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002b1e:	f7fe fc93 	bl	8001448 <HAL_GetTick>
 8002b22:	0002      	movs	r2, r0
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e0a2      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002b30:	4b53      	ldr	r3, [pc, #332]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002b32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b34:	2202      	movs	r2, #2
 8002b36:	4013      	ands	r3, r2
 8002b38:	d1f1      	bne.n	8002b1e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a1b      	ldr	r3, [r3, #32]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d100      	bne.n	8002b44 <HAL_RCC_OscConfig+0x4e4>
 8002b42:	e097      	b.n	8002c74 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b44:	4b4e      	ldr	r3, [pc, #312]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	220c      	movs	r2, #12
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b08      	cmp	r3, #8
 8002b4e:	d100      	bne.n	8002b52 <HAL_RCC_OscConfig+0x4f2>
 8002b50:	e06b      	b.n	8002c2a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a1b      	ldr	r3, [r3, #32]
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d14c      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b5a:	4b49      	ldr	r3, [pc, #292]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	4b48      	ldr	r3, [pc, #288]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002b60:	494a      	ldr	r1, [pc, #296]	@ (8002c8c <HAL_RCC_OscConfig+0x62c>)
 8002b62:	400a      	ands	r2, r1
 8002b64:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b66:	f7fe fc6f 	bl	8001448 <HAL_GetTick>
 8002b6a:	0003      	movs	r3, r0
 8002b6c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b6e:	e008      	b.n	8002b82 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b70:	f7fe fc6a 	bl	8001448 <HAL_GetTick>
 8002b74:	0002      	movs	r2, r0
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e079      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b82:	4b3f      	ldr	r3, [pc, #252]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	2380      	movs	r3, #128	@ 0x80
 8002b88:	049b      	lsls	r3, r3, #18
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	d1f0      	bne.n	8002b70 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b8e:	4b3c      	ldr	r3, [pc, #240]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b92:	220f      	movs	r2, #15
 8002b94:	4393      	bics	r3, r2
 8002b96:	0019      	movs	r1, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b9c:	4b38      	ldr	r3, [pc, #224]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002ba2:	4b37      	ldr	r3, [pc, #220]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	4a3a      	ldr	r2, [pc, #232]	@ (8002c90 <HAL_RCC_OscConfig+0x630>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	0019      	movs	r1, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	4b32      	ldr	r3, [pc, #200]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bbc:	4b30      	ldr	r3, [pc, #192]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	4b2f      	ldr	r3, [pc, #188]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002bc2:	2180      	movs	r1, #128	@ 0x80
 8002bc4:	0449      	lsls	r1, r1, #17
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bca:	f7fe fc3d 	bl	8001448 <HAL_GetTick>
 8002bce:	0003      	movs	r3, r0
 8002bd0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bd2:	e008      	b.n	8002be6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bd4:	f7fe fc38 	bl	8001448 <HAL_GetTick>
 8002bd8:	0002      	movs	r2, r0
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e047      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002be6:	4b26      	ldr	r3, [pc, #152]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	2380      	movs	r3, #128	@ 0x80
 8002bec:	049b      	lsls	r3, r3, #18
 8002bee:	4013      	ands	r3, r2
 8002bf0:	d0f0      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x574>
 8002bf2:	e03f      	b.n	8002c74 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bf4:	4b22      	ldr	r3, [pc, #136]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	4b21      	ldr	r3, [pc, #132]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002bfa:	4924      	ldr	r1, [pc, #144]	@ (8002c8c <HAL_RCC_OscConfig+0x62c>)
 8002bfc:	400a      	ands	r2, r1
 8002bfe:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c00:	f7fe fc22 	bl	8001448 <HAL_GetTick>
 8002c04:	0003      	movs	r3, r0
 8002c06:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c08:	e008      	b.n	8002c1c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c0a:	f7fe fc1d 	bl	8001448 <HAL_GetTick>
 8002c0e:	0002      	movs	r2, r0
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d901      	bls.n	8002c1c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e02c      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c1c:	4b18      	ldr	r3, [pc, #96]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	2380      	movs	r3, #128	@ 0x80
 8002c22:	049b      	lsls	r3, r3, #18
 8002c24:	4013      	ands	r3, r2
 8002c26:	d1f0      	bne.n	8002c0a <HAL_RCC_OscConfig+0x5aa>
 8002c28:	e024      	b.n	8002c74 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d101      	bne.n	8002c36 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e01f      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002c36:	4b12      	ldr	r3, [pc, #72]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002c3c:	4b10      	ldr	r3, [pc, #64]	@ (8002c80 <HAL_RCC_OscConfig+0x620>)
 8002c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c40:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	2380      	movs	r3, #128	@ 0x80
 8002c46:	025b      	lsls	r3, r3, #9
 8002c48:	401a      	ands	r2, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d10e      	bne.n	8002c70 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	220f      	movs	r2, #15
 8002c56:	401a      	ands	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d107      	bne.n	8002c70 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	23f0      	movs	r3, #240	@ 0xf0
 8002c64:	039b      	lsls	r3, r3, #14
 8002c66:	401a      	ands	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d001      	beq.n	8002c74 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e000      	b.n	8002c76 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	0018      	movs	r0, r3
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	b008      	add	sp, #32
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	46c0      	nop			@ (mov r8, r8)
 8002c80:	40021000 	.word	0x40021000
 8002c84:	00001388 	.word	0x00001388
 8002c88:	efffffff 	.word	0xefffffff
 8002c8c:	feffffff 	.word	0xfeffffff
 8002c90:	ffc2ffff 	.word	0xffc2ffff

08002c94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e0b3      	b.n	8002e10 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ca8:	4b5b      	ldr	r3, [pc, #364]	@ (8002e18 <HAL_RCC_ClockConfig+0x184>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2201      	movs	r2, #1
 8002cae:	4013      	ands	r3, r2
 8002cb0:	683a      	ldr	r2, [r7, #0]
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d911      	bls.n	8002cda <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cb6:	4b58      	ldr	r3, [pc, #352]	@ (8002e18 <HAL_RCC_ClockConfig+0x184>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	4393      	bics	r3, r2
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	4b55      	ldr	r3, [pc, #340]	@ (8002e18 <HAL_RCC_ClockConfig+0x184>)
 8002cc2:	683a      	ldr	r2, [r7, #0]
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cc8:	4b53      	ldr	r3, [pc, #332]	@ (8002e18 <HAL_RCC_ClockConfig+0x184>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	4013      	ands	r3, r2
 8002cd0:	683a      	ldr	r2, [r7, #0]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d001      	beq.n	8002cda <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e09a      	b.n	8002e10 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2202      	movs	r2, #2
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	d015      	beq.n	8002d10 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2204      	movs	r2, #4
 8002cea:	4013      	ands	r3, r2
 8002cec:	d006      	beq.n	8002cfc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002cee:	4b4b      	ldr	r3, [pc, #300]	@ (8002e1c <HAL_RCC_ClockConfig+0x188>)
 8002cf0:	685a      	ldr	r2, [r3, #4]
 8002cf2:	4b4a      	ldr	r3, [pc, #296]	@ (8002e1c <HAL_RCC_ClockConfig+0x188>)
 8002cf4:	21e0      	movs	r1, #224	@ 0xe0
 8002cf6:	00c9      	lsls	r1, r1, #3
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cfc:	4b47      	ldr	r3, [pc, #284]	@ (8002e1c <HAL_RCC_ClockConfig+0x188>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	22f0      	movs	r2, #240	@ 0xf0
 8002d02:	4393      	bics	r3, r2
 8002d04:	0019      	movs	r1, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	689a      	ldr	r2, [r3, #8]
 8002d0a:	4b44      	ldr	r3, [pc, #272]	@ (8002e1c <HAL_RCC_ClockConfig+0x188>)
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2201      	movs	r2, #1
 8002d16:	4013      	ands	r3, r2
 8002d18:	d040      	beq.n	8002d9c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d107      	bne.n	8002d32 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d22:	4b3e      	ldr	r3, [pc, #248]	@ (8002e1c <HAL_RCC_ClockConfig+0x188>)
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	2380      	movs	r3, #128	@ 0x80
 8002d28:	029b      	lsls	r3, r3, #10
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	d114      	bne.n	8002d58 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e06e      	b.n	8002e10 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d107      	bne.n	8002d4a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d3a:	4b38      	ldr	r3, [pc, #224]	@ (8002e1c <HAL_RCC_ClockConfig+0x188>)
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	2380      	movs	r3, #128	@ 0x80
 8002d40:	049b      	lsls	r3, r3, #18
 8002d42:	4013      	ands	r3, r2
 8002d44:	d108      	bne.n	8002d58 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e062      	b.n	8002e10 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d4a:	4b34      	ldr	r3, [pc, #208]	@ (8002e1c <HAL_RCC_ClockConfig+0x188>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2202      	movs	r2, #2
 8002d50:	4013      	ands	r3, r2
 8002d52:	d101      	bne.n	8002d58 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e05b      	b.n	8002e10 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d58:	4b30      	ldr	r3, [pc, #192]	@ (8002e1c <HAL_RCC_ClockConfig+0x188>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2203      	movs	r2, #3
 8002d5e:	4393      	bics	r3, r2
 8002d60:	0019      	movs	r1, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685a      	ldr	r2, [r3, #4]
 8002d66:	4b2d      	ldr	r3, [pc, #180]	@ (8002e1c <HAL_RCC_ClockConfig+0x188>)
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d6c:	f7fe fb6c 	bl	8001448 <HAL_GetTick>
 8002d70:	0003      	movs	r3, r0
 8002d72:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d74:	e009      	b.n	8002d8a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d76:	f7fe fb67 	bl	8001448 <HAL_GetTick>
 8002d7a:	0002      	movs	r2, r0
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	4a27      	ldr	r2, [pc, #156]	@ (8002e20 <HAL_RCC_ClockConfig+0x18c>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e042      	b.n	8002e10 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d8a:	4b24      	ldr	r3, [pc, #144]	@ (8002e1c <HAL_RCC_ClockConfig+0x188>)
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	220c      	movs	r2, #12
 8002d90:	401a      	ands	r2, r3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d1ec      	bne.n	8002d76 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d9c:	4b1e      	ldr	r3, [pc, #120]	@ (8002e18 <HAL_RCC_ClockConfig+0x184>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2201      	movs	r2, #1
 8002da2:	4013      	ands	r3, r2
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d211      	bcs.n	8002dce <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002daa:	4b1b      	ldr	r3, [pc, #108]	@ (8002e18 <HAL_RCC_ClockConfig+0x184>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2201      	movs	r2, #1
 8002db0:	4393      	bics	r3, r2
 8002db2:	0019      	movs	r1, r3
 8002db4:	4b18      	ldr	r3, [pc, #96]	@ (8002e18 <HAL_RCC_ClockConfig+0x184>)
 8002db6:	683a      	ldr	r2, [r7, #0]
 8002db8:	430a      	orrs	r2, r1
 8002dba:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dbc:	4b16      	ldr	r3, [pc, #88]	@ (8002e18 <HAL_RCC_ClockConfig+0x184>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	683a      	ldr	r2, [r7, #0]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d001      	beq.n	8002dce <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e020      	b.n	8002e10 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2204      	movs	r2, #4
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	d009      	beq.n	8002dec <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002dd8:	4b10      	ldr	r3, [pc, #64]	@ (8002e1c <HAL_RCC_ClockConfig+0x188>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	4a11      	ldr	r2, [pc, #68]	@ (8002e24 <HAL_RCC_ClockConfig+0x190>)
 8002dde:	4013      	ands	r3, r2
 8002de0:	0019      	movs	r1, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	68da      	ldr	r2, [r3, #12]
 8002de6:	4b0d      	ldr	r3, [pc, #52]	@ (8002e1c <HAL_RCC_ClockConfig+0x188>)
 8002de8:	430a      	orrs	r2, r1
 8002dea:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002dec:	f000 f820 	bl	8002e30 <HAL_RCC_GetSysClockFreq>
 8002df0:	0001      	movs	r1, r0
 8002df2:	4b0a      	ldr	r3, [pc, #40]	@ (8002e1c <HAL_RCC_ClockConfig+0x188>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	091b      	lsrs	r3, r3, #4
 8002df8:	220f      	movs	r2, #15
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	4a0a      	ldr	r2, [pc, #40]	@ (8002e28 <HAL_RCC_ClockConfig+0x194>)
 8002dfe:	5cd3      	ldrb	r3, [r2, r3]
 8002e00:	000a      	movs	r2, r1
 8002e02:	40da      	lsrs	r2, r3
 8002e04:	4b09      	ldr	r3, [pc, #36]	@ (8002e2c <HAL_RCC_ClockConfig+0x198>)
 8002e06:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002e08:	2000      	movs	r0, #0
 8002e0a:	f7fe fad7 	bl	80013bc <HAL_InitTick>
  
  return HAL_OK;
 8002e0e:	2300      	movs	r3, #0
}
 8002e10:	0018      	movs	r0, r3
 8002e12:	46bd      	mov	sp, r7
 8002e14:	b004      	add	sp, #16
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40022000 	.word	0x40022000
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	00001388 	.word	0x00001388
 8002e24:	fffff8ff 	.word	0xfffff8ff
 8002e28:	08005954 	.word	0x08005954
 8002e2c:	20000000 	.word	0x20000000

08002e30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e36:	2300      	movs	r3, #0
 8002e38:	60fb      	str	r3, [r7, #12]
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	60bb      	str	r3, [r7, #8]
 8002e3e:	2300      	movs	r3, #0
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	2300      	movs	r3, #0
 8002e44:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e46:	2300      	movs	r3, #0
 8002e48:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002e4a:	4b20      	ldr	r3, [pc, #128]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	220c      	movs	r2, #12
 8002e54:	4013      	ands	r3, r2
 8002e56:	2b04      	cmp	r3, #4
 8002e58:	d002      	beq.n	8002e60 <HAL_RCC_GetSysClockFreq+0x30>
 8002e5a:	2b08      	cmp	r3, #8
 8002e5c:	d003      	beq.n	8002e66 <HAL_RCC_GetSysClockFreq+0x36>
 8002e5e:	e02c      	b.n	8002eba <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e60:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e62:	613b      	str	r3, [r7, #16]
      break;
 8002e64:	e02c      	b.n	8002ec0 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	0c9b      	lsrs	r3, r3, #18
 8002e6a:	220f      	movs	r2, #15
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	4a19      	ldr	r2, [pc, #100]	@ (8002ed4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002e70:	5cd3      	ldrb	r3, [r2, r3]
 8002e72:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002e74:	4b15      	ldr	r3, [pc, #84]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e78:	220f      	movs	r2, #15
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	4a16      	ldr	r2, [pc, #88]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002e7e:	5cd3      	ldrb	r3, [r2, r3]
 8002e80:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002e82:	68fa      	ldr	r2, [r7, #12]
 8002e84:	2380      	movs	r3, #128	@ 0x80
 8002e86:	025b      	lsls	r3, r3, #9
 8002e88:	4013      	ands	r3, r2
 8002e8a:	d009      	beq.n	8002ea0 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e8c:	68b9      	ldr	r1, [r7, #8]
 8002e8e:	4810      	ldr	r0, [pc, #64]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e90:	f7fd f94c 	bl	800012c <__udivsi3>
 8002e94:	0003      	movs	r3, r0
 8002e96:	001a      	movs	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4353      	muls	r3, r2
 8002e9c:	617b      	str	r3, [r7, #20]
 8002e9e:	e009      	b.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002ea0:	6879      	ldr	r1, [r7, #4]
 8002ea2:	000a      	movs	r2, r1
 8002ea4:	0152      	lsls	r2, r2, #5
 8002ea6:	1a52      	subs	r2, r2, r1
 8002ea8:	0193      	lsls	r3, r2, #6
 8002eaa:	1a9b      	subs	r3, r3, r2
 8002eac:	00db      	lsls	r3, r3, #3
 8002eae:	185b      	adds	r3, r3, r1
 8002eb0:	021b      	lsls	r3, r3, #8
 8002eb2:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	613b      	str	r3, [r7, #16]
      break;
 8002eb8:	e002      	b.n	8002ec0 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002eba:	4b05      	ldr	r3, [pc, #20]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ebc:	613b      	str	r3, [r7, #16]
      break;
 8002ebe:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002ec0:	693b      	ldr	r3, [r7, #16]
}
 8002ec2:	0018      	movs	r0, r3
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	b006      	add	sp, #24
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	46c0      	nop			@ (mov r8, r8)
 8002ecc:	40021000 	.word	0x40021000
 8002ed0:	007a1200 	.word	0x007a1200
 8002ed4:	0800596c 	.word	0x0800596c
 8002ed8:	0800597c 	.word	0x0800597c

08002edc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ee0:	4b02      	ldr	r3, [pc, #8]	@ (8002eec <HAL_RCC_GetHCLKFreq+0x10>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
}
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	46c0      	nop			@ (mov r8, r8)
 8002eec:	20000000 	.word	0x20000000

08002ef0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002ef4:	f7ff fff2 	bl	8002edc <HAL_RCC_GetHCLKFreq>
 8002ef8:	0001      	movs	r1, r0
 8002efa:	4b06      	ldr	r3, [pc, #24]	@ (8002f14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	0a1b      	lsrs	r3, r3, #8
 8002f00:	2207      	movs	r2, #7
 8002f02:	4013      	ands	r3, r2
 8002f04:	4a04      	ldr	r2, [pc, #16]	@ (8002f18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f06:	5cd3      	ldrb	r3, [r2, r3]
 8002f08:	40d9      	lsrs	r1, r3
 8002f0a:	000b      	movs	r3, r1
}    
 8002f0c:	0018      	movs	r0, r3
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	46c0      	nop			@ (mov r8, r8)
 8002f14:	40021000 	.word	0x40021000
 8002f18:	08005964 	.word	0x08005964

08002f1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f24:	2300      	movs	r3, #0
 8002f26:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	2380      	movs	r3, #128	@ 0x80
 8002f32:	025b      	lsls	r3, r3, #9
 8002f34:	4013      	ands	r3, r2
 8002f36:	d100      	bne.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002f38:	e08e      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002f3a:	2017      	movs	r0, #23
 8002f3c:	183b      	adds	r3, r7, r0
 8002f3e:	2200      	movs	r2, #0
 8002f40:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f42:	4b5f      	ldr	r3, [pc, #380]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f44:	69da      	ldr	r2, [r3, #28]
 8002f46:	2380      	movs	r3, #128	@ 0x80
 8002f48:	055b      	lsls	r3, r3, #21
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	d110      	bne.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f4e:	4b5c      	ldr	r3, [pc, #368]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f50:	69da      	ldr	r2, [r3, #28]
 8002f52:	4b5b      	ldr	r3, [pc, #364]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f54:	2180      	movs	r1, #128	@ 0x80
 8002f56:	0549      	lsls	r1, r1, #21
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	61da      	str	r2, [r3, #28]
 8002f5c:	4b58      	ldr	r3, [pc, #352]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f5e:	69da      	ldr	r2, [r3, #28]
 8002f60:	2380      	movs	r3, #128	@ 0x80
 8002f62:	055b      	lsls	r3, r3, #21
 8002f64:	4013      	ands	r3, r2
 8002f66:	60bb      	str	r3, [r7, #8]
 8002f68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f6a:	183b      	adds	r3, r7, r0
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f70:	4b54      	ldr	r3, [pc, #336]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	2380      	movs	r3, #128	@ 0x80
 8002f76:	005b      	lsls	r3, r3, #1
 8002f78:	4013      	ands	r3, r2
 8002f7a:	d11a      	bne.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f7c:	4b51      	ldr	r3, [pc, #324]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	4b50      	ldr	r3, [pc, #320]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002f82:	2180      	movs	r1, #128	@ 0x80
 8002f84:	0049      	lsls	r1, r1, #1
 8002f86:	430a      	orrs	r2, r1
 8002f88:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f8a:	f7fe fa5d 	bl	8001448 <HAL_GetTick>
 8002f8e:	0003      	movs	r3, r0
 8002f90:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f92:	e008      	b.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f94:	f7fe fa58 	bl	8001448 <HAL_GetTick>
 8002f98:	0002      	movs	r2, r0
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b64      	cmp	r3, #100	@ 0x64
 8002fa0:	d901      	bls.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e087      	b.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa6:	4b47      	ldr	r3, [pc, #284]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	2380      	movs	r3, #128	@ 0x80
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	4013      	ands	r3, r2
 8002fb0:	d0f0      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002fb2:	4b43      	ldr	r3, [pc, #268]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002fb4:	6a1a      	ldr	r2, [r3, #32]
 8002fb6:	23c0      	movs	r3, #192	@ 0xc0
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	4013      	ands	r3, r2
 8002fbc:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d034      	beq.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685a      	ldr	r2, [r3, #4]
 8002fc8:	23c0      	movs	r3, #192	@ 0xc0
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	4013      	ands	r3, r2
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d02c      	beq.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002fd4:	4b3a      	ldr	r3, [pc, #232]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002fd6:	6a1b      	ldr	r3, [r3, #32]
 8002fd8:	4a3b      	ldr	r2, [pc, #236]	@ (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fda:	4013      	ands	r3, r2
 8002fdc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002fde:	4b38      	ldr	r3, [pc, #224]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002fe0:	6a1a      	ldr	r2, [r3, #32]
 8002fe2:	4b37      	ldr	r3, [pc, #220]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002fe4:	2180      	movs	r1, #128	@ 0x80
 8002fe6:	0249      	lsls	r1, r1, #9
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002fec:	4b34      	ldr	r3, [pc, #208]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002fee:	6a1a      	ldr	r2, [r3, #32]
 8002ff0:	4b33      	ldr	r3, [pc, #204]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ff2:	4936      	ldr	r1, [pc, #216]	@ (80030cc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002ff4:	400a      	ands	r2, r1
 8002ff6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002ff8:	4b31      	ldr	r3, [pc, #196]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2201      	movs	r2, #1
 8003002:	4013      	ands	r3, r2
 8003004:	d013      	beq.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003006:	f7fe fa1f 	bl	8001448 <HAL_GetTick>
 800300a:	0003      	movs	r3, r0
 800300c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800300e:	e009      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003010:	f7fe fa1a 	bl	8001448 <HAL_GetTick>
 8003014:	0002      	movs	r2, r0
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	4a2d      	ldr	r2, [pc, #180]	@ (80030d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d901      	bls.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	e048      	b.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003024:	4b26      	ldr	r3, [pc, #152]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003026:	6a1b      	ldr	r3, [r3, #32]
 8003028:	2202      	movs	r2, #2
 800302a:	4013      	ands	r3, r2
 800302c:	d0f0      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800302e:	4b24      	ldr	r3, [pc, #144]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	4a25      	ldr	r2, [pc, #148]	@ (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003034:	4013      	ands	r3, r2
 8003036:	0019      	movs	r1, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685a      	ldr	r2, [r3, #4]
 800303c:	4b20      	ldr	r3, [pc, #128]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800303e:	430a      	orrs	r2, r1
 8003040:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003042:	2317      	movs	r3, #23
 8003044:	18fb      	adds	r3, r7, r3
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	2b01      	cmp	r3, #1
 800304a:	d105      	bne.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800304c:	4b1c      	ldr	r3, [pc, #112]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800304e:	69da      	ldr	r2, [r3, #28]
 8003050:	4b1b      	ldr	r3, [pc, #108]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003052:	4920      	ldr	r1, [pc, #128]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003054:	400a      	ands	r2, r1
 8003056:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2201      	movs	r2, #1
 800305e:	4013      	ands	r3, r2
 8003060:	d009      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003062:	4b17      	ldr	r3, [pc, #92]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003066:	2203      	movs	r2, #3
 8003068:	4393      	bics	r3, r2
 800306a:	0019      	movs	r1, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	4b13      	ldr	r3, [pc, #76]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003072:	430a      	orrs	r2, r1
 8003074:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2220      	movs	r2, #32
 800307c:	4013      	ands	r3, r2
 800307e:	d009      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003080:	4b0f      	ldr	r3, [pc, #60]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003084:	2210      	movs	r2, #16
 8003086:	4393      	bics	r3, r2
 8003088:	0019      	movs	r1, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	68da      	ldr	r2, [r3, #12]
 800308e:	4b0c      	ldr	r3, [pc, #48]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003090:	430a      	orrs	r2, r1
 8003092:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	2380      	movs	r3, #128	@ 0x80
 800309a:	00db      	lsls	r3, r3, #3
 800309c:	4013      	ands	r3, r2
 800309e:	d009      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80030a0:	4b07      	ldr	r3, [pc, #28]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80030a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a4:	2240      	movs	r2, #64	@ 0x40
 80030a6:	4393      	bics	r3, r2
 80030a8:	0019      	movs	r1, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	691a      	ldr	r2, [r3, #16]
 80030ae:	4b04      	ldr	r3, [pc, #16]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80030b0:	430a      	orrs	r2, r1
 80030b2:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	0018      	movs	r0, r3
 80030b8:	46bd      	mov	sp, r7
 80030ba:	b006      	add	sp, #24
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	46c0      	nop			@ (mov r8, r8)
 80030c0:	40021000 	.word	0x40021000
 80030c4:	40007000 	.word	0x40007000
 80030c8:	fffffcff 	.word	0xfffffcff
 80030cc:	fffeffff 	.word	0xfffeffff
 80030d0:	00001388 	.word	0x00001388
 80030d4:	efffffff 	.word	0xefffffff

080030d8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d101      	bne.n	80030ea <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e042      	b.n	8003170 <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	223d      	movs	r2, #61	@ 0x3d
 80030ee:	5c9b      	ldrb	r3, [r3, r2]
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d107      	bne.n	8003106 <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	223c      	movs	r2, #60	@ 0x3c
 80030fa:	2100      	movs	r1, #0
 80030fc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	0018      	movs	r0, r3
 8003102:	f7fe f831 	bl	8001168 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	223d      	movs	r2, #61	@ 0x3d
 800310a:	2102      	movs	r1, #2
 800310c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	3304      	adds	r3, #4
 8003116:	0019      	movs	r1, r3
 8003118:	0010      	movs	r0, r2
 800311a:	f000 fa13 	bl	8003544 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2246      	movs	r2, #70	@ 0x46
 8003122:	2101      	movs	r1, #1
 8003124:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	223e      	movs	r2, #62	@ 0x3e
 800312a:	2101      	movs	r1, #1
 800312c:	5499      	strb	r1, [r3, r2]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	223f      	movs	r2, #63	@ 0x3f
 8003132:	2101      	movs	r1, #1
 8003134:	5499      	strb	r1, [r3, r2]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2240      	movs	r2, #64	@ 0x40
 800313a:	2101      	movs	r1, #1
 800313c:	5499      	strb	r1, [r3, r2]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2241      	movs	r2, #65	@ 0x41
 8003142:	2101      	movs	r1, #1
 8003144:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2242      	movs	r2, #66	@ 0x42
 800314a:	2101      	movs	r1, #1
 800314c:	5499      	strb	r1, [r3, r2]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2243      	movs	r2, #67	@ 0x43
 8003152:	2101      	movs	r1, #1
 8003154:	5499      	strb	r1, [r3, r2]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2244      	movs	r2, #68	@ 0x44
 800315a:	2101      	movs	r1, #1
 800315c:	5499      	strb	r1, [r3, r2]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2245      	movs	r2, #69	@ 0x45
 8003162:	2101      	movs	r1, #1
 8003164:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	223d      	movs	r2, #61	@ 0x3d
 800316a:	2101      	movs	r1, #1
 800316c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	0018      	movs	r0, r3
 8003172:	46bd      	mov	sp, r7
 8003174:	b002      	add	sp, #8
 8003176:	bd80      	pop	{r7, pc}

08003178 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d104      	bne.n	8003192 <HAL_TIM_IC_Start+0x1a>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	223e      	movs	r2, #62	@ 0x3e
 800318c:	5c9b      	ldrb	r3, [r3, r2]
 800318e:	b2db      	uxtb	r3, r3
 8003190:	e013      	b.n	80031ba <HAL_TIM_IC_Start+0x42>
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	2b04      	cmp	r3, #4
 8003196:	d104      	bne.n	80031a2 <HAL_TIM_IC_Start+0x2a>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	223f      	movs	r2, #63	@ 0x3f
 800319c:	5c9b      	ldrb	r3, [r3, r2]
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	e00b      	b.n	80031ba <HAL_TIM_IC_Start+0x42>
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	2b08      	cmp	r3, #8
 80031a6:	d104      	bne.n	80031b2 <HAL_TIM_IC_Start+0x3a>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2240      	movs	r2, #64	@ 0x40
 80031ac:	5c9b      	ldrb	r3, [r3, r2]
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	e003      	b.n	80031ba <HAL_TIM_IC_Start+0x42>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2241      	movs	r2, #65	@ 0x41
 80031b6:	5c9b      	ldrb	r3, [r3, r2]
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	220f      	movs	r2, #15
 80031bc:	18ba      	adds	r2, r7, r2
 80031be:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d104      	bne.n	80031d0 <HAL_TIM_IC_Start+0x58>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2242      	movs	r2, #66	@ 0x42
 80031ca:	5c9b      	ldrb	r3, [r3, r2]
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	e013      	b.n	80031f8 <HAL_TIM_IC_Start+0x80>
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	d104      	bne.n	80031e0 <HAL_TIM_IC_Start+0x68>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2243      	movs	r2, #67	@ 0x43
 80031da:	5c9b      	ldrb	r3, [r3, r2]
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	e00b      	b.n	80031f8 <HAL_TIM_IC_Start+0x80>
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	2b08      	cmp	r3, #8
 80031e4:	d104      	bne.n	80031f0 <HAL_TIM_IC_Start+0x78>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2244      	movs	r2, #68	@ 0x44
 80031ea:	5c9b      	ldrb	r3, [r3, r2]
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	e003      	b.n	80031f8 <HAL_TIM_IC_Start+0x80>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2245      	movs	r2, #69	@ 0x45
 80031f4:	5c9b      	ldrb	r3, [r3, r2]
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	210e      	movs	r1, #14
 80031fa:	187a      	adds	r2, r7, r1
 80031fc:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80031fe:	230f      	movs	r3, #15
 8003200:	18fb      	adds	r3, r7, r3
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d103      	bne.n	8003210 <HAL_TIM_IC_Start+0x98>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003208:	187b      	adds	r3, r7, r1
 800320a:	781b      	ldrb	r3, [r3, #0]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d001      	beq.n	8003214 <HAL_TIM_IC_Start+0x9c>
  {
    return HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	e06e      	b.n	80032f2 <HAL_TIM_IC_Start+0x17a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d104      	bne.n	8003224 <HAL_TIM_IC_Start+0xac>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	223e      	movs	r2, #62	@ 0x3e
 800321e:	2102      	movs	r1, #2
 8003220:	5499      	strb	r1, [r3, r2]
 8003222:	e013      	b.n	800324c <HAL_TIM_IC_Start+0xd4>
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	2b04      	cmp	r3, #4
 8003228:	d104      	bne.n	8003234 <HAL_TIM_IC_Start+0xbc>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	223f      	movs	r2, #63	@ 0x3f
 800322e:	2102      	movs	r1, #2
 8003230:	5499      	strb	r1, [r3, r2]
 8003232:	e00b      	b.n	800324c <HAL_TIM_IC_Start+0xd4>
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	2b08      	cmp	r3, #8
 8003238:	d104      	bne.n	8003244 <HAL_TIM_IC_Start+0xcc>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2240      	movs	r2, #64	@ 0x40
 800323e:	2102      	movs	r1, #2
 8003240:	5499      	strb	r1, [r3, r2]
 8003242:	e003      	b.n	800324c <HAL_TIM_IC_Start+0xd4>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2241      	movs	r2, #65	@ 0x41
 8003248:	2102      	movs	r1, #2
 800324a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d104      	bne.n	800325c <HAL_TIM_IC_Start+0xe4>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2242      	movs	r2, #66	@ 0x42
 8003256:	2102      	movs	r1, #2
 8003258:	5499      	strb	r1, [r3, r2]
 800325a:	e013      	b.n	8003284 <HAL_TIM_IC_Start+0x10c>
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	2b04      	cmp	r3, #4
 8003260:	d104      	bne.n	800326c <HAL_TIM_IC_Start+0xf4>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2243      	movs	r2, #67	@ 0x43
 8003266:	2102      	movs	r1, #2
 8003268:	5499      	strb	r1, [r3, r2]
 800326a:	e00b      	b.n	8003284 <HAL_TIM_IC_Start+0x10c>
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	2b08      	cmp	r3, #8
 8003270:	d104      	bne.n	800327c <HAL_TIM_IC_Start+0x104>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2244      	movs	r2, #68	@ 0x44
 8003276:	2102      	movs	r1, #2
 8003278:	5499      	strb	r1, [r3, r2]
 800327a:	e003      	b.n	8003284 <HAL_TIM_IC_Start+0x10c>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2245      	movs	r2, #69	@ 0x45
 8003280:	2102      	movs	r1, #2
 8003282:	5499      	strb	r1, [r3, r2]

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	6839      	ldr	r1, [r7, #0]
 800328a:	2201      	movs	r2, #1
 800328c:	0018      	movs	r0, r3
 800328e:	f000 fc1d 	bl	8003acc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a19      	ldr	r2, [pc, #100]	@ (80032fc <HAL_TIM_IC_Start+0x184>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d00f      	beq.n	80032bc <HAL_TIM_IC_Start+0x144>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	2380      	movs	r3, #128	@ 0x80
 80032a2:	05db      	lsls	r3, r3, #23
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d009      	beq.n	80032bc <HAL_TIM_IC_Start+0x144>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a14      	ldr	r2, [pc, #80]	@ (8003300 <HAL_TIM_IC_Start+0x188>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d004      	beq.n	80032bc <HAL_TIM_IC_Start+0x144>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a13      	ldr	r2, [pc, #76]	@ (8003304 <HAL_TIM_IC_Start+0x18c>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d111      	bne.n	80032e0 <HAL_TIM_IC_Start+0x168>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	2207      	movs	r2, #7
 80032c4:	4013      	ands	r3, r2
 80032c6:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	2b06      	cmp	r3, #6
 80032cc:	d010      	beq.n	80032f0 <HAL_TIM_IC_Start+0x178>
    {
      __HAL_TIM_ENABLE(htim);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2101      	movs	r1, #1
 80032da:	430a      	orrs	r2, r1
 80032dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032de:	e007      	b.n	80032f0 <HAL_TIM_IC_Start+0x178>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2101      	movs	r1, #1
 80032ec:	430a      	orrs	r2, r1
 80032ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	0018      	movs	r0, r3
 80032f4:	46bd      	mov	sp, r7
 80032f6:	b004      	add	sp, #16
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	46c0      	nop			@ (mov r8, r8)
 80032fc:	40012c00 	.word	0x40012c00
 8003300:	40000400 	.word	0x40000400
 8003304:	40014000 	.word	0x40014000

08003308 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b086      	sub	sp, #24
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003314:	2317      	movs	r3, #23
 8003316:	18fb      	adds	r3, r7, r3
 8003318:	2200      	movs	r2, #0
 800331a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	223c      	movs	r2, #60	@ 0x3c
 8003320:	5c9b      	ldrb	r3, [r3, r2]
 8003322:	2b01      	cmp	r3, #1
 8003324:	d101      	bne.n	800332a <HAL_TIM_IC_ConfigChannel+0x22>
 8003326:	2302      	movs	r3, #2
 8003328:	e08c      	b.n	8003444 <HAL_TIM_IC_ConfigChannel+0x13c>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	223c      	movs	r2, #60	@ 0x3c
 800332e:	2101      	movs	r1, #1
 8003330:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d11b      	bne.n	8003370 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003348:	f000 fa1c 	bl	8003784 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	699a      	ldr	r2, [r3, #24]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	210c      	movs	r1, #12
 8003358:	438a      	bics	r2, r1
 800335a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6999      	ldr	r1, [r3, #24]
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	689a      	ldr	r2, [r3, #8]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	430a      	orrs	r2, r1
 800336c:	619a      	str	r2, [r3, #24]
 800336e:	e062      	b.n	8003436 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2b04      	cmp	r3, #4
 8003374:	d11c      	bne.n	80033b0 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003386:	f000 fa87 	bl	8003898 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	699a      	ldr	r2, [r3, #24]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	492d      	ldr	r1, [pc, #180]	@ (800344c <HAL_TIM_IC_ConfigChannel+0x144>)
 8003396:	400a      	ands	r2, r1
 8003398:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	6999      	ldr	r1, [r3, #24]
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	021a      	lsls	r2, r3, #8
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	430a      	orrs	r2, r1
 80033ac:	619a      	str	r2, [r3, #24]
 80033ae:	e042      	b.n	8003436 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b08      	cmp	r3, #8
 80033b4:	d11b      	bne.n	80033ee <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80033c6:	f000 fadb 	bl	8003980 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	69da      	ldr	r2, [r3, #28]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	210c      	movs	r1, #12
 80033d6:	438a      	bics	r2, r1
 80033d8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	69d9      	ldr	r1, [r3, #28]
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	430a      	orrs	r2, r1
 80033ea:	61da      	str	r2, [r3, #28]
 80033ec:	e023      	b.n	8003436 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2b0c      	cmp	r3, #12
 80033f2:	d11c      	bne.n	800342e <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003404:	f000 fafc 	bl	8003a00 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	69da      	ldr	r2, [r3, #28]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	490e      	ldr	r1, [pc, #56]	@ (800344c <HAL_TIM_IC_ConfigChannel+0x144>)
 8003414:	400a      	ands	r2, r1
 8003416:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	69d9      	ldr	r1, [r3, #28]
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	021a      	lsls	r2, r3, #8
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	430a      	orrs	r2, r1
 800342a:	61da      	str	r2, [r3, #28]
 800342c:	e003      	b.n	8003436 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 800342e:	2317      	movs	r3, #23
 8003430:	18fb      	adds	r3, r7, r3
 8003432:	2201      	movs	r2, #1
 8003434:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	223c      	movs	r2, #60	@ 0x3c
 800343a:	2100      	movs	r1, #0
 800343c:	5499      	strb	r1, [r3, r2]

  return status;
 800343e:	2317      	movs	r3, #23
 8003440:	18fb      	adds	r3, r7, r3
 8003442:	781b      	ldrb	r3, [r3, #0]
}
 8003444:	0018      	movs	r0, r3
 8003446:	46bd      	mov	sp, r7
 8003448:	b006      	add	sp, #24
 800344a:	bd80      	pop	{r7, pc}
 800344c:	fffff3ff 	.word	0xfffff3ff

08003450 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b082      	sub	sp, #8
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	223c      	movs	r2, #60	@ 0x3c
 800345e:	5c9b      	ldrb	r3, [r3, r2]
 8003460:	2b01      	cmp	r3, #1
 8003462:	d101      	bne.n	8003468 <HAL_TIM_SlaveConfigSynchro+0x18>
 8003464:	2302      	movs	r3, #2
 8003466:	e032      	b.n	80034ce <HAL_TIM_SlaveConfigSynchro+0x7e>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	223c      	movs	r2, #60	@ 0x3c
 800346c:	2101      	movs	r1, #1
 800346e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	223d      	movs	r2, #61	@ 0x3d
 8003474:	2102      	movs	r1, #2
 8003476:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	0011      	movs	r1, r2
 800347e:	0018      	movs	r0, r3
 8003480:	f000 f8ee 	bl	8003660 <TIM_SlaveTimer_SetConfig>
 8003484:	1e03      	subs	r3, r0, #0
 8003486:	d009      	beq.n	800349c <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	223d      	movs	r2, #61	@ 0x3d
 800348c:	2101      	movs	r1, #1
 800348e:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	223c      	movs	r2, #60	@ 0x3c
 8003494:	2100      	movs	r1, #0
 8003496:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e018      	b.n	80034ce <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68da      	ldr	r2, [r3, #12]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2140      	movs	r1, #64	@ 0x40
 80034a8:	438a      	bics	r2, r1
 80034aa:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68da      	ldr	r2, [r3, #12]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4908      	ldr	r1, [pc, #32]	@ (80034d8 <HAL_TIM_SlaveConfigSynchro+0x88>)
 80034b8:	400a      	ands	r2, r1
 80034ba:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	223d      	movs	r2, #61	@ 0x3d
 80034c0:	2101      	movs	r1, #1
 80034c2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	223c      	movs	r2, #60	@ 0x3c
 80034c8:	2100      	movs	r1, #0
 80034ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	0018      	movs	r0, r3
 80034d0:	46bd      	mov	sp, r7
 80034d2:	b002      	add	sp, #8
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	46c0      	nop			@ (mov r8, r8)
 80034d8:	ffffbfff 	.word	0xffffbfff

080034dc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80034e6:	2300      	movs	r3, #0
 80034e8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	2b0c      	cmp	r3, #12
 80034ee:	d01e      	beq.n	800352e <HAL_TIM_ReadCapturedValue+0x52>
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	2b0c      	cmp	r3, #12
 80034f4:	d820      	bhi.n	8003538 <HAL_TIM_ReadCapturedValue+0x5c>
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	2b08      	cmp	r3, #8
 80034fa:	d013      	beq.n	8003524 <HAL_TIM_ReadCapturedValue+0x48>
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	2b08      	cmp	r3, #8
 8003500:	d81a      	bhi.n	8003538 <HAL_TIM_ReadCapturedValue+0x5c>
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d003      	beq.n	8003510 <HAL_TIM_ReadCapturedValue+0x34>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	2b04      	cmp	r3, #4
 800350c:	d005      	beq.n	800351a <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 800350e:	e013      	b.n	8003538 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003516:	60fb      	str	r3, [r7, #12]
      break;
 8003518:	e00f      	b.n	800353a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003520:	60fb      	str	r3, [r7, #12]
      break;
 8003522:	e00a      	b.n	800353a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800352a:	60fb      	str	r3, [r7, #12]
      break;
 800352c:	e005      	b.n	800353a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003534:	60fb      	str	r3, [r7, #12]
      break;
 8003536:	e000      	b.n	800353a <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8003538:	46c0      	nop			@ (mov r8, r8)
  }

  return tmpreg;
 800353a:	68fb      	ldr	r3, [r7, #12]
}
 800353c:	0018      	movs	r0, r3
 800353e:	46bd      	mov	sp, r7
 8003540:	b004      	add	sp, #16
 8003542:	bd80      	pop	{r7, pc}

08003544 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a3b      	ldr	r2, [pc, #236]	@ (8003644 <TIM_Base_SetConfig+0x100>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d008      	beq.n	800356e <TIM_Base_SetConfig+0x2a>
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	2380      	movs	r3, #128	@ 0x80
 8003560:	05db      	lsls	r3, r3, #23
 8003562:	429a      	cmp	r2, r3
 8003564:	d003      	beq.n	800356e <TIM_Base_SetConfig+0x2a>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a37      	ldr	r2, [pc, #220]	@ (8003648 <TIM_Base_SetConfig+0x104>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d108      	bne.n	8003580 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2270      	movs	r2, #112	@ 0x70
 8003572:	4393      	bics	r3, r2
 8003574:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	4313      	orrs	r3, r2
 800357e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a30      	ldr	r2, [pc, #192]	@ (8003644 <TIM_Base_SetConfig+0x100>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d018      	beq.n	80035ba <TIM_Base_SetConfig+0x76>
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	2380      	movs	r3, #128	@ 0x80
 800358c:	05db      	lsls	r3, r3, #23
 800358e:	429a      	cmp	r2, r3
 8003590:	d013      	beq.n	80035ba <TIM_Base_SetConfig+0x76>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a2c      	ldr	r2, [pc, #176]	@ (8003648 <TIM_Base_SetConfig+0x104>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d00f      	beq.n	80035ba <TIM_Base_SetConfig+0x76>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a2b      	ldr	r2, [pc, #172]	@ (800364c <TIM_Base_SetConfig+0x108>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d00b      	beq.n	80035ba <TIM_Base_SetConfig+0x76>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a2a      	ldr	r2, [pc, #168]	@ (8003650 <TIM_Base_SetConfig+0x10c>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d007      	beq.n	80035ba <TIM_Base_SetConfig+0x76>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a29      	ldr	r2, [pc, #164]	@ (8003654 <TIM_Base_SetConfig+0x110>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d003      	beq.n	80035ba <TIM_Base_SetConfig+0x76>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a28      	ldr	r2, [pc, #160]	@ (8003658 <TIM_Base_SetConfig+0x114>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d108      	bne.n	80035cc <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	4a27      	ldr	r2, [pc, #156]	@ (800365c <TIM_Base_SetConfig+0x118>)
 80035be:	4013      	ands	r3, r2
 80035c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2280      	movs	r2, #128	@ 0x80
 80035d0:	4393      	bics	r3, r2
 80035d2:	001a      	movs	r2, r3
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	4313      	orrs	r3, r2
 80035da:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	689a      	ldr	r2, [r3, #8]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a13      	ldr	r2, [pc, #76]	@ (8003644 <TIM_Base_SetConfig+0x100>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d00b      	beq.n	8003612 <TIM_Base_SetConfig+0xce>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a14      	ldr	r2, [pc, #80]	@ (8003650 <TIM_Base_SetConfig+0x10c>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d007      	beq.n	8003612 <TIM_Base_SetConfig+0xce>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a13      	ldr	r2, [pc, #76]	@ (8003654 <TIM_Base_SetConfig+0x110>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d003      	beq.n	8003612 <TIM_Base_SetConfig+0xce>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a12      	ldr	r2, [pc, #72]	@ (8003658 <TIM_Base_SetConfig+0x114>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d103      	bne.n	800361a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	691a      	ldr	r2, [r3, #16]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2201      	movs	r2, #1
 800361e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	691b      	ldr	r3, [r3, #16]
 8003624:	2201      	movs	r2, #1
 8003626:	4013      	ands	r3, r2
 8003628:	2b01      	cmp	r3, #1
 800362a:	d106      	bne.n	800363a <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	2201      	movs	r2, #1
 8003632:	4393      	bics	r3, r2
 8003634:	001a      	movs	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	611a      	str	r2, [r3, #16]
  }
}
 800363a:	46c0      	nop			@ (mov r8, r8)
 800363c:	46bd      	mov	sp, r7
 800363e:	b004      	add	sp, #16
 8003640:	bd80      	pop	{r7, pc}
 8003642:	46c0      	nop			@ (mov r8, r8)
 8003644:	40012c00 	.word	0x40012c00
 8003648:	40000400 	.word	0x40000400
 800364c:	40002000 	.word	0x40002000
 8003650:	40014000 	.word	0x40014000
 8003654:	40014400 	.word	0x40014400
 8003658:	40014800 	.word	0x40014800
 800365c:	fffffcff 	.word	0xfffffcff

08003660 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b086      	sub	sp, #24
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800366a:	2317      	movs	r3, #23
 800366c:	18fb      	adds	r3, r7, r3
 800366e:	2200      	movs	r2, #0
 8003670:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	2270      	movs	r2, #112	@ 0x70
 800367e:	4393      	bics	r3, r2
 8003680:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	693a      	ldr	r2, [r7, #16]
 8003688:	4313      	orrs	r3, r2
 800368a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	2207      	movs	r2, #7
 8003690:	4393      	bics	r3, r2
 8003692:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	693a      	ldr	r2, [r7, #16]
 800369a:	4313      	orrs	r3, r2
 800369c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	693a      	ldr	r2, [r7, #16]
 80036a4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	2b70      	cmp	r3, #112	@ 0x70
 80036ac:	d015      	beq.n	80036da <TIM_SlaveTimer_SetConfig+0x7a>
 80036ae:	d900      	bls.n	80036b2 <TIM_SlaveTimer_SetConfig+0x52>
 80036b0:	e05b      	b.n	800376a <TIM_SlaveTimer_SetConfig+0x10a>
 80036b2:	2b60      	cmp	r3, #96	@ 0x60
 80036b4:	d04f      	beq.n	8003756 <TIM_SlaveTimer_SetConfig+0xf6>
 80036b6:	d858      	bhi.n	800376a <TIM_SlaveTimer_SetConfig+0x10a>
 80036b8:	2b50      	cmp	r3, #80	@ 0x50
 80036ba:	d042      	beq.n	8003742 <TIM_SlaveTimer_SetConfig+0xe2>
 80036bc:	d855      	bhi.n	800376a <TIM_SlaveTimer_SetConfig+0x10a>
 80036be:	2b40      	cmp	r3, #64	@ 0x40
 80036c0:	d016      	beq.n	80036f0 <TIM_SlaveTimer_SetConfig+0x90>
 80036c2:	d852      	bhi.n	800376a <TIM_SlaveTimer_SetConfig+0x10a>
 80036c4:	2b30      	cmp	r3, #48	@ 0x30
 80036c6:	d055      	beq.n	8003774 <TIM_SlaveTimer_SetConfig+0x114>
 80036c8:	d84f      	bhi.n	800376a <TIM_SlaveTimer_SetConfig+0x10a>
 80036ca:	2b20      	cmp	r3, #32
 80036cc:	d052      	beq.n	8003774 <TIM_SlaveTimer_SetConfig+0x114>
 80036ce:	d84c      	bhi.n	800376a <TIM_SlaveTimer_SetConfig+0x10a>
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d04f      	beq.n	8003774 <TIM_SlaveTimer_SetConfig+0x114>
 80036d4:	2b10      	cmp	r3, #16
 80036d6:	d04d      	beq.n	8003774 <TIM_SlaveTimer_SetConfig+0x114>
 80036d8:	e047      	b.n	800376a <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80036ea:	f000 f9cf 	bl	8003a8c <TIM_ETR_SetConfig>
      break;
 80036ee:	e042      	b.n	8003776 <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2b05      	cmp	r3, #5
 80036f6:	d101      	bne.n	80036fc <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e03f      	b.n	800377c <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	6a1b      	ldr	r3, [r3, #32]
 8003702:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	6a1a      	ldr	r2, [r3, #32]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2101      	movs	r1, #1
 8003710:	438a      	bics	r2, r1
 8003712:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	22f0      	movs	r2, #240	@ 0xf0
 8003720:	4393      	bics	r3, r2
 8003722:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	011b      	lsls	r3, r3, #4
 800372a:	68ba      	ldr	r2, [r7, #8]
 800372c:	4313      	orrs	r3, r2
 800372e:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68ba      	ldr	r2, [r7, #8]
 8003736:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	621a      	str	r2, [r3, #32]
      break;
 8003740:	e019      	b.n	8003776 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800374e:	001a      	movs	r2, r3
 8003750:	f000 f874 	bl	800383c <TIM_TI1_ConfigInputStage>
      break;
 8003754:	e00f      	b.n	8003776 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003762:	001a      	movs	r2, r3
 8003764:	f000 f8da 	bl	800391c <TIM_TI2_ConfigInputStage>
      break;
 8003768:	e005      	b.n	8003776 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800376a:	2317      	movs	r3, #23
 800376c:	18fb      	adds	r3, r7, r3
 800376e:	2201      	movs	r2, #1
 8003770:	701a      	strb	r2, [r3, #0]
      break;
 8003772:	e000      	b.n	8003776 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8003774:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
 8003776:	2317      	movs	r3, #23
 8003778:	18fb      	adds	r3, r7, r3
 800377a:	781b      	ldrb	r3, [r3, #0]
}
 800377c:	0018      	movs	r0, r3
 800377e:	46bd      	mov	sp, r7
 8003780:	b006      	add	sp, #24
 8003782:	bd80      	pop	{r7, pc}

08003784 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b086      	sub	sp, #24
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
 8003790:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6a1b      	ldr	r3, [r3, #32]
 800379c:	2201      	movs	r2, #1
 800379e:	4393      	bics	r3, r2
 80037a0:	001a      	movs	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	4a20      	ldr	r2, [pc, #128]	@ (8003830 <TIM_TI1_SetConfig+0xac>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d00c      	beq.n	80037ce <TIM_TI1_SetConfig+0x4a>
 80037b4:	68fa      	ldr	r2, [r7, #12]
 80037b6:	2380      	movs	r3, #128	@ 0x80
 80037b8:	05db      	lsls	r3, r3, #23
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d007      	beq.n	80037ce <TIM_TI1_SetConfig+0x4a>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	4a1c      	ldr	r2, [pc, #112]	@ (8003834 <TIM_TI1_SetConfig+0xb0>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d003      	beq.n	80037ce <TIM_TI1_SetConfig+0x4a>
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	4a1b      	ldr	r2, [pc, #108]	@ (8003838 <TIM_TI1_SetConfig+0xb4>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d101      	bne.n	80037d2 <TIM_TI1_SetConfig+0x4e>
 80037ce:	2301      	movs	r3, #1
 80037d0:	e000      	b.n	80037d4 <TIM_TI1_SetConfig+0x50>
 80037d2:	2300      	movs	r3, #0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d008      	beq.n	80037ea <TIM_TI1_SetConfig+0x66>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	2203      	movs	r2, #3
 80037dc:	4393      	bics	r3, r2
 80037de:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80037e0:	697a      	ldr	r2, [r7, #20]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	617b      	str	r3, [r7, #20]
 80037e8:	e003      	b.n	80037f2 <TIM_TI1_SetConfig+0x6e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	2201      	movs	r2, #1
 80037ee:	4313      	orrs	r3, r2
 80037f0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	22f0      	movs	r2, #240	@ 0xf0
 80037f6:	4393      	bics	r3, r2
 80037f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	011b      	lsls	r3, r3, #4
 80037fe:	22ff      	movs	r2, #255	@ 0xff
 8003800:	4013      	ands	r3, r2
 8003802:	697a      	ldr	r2, [r7, #20]
 8003804:	4313      	orrs	r3, r2
 8003806:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	220a      	movs	r2, #10
 800380c:	4393      	bics	r3, r2
 800380e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	220a      	movs	r2, #10
 8003814:	4013      	ands	r3, r2
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	4313      	orrs	r3, r2
 800381a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	697a      	ldr	r2, [r7, #20]
 8003820:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	621a      	str	r2, [r3, #32]
}
 8003828:	46c0      	nop			@ (mov r8, r8)
 800382a:	46bd      	mov	sp, r7
 800382c:	b006      	add	sp, #24
 800382e:	bd80      	pop	{r7, pc}
 8003830:	40012c00 	.word	0x40012c00
 8003834:	40000400 	.word	0x40000400
 8003838:	40014000 	.word	0x40014000

0800383c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6a1b      	ldr	r3, [r3, #32]
 8003852:	2201      	movs	r2, #1
 8003854:	4393      	bics	r3, r2
 8003856:	001a      	movs	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	22f0      	movs	r2, #240	@ 0xf0
 8003866:	4393      	bics	r3, r2
 8003868:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	011b      	lsls	r3, r3, #4
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	4313      	orrs	r3, r2
 8003872:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	220a      	movs	r2, #10
 8003878:	4393      	bics	r3, r2
 800387a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	4313      	orrs	r3, r2
 8003882:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	693a      	ldr	r2, [r7, #16]
 8003888:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	697a      	ldr	r2, [r7, #20]
 800388e:	621a      	str	r2, [r3, #32]
}
 8003890:	46c0      	nop			@ (mov r8, r8)
 8003892:	46bd      	mov	sp, r7
 8003894:	b006      	add	sp, #24
 8003896:	bd80      	pop	{r7, pc}

08003898 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b086      	sub	sp, #24
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
 80038a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6a1b      	ldr	r3, [r3, #32]
 80038aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6a1b      	ldr	r3, [r3, #32]
 80038b0:	2210      	movs	r2, #16
 80038b2:	4393      	bics	r3, r2
 80038b4:	001a      	movs	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	4a14      	ldr	r2, [pc, #80]	@ (8003914 <TIM_TI2_SetConfig+0x7c>)
 80038c4:	4013      	ands	r3, r2
 80038c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	021b      	lsls	r3, r3, #8
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	4a10      	ldr	r2, [pc, #64]	@ (8003918 <TIM_TI2_SetConfig+0x80>)
 80038d6:	4013      	ands	r3, r2
 80038d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	031b      	lsls	r3, r3, #12
 80038de:	041b      	lsls	r3, r3, #16
 80038e0:	0c1b      	lsrs	r3, r3, #16
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	22a0      	movs	r2, #160	@ 0xa0
 80038ec:	4393      	bics	r3, r2
 80038ee:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	011b      	lsls	r3, r3, #4
 80038f4:	22a0      	movs	r2, #160	@ 0xa0
 80038f6:	4013      	ands	r3, r2
 80038f8:	697a      	ldr	r2, [r7, #20]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	697a      	ldr	r2, [r7, #20]
 8003908:	621a      	str	r2, [r3, #32]
}
 800390a:	46c0      	nop			@ (mov r8, r8)
 800390c:	46bd      	mov	sp, r7
 800390e:	b006      	add	sp, #24
 8003910:	bd80      	pop	{r7, pc}
 8003912:	46c0      	nop			@ (mov r8, r8)
 8003914:	fffffcff 	.word	0xfffffcff
 8003918:	ffff0fff 	.word	0xffff0fff

0800391c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b086      	sub	sp, #24
 8003920:	af00      	add	r7, sp, #0
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6a1b      	ldr	r3, [r3, #32]
 800392c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	2210      	movs	r2, #16
 8003934:	4393      	bics	r3, r2
 8003936:	001a      	movs	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	699b      	ldr	r3, [r3, #24]
 8003940:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	4a0d      	ldr	r2, [pc, #52]	@ (800397c <TIM_TI2_ConfigInputStage+0x60>)
 8003946:	4013      	ands	r3, r2
 8003948:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	031b      	lsls	r3, r3, #12
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	4313      	orrs	r3, r2
 8003952:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	22a0      	movs	r2, #160	@ 0xa0
 8003958:	4393      	bics	r3, r2
 800395a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	011b      	lsls	r3, r3, #4
 8003960:	697a      	ldr	r2, [r7, #20]
 8003962:	4313      	orrs	r3, r2
 8003964:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	697a      	ldr	r2, [r7, #20]
 8003970:	621a      	str	r2, [r3, #32]
}
 8003972:	46c0      	nop			@ (mov r8, r8)
 8003974:	46bd      	mov	sp, r7
 8003976:	b006      	add	sp, #24
 8003978:	bd80      	pop	{r7, pc}
 800397a:	46c0      	nop			@ (mov r8, r8)
 800397c:	ffff0fff 	.word	0xffff0fff

08003980 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	60b9      	str	r1, [r7, #8]
 800398a:	607a      	str	r2, [r7, #4]
 800398c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6a1b      	ldr	r3, [r3, #32]
 8003998:	4a17      	ldr	r2, [pc, #92]	@ (80039f8 <TIM_TI3_SetConfig+0x78>)
 800399a:	401a      	ands	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	69db      	ldr	r3, [r3, #28]
 80039a4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	2203      	movs	r2, #3
 80039aa:	4393      	bics	r3, r2
 80039ac:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	22f0      	movs	r2, #240	@ 0xf0
 80039ba:	4393      	bics	r3, r2
 80039bc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	011b      	lsls	r3, r3, #4
 80039c2:	22ff      	movs	r2, #255	@ 0xff
 80039c4:	4013      	ands	r3, r2
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	4a0b      	ldr	r2, [pc, #44]	@ (80039fc <TIM_TI3_SetConfig+0x7c>)
 80039d0:	4013      	ands	r3, r2
 80039d2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	021a      	lsls	r2, r3, #8
 80039d8:	23a0      	movs	r3, #160	@ 0xa0
 80039da:	011b      	lsls	r3, r3, #4
 80039dc:	4013      	ands	r3, r2
 80039de:	697a      	ldr	r2, [r7, #20]
 80039e0:	4313      	orrs	r3, r2
 80039e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	697a      	ldr	r2, [r7, #20]
 80039ee:	621a      	str	r2, [r3, #32]
}
 80039f0:	46c0      	nop			@ (mov r8, r8)
 80039f2:	46bd      	mov	sp, r7
 80039f4:	b006      	add	sp, #24
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	fffffeff 	.word	0xfffffeff
 80039fc:	fffff5ff 	.word	0xfffff5ff

08003a00 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b086      	sub	sp, #24
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
 8003a0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6a1b      	ldr	r3, [r3, #32]
 8003a18:	4a18      	ldr	r2, [pc, #96]	@ (8003a7c <TIM_TI4_SetConfig+0x7c>)
 8003a1a:	401a      	ands	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	69db      	ldr	r3, [r3, #28]
 8003a24:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	4a15      	ldr	r2, [pc, #84]	@ (8003a80 <TIM_TI4_SetConfig+0x80>)
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	021b      	lsls	r3, r3, #8
 8003a32:	693a      	ldr	r2, [r7, #16]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	4a12      	ldr	r2, [pc, #72]	@ (8003a84 <TIM_TI4_SetConfig+0x84>)
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	031b      	lsls	r3, r3, #12
 8003a44:	041b      	lsls	r3, r3, #16
 8003a46:	0c1b      	lsrs	r3, r3, #16
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	4a0d      	ldr	r2, [pc, #52]	@ (8003a88 <TIM_TI4_SetConfig+0x88>)
 8003a52:	4013      	ands	r3, r2
 8003a54:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	031a      	lsls	r2, r3, #12
 8003a5a:	23a0      	movs	r3, #160	@ 0xa0
 8003a5c:	021b      	lsls	r3, r3, #8
 8003a5e:	4013      	ands	r3, r2
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	621a      	str	r2, [r3, #32]
}
 8003a72:	46c0      	nop			@ (mov r8, r8)
 8003a74:	46bd      	mov	sp, r7
 8003a76:	b006      	add	sp, #24
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	46c0      	nop			@ (mov r8, r8)
 8003a7c:	ffffefff 	.word	0xffffefff
 8003a80:	fffffcff 	.word	0xfffffcff
 8003a84:	ffff0fff 	.word	0xffff0fff
 8003a88:	ffff5fff 	.word	0xffff5fff

08003a8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
 8003a98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	4a09      	ldr	r2, [pc, #36]	@ (8003ac8 <TIM_ETR_SetConfig+0x3c>)
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	021a      	lsls	r2, r3, #8
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	697a      	ldr	r2, [r7, #20]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	697a      	ldr	r2, [r7, #20]
 8003abe:	609a      	str	r2, [r3, #8]
}
 8003ac0:	46c0      	nop			@ (mov r8, r8)
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	b006      	add	sp, #24
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	ffff00ff 	.word	0xffff00ff

08003acc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b086      	sub	sp, #24
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	221f      	movs	r2, #31
 8003adc:	4013      	ands	r3, r2
 8003ade:	2201      	movs	r2, #1
 8003ae0:	409a      	lsls	r2, r3
 8003ae2:	0013      	movs	r3, r2
 8003ae4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
 8003aea:	697a      	ldr	r2, [r7, #20]
 8003aec:	43d2      	mvns	r2, r2
 8003aee:	401a      	ands	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6a1a      	ldr	r2, [r3, #32]
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	211f      	movs	r1, #31
 8003afc:	400b      	ands	r3, r1
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	4099      	lsls	r1, r3
 8003b02:	000b      	movs	r3, r1
 8003b04:	431a      	orrs	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	621a      	str	r2, [r3, #32]
}
 8003b0a:	46c0      	nop			@ (mov r8, r8)
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	b006      	add	sp, #24
 8003b10:	bd80      	pop	{r7, pc}
	...

08003b14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	223c      	movs	r2, #60	@ 0x3c
 8003b22:	5c9b      	ldrb	r3, [r3, r2]
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d101      	bne.n	8003b2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b28:	2302      	movs	r3, #2
 8003b2a:	e047      	b.n	8003bbc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	223c      	movs	r2, #60	@ 0x3c
 8003b30:	2101      	movs	r1, #1
 8003b32:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	223d      	movs	r2, #61	@ 0x3d
 8003b38:	2102      	movs	r1, #2
 8003b3a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2270      	movs	r2, #112	@ 0x70
 8003b50:	4393      	bics	r3, r2
 8003b52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a16      	ldr	r2, [pc, #88]	@ (8003bc4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d00f      	beq.n	8003b90 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	2380      	movs	r3, #128	@ 0x80
 8003b76:	05db      	lsls	r3, r3, #23
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d009      	beq.n	8003b90 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a11      	ldr	r2, [pc, #68]	@ (8003bc8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d004      	beq.n	8003b90 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a10      	ldr	r2, [pc, #64]	@ (8003bcc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d10c      	bne.n	8003baa <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	2280      	movs	r2, #128	@ 0x80
 8003b94:	4393      	bics	r3, r2
 8003b96:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	68ba      	ldr	r2, [r7, #8]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68ba      	ldr	r2, [r7, #8]
 8003ba8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	223d      	movs	r2, #61	@ 0x3d
 8003bae:	2101      	movs	r1, #1
 8003bb0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	223c      	movs	r2, #60	@ 0x3c
 8003bb6:	2100      	movs	r1, #0
 8003bb8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	b004      	add	sp, #16
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	40012c00 	.word	0x40012c00
 8003bc8:	40000400 	.word	0x40000400
 8003bcc:	40014000 	.word	0x40014000

08003bd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e044      	b.n	8003c6c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d107      	bne.n	8003bfa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2278      	movs	r2, #120	@ 0x78
 8003bee:	2100      	movs	r1, #0
 8003bf0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	f7fd fb55 	bl	80012a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2224      	movs	r2, #36	@ 0x24
 8003bfe:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2101      	movs	r1, #1
 8003c0c:	438a      	bics	r2, r1
 8003c0e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d003      	beq.n	8003c20 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	0018      	movs	r0, r3
 8003c1c:	f000 f9dc 	bl	8003fd8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	0018      	movs	r0, r3
 8003c24:	f000 f898 	bl	8003d58 <UART_SetConfig>
 8003c28:	0003      	movs	r3, r0
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d101      	bne.n	8003c32 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e01c      	b.n	8003c6c <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	685a      	ldr	r2, [r3, #4]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	490d      	ldr	r1, [pc, #52]	@ (8003c74 <HAL_UART_Init+0xa4>)
 8003c3e:	400a      	ands	r2, r1
 8003c40:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	689a      	ldr	r2, [r3, #8]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	212a      	movs	r1, #42	@ 0x2a
 8003c4e:	438a      	bics	r2, r1
 8003c50:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	430a      	orrs	r2, r1
 8003c60:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	0018      	movs	r0, r3
 8003c66:	f000 fa6b 	bl	8004140 <UART_CheckIdleState>
 8003c6a:	0003      	movs	r3, r0
}
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	b002      	add	sp, #8
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	ffffb7ff 	.word	0xffffb7ff

08003c78 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b088      	sub	sp, #32
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	60b9      	str	r1, [r7, #8]
 8003c82:	1dbb      	adds	r3, r7, #6
 8003c84:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c8a:	2b20      	cmp	r3, #32
 8003c8c:	d15b      	bne.n	8003d46 <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d003      	beq.n	8003c9c <HAL_UART_Transmit_IT+0x24>
 8003c94:	1dbb      	adds	r3, r7, #6
 8003c96:	881b      	ldrh	r3, [r3, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d101      	bne.n	8003ca0 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e053      	b.n	8003d48 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	689a      	ldr	r2, [r3, #8]
 8003ca4:	2380      	movs	r3, #128	@ 0x80
 8003ca6:	015b      	lsls	r3, r3, #5
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d109      	bne.n	8003cc0 <HAL_UART_Transmit_IT+0x48>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d105      	bne.n	8003cc0 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	4013      	ands	r3, r2
 8003cba:	d001      	beq.n	8003cc0 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e043      	b.n	8003d48 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	68ba      	ldr	r2, [r7, #8]
 8003cc4:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	1dba      	adds	r2, r7, #6
 8003cca:	2150      	movs	r1, #80	@ 0x50
 8003ccc:	8812      	ldrh	r2, [r2, #0]
 8003cce:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	1dba      	adds	r2, r7, #6
 8003cd4:	2152      	movs	r1, #82	@ 0x52
 8003cd6:	8812      	ldrh	r2, [r2, #0]
 8003cd8:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2284      	movs	r2, #132	@ 0x84
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2221      	movs	r2, #33	@ 0x21
 8003cec:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	689a      	ldr	r2, [r3, #8]
 8003cf2:	2380      	movs	r3, #128	@ 0x80
 8003cf4:	015b      	lsls	r3, r3, #5
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d107      	bne.n	8003d0a <HAL_UART_Transmit_IT+0x92>
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	691b      	ldr	r3, [r3, #16]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d103      	bne.n	8003d0a <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	4a12      	ldr	r2, [pc, #72]	@ (8003d50 <HAL_UART_Transmit_IT+0xd8>)
 8003d06:	66da      	str	r2, [r3, #108]	@ 0x6c
 8003d08:	e002      	b.n	8003d10 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	4a11      	ldr	r2, [pc, #68]	@ (8003d54 <HAL_UART_Transmit_IT+0xdc>)
 8003d0e:	66da      	str	r2, [r3, #108]	@ 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d10:	f3ef 8310 	mrs	r3, PRIMASK
 8003d14:	613b      	str	r3, [r7, #16]
  return(result);
 8003d16:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003d18:	61fb      	str	r3, [r7, #28]
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	f383 8810 	msr	PRIMASK, r3
}
 8003d24:	46c0      	nop			@ (mov r8, r8)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2180      	movs	r1, #128	@ 0x80
 8003d32:	430a      	orrs	r2, r1
 8003d34:	601a      	str	r2, [r3, #0]
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	f383 8810 	msr	PRIMASK, r3
}
 8003d40:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8003d42:	2300      	movs	r3, #0
 8003d44:	e000      	b.n	8003d48 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8003d46:	2302      	movs	r3, #2
  }
}
 8003d48:	0018      	movs	r0, r3
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	b008      	add	sp, #32
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	080044eb 	.word	0x080044eb
 8003d54:	08004439 	.word	0x08004439

08003d58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b088      	sub	sp, #32
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d60:	231e      	movs	r3, #30
 8003d62:	18fb      	adds	r3, r7, r3
 8003d64:	2200      	movs	r2, #0
 8003d66:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	689a      	ldr	r2, [r3, #8]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	431a      	orrs	r2, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	431a      	orrs	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	69db      	ldr	r3, [r3, #28]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a8d      	ldr	r2, [pc, #564]	@ (8003fbc <UART_SetConfig+0x264>)
 8003d88:	4013      	ands	r3, r2
 8003d8a:	0019      	movs	r1, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	697a      	ldr	r2, [r7, #20]
 8003d92:	430a      	orrs	r2, r1
 8003d94:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	4a88      	ldr	r2, [pc, #544]	@ (8003fc0 <UART_SetConfig+0x268>)
 8003d9e:	4013      	ands	r3, r2
 8003da0:	0019      	movs	r1, r3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	68da      	ldr	r2, [r3, #12]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	430a      	orrs	r2, r1
 8003dac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	4a7f      	ldr	r2, [pc, #508]	@ (8003fc4 <UART_SetConfig+0x26c>)
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	0019      	movs	r1, r3
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	697a      	ldr	r2, [r7, #20]
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a7b      	ldr	r2, [pc, #492]	@ (8003fc8 <UART_SetConfig+0x270>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d127      	bne.n	8003e2e <UART_SetConfig+0xd6>
 8003dde:	4b7b      	ldr	r3, [pc, #492]	@ (8003fcc <UART_SetConfig+0x274>)
 8003de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de2:	2203      	movs	r2, #3
 8003de4:	4013      	ands	r3, r2
 8003de6:	2b03      	cmp	r3, #3
 8003de8:	d00d      	beq.n	8003e06 <UART_SetConfig+0xae>
 8003dea:	d81b      	bhi.n	8003e24 <UART_SetConfig+0xcc>
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d014      	beq.n	8003e1a <UART_SetConfig+0xc2>
 8003df0:	d818      	bhi.n	8003e24 <UART_SetConfig+0xcc>
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d002      	beq.n	8003dfc <UART_SetConfig+0xa4>
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d00a      	beq.n	8003e10 <UART_SetConfig+0xb8>
 8003dfa:	e013      	b.n	8003e24 <UART_SetConfig+0xcc>
 8003dfc:	231f      	movs	r3, #31
 8003dfe:	18fb      	adds	r3, r7, r3
 8003e00:	2200      	movs	r2, #0
 8003e02:	701a      	strb	r2, [r3, #0]
 8003e04:	e021      	b.n	8003e4a <UART_SetConfig+0xf2>
 8003e06:	231f      	movs	r3, #31
 8003e08:	18fb      	adds	r3, r7, r3
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	701a      	strb	r2, [r3, #0]
 8003e0e:	e01c      	b.n	8003e4a <UART_SetConfig+0xf2>
 8003e10:	231f      	movs	r3, #31
 8003e12:	18fb      	adds	r3, r7, r3
 8003e14:	2204      	movs	r2, #4
 8003e16:	701a      	strb	r2, [r3, #0]
 8003e18:	e017      	b.n	8003e4a <UART_SetConfig+0xf2>
 8003e1a:	231f      	movs	r3, #31
 8003e1c:	18fb      	adds	r3, r7, r3
 8003e1e:	2208      	movs	r2, #8
 8003e20:	701a      	strb	r2, [r3, #0]
 8003e22:	e012      	b.n	8003e4a <UART_SetConfig+0xf2>
 8003e24:	231f      	movs	r3, #31
 8003e26:	18fb      	adds	r3, r7, r3
 8003e28:	2210      	movs	r2, #16
 8003e2a:	701a      	strb	r2, [r3, #0]
 8003e2c:	e00d      	b.n	8003e4a <UART_SetConfig+0xf2>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a67      	ldr	r2, [pc, #412]	@ (8003fd0 <UART_SetConfig+0x278>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d104      	bne.n	8003e42 <UART_SetConfig+0xea>
 8003e38:	231f      	movs	r3, #31
 8003e3a:	18fb      	adds	r3, r7, r3
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	701a      	strb	r2, [r3, #0]
 8003e40:	e003      	b.n	8003e4a <UART_SetConfig+0xf2>
 8003e42:	231f      	movs	r3, #31
 8003e44:	18fb      	adds	r3, r7, r3
 8003e46:	2210      	movs	r2, #16
 8003e48:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	69da      	ldr	r2, [r3, #28]
 8003e4e:	2380      	movs	r3, #128	@ 0x80
 8003e50:	021b      	lsls	r3, r3, #8
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d15c      	bne.n	8003f10 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8003e56:	231f      	movs	r3, #31
 8003e58:	18fb      	adds	r3, r7, r3
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	d015      	beq.n	8003e8c <UART_SetConfig+0x134>
 8003e60:	dc18      	bgt.n	8003e94 <UART_SetConfig+0x13c>
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d00d      	beq.n	8003e82 <UART_SetConfig+0x12a>
 8003e66:	dc15      	bgt.n	8003e94 <UART_SetConfig+0x13c>
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d002      	beq.n	8003e72 <UART_SetConfig+0x11a>
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d005      	beq.n	8003e7c <UART_SetConfig+0x124>
 8003e70:	e010      	b.n	8003e94 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e72:	f7ff f83d 	bl	8002ef0 <HAL_RCC_GetPCLK1Freq>
 8003e76:	0003      	movs	r3, r0
 8003e78:	61bb      	str	r3, [r7, #24]
        break;
 8003e7a:	e012      	b.n	8003ea2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e7c:	4b55      	ldr	r3, [pc, #340]	@ (8003fd4 <UART_SetConfig+0x27c>)
 8003e7e:	61bb      	str	r3, [r7, #24]
        break;
 8003e80:	e00f      	b.n	8003ea2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e82:	f7fe ffd5 	bl	8002e30 <HAL_RCC_GetSysClockFreq>
 8003e86:	0003      	movs	r3, r0
 8003e88:	61bb      	str	r3, [r7, #24]
        break;
 8003e8a:	e00a      	b.n	8003ea2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e8c:	2380      	movs	r3, #128	@ 0x80
 8003e8e:	021b      	lsls	r3, r3, #8
 8003e90:	61bb      	str	r3, [r7, #24]
        break;
 8003e92:	e006      	b.n	8003ea2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003e94:	2300      	movs	r3, #0
 8003e96:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003e98:	231e      	movs	r3, #30
 8003e9a:	18fb      	adds	r3, r7, r3
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	701a      	strb	r2, [r3, #0]
        break;
 8003ea0:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d100      	bne.n	8003eaa <UART_SetConfig+0x152>
 8003ea8:	e07a      	b.n	8003fa0 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	005a      	lsls	r2, r3, #1
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	085b      	lsrs	r3, r3, #1
 8003eb4:	18d2      	adds	r2, r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	0019      	movs	r1, r3
 8003ebc:	0010      	movs	r0, r2
 8003ebe:	f7fc f935 	bl	800012c <__udivsi3>
 8003ec2:	0003      	movs	r3, r0
 8003ec4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	2b0f      	cmp	r3, #15
 8003eca:	d91c      	bls.n	8003f06 <UART_SetConfig+0x1ae>
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	2380      	movs	r3, #128	@ 0x80
 8003ed0:	025b      	lsls	r3, r3, #9
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d217      	bcs.n	8003f06 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	200e      	movs	r0, #14
 8003edc:	183b      	adds	r3, r7, r0
 8003ede:	210f      	movs	r1, #15
 8003ee0:	438a      	bics	r2, r1
 8003ee2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	085b      	lsrs	r3, r3, #1
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	2207      	movs	r2, #7
 8003eec:	4013      	ands	r3, r2
 8003eee:	b299      	uxth	r1, r3
 8003ef0:	183b      	adds	r3, r7, r0
 8003ef2:	183a      	adds	r2, r7, r0
 8003ef4:	8812      	ldrh	r2, [r2, #0]
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	183a      	adds	r2, r7, r0
 8003f00:	8812      	ldrh	r2, [r2, #0]
 8003f02:	60da      	str	r2, [r3, #12]
 8003f04:	e04c      	b.n	8003fa0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003f06:	231e      	movs	r3, #30
 8003f08:	18fb      	adds	r3, r7, r3
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	701a      	strb	r2, [r3, #0]
 8003f0e:	e047      	b.n	8003fa0 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f10:	231f      	movs	r3, #31
 8003f12:	18fb      	adds	r3, r7, r3
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	2b08      	cmp	r3, #8
 8003f18:	d015      	beq.n	8003f46 <UART_SetConfig+0x1ee>
 8003f1a:	dc18      	bgt.n	8003f4e <UART_SetConfig+0x1f6>
 8003f1c:	2b04      	cmp	r3, #4
 8003f1e:	d00d      	beq.n	8003f3c <UART_SetConfig+0x1e4>
 8003f20:	dc15      	bgt.n	8003f4e <UART_SetConfig+0x1f6>
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d002      	beq.n	8003f2c <UART_SetConfig+0x1d4>
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d005      	beq.n	8003f36 <UART_SetConfig+0x1de>
 8003f2a:	e010      	b.n	8003f4e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f2c:	f7fe ffe0 	bl	8002ef0 <HAL_RCC_GetPCLK1Freq>
 8003f30:	0003      	movs	r3, r0
 8003f32:	61bb      	str	r3, [r7, #24]
        break;
 8003f34:	e012      	b.n	8003f5c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f36:	4b27      	ldr	r3, [pc, #156]	@ (8003fd4 <UART_SetConfig+0x27c>)
 8003f38:	61bb      	str	r3, [r7, #24]
        break;
 8003f3a:	e00f      	b.n	8003f5c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f3c:	f7fe ff78 	bl	8002e30 <HAL_RCC_GetSysClockFreq>
 8003f40:	0003      	movs	r3, r0
 8003f42:	61bb      	str	r3, [r7, #24]
        break;
 8003f44:	e00a      	b.n	8003f5c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f46:	2380      	movs	r3, #128	@ 0x80
 8003f48:	021b      	lsls	r3, r3, #8
 8003f4a:	61bb      	str	r3, [r7, #24]
        break;
 8003f4c:	e006      	b.n	8003f5c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003f52:	231e      	movs	r3, #30
 8003f54:	18fb      	adds	r3, r7, r3
 8003f56:	2201      	movs	r2, #1
 8003f58:	701a      	strb	r2, [r3, #0]
        break;
 8003f5a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003f5c:	69bb      	ldr	r3, [r7, #24]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d01e      	beq.n	8003fa0 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	085a      	lsrs	r2, r3, #1
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	18d2      	adds	r2, r2, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	0019      	movs	r1, r3
 8003f72:	0010      	movs	r0, r2
 8003f74:	f7fc f8da 	bl	800012c <__udivsi3>
 8003f78:	0003      	movs	r3, r0
 8003f7a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	2b0f      	cmp	r3, #15
 8003f80:	d90a      	bls.n	8003f98 <UART_SetConfig+0x240>
 8003f82:	693a      	ldr	r2, [r7, #16]
 8003f84:	2380      	movs	r3, #128	@ 0x80
 8003f86:	025b      	lsls	r3, r3, #9
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d205      	bcs.n	8003f98 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	b29a      	uxth	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	60da      	str	r2, [r3, #12]
 8003f96:	e003      	b.n	8003fa0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003f98:	231e      	movs	r3, #30
 8003f9a:	18fb      	adds	r3, r7, r3
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003fac:	231e      	movs	r3, #30
 8003fae:	18fb      	adds	r3, r7, r3
 8003fb0:	781b      	ldrb	r3, [r3, #0]
}
 8003fb2:	0018      	movs	r0, r3
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	b008      	add	sp, #32
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	46c0      	nop			@ (mov r8, r8)
 8003fbc:	ffff69f3 	.word	0xffff69f3
 8003fc0:	ffffcfff 	.word	0xffffcfff
 8003fc4:	fffff4ff 	.word	0xfffff4ff
 8003fc8:	40013800 	.word	0x40013800
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	40004400 	.word	0x40004400
 8003fd4:	007a1200 	.word	0x007a1200

08003fd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe4:	2208      	movs	r2, #8
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	d00b      	beq.n	8004002 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	4a4a      	ldr	r2, [pc, #296]	@ (800411c <UART_AdvFeatureConfig+0x144>)
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	0019      	movs	r1, r3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	430a      	orrs	r2, r1
 8004000:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004006:	2201      	movs	r2, #1
 8004008:	4013      	ands	r3, r2
 800400a:	d00b      	beq.n	8004024 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	4a43      	ldr	r2, [pc, #268]	@ (8004120 <UART_AdvFeatureConfig+0x148>)
 8004014:	4013      	ands	r3, r2
 8004016:	0019      	movs	r1, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004028:	2202      	movs	r2, #2
 800402a:	4013      	ands	r3, r2
 800402c:	d00b      	beq.n	8004046 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	4a3b      	ldr	r2, [pc, #236]	@ (8004124 <UART_AdvFeatureConfig+0x14c>)
 8004036:	4013      	ands	r3, r2
 8004038:	0019      	movs	r1, r3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800404a:	2204      	movs	r2, #4
 800404c:	4013      	ands	r3, r2
 800404e:	d00b      	beq.n	8004068 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	4a34      	ldr	r2, [pc, #208]	@ (8004128 <UART_AdvFeatureConfig+0x150>)
 8004058:	4013      	ands	r3, r2
 800405a:	0019      	movs	r1, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	430a      	orrs	r2, r1
 8004066:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406c:	2210      	movs	r2, #16
 800406e:	4013      	ands	r3, r2
 8004070:	d00b      	beq.n	800408a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	4a2c      	ldr	r2, [pc, #176]	@ (800412c <UART_AdvFeatureConfig+0x154>)
 800407a:	4013      	ands	r3, r2
 800407c:	0019      	movs	r1, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	430a      	orrs	r2, r1
 8004088:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408e:	2220      	movs	r2, #32
 8004090:	4013      	ands	r3, r2
 8004092:	d00b      	beq.n	80040ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	4a25      	ldr	r2, [pc, #148]	@ (8004130 <UART_AdvFeatureConfig+0x158>)
 800409c:	4013      	ands	r3, r2
 800409e:	0019      	movs	r1, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	430a      	orrs	r2, r1
 80040aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b0:	2240      	movs	r2, #64	@ 0x40
 80040b2:	4013      	ands	r3, r2
 80040b4:	d01d      	beq.n	80040f2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004134 <UART_AdvFeatureConfig+0x15c>)
 80040be:	4013      	ands	r3, r2
 80040c0:	0019      	movs	r1, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	430a      	orrs	r2, r1
 80040cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040d2:	2380      	movs	r3, #128	@ 0x80
 80040d4:	035b      	lsls	r3, r3, #13
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d10b      	bne.n	80040f2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	4a15      	ldr	r2, [pc, #84]	@ (8004138 <UART_AdvFeatureConfig+0x160>)
 80040e2:	4013      	ands	r3, r2
 80040e4:	0019      	movs	r1, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	430a      	orrs	r2, r1
 80040f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f6:	2280      	movs	r2, #128	@ 0x80
 80040f8:	4013      	ands	r3, r2
 80040fa:	d00b      	beq.n	8004114 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	4a0e      	ldr	r2, [pc, #56]	@ (800413c <UART_AdvFeatureConfig+0x164>)
 8004104:	4013      	ands	r3, r2
 8004106:	0019      	movs	r1, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	430a      	orrs	r2, r1
 8004112:	605a      	str	r2, [r3, #4]
  }
}
 8004114:	46c0      	nop			@ (mov r8, r8)
 8004116:	46bd      	mov	sp, r7
 8004118:	b002      	add	sp, #8
 800411a:	bd80      	pop	{r7, pc}
 800411c:	ffff7fff 	.word	0xffff7fff
 8004120:	fffdffff 	.word	0xfffdffff
 8004124:	fffeffff 	.word	0xfffeffff
 8004128:	fffbffff 	.word	0xfffbffff
 800412c:	ffffefff 	.word	0xffffefff
 8004130:	ffffdfff 	.word	0xffffdfff
 8004134:	ffefffff 	.word	0xffefffff
 8004138:	ff9fffff 	.word	0xff9fffff
 800413c:	fff7ffff 	.word	0xfff7ffff

08004140 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b092      	sub	sp, #72	@ 0x48
 8004144:	af02      	add	r7, sp, #8
 8004146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2284      	movs	r2, #132	@ 0x84
 800414c:	2100      	movs	r1, #0
 800414e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004150:	f7fd f97a 	bl	8001448 <HAL_GetTick>
 8004154:	0003      	movs	r3, r0
 8004156:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2208      	movs	r2, #8
 8004160:	4013      	ands	r3, r2
 8004162:	2b08      	cmp	r3, #8
 8004164:	d12c      	bne.n	80041c0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004166:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004168:	2280      	movs	r2, #128	@ 0x80
 800416a:	0391      	lsls	r1, r2, #14
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	4a46      	ldr	r2, [pc, #280]	@ (8004288 <UART_CheckIdleState+0x148>)
 8004170:	9200      	str	r2, [sp, #0]
 8004172:	2200      	movs	r2, #0
 8004174:	f000 f88c 	bl	8004290 <UART_WaitOnFlagUntilTimeout>
 8004178:	1e03      	subs	r3, r0, #0
 800417a:	d021      	beq.n	80041c0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800417c:	f3ef 8310 	mrs	r3, PRIMASK
 8004180:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004184:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004186:	2301      	movs	r3, #1
 8004188:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800418a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800418c:	f383 8810 	msr	PRIMASK, r3
}
 8004190:	46c0      	nop			@ (mov r8, r8)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2180      	movs	r1, #128	@ 0x80
 800419e:	438a      	bics	r2, r1
 80041a0:	601a      	str	r2, [r3, #0]
 80041a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041a8:	f383 8810 	msr	PRIMASK, r3
}
 80041ac:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2220      	movs	r2, #32
 80041b2:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2278      	movs	r2, #120	@ 0x78
 80041b8:	2100      	movs	r1, #0
 80041ba:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e05f      	b.n	8004280 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2204      	movs	r2, #4
 80041c8:	4013      	ands	r3, r2
 80041ca:	2b04      	cmp	r3, #4
 80041cc:	d146      	bne.n	800425c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041d0:	2280      	movs	r2, #128	@ 0x80
 80041d2:	03d1      	lsls	r1, r2, #15
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	4a2c      	ldr	r2, [pc, #176]	@ (8004288 <UART_CheckIdleState+0x148>)
 80041d8:	9200      	str	r2, [sp, #0]
 80041da:	2200      	movs	r2, #0
 80041dc:	f000 f858 	bl	8004290 <UART_WaitOnFlagUntilTimeout>
 80041e0:	1e03      	subs	r3, r0, #0
 80041e2:	d03b      	beq.n	800425c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041e4:	f3ef 8310 	mrs	r3, PRIMASK
 80041e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80041ea:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80041ee:	2301      	movs	r3, #1
 80041f0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	f383 8810 	msr	PRIMASK, r3
}
 80041f8:	46c0      	nop			@ (mov r8, r8)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4921      	ldr	r1, [pc, #132]	@ (800428c <UART_CheckIdleState+0x14c>)
 8004206:	400a      	ands	r2, r1
 8004208:	601a      	str	r2, [r3, #0]
 800420a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800420c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	f383 8810 	msr	PRIMASK, r3
}
 8004214:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004216:	f3ef 8310 	mrs	r3, PRIMASK
 800421a:	61bb      	str	r3, [r7, #24]
  return(result);
 800421c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800421e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004220:	2301      	movs	r3, #1
 8004222:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	f383 8810 	msr	PRIMASK, r3
}
 800422a:	46c0      	nop			@ (mov r8, r8)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	689a      	ldr	r2, [r3, #8]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2101      	movs	r1, #1
 8004238:	438a      	bics	r2, r1
 800423a:	609a      	str	r2, [r3, #8]
 800423c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800423e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004240:	6a3b      	ldr	r3, [r7, #32]
 8004242:	f383 8810 	msr	PRIMASK, r3
}
 8004246:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2280      	movs	r2, #128	@ 0x80
 800424c:	2120      	movs	r1, #32
 800424e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2278      	movs	r2, #120	@ 0x78
 8004254:	2100      	movs	r1, #0
 8004256:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e011      	b.n	8004280 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2220      	movs	r2, #32
 8004260:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2280      	movs	r2, #128	@ 0x80
 8004266:	2120      	movs	r1, #32
 8004268:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2278      	movs	r2, #120	@ 0x78
 800427a:	2100      	movs	r1, #0
 800427c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800427e:	2300      	movs	r3, #0
}
 8004280:	0018      	movs	r0, r3
 8004282:	46bd      	mov	sp, r7
 8004284:	b010      	add	sp, #64	@ 0x40
 8004286:	bd80      	pop	{r7, pc}
 8004288:	01ffffff 	.word	0x01ffffff
 800428c:	fffffedf 	.word	0xfffffedf

08004290 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	603b      	str	r3, [r7, #0]
 800429c:	1dfb      	adds	r3, r7, #7
 800429e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042a0:	e051      	b.n	8004346 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	3301      	adds	r3, #1
 80042a6:	d04e      	beq.n	8004346 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042a8:	f7fd f8ce 	bl	8001448 <HAL_GetTick>
 80042ac:	0002      	movs	r2, r0
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	69ba      	ldr	r2, [r7, #24]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d302      	bcc.n	80042be <UART_WaitOnFlagUntilTimeout+0x2e>
 80042b8:	69bb      	ldr	r3, [r7, #24]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d101      	bne.n	80042c2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e051      	b.n	8004366 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2204      	movs	r2, #4
 80042ca:	4013      	ands	r3, r2
 80042cc:	d03b      	beq.n	8004346 <UART_WaitOnFlagUntilTimeout+0xb6>
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2b80      	cmp	r3, #128	@ 0x80
 80042d2:	d038      	beq.n	8004346 <UART_WaitOnFlagUntilTimeout+0xb6>
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2b40      	cmp	r3, #64	@ 0x40
 80042d8:	d035      	beq.n	8004346 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	69db      	ldr	r3, [r3, #28]
 80042e0:	2208      	movs	r2, #8
 80042e2:	4013      	ands	r3, r2
 80042e4:	2b08      	cmp	r3, #8
 80042e6:	d111      	bne.n	800430c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2208      	movs	r2, #8
 80042ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	0018      	movs	r0, r3
 80042f4:	f000 f83c 	bl	8004370 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2284      	movs	r2, #132	@ 0x84
 80042fc:	2108      	movs	r1, #8
 80042fe:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2278      	movs	r2, #120	@ 0x78
 8004304:	2100      	movs	r1, #0
 8004306:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e02c      	b.n	8004366 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	69da      	ldr	r2, [r3, #28]
 8004312:	2380      	movs	r3, #128	@ 0x80
 8004314:	011b      	lsls	r3, r3, #4
 8004316:	401a      	ands	r2, r3
 8004318:	2380      	movs	r3, #128	@ 0x80
 800431a:	011b      	lsls	r3, r3, #4
 800431c:	429a      	cmp	r2, r3
 800431e:	d112      	bne.n	8004346 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2280      	movs	r2, #128	@ 0x80
 8004326:	0112      	lsls	r2, r2, #4
 8004328:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	0018      	movs	r0, r3
 800432e:	f000 f81f 	bl	8004370 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2284      	movs	r2, #132	@ 0x84
 8004336:	2120      	movs	r1, #32
 8004338:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2278      	movs	r2, #120	@ 0x78
 800433e:	2100      	movs	r1, #0
 8004340:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e00f      	b.n	8004366 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	69db      	ldr	r3, [r3, #28]
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	4013      	ands	r3, r2
 8004350:	68ba      	ldr	r2, [r7, #8]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	425a      	negs	r2, r3
 8004356:	4153      	adcs	r3, r2
 8004358:	b2db      	uxtb	r3, r3
 800435a:	001a      	movs	r2, r3
 800435c:	1dfb      	adds	r3, r7, #7
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	429a      	cmp	r2, r3
 8004362:	d09e      	beq.n	80042a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	0018      	movs	r0, r3
 8004368:	46bd      	mov	sp, r7
 800436a:	b004      	add	sp, #16
 800436c:	bd80      	pop	{r7, pc}
	...

08004370 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b08e      	sub	sp, #56	@ 0x38
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004378:	f3ef 8310 	mrs	r3, PRIMASK
 800437c:	617b      	str	r3, [r7, #20]
  return(result);
 800437e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004380:	637b      	str	r3, [r7, #52]	@ 0x34
 8004382:	2301      	movs	r3, #1
 8004384:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	f383 8810 	msr	PRIMASK, r3
}
 800438c:	46c0      	nop			@ (mov r8, r8)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4926      	ldr	r1, [pc, #152]	@ (8004434 <UART_EndRxTransfer+0xc4>)
 800439a:	400a      	ands	r2, r1
 800439c:	601a      	str	r2, [r3, #0]
 800439e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	f383 8810 	msr	PRIMASK, r3
}
 80043a8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043aa:	f3ef 8310 	mrs	r3, PRIMASK
 80043ae:	623b      	str	r3, [r7, #32]
  return(result);
 80043b0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80043b4:	2301      	movs	r3, #1
 80043b6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ba:	f383 8810 	msr	PRIMASK, r3
}
 80043be:	46c0      	nop			@ (mov r8, r8)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	689a      	ldr	r2, [r3, #8]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2101      	movs	r1, #1
 80043cc:	438a      	bics	r2, r1
 80043ce:	609a      	str	r2, [r3, #8]
 80043d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d6:	f383 8810 	msr	PRIMASK, r3
}
 80043da:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d118      	bne.n	8004416 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043e4:	f3ef 8310 	mrs	r3, PRIMASK
 80043e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80043ea:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043ee:	2301      	movs	r3, #1
 80043f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f383 8810 	msr	PRIMASK, r3
}
 80043f8:	46c0      	nop			@ (mov r8, r8)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2110      	movs	r1, #16
 8004406:	438a      	bics	r2, r1
 8004408:	601a      	str	r2, [r3, #0]
 800440a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800440c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	f383 8810 	msr	PRIMASK, r3
}
 8004414:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2280      	movs	r2, #128	@ 0x80
 800441a:	2120      	movs	r1, #32
 800441c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800442a:	46c0      	nop			@ (mov r8, r8)
 800442c:	46bd      	mov	sp, r7
 800442e:	b00e      	add	sp, #56	@ 0x38
 8004430:	bd80      	pop	{r7, pc}
 8004432:	46c0      	nop			@ (mov r8, r8)
 8004434:	fffffedf 	.word	0xfffffedf

08004438 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b08a      	sub	sp, #40	@ 0x28
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004444:	2b21      	cmp	r3, #33	@ 0x21
 8004446:	d14c      	bne.n	80044e2 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2252      	movs	r2, #82	@ 0x52
 800444c:	5a9b      	ldrh	r3, [r3, r2]
 800444e:	b29b      	uxth	r3, r3
 8004450:	2b00      	cmp	r3, #0
 8004452:	d132      	bne.n	80044ba <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004454:	f3ef 8310 	mrs	r3, PRIMASK
 8004458:	60bb      	str	r3, [r7, #8]
  return(result);
 800445a:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800445c:	627b      	str	r3, [r7, #36]	@ 0x24
 800445e:	2301      	movs	r3, #1
 8004460:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f383 8810 	msr	PRIMASK, r3
}
 8004468:	46c0      	nop			@ (mov r8, r8)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2180      	movs	r1, #128	@ 0x80
 8004476:	438a      	bics	r2, r1
 8004478:	601a      	str	r2, [r3, #0]
 800447a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	f383 8810 	msr	PRIMASK, r3
}
 8004484:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004486:	f3ef 8310 	mrs	r3, PRIMASK
 800448a:	617b      	str	r3, [r7, #20]
  return(result);
 800448c:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800448e:	623b      	str	r3, [r7, #32]
 8004490:	2301      	movs	r3, #1
 8004492:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004494:	69bb      	ldr	r3, [r7, #24]
 8004496:	f383 8810 	msr	PRIMASK, r3
}
 800449a:	46c0      	nop			@ (mov r8, r8)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2140      	movs	r1, #64	@ 0x40
 80044a8:	430a      	orrs	r2, r1
 80044aa:	601a      	str	r2, [r3, #0]
 80044ac:	6a3b      	ldr	r3, [r7, #32]
 80044ae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	f383 8810 	msr	PRIMASK, r3
}
 80044b6:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80044b8:	e013      	b.n	80044e2 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044be:	781a      	ldrb	r2, [r3, #0]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ca:	1c5a      	adds	r2, r3, #1
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2252      	movs	r2, #82	@ 0x52
 80044d4:	5a9b      	ldrh	r3, [r3, r2]
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	3b01      	subs	r3, #1
 80044da:	b299      	uxth	r1, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2252      	movs	r2, #82	@ 0x52
 80044e0:	5299      	strh	r1, [r3, r2]
}
 80044e2:	46c0      	nop			@ (mov r8, r8)
 80044e4:	46bd      	mov	sp, r7
 80044e6:	b00a      	add	sp, #40	@ 0x28
 80044e8:	bd80      	pop	{r7, pc}

080044ea <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80044ea:	b580      	push	{r7, lr}
 80044ec:	b08c      	sub	sp, #48	@ 0x30
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044f6:	2b21      	cmp	r3, #33	@ 0x21
 80044f8:	d151      	bne.n	800459e <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2252      	movs	r2, #82	@ 0x52
 80044fe:	5a9b      	ldrh	r3, [r3, r2]
 8004500:	b29b      	uxth	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d132      	bne.n	800456c <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004506:	f3ef 8310 	mrs	r3, PRIMASK
 800450a:	60fb      	str	r3, [r7, #12]
  return(result);
 800450c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800450e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004510:	2301      	movs	r3, #1
 8004512:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	f383 8810 	msr	PRIMASK, r3
}
 800451a:	46c0      	nop			@ (mov r8, r8)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2180      	movs	r1, #128	@ 0x80
 8004528:	438a      	bics	r2, r1
 800452a:	601a      	str	r2, [r3, #0]
 800452c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800452e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	f383 8810 	msr	PRIMASK, r3
}
 8004536:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004538:	f3ef 8310 	mrs	r3, PRIMASK
 800453c:	61bb      	str	r3, [r7, #24]
  return(result);
 800453e:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004540:	627b      	str	r3, [r7, #36]	@ 0x24
 8004542:	2301      	movs	r3, #1
 8004544:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	f383 8810 	msr	PRIMASK, r3
}
 800454c:	46c0      	nop			@ (mov r8, r8)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2140      	movs	r1, #64	@ 0x40
 800455a:	430a      	orrs	r2, r1
 800455c:	601a      	str	r2, [r3, #0]
 800455e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004560:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004562:	6a3b      	ldr	r3, [r7, #32]
 8004564:	f383 8810 	msr	PRIMASK, r3
}
 8004568:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800456a:	e018      	b.n	800459e <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004570:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004574:	881a      	ldrh	r2, [r3, #0]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	05d2      	lsls	r2, r2, #23
 800457c:	0dd2      	lsrs	r2, r2, #23
 800457e:	b292      	uxth	r2, r2
 8004580:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004586:	1c9a      	adds	r2, r3, #2
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2252      	movs	r2, #82	@ 0x52
 8004590:	5a9b      	ldrh	r3, [r3, r2]
 8004592:	b29b      	uxth	r3, r3
 8004594:	3b01      	subs	r3, #1
 8004596:	b299      	uxth	r1, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2252      	movs	r2, #82	@ 0x52
 800459c:	5299      	strh	r1, [r3, r2]
}
 800459e:	46c0      	nop			@ (mov r8, r8)
 80045a0:	46bd      	mov	sp, r7
 80045a2:	b00c      	add	sp, #48	@ 0x30
 80045a4:	bd80      	pop	{r7, pc}
	...

080045a8 <calloc>:
 80045a8:	b510      	push	{r4, lr}
 80045aa:	4b03      	ldr	r3, [pc, #12]	@ (80045b8 <calloc+0x10>)
 80045ac:	000a      	movs	r2, r1
 80045ae:	0001      	movs	r1, r0
 80045b0:	6818      	ldr	r0, [r3, #0]
 80045b2:	f000 f803 	bl	80045bc <_calloc_r>
 80045b6:	bd10      	pop	{r4, pc}
 80045b8:	20000018 	.word	0x20000018

080045bc <_calloc_r>:
 80045bc:	b570      	push	{r4, r5, r6, lr}
 80045be:	0c0b      	lsrs	r3, r1, #16
 80045c0:	0c15      	lsrs	r5, r2, #16
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d11e      	bne.n	8004604 <_calloc_r+0x48>
 80045c6:	2d00      	cmp	r5, #0
 80045c8:	d10c      	bne.n	80045e4 <_calloc_r+0x28>
 80045ca:	b289      	uxth	r1, r1
 80045cc:	b294      	uxth	r4, r2
 80045ce:	434c      	muls	r4, r1
 80045d0:	0021      	movs	r1, r4
 80045d2:	f000 f843 	bl	800465c <_malloc_r>
 80045d6:	1e05      	subs	r5, r0, #0
 80045d8:	d01a      	beq.n	8004610 <_calloc_r+0x54>
 80045da:	0022      	movs	r2, r4
 80045dc:	2100      	movs	r1, #0
 80045de:	f000 fa25 	bl	8004a2c <memset>
 80045e2:	e016      	b.n	8004612 <_calloc_r+0x56>
 80045e4:	1c2b      	adds	r3, r5, #0
 80045e6:	1c0c      	adds	r4, r1, #0
 80045e8:	b289      	uxth	r1, r1
 80045ea:	b292      	uxth	r2, r2
 80045ec:	434a      	muls	r2, r1
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	b2a1      	uxth	r1, r4
 80045f2:	4359      	muls	r1, r3
 80045f4:	0c14      	lsrs	r4, r2, #16
 80045f6:	190c      	adds	r4, r1, r4
 80045f8:	0c23      	lsrs	r3, r4, #16
 80045fa:	d107      	bne.n	800460c <_calloc_r+0x50>
 80045fc:	0424      	lsls	r4, r4, #16
 80045fe:	b292      	uxth	r2, r2
 8004600:	4314      	orrs	r4, r2
 8004602:	e7e5      	b.n	80045d0 <_calloc_r+0x14>
 8004604:	2d00      	cmp	r5, #0
 8004606:	d101      	bne.n	800460c <_calloc_r+0x50>
 8004608:	1c14      	adds	r4, r2, #0
 800460a:	e7ed      	b.n	80045e8 <_calloc_r+0x2c>
 800460c:	230c      	movs	r3, #12
 800460e:	6003      	str	r3, [r0, #0]
 8004610:	2500      	movs	r5, #0
 8004612:	0028      	movs	r0, r5
 8004614:	bd70      	pop	{r4, r5, r6, pc}
	...

08004618 <sbrk_aligned>:
 8004618:	b570      	push	{r4, r5, r6, lr}
 800461a:	4e0f      	ldr	r6, [pc, #60]	@ (8004658 <sbrk_aligned+0x40>)
 800461c:	000d      	movs	r5, r1
 800461e:	6831      	ldr	r1, [r6, #0]
 8004620:	0004      	movs	r4, r0
 8004622:	2900      	cmp	r1, #0
 8004624:	d102      	bne.n	800462c <sbrk_aligned+0x14>
 8004626:	f000 fa43 	bl	8004ab0 <_sbrk_r>
 800462a:	6030      	str	r0, [r6, #0]
 800462c:	0029      	movs	r1, r5
 800462e:	0020      	movs	r0, r4
 8004630:	f000 fa3e 	bl	8004ab0 <_sbrk_r>
 8004634:	1c43      	adds	r3, r0, #1
 8004636:	d103      	bne.n	8004640 <sbrk_aligned+0x28>
 8004638:	2501      	movs	r5, #1
 800463a:	426d      	negs	r5, r5
 800463c:	0028      	movs	r0, r5
 800463e:	bd70      	pop	{r4, r5, r6, pc}
 8004640:	2303      	movs	r3, #3
 8004642:	1cc5      	adds	r5, r0, #3
 8004644:	439d      	bics	r5, r3
 8004646:	42a8      	cmp	r0, r5
 8004648:	d0f8      	beq.n	800463c <sbrk_aligned+0x24>
 800464a:	1a29      	subs	r1, r5, r0
 800464c:	0020      	movs	r0, r4
 800464e:	f000 fa2f 	bl	8004ab0 <_sbrk_r>
 8004652:	3001      	adds	r0, #1
 8004654:	d1f2      	bne.n	800463c <sbrk_aligned+0x24>
 8004656:	e7ef      	b.n	8004638 <sbrk_aligned+0x20>
 8004658:	200001b4 	.word	0x200001b4

0800465c <_malloc_r>:
 800465c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800465e:	2203      	movs	r2, #3
 8004660:	1ccb      	adds	r3, r1, #3
 8004662:	4393      	bics	r3, r2
 8004664:	3308      	adds	r3, #8
 8004666:	0005      	movs	r5, r0
 8004668:	001f      	movs	r7, r3
 800466a:	2b0c      	cmp	r3, #12
 800466c:	d234      	bcs.n	80046d8 <_malloc_r+0x7c>
 800466e:	270c      	movs	r7, #12
 8004670:	42b9      	cmp	r1, r7
 8004672:	d833      	bhi.n	80046dc <_malloc_r+0x80>
 8004674:	0028      	movs	r0, r5
 8004676:	f000 f871 	bl	800475c <__malloc_lock>
 800467a:	4e37      	ldr	r6, [pc, #220]	@ (8004758 <_malloc_r+0xfc>)
 800467c:	6833      	ldr	r3, [r6, #0]
 800467e:	001c      	movs	r4, r3
 8004680:	2c00      	cmp	r4, #0
 8004682:	d12f      	bne.n	80046e4 <_malloc_r+0x88>
 8004684:	0039      	movs	r1, r7
 8004686:	0028      	movs	r0, r5
 8004688:	f7ff ffc6 	bl	8004618 <sbrk_aligned>
 800468c:	0004      	movs	r4, r0
 800468e:	1c43      	adds	r3, r0, #1
 8004690:	d15f      	bne.n	8004752 <_malloc_r+0xf6>
 8004692:	6834      	ldr	r4, [r6, #0]
 8004694:	9400      	str	r4, [sp, #0]
 8004696:	9b00      	ldr	r3, [sp, #0]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d14a      	bne.n	8004732 <_malloc_r+0xd6>
 800469c:	2c00      	cmp	r4, #0
 800469e:	d052      	beq.n	8004746 <_malloc_r+0xea>
 80046a0:	6823      	ldr	r3, [r4, #0]
 80046a2:	0028      	movs	r0, r5
 80046a4:	18e3      	adds	r3, r4, r3
 80046a6:	9900      	ldr	r1, [sp, #0]
 80046a8:	9301      	str	r3, [sp, #4]
 80046aa:	f000 fa01 	bl	8004ab0 <_sbrk_r>
 80046ae:	9b01      	ldr	r3, [sp, #4]
 80046b0:	4283      	cmp	r3, r0
 80046b2:	d148      	bne.n	8004746 <_malloc_r+0xea>
 80046b4:	6823      	ldr	r3, [r4, #0]
 80046b6:	0028      	movs	r0, r5
 80046b8:	1aff      	subs	r7, r7, r3
 80046ba:	0039      	movs	r1, r7
 80046bc:	f7ff ffac 	bl	8004618 <sbrk_aligned>
 80046c0:	3001      	adds	r0, #1
 80046c2:	d040      	beq.n	8004746 <_malloc_r+0xea>
 80046c4:	6823      	ldr	r3, [r4, #0]
 80046c6:	19db      	adds	r3, r3, r7
 80046c8:	6023      	str	r3, [r4, #0]
 80046ca:	6833      	ldr	r3, [r6, #0]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	2a00      	cmp	r2, #0
 80046d0:	d133      	bne.n	800473a <_malloc_r+0xde>
 80046d2:	9b00      	ldr	r3, [sp, #0]
 80046d4:	6033      	str	r3, [r6, #0]
 80046d6:	e019      	b.n	800470c <_malloc_r+0xb0>
 80046d8:	2b00      	cmp	r3, #0
 80046da:	dac9      	bge.n	8004670 <_malloc_r+0x14>
 80046dc:	230c      	movs	r3, #12
 80046de:	602b      	str	r3, [r5, #0]
 80046e0:	2000      	movs	r0, #0
 80046e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80046e4:	6821      	ldr	r1, [r4, #0]
 80046e6:	1bc9      	subs	r1, r1, r7
 80046e8:	d420      	bmi.n	800472c <_malloc_r+0xd0>
 80046ea:	290b      	cmp	r1, #11
 80046ec:	d90a      	bls.n	8004704 <_malloc_r+0xa8>
 80046ee:	19e2      	adds	r2, r4, r7
 80046f0:	6027      	str	r7, [r4, #0]
 80046f2:	42a3      	cmp	r3, r4
 80046f4:	d104      	bne.n	8004700 <_malloc_r+0xa4>
 80046f6:	6032      	str	r2, [r6, #0]
 80046f8:	6863      	ldr	r3, [r4, #4]
 80046fa:	6011      	str	r1, [r2, #0]
 80046fc:	6053      	str	r3, [r2, #4]
 80046fe:	e005      	b.n	800470c <_malloc_r+0xb0>
 8004700:	605a      	str	r2, [r3, #4]
 8004702:	e7f9      	b.n	80046f8 <_malloc_r+0x9c>
 8004704:	6862      	ldr	r2, [r4, #4]
 8004706:	42a3      	cmp	r3, r4
 8004708:	d10e      	bne.n	8004728 <_malloc_r+0xcc>
 800470a:	6032      	str	r2, [r6, #0]
 800470c:	0028      	movs	r0, r5
 800470e:	f000 f82d 	bl	800476c <__malloc_unlock>
 8004712:	0020      	movs	r0, r4
 8004714:	2207      	movs	r2, #7
 8004716:	300b      	adds	r0, #11
 8004718:	1d23      	adds	r3, r4, #4
 800471a:	4390      	bics	r0, r2
 800471c:	1ac2      	subs	r2, r0, r3
 800471e:	4298      	cmp	r0, r3
 8004720:	d0df      	beq.n	80046e2 <_malloc_r+0x86>
 8004722:	1a1b      	subs	r3, r3, r0
 8004724:	50a3      	str	r3, [r4, r2]
 8004726:	e7dc      	b.n	80046e2 <_malloc_r+0x86>
 8004728:	605a      	str	r2, [r3, #4]
 800472a:	e7ef      	b.n	800470c <_malloc_r+0xb0>
 800472c:	0023      	movs	r3, r4
 800472e:	6864      	ldr	r4, [r4, #4]
 8004730:	e7a6      	b.n	8004680 <_malloc_r+0x24>
 8004732:	9c00      	ldr	r4, [sp, #0]
 8004734:	6863      	ldr	r3, [r4, #4]
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	e7ad      	b.n	8004696 <_malloc_r+0x3a>
 800473a:	001a      	movs	r2, r3
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	42a3      	cmp	r3, r4
 8004740:	d1fb      	bne.n	800473a <_malloc_r+0xde>
 8004742:	2300      	movs	r3, #0
 8004744:	e7da      	b.n	80046fc <_malloc_r+0xa0>
 8004746:	230c      	movs	r3, #12
 8004748:	0028      	movs	r0, r5
 800474a:	602b      	str	r3, [r5, #0]
 800474c:	f000 f80e 	bl	800476c <__malloc_unlock>
 8004750:	e7c6      	b.n	80046e0 <_malloc_r+0x84>
 8004752:	6007      	str	r7, [r0, #0]
 8004754:	e7da      	b.n	800470c <_malloc_r+0xb0>
 8004756:	46c0      	nop			@ (mov r8, r8)
 8004758:	200001b8 	.word	0x200001b8

0800475c <__malloc_lock>:
 800475c:	b510      	push	{r4, lr}
 800475e:	4802      	ldr	r0, [pc, #8]	@ (8004768 <__malloc_lock+0xc>)
 8004760:	f000 f9f7 	bl	8004b52 <__retarget_lock_acquire_recursive>
 8004764:	bd10      	pop	{r4, pc}
 8004766:	46c0      	nop			@ (mov r8, r8)
 8004768:	200002fc 	.word	0x200002fc

0800476c <__malloc_unlock>:
 800476c:	b510      	push	{r4, lr}
 800476e:	4802      	ldr	r0, [pc, #8]	@ (8004778 <__malloc_unlock+0xc>)
 8004770:	f000 f9f0 	bl	8004b54 <__retarget_lock_release_recursive>
 8004774:	bd10      	pop	{r4, pc}
 8004776:	46c0      	nop			@ (mov r8, r8)
 8004778:	200002fc 	.word	0x200002fc

0800477c <std>:
 800477c:	2300      	movs	r3, #0
 800477e:	b510      	push	{r4, lr}
 8004780:	0004      	movs	r4, r0
 8004782:	6003      	str	r3, [r0, #0]
 8004784:	6043      	str	r3, [r0, #4]
 8004786:	6083      	str	r3, [r0, #8]
 8004788:	8181      	strh	r1, [r0, #12]
 800478a:	6643      	str	r3, [r0, #100]	@ 0x64
 800478c:	81c2      	strh	r2, [r0, #14]
 800478e:	6103      	str	r3, [r0, #16]
 8004790:	6143      	str	r3, [r0, #20]
 8004792:	6183      	str	r3, [r0, #24]
 8004794:	0019      	movs	r1, r3
 8004796:	2208      	movs	r2, #8
 8004798:	305c      	adds	r0, #92	@ 0x5c
 800479a:	f000 f947 	bl	8004a2c <memset>
 800479e:	4b0b      	ldr	r3, [pc, #44]	@ (80047cc <std+0x50>)
 80047a0:	6224      	str	r4, [r4, #32]
 80047a2:	6263      	str	r3, [r4, #36]	@ 0x24
 80047a4:	4b0a      	ldr	r3, [pc, #40]	@ (80047d0 <std+0x54>)
 80047a6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80047a8:	4b0a      	ldr	r3, [pc, #40]	@ (80047d4 <std+0x58>)
 80047aa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80047ac:	4b0a      	ldr	r3, [pc, #40]	@ (80047d8 <std+0x5c>)
 80047ae:	6323      	str	r3, [r4, #48]	@ 0x30
 80047b0:	4b0a      	ldr	r3, [pc, #40]	@ (80047dc <std+0x60>)
 80047b2:	429c      	cmp	r4, r3
 80047b4:	d005      	beq.n	80047c2 <std+0x46>
 80047b6:	4b0a      	ldr	r3, [pc, #40]	@ (80047e0 <std+0x64>)
 80047b8:	429c      	cmp	r4, r3
 80047ba:	d002      	beq.n	80047c2 <std+0x46>
 80047bc:	4b09      	ldr	r3, [pc, #36]	@ (80047e4 <std+0x68>)
 80047be:	429c      	cmp	r4, r3
 80047c0:	d103      	bne.n	80047ca <std+0x4e>
 80047c2:	0020      	movs	r0, r4
 80047c4:	3058      	adds	r0, #88	@ 0x58
 80047c6:	f000 f9c3 	bl	8004b50 <__retarget_lock_init_recursive>
 80047ca:	bd10      	pop	{r4, pc}
 80047cc:	08004925 	.word	0x08004925
 80047d0:	0800494d 	.word	0x0800494d
 80047d4:	08004985 	.word	0x08004985
 80047d8:	080049b1 	.word	0x080049b1
 80047dc:	200001bc 	.word	0x200001bc
 80047e0:	20000224 	.word	0x20000224
 80047e4:	2000028c 	.word	0x2000028c

080047e8 <stdio_exit_handler>:
 80047e8:	b510      	push	{r4, lr}
 80047ea:	4a03      	ldr	r2, [pc, #12]	@ (80047f8 <stdio_exit_handler+0x10>)
 80047ec:	4903      	ldr	r1, [pc, #12]	@ (80047fc <stdio_exit_handler+0x14>)
 80047ee:	4804      	ldr	r0, [pc, #16]	@ (8004800 <stdio_exit_handler+0x18>)
 80047f0:	f000 f86c 	bl	80048cc <_fwalk_sglue>
 80047f4:	bd10      	pop	{r4, pc}
 80047f6:	46c0      	nop			@ (mov r8, r8)
 80047f8:	2000000c 	.word	0x2000000c
 80047fc:	08005539 	.word	0x08005539
 8004800:	2000001c 	.word	0x2000001c

08004804 <cleanup_stdio>:
 8004804:	6841      	ldr	r1, [r0, #4]
 8004806:	4b0b      	ldr	r3, [pc, #44]	@ (8004834 <cleanup_stdio+0x30>)
 8004808:	b510      	push	{r4, lr}
 800480a:	0004      	movs	r4, r0
 800480c:	4299      	cmp	r1, r3
 800480e:	d001      	beq.n	8004814 <cleanup_stdio+0x10>
 8004810:	f000 fe92 	bl	8005538 <_fflush_r>
 8004814:	68a1      	ldr	r1, [r4, #8]
 8004816:	4b08      	ldr	r3, [pc, #32]	@ (8004838 <cleanup_stdio+0x34>)
 8004818:	4299      	cmp	r1, r3
 800481a:	d002      	beq.n	8004822 <cleanup_stdio+0x1e>
 800481c:	0020      	movs	r0, r4
 800481e:	f000 fe8b 	bl	8005538 <_fflush_r>
 8004822:	68e1      	ldr	r1, [r4, #12]
 8004824:	4b05      	ldr	r3, [pc, #20]	@ (800483c <cleanup_stdio+0x38>)
 8004826:	4299      	cmp	r1, r3
 8004828:	d002      	beq.n	8004830 <cleanup_stdio+0x2c>
 800482a:	0020      	movs	r0, r4
 800482c:	f000 fe84 	bl	8005538 <_fflush_r>
 8004830:	bd10      	pop	{r4, pc}
 8004832:	46c0      	nop			@ (mov r8, r8)
 8004834:	200001bc 	.word	0x200001bc
 8004838:	20000224 	.word	0x20000224
 800483c:	2000028c 	.word	0x2000028c

08004840 <global_stdio_init.part.0>:
 8004840:	b510      	push	{r4, lr}
 8004842:	4b09      	ldr	r3, [pc, #36]	@ (8004868 <global_stdio_init.part.0+0x28>)
 8004844:	4a09      	ldr	r2, [pc, #36]	@ (800486c <global_stdio_init.part.0+0x2c>)
 8004846:	2104      	movs	r1, #4
 8004848:	601a      	str	r2, [r3, #0]
 800484a:	4809      	ldr	r0, [pc, #36]	@ (8004870 <global_stdio_init.part.0+0x30>)
 800484c:	2200      	movs	r2, #0
 800484e:	f7ff ff95 	bl	800477c <std>
 8004852:	2201      	movs	r2, #1
 8004854:	2109      	movs	r1, #9
 8004856:	4807      	ldr	r0, [pc, #28]	@ (8004874 <global_stdio_init.part.0+0x34>)
 8004858:	f7ff ff90 	bl	800477c <std>
 800485c:	2202      	movs	r2, #2
 800485e:	2112      	movs	r1, #18
 8004860:	4805      	ldr	r0, [pc, #20]	@ (8004878 <global_stdio_init.part.0+0x38>)
 8004862:	f7ff ff8b 	bl	800477c <std>
 8004866:	bd10      	pop	{r4, pc}
 8004868:	200002f4 	.word	0x200002f4
 800486c:	080047e9 	.word	0x080047e9
 8004870:	200001bc 	.word	0x200001bc
 8004874:	20000224 	.word	0x20000224
 8004878:	2000028c 	.word	0x2000028c

0800487c <__sfp_lock_acquire>:
 800487c:	b510      	push	{r4, lr}
 800487e:	4802      	ldr	r0, [pc, #8]	@ (8004888 <__sfp_lock_acquire+0xc>)
 8004880:	f000 f967 	bl	8004b52 <__retarget_lock_acquire_recursive>
 8004884:	bd10      	pop	{r4, pc}
 8004886:	46c0      	nop			@ (mov r8, r8)
 8004888:	200002fd 	.word	0x200002fd

0800488c <__sfp_lock_release>:
 800488c:	b510      	push	{r4, lr}
 800488e:	4802      	ldr	r0, [pc, #8]	@ (8004898 <__sfp_lock_release+0xc>)
 8004890:	f000 f960 	bl	8004b54 <__retarget_lock_release_recursive>
 8004894:	bd10      	pop	{r4, pc}
 8004896:	46c0      	nop			@ (mov r8, r8)
 8004898:	200002fd 	.word	0x200002fd

0800489c <__sinit>:
 800489c:	b510      	push	{r4, lr}
 800489e:	0004      	movs	r4, r0
 80048a0:	f7ff ffec 	bl	800487c <__sfp_lock_acquire>
 80048a4:	6a23      	ldr	r3, [r4, #32]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d002      	beq.n	80048b0 <__sinit+0x14>
 80048aa:	f7ff ffef 	bl	800488c <__sfp_lock_release>
 80048ae:	bd10      	pop	{r4, pc}
 80048b0:	4b04      	ldr	r3, [pc, #16]	@ (80048c4 <__sinit+0x28>)
 80048b2:	6223      	str	r3, [r4, #32]
 80048b4:	4b04      	ldr	r3, [pc, #16]	@ (80048c8 <__sinit+0x2c>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d1f6      	bne.n	80048aa <__sinit+0xe>
 80048bc:	f7ff ffc0 	bl	8004840 <global_stdio_init.part.0>
 80048c0:	e7f3      	b.n	80048aa <__sinit+0xe>
 80048c2:	46c0      	nop			@ (mov r8, r8)
 80048c4:	08004805 	.word	0x08004805
 80048c8:	200002f4 	.word	0x200002f4

080048cc <_fwalk_sglue>:
 80048cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048ce:	0014      	movs	r4, r2
 80048d0:	2600      	movs	r6, #0
 80048d2:	9000      	str	r0, [sp, #0]
 80048d4:	9101      	str	r1, [sp, #4]
 80048d6:	68a5      	ldr	r5, [r4, #8]
 80048d8:	6867      	ldr	r7, [r4, #4]
 80048da:	3f01      	subs	r7, #1
 80048dc:	d504      	bpl.n	80048e8 <_fwalk_sglue+0x1c>
 80048de:	6824      	ldr	r4, [r4, #0]
 80048e0:	2c00      	cmp	r4, #0
 80048e2:	d1f8      	bne.n	80048d6 <_fwalk_sglue+0xa>
 80048e4:	0030      	movs	r0, r6
 80048e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80048e8:	89ab      	ldrh	r3, [r5, #12]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d908      	bls.n	8004900 <_fwalk_sglue+0x34>
 80048ee:	220e      	movs	r2, #14
 80048f0:	5eab      	ldrsh	r3, [r5, r2]
 80048f2:	3301      	adds	r3, #1
 80048f4:	d004      	beq.n	8004900 <_fwalk_sglue+0x34>
 80048f6:	0029      	movs	r1, r5
 80048f8:	9800      	ldr	r0, [sp, #0]
 80048fa:	9b01      	ldr	r3, [sp, #4]
 80048fc:	4798      	blx	r3
 80048fe:	4306      	orrs	r6, r0
 8004900:	3568      	adds	r5, #104	@ 0x68
 8004902:	e7ea      	b.n	80048da <_fwalk_sglue+0xe>

08004904 <iprintf>:
 8004904:	b40f      	push	{r0, r1, r2, r3}
 8004906:	b507      	push	{r0, r1, r2, lr}
 8004908:	4905      	ldr	r1, [pc, #20]	@ (8004920 <iprintf+0x1c>)
 800490a:	ab04      	add	r3, sp, #16
 800490c:	6808      	ldr	r0, [r1, #0]
 800490e:	cb04      	ldmia	r3!, {r2}
 8004910:	6881      	ldr	r1, [r0, #8]
 8004912:	9301      	str	r3, [sp, #4]
 8004914:	f000 faf0 	bl	8004ef8 <_vfiprintf_r>
 8004918:	b003      	add	sp, #12
 800491a:	bc08      	pop	{r3}
 800491c:	b004      	add	sp, #16
 800491e:	4718      	bx	r3
 8004920:	20000018 	.word	0x20000018

08004924 <__sread>:
 8004924:	b570      	push	{r4, r5, r6, lr}
 8004926:	000c      	movs	r4, r1
 8004928:	250e      	movs	r5, #14
 800492a:	5f49      	ldrsh	r1, [r1, r5]
 800492c:	f000 f8ac 	bl	8004a88 <_read_r>
 8004930:	2800      	cmp	r0, #0
 8004932:	db03      	blt.n	800493c <__sread+0x18>
 8004934:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004936:	181b      	adds	r3, r3, r0
 8004938:	6563      	str	r3, [r4, #84]	@ 0x54
 800493a:	bd70      	pop	{r4, r5, r6, pc}
 800493c:	89a3      	ldrh	r3, [r4, #12]
 800493e:	4a02      	ldr	r2, [pc, #8]	@ (8004948 <__sread+0x24>)
 8004940:	4013      	ands	r3, r2
 8004942:	81a3      	strh	r3, [r4, #12]
 8004944:	e7f9      	b.n	800493a <__sread+0x16>
 8004946:	46c0      	nop			@ (mov r8, r8)
 8004948:	ffffefff 	.word	0xffffefff

0800494c <__swrite>:
 800494c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800494e:	001f      	movs	r7, r3
 8004950:	898b      	ldrh	r3, [r1, #12]
 8004952:	0005      	movs	r5, r0
 8004954:	000c      	movs	r4, r1
 8004956:	0016      	movs	r6, r2
 8004958:	05db      	lsls	r3, r3, #23
 800495a:	d505      	bpl.n	8004968 <__swrite+0x1c>
 800495c:	230e      	movs	r3, #14
 800495e:	5ec9      	ldrsh	r1, [r1, r3]
 8004960:	2200      	movs	r2, #0
 8004962:	2302      	movs	r3, #2
 8004964:	f000 f87c 	bl	8004a60 <_lseek_r>
 8004968:	89a3      	ldrh	r3, [r4, #12]
 800496a:	4a05      	ldr	r2, [pc, #20]	@ (8004980 <__swrite+0x34>)
 800496c:	0028      	movs	r0, r5
 800496e:	4013      	ands	r3, r2
 8004970:	81a3      	strh	r3, [r4, #12]
 8004972:	0032      	movs	r2, r6
 8004974:	230e      	movs	r3, #14
 8004976:	5ee1      	ldrsh	r1, [r4, r3]
 8004978:	003b      	movs	r3, r7
 800497a:	f000 f8ab 	bl	8004ad4 <_write_r>
 800497e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004980:	ffffefff 	.word	0xffffefff

08004984 <__sseek>:
 8004984:	b570      	push	{r4, r5, r6, lr}
 8004986:	000c      	movs	r4, r1
 8004988:	250e      	movs	r5, #14
 800498a:	5f49      	ldrsh	r1, [r1, r5]
 800498c:	f000 f868 	bl	8004a60 <_lseek_r>
 8004990:	89a3      	ldrh	r3, [r4, #12]
 8004992:	1c42      	adds	r2, r0, #1
 8004994:	d103      	bne.n	800499e <__sseek+0x1a>
 8004996:	4a05      	ldr	r2, [pc, #20]	@ (80049ac <__sseek+0x28>)
 8004998:	4013      	ands	r3, r2
 800499a:	81a3      	strh	r3, [r4, #12]
 800499c:	bd70      	pop	{r4, r5, r6, pc}
 800499e:	2280      	movs	r2, #128	@ 0x80
 80049a0:	0152      	lsls	r2, r2, #5
 80049a2:	4313      	orrs	r3, r2
 80049a4:	81a3      	strh	r3, [r4, #12]
 80049a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80049a8:	e7f8      	b.n	800499c <__sseek+0x18>
 80049aa:	46c0      	nop			@ (mov r8, r8)
 80049ac:	ffffefff 	.word	0xffffefff

080049b0 <__sclose>:
 80049b0:	b510      	push	{r4, lr}
 80049b2:	230e      	movs	r3, #14
 80049b4:	5ec9      	ldrsh	r1, [r1, r3]
 80049b6:	f000 f841 	bl	8004a3c <_close_r>
 80049ba:	bd10      	pop	{r4, pc}

080049bc <_vsniprintf_r>:
 80049bc:	b530      	push	{r4, r5, lr}
 80049be:	0014      	movs	r4, r2
 80049c0:	0005      	movs	r5, r0
 80049c2:	001a      	movs	r2, r3
 80049c4:	b09b      	sub	sp, #108	@ 0x6c
 80049c6:	2c00      	cmp	r4, #0
 80049c8:	da05      	bge.n	80049d6 <_vsniprintf_r+0x1a>
 80049ca:	238b      	movs	r3, #139	@ 0x8b
 80049cc:	6003      	str	r3, [r0, #0]
 80049ce:	2001      	movs	r0, #1
 80049d0:	4240      	negs	r0, r0
 80049d2:	b01b      	add	sp, #108	@ 0x6c
 80049d4:	bd30      	pop	{r4, r5, pc}
 80049d6:	2382      	movs	r3, #130	@ 0x82
 80049d8:	4668      	mov	r0, sp
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	8183      	strh	r3, [r0, #12]
 80049de:	2300      	movs	r3, #0
 80049e0:	9100      	str	r1, [sp, #0]
 80049e2:	9104      	str	r1, [sp, #16]
 80049e4:	429c      	cmp	r4, r3
 80049e6:	d000      	beq.n	80049ea <_vsniprintf_r+0x2e>
 80049e8:	1e63      	subs	r3, r4, #1
 80049ea:	9302      	str	r3, [sp, #8]
 80049ec:	9305      	str	r3, [sp, #20]
 80049ee:	2301      	movs	r3, #1
 80049f0:	4669      	mov	r1, sp
 80049f2:	425b      	negs	r3, r3
 80049f4:	81cb      	strh	r3, [r1, #14]
 80049f6:	0028      	movs	r0, r5
 80049f8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80049fa:	f000 f957 	bl	8004cac <_svfiprintf_r>
 80049fe:	1c43      	adds	r3, r0, #1
 8004a00:	da01      	bge.n	8004a06 <_vsniprintf_r+0x4a>
 8004a02:	238b      	movs	r3, #139	@ 0x8b
 8004a04:	602b      	str	r3, [r5, #0]
 8004a06:	2c00      	cmp	r4, #0
 8004a08:	d0e3      	beq.n	80049d2 <_vsniprintf_r+0x16>
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	9b00      	ldr	r3, [sp, #0]
 8004a0e:	701a      	strb	r2, [r3, #0]
 8004a10:	e7df      	b.n	80049d2 <_vsniprintf_r+0x16>
	...

08004a14 <vsniprintf>:
 8004a14:	b513      	push	{r0, r1, r4, lr}
 8004a16:	4c04      	ldr	r4, [pc, #16]	@ (8004a28 <vsniprintf+0x14>)
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	0013      	movs	r3, r2
 8004a1c:	000a      	movs	r2, r1
 8004a1e:	0001      	movs	r1, r0
 8004a20:	6820      	ldr	r0, [r4, #0]
 8004a22:	f7ff ffcb 	bl	80049bc <_vsniprintf_r>
 8004a26:	bd16      	pop	{r1, r2, r4, pc}
 8004a28:	20000018 	.word	0x20000018

08004a2c <memset>:
 8004a2c:	0003      	movs	r3, r0
 8004a2e:	1882      	adds	r2, r0, r2
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d100      	bne.n	8004a36 <memset+0xa>
 8004a34:	4770      	bx	lr
 8004a36:	7019      	strb	r1, [r3, #0]
 8004a38:	3301      	adds	r3, #1
 8004a3a:	e7f9      	b.n	8004a30 <memset+0x4>

08004a3c <_close_r>:
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	b570      	push	{r4, r5, r6, lr}
 8004a40:	4d06      	ldr	r5, [pc, #24]	@ (8004a5c <_close_r+0x20>)
 8004a42:	0004      	movs	r4, r0
 8004a44:	0008      	movs	r0, r1
 8004a46:	602b      	str	r3, [r5, #0]
 8004a48:	f7fc fa98 	bl	8000f7c <_close>
 8004a4c:	1c43      	adds	r3, r0, #1
 8004a4e:	d103      	bne.n	8004a58 <_close_r+0x1c>
 8004a50:	682b      	ldr	r3, [r5, #0]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d000      	beq.n	8004a58 <_close_r+0x1c>
 8004a56:	6023      	str	r3, [r4, #0]
 8004a58:	bd70      	pop	{r4, r5, r6, pc}
 8004a5a:	46c0      	nop			@ (mov r8, r8)
 8004a5c:	200002f8 	.word	0x200002f8

08004a60 <_lseek_r>:
 8004a60:	b570      	push	{r4, r5, r6, lr}
 8004a62:	0004      	movs	r4, r0
 8004a64:	0008      	movs	r0, r1
 8004a66:	0011      	movs	r1, r2
 8004a68:	001a      	movs	r2, r3
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	4d05      	ldr	r5, [pc, #20]	@ (8004a84 <_lseek_r+0x24>)
 8004a6e:	602b      	str	r3, [r5, #0]
 8004a70:	f7fc faa5 	bl	8000fbe <_lseek>
 8004a74:	1c43      	adds	r3, r0, #1
 8004a76:	d103      	bne.n	8004a80 <_lseek_r+0x20>
 8004a78:	682b      	ldr	r3, [r5, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d000      	beq.n	8004a80 <_lseek_r+0x20>
 8004a7e:	6023      	str	r3, [r4, #0]
 8004a80:	bd70      	pop	{r4, r5, r6, pc}
 8004a82:	46c0      	nop			@ (mov r8, r8)
 8004a84:	200002f8 	.word	0x200002f8

08004a88 <_read_r>:
 8004a88:	b570      	push	{r4, r5, r6, lr}
 8004a8a:	0004      	movs	r4, r0
 8004a8c:	0008      	movs	r0, r1
 8004a8e:	0011      	movs	r1, r2
 8004a90:	001a      	movs	r2, r3
 8004a92:	2300      	movs	r3, #0
 8004a94:	4d05      	ldr	r5, [pc, #20]	@ (8004aac <_read_r+0x24>)
 8004a96:	602b      	str	r3, [r5, #0]
 8004a98:	f7fc fa37 	bl	8000f0a <_read>
 8004a9c:	1c43      	adds	r3, r0, #1
 8004a9e:	d103      	bne.n	8004aa8 <_read_r+0x20>
 8004aa0:	682b      	ldr	r3, [r5, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d000      	beq.n	8004aa8 <_read_r+0x20>
 8004aa6:	6023      	str	r3, [r4, #0]
 8004aa8:	bd70      	pop	{r4, r5, r6, pc}
 8004aaa:	46c0      	nop			@ (mov r8, r8)
 8004aac:	200002f8 	.word	0x200002f8

08004ab0 <_sbrk_r>:
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	b570      	push	{r4, r5, r6, lr}
 8004ab4:	4d06      	ldr	r5, [pc, #24]	@ (8004ad0 <_sbrk_r+0x20>)
 8004ab6:	0004      	movs	r4, r0
 8004ab8:	0008      	movs	r0, r1
 8004aba:	602b      	str	r3, [r5, #0]
 8004abc:	f7fc fa8a 	bl	8000fd4 <_sbrk>
 8004ac0:	1c43      	adds	r3, r0, #1
 8004ac2:	d103      	bne.n	8004acc <_sbrk_r+0x1c>
 8004ac4:	682b      	ldr	r3, [r5, #0]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d000      	beq.n	8004acc <_sbrk_r+0x1c>
 8004aca:	6023      	str	r3, [r4, #0]
 8004acc:	bd70      	pop	{r4, r5, r6, pc}
 8004ace:	46c0      	nop			@ (mov r8, r8)
 8004ad0:	200002f8 	.word	0x200002f8

08004ad4 <_write_r>:
 8004ad4:	b570      	push	{r4, r5, r6, lr}
 8004ad6:	0004      	movs	r4, r0
 8004ad8:	0008      	movs	r0, r1
 8004ada:	0011      	movs	r1, r2
 8004adc:	001a      	movs	r2, r3
 8004ade:	2300      	movs	r3, #0
 8004ae0:	4d05      	ldr	r5, [pc, #20]	@ (8004af8 <_write_r+0x24>)
 8004ae2:	602b      	str	r3, [r5, #0]
 8004ae4:	f7fc fa2e 	bl	8000f44 <_write>
 8004ae8:	1c43      	adds	r3, r0, #1
 8004aea:	d103      	bne.n	8004af4 <_write_r+0x20>
 8004aec:	682b      	ldr	r3, [r5, #0]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d000      	beq.n	8004af4 <_write_r+0x20>
 8004af2:	6023      	str	r3, [r4, #0]
 8004af4:	bd70      	pop	{r4, r5, r6, pc}
 8004af6:	46c0      	nop			@ (mov r8, r8)
 8004af8:	200002f8 	.word	0x200002f8

08004afc <__errno>:
 8004afc:	4b01      	ldr	r3, [pc, #4]	@ (8004b04 <__errno+0x8>)
 8004afe:	6818      	ldr	r0, [r3, #0]
 8004b00:	4770      	bx	lr
 8004b02:	46c0      	nop			@ (mov r8, r8)
 8004b04:	20000018 	.word	0x20000018

08004b08 <__libc_init_array>:
 8004b08:	b570      	push	{r4, r5, r6, lr}
 8004b0a:	2600      	movs	r6, #0
 8004b0c:	4c0c      	ldr	r4, [pc, #48]	@ (8004b40 <__libc_init_array+0x38>)
 8004b0e:	4d0d      	ldr	r5, [pc, #52]	@ (8004b44 <__libc_init_array+0x3c>)
 8004b10:	1b64      	subs	r4, r4, r5
 8004b12:	10a4      	asrs	r4, r4, #2
 8004b14:	42a6      	cmp	r6, r4
 8004b16:	d109      	bne.n	8004b2c <__libc_init_array+0x24>
 8004b18:	2600      	movs	r6, #0
 8004b1a:	f000 fec7 	bl	80058ac <_init>
 8004b1e:	4c0a      	ldr	r4, [pc, #40]	@ (8004b48 <__libc_init_array+0x40>)
 8004b20:	4d0a      	ldr	r5, [pc, #40]	@ (8004b4c <__libc_init_array+0x44>)
 8004b22:	1b64      	subs	r4, r4, r5
 8004b24:	10a4      	asrs	r4, r4, #2
 8004b26:	42a6      	cmp	r6, r4
 8004b28:	d105      	bne.n	8004b36 <__libc_init_array+0x2e>
 8004b2a:	bd70      	pop	{r4, r5, r6, pc}
 8004b2c:	00b3      	lsls	r3, r6, #2
 8004b2e:	58eb      	ldr	r3, [r5, r3]
 8004b30:	4798      	blx	r3
 8004b32:	3601      	adds	r6, #1
 8004b34:	e7ee      	b.n	8004b14 <__libc_init_array+0xc>
 8004b36:	00b3      	lsls	r3, r6, #2
 8004b38:	58eb      	ldr	r3, [r5, r3]
 8004b3a:	4798      	blx	r3
 8004b3c:	3601      	adds	r6, #1
 8004b3e:	e7f2      	b.n	8004b26 <__libc_init_array+0x1e>
 8004b40:	080059c0 	.word	0x080059c0
 8004b44:	080059c0 	.word	0x080059c0
 8004b48:	080059c4 	.word	0x080059c4
 8004b4c:	080059c0 	.word	0x080059c0

08004b50 <__retarget_lock_init_recursive>:
 8004b50:	4770      	bx	lr

08004b52 <__retarget_lock_acquire_recursive>:
 8004b52:	4770      	bx	lr

08004b54 <__retarget_lock_release_recursive>:
 8004b54:	4770      	bx	lr
	...

08004b58 <_free_r>:
 8004b58:	b570      	push	{r4, r5, r6, lr}
 8004b5a:	0005      	movs	r5, r0
 8004b5c:	1e0c      	subs	r4, r1, #0
 8004b5e:	d010      	beq.n	8004b82 <_free_r+0x2a>
 8004b60:	3c04      	subs	r4, #4
 8004b62:	6823      	ldr	r3, [r4, #0]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	da00      	bge.n	8004b6a <_free_r+0x12>
 8004b68:	18e4      	adds	r4, r4, r3
 8004b6a:	0028      	movs	r0, r5
 8004b6c:	f7ff fdf6 	bl	800475c <__malloc_lock>
 8004b70:	4a1d      	ldr	r2, [pc, #116]	@ (8004be8 <_free_r+0x90>)
 8004b72:	6813      	ldr	r3, [r2, #0]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d105      	bne.n	8004b84 <_free_r+0x2c>
 8004b78:	6063      	str	r3, [r4, #4]
 8004b7a:	6014      	str	r4, [r2, #0]
 8004b7c:	0028      	movs	r0, r5
 8004b7e:	f7ff fdf5 	bl	800476c <__malloc_unlock>
 8004b82:	bd70      	pop	{r4, r5, r6, pc}
 8004b84:	42a3      	cmp	r3, r4
 8004b86:	d908      	bls.n	8004b9a <_free_r+0x42>
 8004b88:	6820      	ldr	r0, [r4, #0]
 8004b8a:	1821      	adds	r1, r4, r0
 8004b8c:	428b      	cmp	r3, r1
 8004b8e:	d1f3      	bne.n	8004b78 <_free_r+0x20>
 8004b90:	6819      	ldr	r1, [r3, #0]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	1809      	adds	r1, r1, r0
 8004b96:	6021      	str	r1, [r4, #0]
 8004b98:	e7ee      	b.n	8004b78 <_free_r+0x20>
 8004b9a:	001a      	movs	r2, r3
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d001      	beq.n	8004ba6 <_free_r+0x4e>
 8004ba2:	42a3      	cmp	r3, r4
 8004ba4:	d9f9      	bls.n	8004b9a <_free_r+0x42>
 8004ba6:	6811      	ldr	r1, [r2, #0]
 8004ba8:	1850      	adds	r0, r2, r1
 8004baa:	42a0      	cmp	r0, r4
 8004bac:	d10b      	bne.n	8004bc6 <_free_r+0x6e>
 8004bae:	6820      	ldr	r0, [r4, #0]
 8004bb0:	1809      	adds	r1, r1, r0
 8004bb2:	1850      	adds	r0, r2, r1
 8004bb4:	6011      	str	r1, [r2, #0]
 8004bb6:	4283      	cmp	r3, r0
 8004bb8:	d1e0      	bne.n	8004b7c <_free_r+0x24>
 8004bba:	6818      	ldr	r0, [r3, #0]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	1841      	adds	r1, r0, r1
 8004bc0:	6011      	str	r1, [r2, #0]
 8004bc2:	6053      	str	r3, [r2, #4]
 8004bc4:	e7da      	b.n	8004b7c <_free_r+0x24>
 8004bc6:	42a0      	cmp	r0, r4
 8004bc8:	d902      	bls.n	8004bd0 <_free_r+0x78>
 8004bca:	230c      	movs	r3, #12
 8004bcc:	602b      	str	r3, [r5, #0]
 8004bce:	e7d5      	b.n	8004b7c <_free_r+0x24>
 8004bd0:	6820      	ldr	r0, [r4, #0]
 8004bd2:	1821      	adds	r1, r4, r0
 8004bd4:	428b      	cmp	r3, r1
 8004bd6:	d103      	bne.n	8004be0 <_free_r+0x88>
 8004bd8:	6819      	ldr	r1, [r3, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	1809      	adds	r1, r1, r0
 8004bde:	6021      	str	r1, [r4, #0]
 8004be0:	6063      	str	r3, [r4, #4]
 8004be2:	6054      	str	r4, [r2, #4]
 8004be4:	e7ca      	b.n	8004b7c <_free_r+0x24>
 8004be6:	46c0      	nop			@ (mov r8, r8)
 8004be8:	200001b8 	.word	0x200001b8

08004bec <__ssputs_r>:
 8004bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bee:	688e      	ldr	r6, [r1, #8]
 8004bf0:	b085      	sub	sp, #20
 8004bf2:	001f      	movs	r7, r3
 8004bf4:	000c      	movs	r4, r1
 8004bf6:	680b      	ldr	r3, [r1, #0]
 8004bf8:	9002      	str	r0, [sp, #8]
 8004bfa:	9203      	str	r2, [sp, #12]
 8004bfc:	42be      	cmp	r6, r7
 8004bfe:	d830      	bhi.n	8004c62 <__ssputs_r+0x76>
 8004c00:	210c      	movs	r1, #12
 8004c02:	5e62      	ldrsh	r2, [r4, r1]
 8004c04:	2190      	movs	r1, #144	@ 0x90
 8004c06:	00c9      	lsls	r1, r1, #3
 8004c08:	420a      	tst	r2, r1
 8004c0a:	d028      	beq.n	8004c5e <__ssputs_r+0x72>
 8004c0c:	2003      	movs	r0, #3
 8004c0e:	6921      	ldr	r1, [r4, #16]
 8004c10:	1a5b      	subs	r3, r3, r1
 8004c12:	9301      	str	r3, [sp, #4]
 8004c14:	6963      	ldr	r3, [r4, #20]
 8004c16:	4343      	muls	r3, r0
 8004c18:	9801      	ldr	r0, [sp, #4]
 8004c1a:	0fdd      	lsrs	r5, r3, #31
 8004c1c:	18ed      	adds	r5, r5, r3
 8004c1e:	1c7b      	adds	r3, r7, #1
 8004c20:	181b      	adds	r3, r3, r0
 8004c22:	106d      	asrs	r5, r5, #1
 8004c24:	42ab      	cmp	r3, r5
 8004c26:	d900      	bls.n	8004c2a <__ssputs_r+0x3e>
 8004c28:	001d      	movs	r5, r3
 8004c2a:	0552      	lsls	r2, r2, #21
 8004c2c:	d528      	bpl.n	8004c80 <__ssputs_r+0x94>
 8004c2e:	0029      	movs	r1, r5
 8004c30:	9802      	ldr	r0, [sp, #8]
 8004c32:	f7ff fd13 	bl	800465c <_malloc_r>
 8004c36:	1e06      	subs	r6, r0, #0
 8004c38:	d02c      	beq.n	8004c94 <__ssputs_r+0xa8>
 8004c3a:	9a01      	ldr	r2, [sp, #4]
 8004c3c:	6921      	ldr	r1, [r4, #16]
 8004c3e:	f000 fd65 	bl	800570c <memcpy>
 8004c42:	89a2      	ldrh	r2, [r4, #12]
 8004c44:	4b18      	ldr	r3, [pc, #96]	@ (8004ca8 <__ssputs_r+0xbc>)
 8004c46:	401a      	ands	r2, r3
 8004c48:	2380      	movs	r3, #128	@ 0x80
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	81a3      	strh	r3, [r4, #12]
 8004c4e:	9b01      	ldr	r3, [sp, #4]
 8004c50:	6126      	str	r6, [r4, #16]
 8004c52:	18f6      	adds	r6, r6, r3
 8004c54:	6026      	str	r6, [r4, #0]
 8004c56:	003e      	movs	r6, r7
 8004c58:	6165      	str	r5, [r4, #20]
 8004c5a:	1aed      	subs	r5, r5, r3
 8004c5c:	60a5      	str	r5, [r4, #8]
 8004c5e:	42be      	cmp	r6, r7
 8004c60:	d900      	bls.n	8004c64 <__ssputs_r+0x78>
 8004c62:	003e      	movs	r6, r7
 8004c64:	0032      	movs	r2, r6
 8004c66:	9903      	ldr	r1, [sp, #12]
 8004c68:	6820      	ldr	r0, [r4, #0]
 8004c6a:	f000 fd31 	bl	80056d0 <memmove>
 8004c6e:	2000      	movs	r0, #0
 8004c70:	68a3      	ldr	r3, [r4, #8]
 8004c72:	1b9b      	subs	r3, r3, r6
 8004c74:	60a3      	str	r3, [r4, #8]
 8004c76:	6823      	ldr	r3, [r4, #0]
 8004c78:	199b      	adds	r3, r3, r6
 8004c7a:	6023      	str	r3, [r4, #0]
 8004c7c:	b005      	add	sp, #20
 8004c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c80:	002a      	movs	r2, r5
 8004c82:	9802      	ldr	r0, [sp, #8]
 8004c84:	f000 fd4b 	bl	800571e <_realloc_r>
 8004c88:	1e06      	subs	r6, r0, #0
 8004c8a:	d1e0      	bne.n	8004c4e <__ssputs_r+0x62>
 8004c8c:	6921      	ldr	r1, [r4, #16]
 8004c8e:	9802      	ldr	r0, [sp, #8]
 8004c90:	f7ff ff62 	bl	8004b58 <_free_r>
 8004c94:	230c      	movs	r3, #12
 8004c96:	2001      	movs	r0, #1
 8004c98:	9a02      	ldr	r2, [sp, #8]
 8004c9a:	4240      	negs	r0, r0
 8004c9c:	6013      	str	r3, [r2, #0]
 8004c9e:	89a2      	ldrh	r2, [r4, #12]
 8004ca0:	3334      	adds	r3, #52	@ 0x34
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	81a3      	strh	r3, [r4, #12]
 8004ca6:	e7e9      	b.n	8004c7c <__ssputs_r+0x90>
 8004ca8:	fffffb7f 	.word	0xfffffb7f

08004cac <_svfiprintf_r>:
 8004cac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cae:	b0a1      	sub	sp, #132	@ 0x84
 8004cb0:	9003      	str	r0, [sp, #12]
 8004cb2:	001d      	movs	r5, r3
 8004cb4:	898b      	ldrh	r3, [r1, #12]
 8004cb6:	000f      	movs	r7, r1
 8004cb8:	0016      	movs	r6, r2
 8004cba:	061b      	lsls	r3, r3, #24
 8004cbc:	d511      	bpl.n	8004ce2 <_svfiprintf_r+0x36>
 8004cbe:	690b      	ldr	r3, [r1, #16]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d10e      	bne.n	8004ce2 <_svfiprintf_r+0x36>
 8004cc4:	2140      	movs	r1, #64	@ 0x40
 8004cc6:	f7ff fcc9 	bl	800465c <_malloc_r>
 8004cca:	6038      	str	r0, [r7, #0]
 8004ccc:	6138      	str	r0, [r7, #16]
 8004cce:	2800      	cmp	r0, #0
 8004cd0:	d105      	bne.n	8004cde <_svfiprintf_r+0x32>
 8004cd2:	230c      	movs	r3, #12
 8004cd4:	9a03      	ldr	r2, [sp, #12]
 8004cd6:	6013      	str	r3, [r2, #0]
 8004cd8:	2001      	movs	r0, #1
 8004cda:	4240      	negs	r0, r0
 8004cdc:	e0cf      	b.n	8004e7e <_svfiprintf_r+0x1d2>
 8004cde:	2340      	movs	r3, #64	@ 0x40
 8004ce0:	617b      	str	r3, [r7, #20]
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	ac08      	add	r4, sp, #32
 8004ce6:	6163      	str	r3, [r4, #20]
 8004ce8:	3320      	adds	r3, #32
 8004cea:	7663      	strb	r3, [r4, #25]
 8004cec:	3310      	adds	r3, #16
 8004cee:	76a3      	strb	r3, [r4, #26]
 8004cf0:	9507      	str	r5, [sp, #28]
 8004cf2:	0035      	movs	r5, r6
 8004cf4:	782b      	ldrb	r3, [r5, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d001      	beq.n	8004cfe <_svfiprintf_r+0x52>
 8004cfa:	2b25      	cmp	r3, #37	@ 0x25
 8004cfc:	d148      	bne.n	8004d90 <_svfiprintf_r+0xe4>
 8004cfe:	1bab      	subs	r3, r5, r6
 8004d00:	9305      	str	r3, [sp, #20]
 8004d02:	42b5      	cmp	r5, r6
 8004d04:	d00b      	beq.n	8004d1e <_svfiprintf_r+0x72>
 8004d06:	0032      	movs	r2, r6
 8004d08:	0039      	movs	r1, r7
 8004d0a:	9803      	ldr	r0, [sp, #12]
 8004d0c:	f7ff ff6e 	bl	8004bec <__ssputs_r>
 8004d10:	3001      	adds	r0, #1
 8004d12:	d100      	bne.n	8004d16 <_svfiprintf_r+0x6a>
 8004d14:	e0ae      	b.n	8004e74 <_svfiprintf_r+0x1c8>
 8004d16:	6963      	ldr	r3, [r4, #20]
 8004d18:	9a05      	ldr	r2, [sp, #20]
 8004d1a:	189b      	adds	r3, r3, r2
 8004d1c:	6163      	str	r3, [r4, #20]
 8004d1e:	782b      	ldrb	r3, [r5, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d100      	bne.n	8004d26 <_svfiprintf_r+0x7a>
 8004d24:	e0a6      	b.n	8004e74 <_svfiprintf_r+0x1c8>
 8004d26:	2201      	movs	r2, #1
 8004d28:	2300      	movs	r3, #0
 8004d2a:	4252      	negs	r2, r2
 8004d2c:	6062      	str	r2, [r4, #4]
 8004d2e:	a904      	add	r1, sp, #16
 8004d30:	3254      	adds	r2, #84	@ 0x54
 8004d32:	1852      	adds	r2, r2, r1
 8004d34:	1c6e      	adds	r6, r5, #1
 8004d36:	6023      	str	r3, [r4, #0]
 8004d38:	60e3      	str	r3, [r4, #12]
 8004d3a:	60a3      	str	r3, [r4, #8]
 8004d3c:	7013      	strb	r3, [r2, #0]
 8004d3e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004d40:	4b54      	ldr	r3, [pc, #336]	@ (8004e94 <_svfiprintf_r+0x1e8>)
 8004d42:	2205      	movs	r2, #5
 8004d44:	0018      	movs	r0, r3
 8004d46:	7831      	ldrb	r1, [r6, #0]
 8004d48:	9305      	str	r3, [sp, #20]
 8004d4a:	f000 fcd4 	bl	80056f6 <memchr>
 8004d4e:	1c75      	adds	r5, r6, #1
 8004d50:	2800      	cmp	r0, #0
 8004d52:	d11f      	bne.n	8004d94 <_svfiprintf_r+0xe8>
 8004d54:	6822      	ldr	r2, [r4, #0]
 8004d56:	06d3      	lsls	r3, r2, #27
 8004d58:	d504      	bpl.n	8004d64 <_svfiprintf_r+0xb8>
 8004d5a:	2353      	movs	r3, #83	@ 0x53
 8004d5c:	a904      	add	r1, sp, #16
 8004d5e:	185b      	adds	r3, r3, r1
 8004d60:	2120      	movs	r1, #32
 8004d62:	7019      	strb	r1, [r3, #0]
 8004d64:	0713      	lsls	r3, r2, #28
 8004d66:	d504      	bpl.n	8004d72 <_svfiprintf_r+0xc6>
 8004d68:	2353      	movs	r3, #83	@ 0x53
 8004d6a:	a904      	add	r1, sp, #16
 8004d6c:	185b      	adds	r3, r3, r1
 8004d6e:	212b      	movs	r1, #43	@ 0x2b
 8004d70:	7019      	strb	r1, [r3, #0]
 8004d72:	7833      	ldrb	r3, [r6, #0]
 8004d74:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d76:	d016      	beq.n	8004da6 <_svfiprintf_r+0xfa>
 8004d78:	0035      	movs	r5, r6
 8004d7a:	2100      	movs	r1, #0
 8004d7c:	200a      	movs	r0, #10
 8004d7e:	68e3      	ldr	r3, [r4, #12]
 8004d80:	782a      	ldrb	r2, [r5, #0]
 8004d82:	1c6e      	adds	r6, r5, #1
 8004d84:	3a30      	subs	r2, #48	@ 0x30
 8004d86:	2a09      	cmp	r2, #9
 8004d88:	d950      	bls.n	8004e2c <_svfiprintf_r+0x180>
 8004d8a:	2900      	cmp	r1, #0
 8004d8c:	d111      	bne.n	8004db2 <_svfiprintf_r+0x106>
 8004d8e:	e017      	b.n	8004dc0 <_svfiprintf_r+0x114>
 8004d90:	3501      	adds	r5, #1
 8004d92:	e7af      	b.n	8004cf4 <_svfiprintf_r+0x48>
 8004d94:	9b05      	ldr	r3, [sp, #20]
 8004d96:	6822      	ldr	r2, [r4, #0]
 8004d98:	1ac0      	subs	r0, r0, r3
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	4083      	lsls	r3, r0
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	002e      	movs	r6, r5
 8004da2:	6023      	str	r3, [r4, #0]
 8004da4:	e7cc      	b.n	8004d40 <_svfiprintf_r+0x94>
 8004da6:	9b07      	ldr	r3, [sp, #28]
 8004da8:	1d19      	adds	r1, r3, #4
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	9107      	str	r1, [sp, #28]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	db01      	blt.n	8004db6 <_svfiprintf_r+0x10a>
 8004db2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004db4:	e004      	b.n	8004dc0 <_svfiprintf_r+0x114>
 8004db6:	425b      	negs	r3, r3
 8004db8:	60e3      	str	r3, [r4, #12]
 8004dba:	2302      	movs	r3, #2
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	6023      	str	r3, [r4, #0]
 8004dc0:	782b      	ldrb	r3, [r5, #0]
 8004dc2:	2b2e      	cmp	r3, #46	@ 0x2e
 8004dc4:	d10c      	bne.n	8004de0 <_svfiprintf_r+0x134>
 8004dc6:	786b      	ldrb	r3, [r5, #1]
 8004dc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8004dca:	d134      	bne.n	8004e36 <_svfiprintf_r+0x18a>
 8004dcc:	9b07      	ldr	r3, [sp, #28]
 8004dce:	3502      	adds	r5, #2
 8004dd0:	1d1a      	adds	r2, r3, #4
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	9207      	str	r2, [sp, #28]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	da01      	bge.n	8004dde <_svfiprintf_r+0x132>
 8004dda:	2301      	movs	r3, #1
 8004ddc:	425b      	negs	r3, r3
 8004dde:	9309      	str	r3, [sp, #36]	@ 0x24
 8004de0:	4e2d      	ldr	r6, [pc, #180]	@ (8004e98 <_svfiprintf_r+0x1ec>)
 8004de2:	2203      	movs	r2, #3
 8004de4:	0030      	movs	r0, r6
 8004de6:	7829      	ldrb	r1, [r5, #0]
 8004de8:	f000 fc85 	bl	80056f6 <memchr>
 8004dec:	2800      	cmp	r0, #0
 8004dee:	d006      	beq.n	8004dfe <_svfiprintf_r+0x152>
 8004df0:	2340      	movs	r3, #64	@ 0x40
 8004df2:	1b80      	subs	r0, r0, r6
 8004df4:	4083      	lsls	r3, r0
 8004df6:	6822      	ldr	r2, [r4, #0]
 8004df8:	3501      	adds	r5, #1
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	6023      	str	r3, [r4, #0]
 8004dfe:	7829      	ldrb	r1, [r5, #0]
 8004e00:	2206      	movs	r2, #6
 8004e02:	4826      	ldr	r0, [pc, #152]	@ (8004e9c <_svfiprintf_r+0x1f0>)
 8004e04:	1c6e      	adds	r6, r5, #1
 8004e06:	7621      	strb	r1, [r4, #24]
 8004e08:	f000 fc75 	bl	80056f6 <memchr>
 8004e0c:	2800      	cmp	r0, #0
 8004e0e:	d038      	beq.n	8004e82 <_svfiprintf_r+0x1d6>
 8004e10:	4b23      	ldr	r3, [pc, #140]	@ (8004ea0 <_svfiprintf_r+0x1f4>)
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d122      	bne.n	8004e5c <_svfiprintf_r+0x1b0>
 8004e16:	2207      	movs	r2, #7
 8004e18:	9b07      	ldr	r3, [sp, #28]
 8004e1a:	3307      	adds	r3, #7
 8004e1c:	4393      	bics	r3, r2
 8004e1e:	3308      	adds	r3, #8
 8004e20:	9307      	str	r3, [sp, #28]
 8004e22:	6963      	ldr	r3, [r4, #20]
 8004e24:	9a04      	ldr	r2, [sp, #16]
 8004e26:	189b      	adds	r3, r3, r2
 8004e28:	6163      	str	r3, [r4, #20]
 8004e2a:	e762      	b.n	8004cf2 <_svfiprintf_r+0x46>
 8004e2c:	4343      	muls	r3, r0
 8004e2e:	0035      	movs	r5, r6
 8004e30:	2101      	movs	r1, #1
 8004e32:	189b      	adds	r3, r3, r2
 8004e34:	e7a4      	b.n	8004d80 <_svfiprintf_r+0xd4>
 8004e36:	2300      	movs	r3, #0
 8004e38:	200a      	movs	r0, #10
 8004e3a:	0019      	movs	r1, r3
 8004e3c:	3501      	adds	r5, #1
 8004e3e:	6063      	str	r3, [r4, #4]
 8004e40:	782a      	ldrb	r2, [r5, #0]
 8004e42:	1c6e      	adds	r6, r5, #1
 8004e44:	3a30      	subs	r2, #48	@ 0x30
 8004e46:	2a09      	cmp	r2, #9
 8004e48:	d903      	bls.n	8004e52 <_svfiprintf_r+0x1a6>
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0c8      	beq.n	8004de0 <_svfiprintf_r+0x134>
 8004e4e:	9109      	str	r1, [sp, #36]	@ 0x24
 8004e50:	e7c6      	b.n	8004de0 <_svfiprintf_r+0x134>
 8004e52:	4341      	muls	r1, r0
 8004e54:	0035      	movs	r5, r6
 8004e56:	2301      	movs	r3, #1
 8004e58:	1889      	adds	r1, r1, r2
 8004e5a:	e7f1      	b.n	8004e40 <_svfiprintf_r+0x194>
 8004e5c:	aa07      	add	r2, sp, #28
 8004e5e:	9200      	str	r2, [sp, #0]
 8004e60:	0021      	movs	r1, r4
 8004e62:	003a      	movs	r2, r7
 8004e64:	4b0f      	ldr	r3, [pc, #60]	@ (8004ea4 <_svfiprintf_r+0x1f8>)
 8004e66:	9803      	ldr	r0, [sp, #12]
 8004e68:	e000      	b.n	8004e6c <_svfiprintf_r+0x1c0>
 8004e6a:	bf00      	nop
 8004e6c:	9004      	str	r0, [sp, #16]
 8004e6e:	9b04      	ldr	r3, [sp, #16]
 8004e70:	3301      	adds	r3, #1
 8004e72:	d1d6      	bne.n	8004e22 <_svfiprintf_r+0x176>
 8004e74:	89bb      	ldrh	r3, [r7, #12]
 8004e76:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004e78:	065b      	lsls	r3, r3, #25
 8004e7a:	d500      	bpl.n	8004e7e <_svfiprintf_r+0x1d2>
 8004e7c:	e72c      	b.n	8004cd8 <_svfiprintf_r+0x2c>
 8004e7e:	b021      	add	sp, #132	@ 0x84
 8004e80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e82:	aa07      	add	r2, sp, #28
 8004e84:	9200      	str	r2, [sp, #0]
 8004e86:	0021      	movs	r1, r4
 8004e88:	003a      	movs	r2, r7
 8004e8a:	4b06      	ldr	r3, [pc, #24]	@ (8004ea4 <_svfiprintf_r+0x1f8>)
 8004e8c:	9803      	ldr	r0, [sp, #12]
 8004e8e:	f000 f9bf 	bl	8005210 <_printf_i>
 8004e92:	e7eb      	b.n	8004e6c <_svfiprintf_r+0x1c0>
 8004e94:	0800598c 	.word	0x0800598c
 8004e98:	08005992 	.word	0x08005992
 8004e9c:	08005996 	.word	0x08005996
 8004ea0:	00000000 	.word	0x00000000
 8004ea4:	08004bed 	.word	0x08004bed

08004ea8 <__sfputc_r>:
 8004ea8:	6893      	ldr	r3, [r2, #8]
 8004eaa:	b510      	push	{r4, lr}
 8004eac:	3b01      	subs	r3, #1
 8004eae:	6093      	str	r3, [r2, #8]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	da04      	bge.n	8004ebe <__sfputc_r+0x16>
 8004eb4:	6994      	ldr	r4, [r2, #24]
 8004eb6:	42a3      	cmp	r3, r4
 8004eb8:	db07      	blt.n	8004eca <__sfputc_r+0x22>
 8004eba:	290a      	cmp	r1, #10
 8004ebc:	d005      	beq.n	8004eca <__sfputc_r+0x22>
 8004ebe:	6813      	ldr	r3, [r2, #0]
 8004ec0:	1c58      	adds	r0, r3, #1
 8004ec2:	6010      	str	r0, [r2, #0]
 8004ec4:	7019      	strb	r1, [r3, #0]
 8004ec6:	0008      	movs	r0, r1
 8004ec8:	bd10      	pop	{r4, pc}
 8004eca:	f000 fb60 	bl	800558e <__swbuf_r>
 8004ece:	0001      	movs	r1, r0
 8004ed0:	e7f9      	b.n	8004ec6 <__sfputc_r+0x1e>

08004ed2 <__sfputs_r>:
 8004ed2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ed4:	0006      	movs	r6, r0
 8004ed6:	000f      	movs	r7, r1
 8004ed8:	0014      	movs	r4, r2
 8004eda:	18d5      	adds	r5, r2, r3
 8004edc:	42ac      	cmp	r4, r5
 8004ede:	d101      	bne.n	8004ee4 <__sfputs_r+0x12>
 8004ee0:	2000      	movs	r0, #0
 8004ee2:	e007      	b.n	8004ef4 <__sfputs_r+0x22>
 8004ee4:	7821      	ldrb	r1, [r4, #0]
 8004ee6:	003a      	movs	r2, r7
 8004ee8:	0030      	movs	r0, r6
 8004eea:	f7ff ffdd 	bl	8004ea8 <__sfputc_r>
 8004eee:	3401      	adds	r4, #1
 8004ef0:	1c43      	adds	r3, r0, #1
 8004ef2:	d1f3      	bne.n	8004edc <__sfputs_r+0xa>
 8004ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004ef8 <_vfiprintf_r>:
 8004ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004efa:	b0a1      	sub	sp, #132	@ 0x84
 8004efc:	000f      	movs	r7, r1
 8004efe:	0015      	movs	r5, r2
 8004f00:	001e      	movs	r6, r3
 8004f02:	9003      	str	r0, [sp, #12]
 8004f04:	2800      	cmp	r0, #0
 8004f06:	d004      	beq.n	8004f12 <_vfiprintf_r+0x1a>
 8004f08:	6a03      	ldr	r3, [r0, #32]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d101      	bne.n	8004f12 <_vfiprintf_r+0x1a>
 8004f0e:	f7ff fcc5 	bl	800489c <__sinit>
 8004f12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f14:	07db      	lsls	r3, r3, #31
 8004f16:	d405      	bmi.n	8004f24 <_vfiprintf_r+0x2c>
 8004f18:	89bb      	ldrh	r3, [r7, #12]
 8004f1a:	059b      	lsls	r3, r3, #22
 8004f1c:	d402      	bmi.n	8004f24 <_vfiprintf_r+0x2c>
 8004f1e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004f20:	f7ff fe17 	bl	8004b52 <__retarget_lock_acquire_recursive>
 8004f24:	89bb      	ldrh	r3, [r7, #12]
 8004f26:	071b      	lsls	r3, r3, #28
 8004f28:	d502      	bpl.n	8004f30 <_vfiprintf_r+0x38>
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d113      	bne.n	8004f58 <_vfiprintf_r+0x60>
 8004f30:	0039      	movs	r1, r7
 8004f32:	9803      	ldr	r0, [sp, #12]
 8004f34:	f000 fb6e 	bl	8005614 <__swsetup_r>
 8004f38:	2800      	cmp	r0, #0
 8004f3a:	d00d      	beq.n	8004f58 <_vfiprintf_r+0x60>
 8004f3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f3e:	07db      	lsls	r3, r3, #31
 8004f40:	d503      	bpl.n	8004f4a <_vfiprintf_r+0x52>
 8004f42:	2001      	movs	r0, #1
 8004f44:	4240      	negs	r0, r0
 8004f46:	b021      	add	sp, #132	@ 0x84
 8004f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f4a:	89bb      	ldrh	r3, [r7, #12]
 8004f4c:	059b      	lsls	r3, r3, #22
 8004f4e:	d4f8      	bmi.n	8004f42 <_vfiprintf_r+0x4a>
 8004f50:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004f52:	f7ff fdff 	bl	8004b54 <__retarget_lock_release_recursive>
 8004f56:	e7f4      	b.n	8004f42 <_vfiprintf_r+0x4a>
 8004f58:	2300      	movs	r3, #0
 8004f5a:	ac08      	add	r4, sp, #32
 8004f5c:	6163      	str	r3, [r4, #20]
 8004f5e:	3320      	adds	r3, #32
 8004f60:	7663      	strb	r3, [r4, #25]
 8004f62:	3310      	adds	r3, #16
 8004f64:	76a3      	strb	r3, [r4, #26]
 8004f66:	9607      	str	r6, [sp, #28]
 8004f68:	002e      	movs	r6, r5
 8004f6a:	7833      	ldrb	r3, [r6, #0]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d001      	beq.n	8004f74 <_vfiprintf_r+0x7c>
 8004f70:	2b25      	cmp	r3, #37	@ 0x25
 8004f72:	d148      	bne.n	8005006 <_vfiprintf_r+0x10e>
 8004f74:	1b73      	subs	r3, r6, r5
 8004f76:	9305      	str	r3, [sp, #20]
 8004f78:	42ae      	cmp	r6, r5
 8004f7a:	d00b      	beq.n	8004f94 <_vfiprintf_r+0x9c>
 8004f7c:	002a      	movs	r2, r5
 8004f7e:	0039      	movs	r1, r7
 8004f80:	9803      	ldr	r0, [sp, #12]
 8004f82:	f7ff ffa6 	bl	8004ed2 <__sfputs_r>
 8004f86:	3001      	adds	r0, #1
 8004f88:	d100      	bne.n	8004f8c <_vfiprintf_r+0x94>
 8004f8a:	e0ae      	b.n	80050ea <_vfiprintf_r+0x1f2>
 8004f8c:	6963      	ldr	r3, [r4, #20]
 8004f8e:	9a05      	ldr	r2, [sp, #20]
 8004f90:	189b      	adds	r3, r3, r2
 8004f92:	6163      	str	r3, [r4, #20]
 8004f94:	7833      	ldrb	r3, [r6, #0]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d100      	bne.n	8004f9c <_vfiprintf_r+0xa4>
 8004f9a:	e0a6      	b.n	80050ea <_vfiprintf_r+0x1f2>
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	4252      	negs	r2, r2
 8004fa2:	6062      	str	r2, [r4, #4]
 8004fa4:	a904      	add	r1, sp, #16
 8004fa6:	3254      	adds	r2, #84	@ 0x54
 8004fa8:	1852      	adds	r2, r2, r1
 8004faa:	1c75      	adds	r5, r6, #1
 8004fac:	6023      	str	r3, [r4, #0]
 8004fae:	60e3      	str	r3, [r4, #12]
 8004fb0:	60a3      	str	r3, [r4, #8]
 8004fb2:	7013      	strb	r3, [r2, #0]
 8004fb4:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004fb6:	4b59      	ldr	r3, [pc, #356]	@ (800511c <_vfiprintf_r+0x224>)
 8004fb8:	2205      	movs	r2, #5
 8004fba:	0018      	movs	r0, r3
 8004fbc:	7829      	ldrb	r1, [r5, #0]
 8004fbe:	9305      	str	r3, [sp, #20]
 8004fc0:	f000 fb99 	bl	80056f6 <memchr>
 8004fc4:	1c6e      	adds	r6, r5, #1
 8004fc6:	2800      	cmp	r0, #0
 8004fc8:	d11f      	bne.n	800500a <_vfiprintf_r+0x112>
 8004fca:	6822      	ldr	r2, [r4, #0]
 8004fcc:	06d3      	lsls	r3, r2, #27
 8004fce:	d504      	bpl.n	8004fda <_vfiprintf_r+0xe2>
 8004fd0:	2353      	movs	r3, #83	@ 0x53
 8004fd2:	a904      	add	r1, sp, #16
 8004fd4:	185b      	adds	r3, r3, r1
 8004fd6:	2120      	movs	r1, #32
 8004fd8:	7019      	strb	r1, [r3, #0]
 8004fda:	0713      	lsls	r3, r2, #28
 8004fdc:	d504      	bpl.n	8004fe8 <_vfiprintf_r+0xf0>
 8004fde:	2353      	movs	r3, #83	@ 0x53
 8004fe0:	a904      	add	r1, sp, #16
 8004fe2:	185b      	adds	r3, r3, r1
 8004fe4:	212b      	movs	r1, #43	@ 0x2b
 8004fe6:	7019      	strb	r1, [r3, #0]
 8004fe8:	782b      	ldrb	r3, [r5, #0]
 8004fea:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fec:	d016      	beq.n	800501c <_vfiprintf_r+0x124>
 8004fee:	002e      	movs	r6, r5
 8004ff0:	2100      	movs	r1, #0
 8004ff2:	200a      	movs	r0, #10
 8004ff4:	68e3      	ldr	r3, [r4, #12]
 8004ff6:	7832      	ldrb	r2, [r6, #0]
 8004ff8:	1c75      	adds	r5, r6, #1
 8004ffa:	3a30      	subs	r2, #48	@ 0x30
 8004ffc:	2a09      	cmp	r2, #9
 8004ffe:	d950      	bls.n	80050a2 <_vfiprintf_r+0x1aa>
 8005000:	2900      	cmp	r1, #0
 8005002:	d111      	bne.n	8005028 <_vfiprintf_r+0x130>
 8005004:	e017      	b.n	8005036 <_vfiprintf_r+0x13e>
 8005006:	3601      	adds	r6, #1
 8005008:	e7af      	b.n	8004f6a <_vfiprintf_r+0x72>
 800500a:	9b05      	ldr	r3, [sp, #20]
 800500c:	6822      	ldr	r2, [r4, #0]
 800500e:	1ac0      	subs	r0, r0, r3
 8005010:	2301      	movs	r3, #1
 8005012:	4083      	lsls	r3, r0
 8005014:	4313      	orrs	r3, r2
 8005016:	0035      	movs	r5, r6
 8005018:	6023      	str	r3, [r4, #0]
 800501a:	e7cc      	b.n	8004fb6 <_vfiprintf_r+0xbe>
 800501c:	9b07      	ldr	r3, [sp, #28]
 800501e:	1d19      	adds	r1, r3, #4
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	9107      	str	r1, [sp, #28]
 8005024:	2b00      	cmp	r3, #0
 8005026:	db01      	blt.n	800502c <_vfiprintf_r+0x134>
 8005028:	930b      	str	r3, [sp, #44]	@ 0x2c
 800502a:	e004      	b.n	8005036 <_vfiprintf_r+0x13e>
 800502c:	425b      	negs	r3, r3
 800502e:	60e3      	str	r3, [r4, #12]
 8005030:	2302      	movs	r3, #2
 8005032:	4313      	orrs	r3, r2
 8005034:	6023      	str	r3, [r4, #0]
 8005036:	7833      	ldrb	r3, [r6, #0]
 8005038:	2b2e      	cmp	r3, #46	@ 0x2e
 800503a:	d10c      	bne.n	8005056 <_vfiprintf_r+0x15e>
 800503c:	7873      	ldrb	r3, [r6, #1]
 800503e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005040:	d134      	bne.n	80050ac <_vfiprintf_r+0x1b4>
 8005042:	9b07      	ldr	r3, [sp, #28]
 8005044:	3602      	adds	r6, #2
 8005046:	1d1a      	adds	r2, r3, #4
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	9207      	str	r2, [sp, #28]
 800504c:	2b00      	cmp	r3, #0
 800504e:	da01      	bge.n	8005054 <_vfiprintf_r+0x15c>
 8005050:	2301      	movs	r3, #1
 8005052:	425b      	negs	r3, r3
 8005054:	9309      	str	r3, [sp, #36]	@ 0x24
 8005056:	4d32      	ldr	r5, [pc, #200]	@ (8005120 <_vfiprintf_r+0x228>)
 8005058:	2203      	movs	r2, #3
 800505a:	0028      	movs	r0, r5
 800505c:	7831      	ldrb	r1, [r6, #0]
 800505e:	f000 fb4a 	bl	80056f6 <memchr>
 8005062:	2800      	cmp	r0, #0
 8005064:	d006      	beq.n	8005074 <_vfiprintf_r+0x17c>
 8005066:	2340      	movs	r3, #64	@ 0x40
 8005068:	1b40      	subs	r0, r0, r5
 800506a:	4083      	lsls	r3, r0
 800506c:	6822      	ldr	r2, [r4, #0]
 800506e:	3601      	adds	r6, #1
 8005070:	4313      	orrs	r3, r2
 8005072:	6023      	str	r3, [r4, #0]
 8005074:	7831      	ldrb	r1, [r6, #0]
 8005076:	2206      	movs	r2, #6
 8005078:	482a      	ldr	r0, [pc, #168]	@ (8005124 <_vfiprintf_r+0x22c>)
 800507a:	1c75      	adds	r5, r6, #1
 800507c:	7621      	strb	r1, [r4, #24]
 800507e:	f000 fb3a 	bl	80056f6 <memchr>
 8005082:	2800      	cmp	r0, #0
 8005084:	d040      	beq.n	8005108 <_vfiprintf_r+0x210>
 8005086:	4b28      	ldr	r3, [pc, #160]	@ (8005128 <_vfiprintf_r+0x230>)
 8005088:	2b00      	cmp	r3, #0
 800508a:	d122      	bne.n	80050d2 <_vfiprintf_r+0x1da>
 800508c:	2207      	movs	r2, #7
 800508e:	9b07      	ldr	r3, [sp, #28]
 8005090:	3307      	adds	r3, #7
 8005092:	4393      	bics	r3, r2
 8005094:	3308      	adds	r3, #8
 8005096:	9307      	str	r3, [sp, #28]
 8005098:	6963      	ldr	r3, [r4, #20]
 800509a:	9a04      	ldr	r2, [sp, #16]
 800509c:	189b      	adds	r3, r3, r2
 800509e:	6163      	str	r3, [r4, #20]
 80050a0:	e762      	b.n	8004f68 <_vfiprintf_r+0x70>
 80050a2:	4343      	muls	r3, r0
 80050a4:	002e      	movs	r6, r5
 80050a6:	2101      	movs	r1, #1
 80050a8:	189b      	adds	r3, r3, r2
 80050aa:	e7a4      	b.n	8004ff6 <_vfiprintf_r+0xfe>
 80050ac:	2300      	movs	r3, #0
 80050ae:	200a      	movs	r0, #10
 80050b0:	0019      	movs	r1, r3
 80050b2:	3601      	adds	r6, #1
 80050b4:	6063      	str	r3, [r4, #4]
 80050b6:	7832      	ldrb	r2, [r6, #0]
 80050b8:	1c75      	adds	r5, r6, #1
 80050ba:	3a30      	subs	r2, #48	@ 0x30
 80050bc:	2a09      	cmp	r2, #9
 80050be:	d903      	bls.n	80050c8 <_vfiprintf_r+0x1d0>
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d0c8      	beq.n	8005056 <_vfiprintf_r+0x15e>
 80050c4:	9109      	str	r1, [sp, #36]	@ 0x24
 80050c6:	e7c6      	b.n	8005056 <_vfiprintf_r+0x15e>
 80050c8:	4341      	muls	r1, r0
 80050ca:	002e      	movs	r6, r5
 80050cc:	2301      	movs	r3, #1
 80050ce:	1889      	adds	r1, r1, r2
 80050d0:	e7f1      	b.n	80050b6 <_vfiprintf_r+0x1be>
 80050d2:	aa07      	add	r2, sp, #28
 80050d4:	9200      	str	r2, [sp, #0]
 80050d6:	0021      	movs	r1, r4
 80050d8:	003a      	movs	r2, r7
 80050da:	4b14      	ldr	r3, [pc, #80]	@ (800512c <_vfiprintf_r+0x234>)
 80050dc:	9803      	ldr	r0, [sp, #12]
 80050de:	e000      	b.n	80050e2 <_vfiprintf_r+0x1ea>
 80050e0:	bf00      	nop
 80050e2:	9004      	str	r0, [sp, #16]
 80050e4:	9b04      	ldr	r3, [sp, #16]
 80050e6:	3301      	adds	r3, #1
 80050e8:	d1d6      	bne.n	8005098 <_vfiprintf_r+0x1a0>
 80050ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050ec:	07db      	lsls	r3, r3, #31
 80050ee:	d405      	bmi.n	80050fc <_vfiprintf_r+0x204>
 80050f0:	89bb      	ldrh	r3, [r7, #12]
 80050f2:	059b      	lsls	r3, r3, #22
 80050f4:	d402      	bmi.n	80050fc <_vfiprintf_r+0x204>
 80050f6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80050f8:	f7ff fd2c 	bl	8004b54 <__retarget_lock_release_recursive>
 80050fc:	89bb      	ldrh	r3, [r7, #12]
 80050fe:	065b      	lsls	r3, r3, #25
 8005100:	d500      	bpl.n	8005104 <_vfiprintf_r+0x20c>
 8005102:	e71e      	b.n	8004f42 <_vfiprintf_r+0x4a>
 8005104:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005106:	e71e      	b.n	8004f46 <_vfiprintf_r+0x4e>
 8005108:	aa07      	add	r2, sp, #28
 800510a:	9200      	str	r2, [sp, #0]
 800510c:	0021      	movs	r1, r4
 800510e:	003a      	movs	r2, r7
 8005110:	4b06      	ldr	r3, [pc, #24]	@ (800512c <_vfiprintf_r+0x234>)
 8005112:	9803      	ldr	r0, [sp, #12]
 8005114:	f000 f87c 	bl	8005210 <_printf_i>
 8005118:	e7e3      	b.n	80050e2 <_vfiprintf_r+0x1ea>
 800511a:	46c0      	nop			@ (mov r8, r8)
 800511c:	0800598c 	.word	0x0800598c
 8005120:	08005992 	.word	0x08005992
 8005124:	08005996 	.word	0x08005996
 8005128:	00000000 	.word	0x00000000
 800512c:	08004ed3 	.word	0x08004ed3

08005130 <_printf_common>:
 8005130:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005132:	0016      	movs	r6, r2
 8005134:	9301      	str	r3, [sp, #4]
 8005136:	688a      	ldr	r2, [r1, #8]
 8005138:	690b      	ldr	r3, [r1, #16]
 800513a:	000c      	movs	r4, r1
 800513c:	9000      	str	r0, [sp, #0]
 800513e:	4293      	cmp	r3, r2
 8005140:	da00      	bge.n	8005144 <_printf_common+0x14>
 8005142:	0013      	movs	r3, r2
 8005144:	0022      	movs	r2, r4
 8005146:	6033      	str	r3, [r6, #0]
 8005148:	3243      	adds	r2, #67	@ 0x43
 800514a:	7812      	ldrb	r2, [r2, #0]
 800514c:	2a00      	cmp	r2, #0
 800514e:	d001      	beq.n	8005154 <_printf_common+0x24>
 8005150:	3301      	adds	r3, #1
 8005152:	6033      	str	r3, [r6, #0]
 8005154:	6823      	ldr	r3, [r4, #0]
 8005156:	069b      	lsls	r3, r3, #26
 8005158:	d502      	bpl.n	8005160 <_printf_common+0x30>
 800515a:	6833      	ldr	r3, [r6, #0]
 800515c:	3302      	adds	r3, #2
 800515e:	6033      	str	r3, [r6, #0]
 8005160:	6822      	ldr	r2, [r4, #0]
 8005162:	2306      	movs	r3, #6
 8005164:	0015      	movs	r5, r2
 8005166:	401d      	ands	r5, r3
 8005168:	421a      	tst	r2, r3
 800516a:	d027      	beq.n	80051bc <_printf_common+0x8c>
 800516c:	0023      	movs	r3, r4
 800516e:	3343      	adds	r3, #67	@ 0x43
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	1e5a      	subs	r2, r3, #1
 8005174:	4193      	sbcs	r3, r2
 8005176:	6822      	ldr	r2, [r4, #0]
 8005178:	0692      	lsls	r2, r2, #26
 800517a:	d430      	bmi.n	80051de <_printf_common+0xae>
 800517c:	0022      	movs	r2, r4
 800517e:	9901      	ldr	r1, [sp, #4]
 8005180:	9800      	ldr	r0, [sp, #0]
 8005182:	9d08      	ldr	r5, [sp, #32]
 8005184:	3243      	adds	r2, #67	@ 0x43
 8005186:	47a8      	blx	r5
 8005188:	3001      	adds	r0, #1
 800518a:	d025      	beq.n	80051d8 <_printf_common+0xa8>
 800518c:	2206      	movs	r2, #6
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	2500      	movs	r5, #0
 8005192:	4013      	ands	r3, r2
 8005194:	2b04      	cmp	r3, #4
 8005196:	d105      	bne.n	80051a4 <_printf_common+0x74>
 8005198:	6833      	ldr	r3, [r6, #0]
 800519a:	68e5      	ldr	r5, [r4, #12]
 800519c:	1aed      	subs	r5, r5, r3
 800519e:	43eb      	mvns	r3, r5
 80051a0:	17db      	asrs	r3, r3, #31
 80051a2:	401d      	ands	r5, r3
 80051a4:	68a3      	ldr	r3, [r4, #8]
 80051a6:	6922      	ldr	r2, [r4, #16]
 80051a8:	4293      	cmp	r3, r2
 80051aa:	dd01      	ble.n	80051b0 <_printf_common+0x80>
 80051ac:	1a9b      	subs	r3, r3, r2
 80051ae:	18ed      	adds	r5, r5, r3
 80051b0:	2600      	movs	r6, #0
 80051b2:	42b5      	cmp	r5, r6
 80051b4:	d120      	bne.n	80051f8 <_printf_common+0xc8>
 80051b6:	2000      	movs	r0, #0
 80051b8:	e010      	b.n	80051dc <_printf_common+0xac>
 80051ba:	3501      	adds	r5, #1
 80051bc:	68e3      	ldr	r3, [r4, #12]
 80051be:	6832      	ldr	r2, [r6, #0]
 80051c0:	1a9b      	subs	r3, r3, r2
 80051c2:	42ab      	cmp	r3, r5
 80051c4:	ddd2      	ble.n	800516c <_printf_common+0x3c>
 80051c6:	0022      	movs	r2, r4
 80051c8:	2301      	movs	r3, #1
 80051ca:	9901      	ldr	r1, [sp, #4]
 80051cc:	9800      	ldr	r0, [sp, #0]
 80051ce:	9f08      	ldr	r7, [sp, #32]
 80051d0:	3219      	adds	r2, #25
 80051d2:	47b8      	blx	r7
 80051d4:	3001      	adds	r0, #1
 80051d6:	d1f0      	bne.n	80051ba <_printf_common+0x8a>
 80051d8:	2001      	movs	r0, #1
 80051da:	4240      	negs	r0, r0
 80051dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80051de:	2030      	movs	r0, #48	@ 0x30
 80051e0:	18e1      	adds	r1, r4, r3
 80051e2:	3143      	adds	r1, #67	@ 0x43
 80051e4:	7008      	strb	r0, [r1, #0]
 80051e6:	0021      	movs	r1, r4
 80051e8:	1c5a      	adds	r2, r3, #1
 80051ea:	3145      	adds	r1, #69	@ 0x45
 80051ec:	7809      	ldrb	r1, [r1, #0]
 80051ee:	18a2      	adds	r2, r4, r2
 80051f0:	3243      	adds	r2, #67	@ 0x43
 80051f2:	3302      	adds	r3, #2
 80051f4:	7011      	strb	r1, [r2, #0]
 80051f6:	e7c1      	b.n	800517c <_printf_common+0x4c>
 80051f8:	0022      	movs	r2, r4
 80051fa:	2301      	movs	r3, #1
 80051fc:	9901      	ldr	r1, [sp, #4]
 80051fe:	9800      	ldr	r0, [sp, #0]
 8005200:	9f08      	ldr	r7, [sp, #32]
 8005202:	321a      	adds	r2, #26
 8005204:	47b8      	blx	r7
 8005206:	3001      	adds	r0, #1
 8005208:	d0e6      	beq.n	80051d8 <_printf_common+0xa8>
 800520a:	3601      	adds	r6, #1
 800520c:	e7d1      	b.n	80051b2 <_printf_common+0x82>
	...

08005210 <_printf_i>:
 8005210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005212:	b08b      	sub	sp, #44	@ 0x2c
 8005214:	9206      	str	r2, [sp, #24]
 8005216:	000a      	movs	r2, r1
 8005218:	3243      	adds	r2, #67	@ 0x43
 800521a:	9307      	str	r3, [sp, #28]
 800521c:	9005      	str	r0, [sp, #20]
 800521e:	9203      	str	r2, [sp, #12]
 8005220:	7e0a      	ldrb	r2, [r1, #24]
 8005222:	000c      	movs	r4, r1
 8005224:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005226:	2a78      	cmp	r2, #120	@ 0x78
 8005228:	d809      	bhi.n	800523e <_printf_i+0x2e>
 800522a:	2a62      	cmp	r2, #98	@ 0x62
 800522c:	d80b      	bhi.n	8005246 <_printf_i+0x36>
 800522e:	2a00      	cmp	r2, #0
 8005230:	d100      	bne.n	8005234 <_printf_i+0x24>
 8005232:	e0bc      	b.n	80053ae <_printf_i+0x19e>
 8005234:	497b      	ldr	r1, [pc, #492]	@ (8005424 <_printf_i+0x214>)
 8005236:	9104      	str	r1, [sp, #16]
 8005238:	2a58      	cmp	r2, #88	@ 0x58
 800523a:	d100      	bne.n	800523e <_printf_i+0x2e>
 800523c:	e090      	b.n	8005360 <_printf_i+0x150>
 800523e:	0025      	movs	r5, r4
 8005240:	3542      	adds	r5, #66	@ 0x42
 8005242:	702a      	strb	r2, [r5, #0]
 8005244:	e022      	b.n	800528c <_printf_i+0x7c>
 8005246:	0010      	movs	r0, r2
 8005248:	3863      	subs	r0, #99	@ 0x63
 800524a:	2815      	cmp	r0, #21
 800524c:	d8f7      	bhi.n	800523e <_printf_i+0x2e>
 800524e:	f7fa ff63 	bl	8000118 <__gnu_thumb1_case_shi>
 8005252:	0016      	.short	0x0016
 8005254:	fff6001f 	.word	0xfff6001f
 8005258:	fff6fff6 	.word	0xfff6fff6
 800525c:	001ffff6 	.word	0x001ffff6
 8005260:	fff6fff6 	.word	0xfff6fff6
 8005264:	fff6fff6 	.word	0xfff6fff6
 8005268:	003600a1 	.word	0x003600a1
 800526c:	fff60080 	.word	0xfff60080
 8005270:	00b2fff6 	.word	0x00b2fff6
 8005274:	0036fff6 	.word	0x0036fff6
 8005278:	fff6fff6 	.word	0xfff6fff6
 800527c:	0084      	.short	0x0084
 800527e:	0025      	movs	r5, r4
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	3542      	adds	r5, #66	@ 0x42
 8005284:	1d11      	adds	r1, r2, #4
 8005286:	6019      	str	r1, [r3, #0]
 8005288:	6813      	ldr	r3, [r2, #0]
 800528a:	702b      	strb	r3, [r5, #0]
 800528c:	2301      	movs	r3, #1
 800528e:	e0a0      	b.n	80053d2 <_printf_i+0x1c2>
 8005290:	6818      	ldr	r0, [r3, #0]
 8005292:	6809      	ldr	r1, [r1, #0]
 8005294:	1d02      	adds	r2, r0, #4
 8005296:	060d      	lsls	r5, r1, #24
 8005298:	d50b      	bpl.n	80052b2 <_printf_i+0xa2>
 800529a:	6806      	ldr	r6, [r0, #0]
 800529c:	601a      	str	r2, [r3, #0]
 800529e:	2e00      	cmp	r6, #0
 80052a0:	da03      	bge.n	80052aa <_printf_i+0x9a>
 80052a2:	232d      	movs	r3, #45	@ 0x2d
 80052a4:	9a03      	ldr	r2, [sp, #12]
 80052a6:	4276      	negs	r6, r6
 80052a8:	7013      	strb	r3, [r2, #0]
 80052aa:	4b5e      	ldr	r3, [pc, #376]	@ (8005424 <_printf_i+0x214>)
 80052ac:	270a      	movs	r7, #10
 80052ae:	9304      	str	r3, [sp, #16]
 80052b0:	e018      	b.n	80052e4 <_printf_i+0xd4>
 80052b2:	6806      	ldr	r6, [r0, #0]
 80052b4:	601a      	str	r2, [r3, #0]
 80052b6:	0649      	lsls	r1, r1, #25
 80052b8:	d5f1      	bpl.n	800529e <_printf_i+0x8e>
 80052ba:	b236      	sxth	r6, r6
 80052bc:	e7ef      	b.n	800529e <_printf_i+0x8e>
 80052be:	6808      	ldr	r0, [r1, #0]
 80052c0:	6819      	ldr	r1, [r3, #0]
 80052c2:	c940      	ldmia	r1!, {r6}
 80052c4:	0605      	lsls	r5, r0, #24
 80052c6:	d402      	bmi.n	80052ce <_printf_i+0xbe>
 80052c8:	0640      	lsls	r0, r0, #25
 80052ca:	d500      	bpl.n	80052ce <_printf_i+0xbe>
 80052cc:	b2b6      	uxth	r6, r6
 80052ce:	6019      	str	r1, [r3, #0]
 80052d0:	4b54      	ldr	r3, [pc, #336]	@ (8005424 <_printf_i+0x214>)
 80052d2:	270a      	movs	r7, #10
 80052d4:	9304      	str	r3, [sp, #16]
 80052d6:	2a6f      	cmp	r2, #111	@ 0x6f
 80052d8:	d100      	bne.n	80052dc <_printf_i+0xcc>
 80052da:	3f02      	subs	r7, #2
 80052dc:	0023      	movs	r3, r4
 80052de:	2200      	movs	r2, #0
 80052e0:	3343      	adds	r3, #67	@ 0x43
 80052e2:	701a      	strb	r2, [r3, #0]
 80052e4:	6863      	ldr	r3, [r4, #4]
 80052e6:	60a3      	str	r3, [r4, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	db03      	blt.n	80052f4 <_printf_i+0xe4>
 80052ec:	2104      	movs	r1, #4
 80052ee:	6822      	ldr	r2, [r4, #0]
 80052f0:	438a      	bics	r2, r1
 80052f2:	6022      	str	r2, [r4, #0]
 80052f4:	2e00      	cmp	r6, #0
 80052f6:	d102      	bne.n	80052fe <_printf_i+0xee>
 80052f8:	9d03      	ldr	r5, [sp, #12]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00c      	beq.n	8005318 <_printf_i+0x108>
 80052fe:	9d03      	ldr	r5, [sp, #12]
 8005300:	0030      	movs	r0, r6
 8005302:	0039      	movs	r1, r7
 8005304:	f7fa ff98 	bl	8000238 <__aeabi_uidivmod>
 8005308:	9b04      	ldr	r3, [sp, #16]
 800530a:	3d01      	subs	r5, #1
 800530c:	5c5b      	ldrb	r3, [r3, r1]
 800530e:	702b      	strb	r3, [r5, #0]
 8005310:	0033      	movs	r3, r6
 8005312:	0006      	movs	r6, r0
 8005314:	429f      	cmp	r7, r3
 8005316:	d9f3      	bls.n	8005300 <_printf_i+0xf0>
 8005318:	2f08      	cmp	r7, #8
 800531a:	d109      	bne.n	8005330 <_printf_i+0x120>
 800531c:	6823      	ldr	r3, [r4, #0]
 800531e:	07db      	lsls	r3, r3, #31
 8005320:	d506      	bpl.n	8005330 <_printf_i+0x120>
 8005322:	6862      	ldr	r2, [r4, #4]
 8005324:	6923      	ldr	r3, [r4, #16]
 8005326:	429a      	cmp	r2, r3
 8005328:	dc02      	bgt.n	8005330 <_printf_i+0x120>
 800532a:	2330      	movs	r3, #48	@ 0x30
 800532c:	3d01      	subs	r5, #1
 800532e:	702b      	strb	r3, [r5, #0]
 8005330:	9b03      	ldr	r3, [sp, #12]
 8005332:	1b5b      	subs	r3, r3, r5
 8005334:	6123      	str	r3, [r4, #16]
 8005336:	9b07      	ldr	r3, [sp, #28]
 8005338:	0021      	movs	r1, r4
 800533a:	9300      	str	r3, [sp, #0]
 800533c:	9805      	ldr	r0, [sp, #20]
 800533e:	9b06      	ldr	r3, [sp, #24]
 8005340:	aa09      	add	r2, sp, #36	@ 0x24
 8005342:	f7ff fef5 	bl	8005130 <_printf_common>
 8005346:	3001      	adds	r0, #1
 8005348:	d148      	bne.n	80053dc <_printf_i+0x1cc>
 800534a:	2001      	movs	r0, #1
 800534c:	4240      	negs	r0, r0
 800534e:	b00b      	add	sp, #44	@ 0x2c
 8005350:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005352:	2220      	movs	r2, #32
 8005354:	6809      	ldr	r1, [r1, #0]
 8005356:	430a      	orrs	r2, r1
 8005358:	6022      	str	r2, [r4, #0]
 800535a:	2278      	movs	r2, #120	@ 0x78
 800535c:	4932      	ldr	r1, [pc, #200]	@ (8005428 <_printf_i+0x218>)
 800535e:	9104      	str	r1, [sp, #16]
 8005360:	0021      	movs	r1, r4
 8005362:	3145      	adds	r1, #69	@ 0x45
 8005364:	700a      	strb	r2, [r1, #0]
 8005366:	6819      	ldr	r1, [r3, #0]
 8005368:	6822      	ldr	r2, [r4, #0]
 800536a:	c940      	ldmia	r1!, {r6}
 800536c:	0610      	lsls	r0, r2, #24
 800536e:	d402      	bmi.n	8005376 <_printf_i+0x166>
 8005370:	0650      	lsls	r0, r2, #25
 8005372:	d500      	bpl.n	8005376 <_printf_i+0x166>
 8005374:	b2b6      	uxth	r6, r6
 8005376:	6019      	str	r1, [r3, #0]
 8005378:	07d3      	lsls	r3, r2, #31
 800537a:	d502      	bpl.n	8005382 <_printf_i+0x172>
 800537c:	2320      	movs	r3, #32
 800537e:	4313      	orrs	r3, r2
 8005380:	6023      	str	r3, [r4, #0]
 8005382:	2e00      	cmp	r6, #0
 8005384:	d001      	beq.n	800538a <_printf_i+0x17a>
 8005386:	2710      	movs	r7, #16
 8005388:	e7a8      	b.n	80052dc <_printf_i+0xcc>
 800538a:	2220      	movs	r2, #32
 800538c:	6823      	ldr	r3, [r4, #0]
 800538e:	4393      	bics	r3, r2
 8005390:	6023      	str	r3, [r4, #0]
 8005392:	e7f8      	b.n	8005386 <_printf_i+0x176>
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	680d      	ldr	r5, [r1, #0]
 8005398:	1d10      	adds	r0, r2, #4
 800539a:	6949      	ldr	r1, [r1, #20]
 800539c:	6018      	str	r0, [r3, #0]
 800539e:	6813      	ldr	r3, [r2, #0]
 80053a0:	062e      	lsls	r6, r5, #24
 80053a2:	d501      	bpl.n	80053a8 <_printf_i+0x198>
 80053a4:	6019      	str	r1, [r3, #0]
 80053a6:	e002      	b.n	80053ae <_printf_i+0x19e>
 80053a8:	066d      	lsls	r5, r5, #25
 80053aa:	d5fb      	bpl.n	80053a4 <_printf_i+0x194>
 80053ac:	8019      	strh	r1, [r3, #0]
 80053ae:	2300      	movs	r3, #0
 80053b0:	9d03      	ldr	r5, [sp, #12]
 80053b2:	6123      	str	r3, [r4, #16]
 80053b4:	e7bf      	b.n	8005336 <_printf_i+0x126>
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	1d11      	adds	r1, r2, #4
 80053ba:	6019      	str	r1, [r3, #0]
 80053bc:	6815      	ldr	r5, [r2, #0]
 80053be:	2100      	movs	r1, #0
 80053c0:	0028      	movs	r0, r5
 80053c2:	6862      	ldr	r2, [r4, #4]
 80053c4:	f000 f997 	bl	80056f6 <memchr>
 80053c8:	2800      	cmp	r0, #0
 80053ca:	d001      	beq.n	80053d0 <_printf_i+0x1c0>
 80053cc:	1b40      	subs	r0, r0, r5
 80053ce:	6060      	str	r0, [r4, #4]
 80053d0:	6863      	ldr	r3, [r4, #4]
 80053d2:	6123      	str	r3, [r4, #16]
 80053d4:	2300      	movs	r3, #0
 80053d6:	9a03      	ldr	r2, [sp, #12]
 80053d8:	7013      	strb	r3, [r2, #0]
 80053da:	e7ac      	b.n	8005336 <_printf_i+0x126>
 80053dc:	002a      	movs	r2, r5
 80053de:	6923      	ldr	r3, [r4, #16]
 80053e0:	9906      	ldr	r1, [sp, #24]
 80053e2:	9805      	ldr	r0, [sp, #20]
 80053e4:	9d07      	ldr	r5, [sp, #28]
 80053e6:	47a8      	blx	r5
 80053e8:	3001      	adds	r0, #1
 80053ea:	d0ae      	beq.n	800534a <_printf_i+0x13a>
 80053ec:	6823      	ldr	r3, [r4, #0]
 80053ee:	079b      	lsls	r3, r3, #30
 80053f0:	d415      	bmi.n	800541e <_printf_i+0x20e>
 80053f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053f4:	68e0      	ldr	r0, [r4, #12]
 80053f6:	4298      	cmp	r0, r3
 80053f8:	daa9      	bge.n	800534e <_printf_i+0x13e>
 80053fa:	0018      	movs	r0, r3
 80053fc:	e7a7      	b.n	800534e <_printf_i+0x13e>
 80053fe:	0022      	movs	r2, r4
 8005400:	2301      	movs	r3, #1
 8005402:	9906      	ldr	r1, [sp, #24]
 8005404:	9805      	ldr	r0, [sp, #20]
 8005406:	9e07      	ldr	r6, [sp, #28]
 8005408:	3219      	adds	r2, #25
 800540a:	47b0      	blx	r6
 800540c:	3001      	adds	r0, #1
 800540e:	d09c      	beq.n	800534a <_printf_i+0x13a>
 8005410:	3501      	adds	r5, #1
 8005412:	68e3      	ldr	r3, [r4, #12]
 8005414:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005416:	1a9b      	subs	r3, r3, r2
 8005418:	42ab      	cmp	r3, r5
 800541a:	dcf0      	bgt.n	80053fe <_printf_i+0x1ee>
 800541c:	e7e9      	b.n	80053f2 <_printf_i+0x1e2>
 800541e:	2500      	movs	r5, #0
 8005420:	e7f7      	b.n	8005412 <_printf_i+0x202>
 8005422:	46c0      	nop			@ (mov r8, r8)
 8005424:	0800599d 	.word	0x0800599d
 8005428:	080059ae 	.word	0x080059ae

0800542c <__sflush_r>:
 800542c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800542e:	220c      	movs	r2, #12
 8005430:	5e8b      	ldrsh	r3, [r1, r2]
 8005432:	0005      	movs	r5, r0
 8005434:	000c      	movs	r4, r1
 8005436:	071a      	lsls	r2, r3, #28
 8005438:	d456      	bmi.n	80054e8 <__sflush_r+0xbc>
 800543a:	684a      	ldr	r2, [r1, #4]
 800543c:	2a00      	cmp	r2, #0
 800543e:	dc02      	bgt.n	8005446 <__sflush_r+0x1a>
 8005440:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005442:	2a00      	cmp	r2, #0
 8005444:	dd4e      	ble.n	80054e4 <__sflush_r+0xb8>
 8005446:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005448:	2f00      	cmp	r7, #0
 800544a:	d04b      	beq.n	80054e4 <__sflush_r+0xb8>
 800544c:	2200      	movs	r2, #0
 800544e:	2080      	movs	r0, #128	@ 0x80
 8005450:	682e      	ldr	r6, [r5, #0]
 8005452:	602a      	str	r2, [r5, #0]
 8005454:	001a      	movs	r2, r3
 8005456:	0140      	lsls	r0, r0, #5
 8005458:	6a21      	ldr	r1, [r4, #32]
 800545a:	4002      	ands	r2, r0
 800545c:	4203      	tst	r3, r0
 800545e:	d033      	beq.n	80054c8 <__sflush_r+0x9c>
 8005460:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005462:	89a3      	ldrh	r3, [r4, #12]
 8005464:	075b      	lsls	r3, r3, #29
 8005466:	d506      	bpl.n	8005476 <__sflush_r+0x4a>
 8005468:	6863      	ldr	r3, [r4, #4]
 800546a:	1ad2      	subs	r2, r2, r3
 800546c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800546e:	2b00      	cmp	r3, #0
 8005470:	d001      	beq.n	8005476 <__sflush_r+0x4a>
 8005472:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005474:	1ad2      	subs	r2, r2, r3
 8005476:	2300      	movs	r3, #0
 8005478:	0028      	movs	r0, r5
 800547a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800547c:	6a21      	ldr	r1, [r4, #32]
 800547e:	47b8      	blx	r7
 8005480:	89a2      	ldrh	r2, [r4, #12]
 8005482:	1c43      	adds	r3, r0, #1
 8005484:	d106      	bne.n	8005494 <__sflush_r+0x68>
 8005486:	6829      	ldr	r1, [r5, #0]
 8005488:	291d      	cmp	r1, #29
 800548a:	d846      	bhi.n	800551a <__sflush_r+0xee>
 800548c:	4b29      	ldr	r3, [pc, #164]	@ (8005534 <__sflush_r+0x108>)
 800548e:	410b      	asrs	r3, r1
 8005490:	07db      	lsls	r3, r3, #31
 8005492:	d442      	bmi.n	800551a <__sflush_r+0xee>
 8005494:	2300      	movs	r3, #0
 8005496:	6063      	str	r3, [r4, #4]
 8005498:	6923      	ldr	r3, [r4, #16]
 800549a:	6023      	str	r3, [r4, #0]
 800549c:	04d2      	lsls	r2, r2, #19
 800549e:	d505      	bpl.n	80054ac <__sflush_r+0x80>
 80054a0:	1c43      	adds	r3, r0, #1
 80054a2:	d102      	bne.n	80054aa <__sflush_r+0x7e>
 80054a4:	682b      	ldr	r3, [r5, #0]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d100      	bne.n	80054ac <__sflush_r+0x80>
 80054aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80054ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80054ae:	602e      	str	r6, [r5, #0]
 80054b0:	2900      	cmp	r1, #0
 80054b2:	d017      	beq.n	80054e4 <__sflush_r+0xb8>
 80054b4:	0023      	movs	r3, r4
 80054b6:	3344      	adds	r3, #68	@ 0x44
 80054b8:	4299      	cmp	r1, r3
 80054ba:	d002      	beq.n	80054c2 <__sflush_r+0x96>
 80054bc:	0028      	movs	r0, r5
 80054be:	f7ff fb4b 	bl	8004b58 <_free_r>
 80054c2:	2300      	movs	r3, #0
 80054c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80054c6:	e00d      	b.n	80054e4 <__sflush_r+0xb8>
 80054c8:	2301      	movs	r3, #1
 80054ca:	0028      	movs	r0, r5
 80054cc:	47b8      	blx	r7
 80054ce:	0002      	movs	r2, r0
 80054d0:	1c43      	adds	r3, r0, #1
 80054d2:	d1c6      	bne.n	8005462 <__sflush_r+0x36>
 80054d4:	682b      	ldr	r3, [r5, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d0c3      	beq.n	8005462 <__sflush_r+0x36>
 80054da:	2b1d      	cmp	r3, #29
 80054dc:	d001      	beq.n	80054e2 <__sflush_r+0xb6>
 80054de:	2b16      	cmp	r3, #22
 80054e0:	d11a      	bne.n	8005518 <__sflush_r+0xec>
 80054e2:	602e      	str	r6, [r5, #0]
 80054e4:	2000      	movs	r0, #0
 80054e6:	e01e      	b.n	8005526 <__sflush_r+0xfa>
 80054e8:	690e      	ldr	r6, [r1, #16]
 80054ea:	2e00      	cmp	r6, #0
 80054ec:	d0fa      	beq.n	80054e4 <__sflush_r+0xb8>
 80054ee:	680f      	ldr	r7, [r1, #0]
 80054f0:	600e      	str	r6, [r1, #0]
 80054f2:	1bba      	subs	r2, r7, r6
 80054f4:	9201      	str	r2, [sp, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	079b      	lsls	r3, r3, #30
 80054fa:	d100      	bne.n	80054fe <__sflush_r+0xd2>
 80054fc:	694a      	ldr	r2, [r1, #20]
 80054fe:	60a2      	str	r2, [r4, #8]
 8005500:	9b01      	ldr	r3, [sp, #4]
 8005502:	2b00      	cmp	r3, #0
 8005504:	ddee      	ble.n	80054e4 <__sflush_r+0xb8>
 8005506:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005508:	0032      	movs	r2, r6
 800550a:	001f      	movs	r7, r3
 800550c:	0028      	movs	r0, r5
 800550e:	9b01      	ldr	r3, [sp, #4]
 8005510:	6a21      	ldr	r1, [r4, #32]
 8005512:	47b8      	blx	r7
 8005514:	2800      	cmp	r0, #0
 8005516:	dc07      	bgt.n	8005528 <__sflush_r+0xfc>
 8005518:	89a2      	ldrh	r2, [r4, #12]
 800551a:	2340      	movs	r3, #64	@ 0x40
 800551c:	2001      	movs	r0, #1
 800551e:	4313      	orrs	r3, r2
 8005520:	b21b      	sxth	r3, r3
 8005522:	81a3      	strh	r3, [r4, #12]
 8005524:	4240      	negs	r0, r0
 8005526:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005528:	9b01      	ldr	r3, [sp, #4]
 800552a:	1836      	adds	r6, r6, r0
 800552c:	1a1b      	subs	r3, r3, r0
 800552e:	9301      	str	r3, [sp, #4]
 8005530:	e7e6      	b.n	8005500 <__sflush_r+0xd4>
 8005532:	46c0      	nop			@ (mov r8, r8)
 8005534:	dfbffffe 	.word	0xdfbffffe

08005538 <_fflush_r>:
 8005538:	690b      	ldr	r3, [r1, #16]
 800553a:	b570      	push	{r4, r5, r6, lr}
 800553c:	0005      	movs	r5, r0
 800553e:	000c      	movs	r4, r1
 8005540:	2b00      	cmp	r3, #0
 8005542:	d102      	bne.n	800554a <_fflush_r+0x12>
 8005544:	2500      	movs	r5, #0
 8005546:	0028      	movs	r0, r5
 8005548:	bd70      	pop	{r4, r5, r6, pc}
 800554a:	2800      	cmp	r0, #0
 800554c:	d004      	beq.n	8005558 <_fflush_r+0x20>
 800554e:	6a03      	ldr	r3, [r0, #32]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <_fflush_r+0x20>
 8005554:	f7ff f9a2 	bl	800489c <__sinit>
 8005558:	220c      	movs	r2, #12
 800555a:	5ea3      	ldrsh	r3, [r4, r2]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d0f1      	beq.n	8005544 <_fflush_r+0xc>
 8005560:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005562:	07d2      	lsls	r2, r2, #31
 8005564:	d404      	bmi.n	8005570 <_fflush_r+0x38>
 8005566:	059b      	lsls	r3, r3, #22
 8005568:	d402      	bmi.n	8005570 <_fflush_r+0x38>
 800556a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800556c:	f7ff faf1 	bl	8004b52 <__retarget_lock_acquire_recursive>
 8005570:	0028      	movs	r0, r5
 8005572:	0021      	movs	r1, r4
 8005574:	f7ff ff5a 	bl	800542c <__sflush_r>
 8005578:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800557a:	0005      	movs	r5, r0
 800557c:	07db      	lsls	r3, r3, #31
 800557e:	d4e2      	bmi.n	8005546 <_fflush_r+0xe>
 8005580:	89a3      	ldrh	r3, [r4, #12]
 8005582:	059b      	lsls	r3, r3, #22
 8005584:	d4df      	bmi.n	8005546 <_fflush_r+0xe>
 8005586:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005588:	f7ff fae4 	bl	8004b54 <__retarget_lock_release_recursive>
 800558c:	e7db      	b.n	8005546 <_fflush_r+0xe>

0800558e <__swbuf_r>:
 800558e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005590:	0006      	movs	r6, r0
 8005592:	000d      	movs	r5, r1
 8005594:	0014      	movs	r4, r2
 8005596:	2800      	cmp	r0, #0
 8005598:	d004      	beq.n	80055a4 <__swbuf_r+0x16>
 800559a:	6a03      	ldr	r3, [r0, #32]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d101      	bne.n	80055a4 <__swbuf_r+0x16>
 80055a0:	f7ff f97c 	bl	800489c <__sinit>
 80055a4:	69a3      	ldr	r3, [r4, #24]
 80055a6:	60a3      	str	r3, [r4, #8]
 80055a8:	89a3      	ldrh	r3, [r4, #12]
 80055aa:	071b      	lsls	r3, r3, #28
 80055ac:	d502      	bpl.n	80055b4 <__swbuf_r+0x26>
 80055ae:	6923      	ldr	r3, [r4, #16]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d109      	bne.n	80055c8 <__swbuf_r+0x3a>
 80055b4:	0021      	movs	r1, r4
 80055b6:	0030      	movs	r0, r6
 80055b8:	f000 f82c 	bl	8005614 <__swsetup_r>
 80055bc:	2800      	cmp	r0, #0
 80055be:	d003      	beq.n	80055c8 <__swbuf_r+0x3a>
 80055c0:	2501      	movs	r5, #1
 80055c2:	426d      	negs	r5, r5
 80055c4:	0028      	movs	r0, r5
 80055c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055c8:	6923      	ldr	r3, [r4, #16]
 80055ca:	6820      	ldr	r0, [r4, #0]
 80055cc:	b2ef      	uxtb	r7, r5
 80055ce:	1ac0      	subs	r0, r0, r3
 80055d0:	6963      	ldr	r3, [r4, #20]
 80055d2:	b2ed      	uxtb	r5, r5
 80055d4:	4283      	cmp	r3, r0
 80055d6:	dc05      	bgt.n	80055e4 <__swbuf_r+0x56>
 80055d8:	0021      	movs	r1, r4
 80055da:	0030      	movs	r0, r6
 80055dc:	f7ff ffac 	bl	8005538 <_fflush_r>
 80055e0:	2800      	cmp	r0, #0
 80055e2:	d1ed      	bne.n	80055c0 <__swbuf_r+0x32>
 80055e4:	68a3      	ldr	r3, [r4, #8]
 80055e6:	3001      	adds	r0, #1
 80055e8:	3b01      	subs	r3, #1
 80055ea:	60a3      	str	r3, [r4, #8]
 80055ec:	6823      	ldr	r3, [r4, #0]
 80055ee:	1c5a      	adds	r2, r3, #1
 80055f0:	6022      	str	r2, [r4, #0]
 80055f2:	701f      	strb	r7, [r3, #0]
 80055f4:	6963      	ldr	r3, [r4, #20]
 80055f6:	4283      	cmp	r3, r0
 80055f8:	d004      	beq.n	8005604 <__swbuf_r+0x76>
 80055fa:	89a3      	ldrh	r3, [r4, #12]
 80055fc:	07db      	lsls	r3, r3, #31
 80055fe:	d5e1      	bpl.n	80055c4 <__swbuf_r+0x36>
 8005600:	2d0a      	cmp	r5, #10
 8005602:	d1df      	bne.n	80055c4 <__swbuf_r+0x36>
 8005604:	0021      	movs	r1, r4
 8005606:	0030      	movs	r0, r6
 8005608:	f7ff ff96 	bl	8005538 <_fflush_r>
 800560c:	2800      	cmp	r0, #0
 800560e:	d0d9      	beq.n	80055c4 <__swbuf_r+0x36>
 8005610:	e7d6      	b.n	80055c0 <__swbuf_r+0x32>
	...

08005614 <__swsetup_r>:
 8005614:	4b2d      	ldr	r3, [pc, #180]	@ (80056cc <__swsetup_r+0xb8>)
 8005616:	b570      	push	{r4, r5, r6, lr}
 8005618:	0005      	movs	r5, r0
 800561a:	6818      	ldr	r0, [r3, #0]
 800561c:	000c      	movs	r4, r1
 800561e:	2800      	cmp	r0, #0
 8005620:	d004      	beq.n	800562c <__swsetup_r+0x18>
 8005622:	6a03      	ldr	r3, [r0, #32]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d101      	bne.n	800562c <__swsetup_r+0x18>
 8005628:	f7ff f938 	bl	800489c <__sinit>
 800562c:	230c      	movs	r3, #12
 800562e:	5ee2      	ldrsh	r2, [r4, r3]
 8005630:	0713      	lsls	r3, r2, #28
 8005632:	d423      	bmi.n	800567c <__swsetup_r+0x68>
 8005634:	06d3      	lsls	r3, r2, #27
 8005636:	d407      	bmi.n	8005648 <__swsetup_r+0x34>
 8005638:	2309      	movs	r3, #9
 800563a:	602b      	str	r3, [r5, #0]
 800563c:	2340      	movs	r3, #64	@ 0x40
 800563e:	2001      	movs	r0, #1
 8005640:	4313      	orrs	r3, r2
 8005642:	81a3      	strh	r3, [r4, #12]
 8005644:	4240      	negs	r0, r0
 8005646:	e03a      	b.n	80056be <__swsetup_r+0xaa>
 8005648:	0752      	lsls	r2, r2, #29
 800564a:	d513      	bpl.n	8005674 <__swsetup_r+0x60>
 800564c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800564e:	2900      	cmp	r1, #0
 8005650:	d008      	beq.n	8005664 <__swsetup_r+0x50>
 8005652:	0023      	movs	r3, r4
 8005654:	3344      	adds	r3, #68	@ 0x44
 8005656:	4299      	cmp	r1, r3
 8005658:	d002      	beq.n	8005660 <__swsetup_r+0x4c>
 800565a:	0028      	movs	r0, r5
 800565c:	f7ff fa7c 	bl	8004b58 <_free_r>
 8005660:	2300      	movs	r3, #0
 8005662:	6363      	str	r3, [r4, #52]	@ 0x34
 8005664:	2224      	movs	r2, #36	@ 0x24
 8005666:	89a3      	ldrh	r3, [r4, #12]
 8005668:	4393      	bics	r3, r2
 800566a:	81a3      	strh	r3, [r4, #12]
 800566c:	2300      	movs	r3, #0
 800566e:	6063      	str	r3, [r4, #4]
 8005670:	6923      	ldr	r3, [r4, #16]
 8005672:	6023      	str	r3, [r4, #0]
 8005674:	2308      	movs	r3, #8
 8005676:	89a2      	ldrh	r2, [r4, #12]
 8005678:	4313      	orrs	r3, r2
 800567a:	81a3      	strh	r3, [r4, #12]
 800567c:	6923      	ldr	r3, [r4, #16]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d10b      	bne.n	800569a <__swsetup_r+0x86>
 8005682:	21a0      	movs	r1, #160	@ 0xa0
 8005684:	2280      	movs	r2, #128	@ 0x80
 8005686:	89a3      	ldrh	r3, [r4, #12]
 8005688:	0089      	lsls	r1, r1, #2
 800568a:	0092      	lsls	r2, r2, #2
 800568c:	400b      	ands	r3, r1
 800568e:	4293      	cmp	r3, r2
 8005690:	d003      	beq.n	800569a <__swsetup_r+0x86>
 8005692:	0021      	movs	r1, r4
 8005694:	0028      	movs	r0, r5
 8005696:	f000 f89b 	bl	80057d0 <__smakebuf_r>
 800569a:	230c      	movs	r3, #12
 800569c:	5ee2      	ldrsh	r2, [r4, r3]
 800569e:	2101      	movs	r1, #1
 80056a0:	0013      	movs	r3, r2
 80056a2:	400b      	ands	r3, r1
 80056a4:	420a      	tst	r2, r1
 80056a6:	d00b      	beq.n	80056c0 <__swsetup_r+0xac>
 80056a8:	2300      	movs	r3, #0
 80056aa:	60a3      	str	r3, [r4, #8]
 80056ac:	6963      	ldr	r3, [r4, #20]
 80056ae:	425b      	negs	r3, r3
 80056b0:	61a3      	str	r3, [r4, #24]
 80056b2:	2000      	movs	r0, #0
 80056b4:	6923      	ldr	r3, [r4, #16]
 80056b6:	4283      	cmp	r3, r0
 80056b8:	d101      	bne.n	80056be <__swsetup_r+0xaa>
 80056ba:	0613      	lsls	r3, r2, #24
 80056bc:	d4be      	bmi.n	800563c <__swsetup_r+0x28>
 80056be:	bd70      	pop	{r4, r5, r6, pc}
 80056c0:	0791      	lsls	r1, r2, #30
 80056c2:	d400      	bmi.n	80056c6 <__swsetup_r+0xb2>
 80056c4:	6963      	ldr	r3, [r4, #20]
 80056c6:	60a3      	str	r3, [r4, #8]
 80056c8:	e7f3      	b.n	80056b2 <__swsetup_r+0x9e>
 80056ca:	46c0      	nop			@ (mov r8, r8)
 80056cc:	20000018 	.word	0x20000018

080056d0 <memmove>:
 80056d0:	b510      	push	{r4, lr}
 80056d2:	4288      	cmp	r0, r1
 80056d4:	d806      	bhi.n	80056e4 <memmove+0x14>
 80056d6:	2300      	movs	r3, #0
 80056d8:	429a      	cmp	r2, r3
 80056da:	d008      	beq.n	80056ee <memmove+0x1e>
 80056dc:	5ccc      	ldrb	r4, [r1, r3]
 80056de:	54c4      	strb	r4, [r0, r3]
 80056e0:	3301      	adds	r3, #1
 80056e2:	e7f9      	b.n	80056d8 <memmove+0x8>
 80056e4:	188b      	adds	r3, r1, r2
 80056e6:	4298      	cmp	r0, r3
 80056e8:	d2f5      	bcs.n	80056d6 <memmove+0x6>
 80056ea:	3a01      	subs	r2, #1
 80056ec:	d200      	bcs.n	80056f0 <memmove+0x20>
 80056ee:	bd10      	pop	{r4, pc}
 80056f0:	5c8b      	ldrb	r3, [r1, r2]
 80056f2:	5483      	strb	r3, [r0, r2]
 80056f4:	e7f9      	b.n	80056ea <memmove+0x1a>

080056f6 <memchr>:
 80056f6:	b2c9      	uxtb	r1, r1
 80056f8:	1882      	adds	r2, r0, r2
 80056fa:	4290      	cmp	r0, r2
 80056fc:	d101      	bne.n	8005702 <memchr+0xc>
 80056fe:	2000      	movs	r0, #0
 8005700:	4770      	bx	lr
 8005702:	7803      	ldrb	r3, [r0, #0]
 8005704:	428b      	cmp	r3, r1
 8005706:	d0fb      	beq.n	8005700 <memchr+0xa>
 8005708:	3001      	adds	r0, #1
 800570a:	e7f6      	b.n	80056fa <memchr+0x4>

0800570c <memcpy>:
 800570c:	2300      	movs	r3, #0
 800570e:	b510      	push	{r4, lr}
 8005710:	429a      	cmp	r2, r3
 8005712:	d100      	bne.n	8005716 <memcpy+0xa>
 8005714:	bd10      	pop	{r4, pc}
 8005716:	5ccc      	ldrb	r4, [r1, r3]
 8005718:	54c4      	strb	r4, [r0, r3]
 800571a:	3301      	adds	r3, #1
 800571c:	e7f8      	b.n	8005710 <memcpy+0x4>

0800571e <_realloc_r>:
 800571e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005720:	0006      	movs	r6, r0
 8005722:	000c      	movs	r4, r1
 8005724:	0015      	movs	r5, r2
 8005726:	2900      	cmp	r1, #0
 8005728:	d105      	bne.n	8005736 <_realloc_r+0x18>
 800572a:	0011      	movs	r1, r2
 800572c:	f7fe ff96 	bl	800465c <_malloc_r>
 8005730:	0004      	movs	r4, r0
 8005732:	0020      	movs	r0, r4
 8005734:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005736:	2a00      	cmp	r2, #0
 8005738:	d103      	bne.n	8005742 <_realloc_r+0x24>
 800573a:	f7ff fa0d 	bl	8004b58 <_free_r>
 800573e:	2400      	movs	r4, #0
 8005740:	e7f7      	b.n	8005732 <_realloc_r+0x14>
 8005742:	f000 f8ab 	bl	800589c <_malloc_usable_size_r>
 8005746:	0007      	movs	r7, r0
 8005748:	4285      	cmp	r5, r0
 800574a:	d802      	bhi.n	8005752 <_realloc_r+0x34>
 800574c:	0843      	lsrs	r3, r0, #1
 800574e:	42ab      	cmp	r3, r5
 8005750:	d3ef      	bcc.n	8005732 <_realloc_r+0x14>
 8005752:	0029      	movs	r1, r5
 8005754:	0030      	movs	r0, r6
 8005756:	f7fe ff81 	bl	800465c <_malloc_r>
 800575a:	9001      	str	r0, [sp, #4]
 800575c:	2800      	cmp	r0, #0
 800575e:	d0ee      	beq.n	800573e <_realloc_r+0x20>
 8005760:	002a      	movs	r2, r5
 8005762:	42bd      	cmp	r5, r7
 8005764:	d900      	bls.n	8005768 <_realloc_r+0x4a>
 8005766:	003a      	movs	r2, r7
 8005768:	0021      	movs	r1, r4
 800576a:	9801      	ldr	r0, [sp, #4]
 800576c:	f7ff ffce 	bl	800570c <memcpy>
 8005770:	0021      	movs	r1, r4
 8005772:	0030      	movs	r0, r6
 8005774:	f7ff f9f0 	bl	8004b58 <_free_r>
 8005778:	9c01      	ldr	r4, [sp, #4]
 800577a:	e7da      	b.n	8005732 <_realloc_r+0x14>

0800577c <__swhatbuf_r>:
 800577c:	b570      	push	{r4, r5, r6, lr}
 800577e:	000e      	movs	r6, r1
 8005780:	001d      	movs	r5, r3
 8005782:	230e      	movs	r3, #14
 8005784:	5ec9      	ldrsh	r1, [r1, r3]
 8005786:	0014      	movs	r4, r2
 8005788:	b096      	sub	sp, #88	@ 0x58
 800578a:	2900      	cmp	r1, #0
 800578c:	da0c      	bge.n	80057a8 <__swhatbuf_r+0x2c>
 800578e:	89b2      	ldrh	r2, [r6, #12]
 8005790:	2380      	movs	r3, #128	@ 0x80
 8005792:	0011      	movs	r1, r2
 8005794:	4019      	ands	r1, r3
 8005796:	421a      	tst	r2, r3
 8005798:	d114      	bne.n	80057c4 <__swhatbuf_r+0x48>
 800579a:	2380      	movs	r3, #128	@ 0x80
 800579c:	00db      	lsls	r3, r3, #3
 800579e:	2000      	movs	r0, #0
 80057a0:	6029      	str	r1, [r5, #0]
 80057a2:	6023      	str	r3, [r4, #0]
 80057a4:	b016      	add	sp, #88	@ 0x58
 80057a6:	bd70      	pop	{r4, r5, r6, pc}
 80057a8:	466a      	mov	r2, sp
 80057aa:	f000 f853 	bl	8005854 <_fstat_r>
 80057ae:	2800      	cmp	r0, #0
 80057b0:	dbed      	blt.n	800578e <__swhatbuf_r+0x12>
 80057b2:	23f0      	movs	r3, #240	@ 0xf0
 80057b4:	9901      	ldr	r1, [sp, #4]
 80057b6:	021b      	lsls	r3, r3, #8
 80057b8:	4019      	ands	r1, r3
 80057ba:	4b04      	ldr	r3, [pc, #16]	@ (80057cc <__swhatbuf_r+0x50>)
 80057bc:	18c9      	adds	r1, r1, r3
 80057be:	424b      	negs	r3, r1
 80057c0:	4159      	adcs	r1, r3
 80057c2:	e7ea      	b.n	800579a <__swhatbuf_r+0x1e>
 80057c4:	2100      	movs	r1, #0
 80057c6:	2340      	movs	r3, #64	@ 0x40
 80057c8:	e7e9      	b.n	800579e <__swhatbuf_r+0x22>
 80057ca:	46c0      	nop			@ (mov r8, r8)
 80057cc:	ffffe000 	.word	0xffffe000

080057d0 <__smakebuf_r>:
 80057d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057d2:	2602      	movs	r6, #2
 80057d4:	898b      	ldrh	r3, [r1, #12]
 80057d6:	0005      	movs	r5, r0
 80057d8:	000c      	movs	r4, r1
 80057da:	b085      	sub	sp, #20
 80057dc:	4233      	tst	r3, r6
 80057de:	d007      	beq.n	80057f0 <__smakebuf_r+0x20>
 80057e0:	0023      	movs	r3, r4
 80057e2:	3347      	adds	r3, #71	@ 0x47
 80057e4:	6023      	str	r3, [r4, #0]
 80057e6:	6123      	str	r3, [r4, #16]
 80057e8:	2301      	movs	r3, #1
 80057ea:	6163      	str	r3, [r4, #20]
 80057ec:	b005      	add	sp, #20
 80057ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057f0:	ab03      	add	r3, sp, #12
 80057f2:	aa02      	add	r2, sp, #8
 80057f4:	f7ff ffc2 	bl	800577c <__swhatbuf_r>
 80057f8:	9f02      	ldr	r7, [sp, #8]
 80057fa:	9001      	str	r0, [sp, #4]
 80057fc:	0039      	movs	r1, r7
 80057fe:	0028      	movs	r0, r5
 8005800:	f7fe ff2c 	bl	800465c <_malloc_r>
 8005804:	2800      	cmp	r0, #0
 8005806:	d108      	bne.n	800581a <__smakebuf_r+0x4a>
 8005808:	220c      	movs	r2, #12
 800580a:	5ea3      	ldrsh	r3, [r4, r2]
 800580c:	059a      	lsls	r2, r3, #22
 800580e:	d4ed      	bmi.n	80057ec <__smakebuf_r+0x1c>
 8005810:	2203      	movs	r2, #3
 8005812:	4393      	bics	r3, r2
 8005814:	431e      	orrs	r6, r3
 8005816:	81a6      	strh	r6, [r4, #12]
 8005818:	e7e2      	b.n	80057e0 <__smakebuf_r+0x10>
 800581a:	2380      	movs	r3, #128	@ 0x80
 800581c:	89a2      	ldrh	r2, [r4, #12]
 800581e:	6020      	str	r0, [r4, #0]
 8005820:	4313      	orrs	r3, r2
 8005822:	81a3      	strh	r3, [r4, #12]
 8005824:	9b03      	ldr	r3, [sp, #12]
 8005826:	6120      	str	r0, [r4, #16]
 8005828:	6167      	str	r7, [r4, #20]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00c      	beq.n	8005848 <__smakebuf_r+0x78>
 800582e:	0028      	movs	r0, r5
 8005830:	230e      	movs	r3, #14
 8005832:	5ee1      	ldrsh	r1, [r4, r3]
 8005834:	f000 f820 	bl	8005878 <_isatty_r>
 8005838:	2800      	cmp	r0, #0
 800583a:	d005      	beq.n	8005848 <__smakebuf_r+0x78>
 800583c:	2303      	movs	r3, #3
 800583e:	89a2      	ldrh	r2, [r4, #12]
 8005840:	439a      	bics	r2, r3
 8005842:	3b02      	subs	r3, #2
 8005844:	4313      	orrs	r3, r2
 8005846:	81a3      	strh	r3, [r4, #12]
 8005848:	89a3      	ldrh	r3, [r4, #12]
 800584a:	9a01      	ldr	r2, [sp, #4]
 800584c:	4313      	orrs	r3, r2
 800584e:	81a3      	strh	r3, [r4, #12]
 8005850:	e7cc      	b.n	80057ec <__smakebuf_r+0x1c>
	...

08005854 <_fstat_r>:
 8005854:	2300      	movs	r3, #0
 8005856:	b570      	push	{r4, r5, r6, lr}
 8005858:	4d06      	ldr	r5, [pc, #24]	@ (8005874 <_fstat_r+0x20>)
 800585a:	0004      	movs	r4, r0
 800585c:	0008      	movs	r0, r1
 800585e:	0011      	movs	r1, r2
 8005860:	602b      	str	r3, [r5, #0]
 8005862:	f7fb fb95 	bl	8000f90 <_fstat>
 8005866:	1c43      	adds	r3, r0, #1
 8005868:	d103      	bne.n	8005872 <_fstat_r+0x1e>
 800586a:	682b      	ldr	r3, [r5, #0]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d000      	beq.n	8005872 <_fstat_r+0x1e>
 8005870:	6023      	str	r3, [r4, #0]
 8005872:	bd70      	pop	{r4, r5, r6, pc}
 8005874:	200002f8 	.word	0x200002f8

08005878 <_isatty_r>:
 8005878:	2300      	movs	r3, #0
 800587a:	b570      	push	{r4, r5, r6, lr}
 800587c:	4d06      	ldr	r5, [pc, #24]	@ (8005898 <_isatty_r+0x20>)
 800587e:	0004      	movs	r4, r0
 8005880:	0008      	movs	r0, r1
 8005882:	602b      	str	r3, [r5, #0]
 8005884:	f7fb fb92 	bl	8000fac <_isatty>
 8005888:	1c43      	adds	r3, r0, #1
 800588a:	d103      	bne.n	8005894 <_isatty_r+0x1c>
 800588c:	682b      	ldr	r3, [r5, #0]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d000      	beq.n	8005894 <_isatty_r+0x1c>
 8005892:	6023      	str	r3, [r4, #0]
 8005894:	bd70      	pop	{r4, r5, r6, pc}
 8005896:	46c0      	nop			@ (mov r8, r8)
 8005898:	200002f8 	.word	0x200002f8

0800589c <_malloc_usable_size_r>:
 800589c:	1f0b      	subs	r3, r1, #4
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	1f18      	subs	r0, r3, #4
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	da01      	bge.n	80058aa <_malloc_usable_size_r+0xe>
 80058a6:	580b      	ldr	r3, [r1, r0]
 80058a8:	18c0      	adds	r0, r0, r3
 80058aa:	4770      	bx	lr

080058ac <_init>:
 80058ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ae:	46c0      	nop			@ (mov r8, r8)
 80058b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058b2:	bc08      	pop	{r3}
 80058b4:	469e      	mov	lr, r3
 80058b6:	4770      	bx	lr

080058b8 <_fini>:
 80058b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ba:	46c0      	nop			@ (mov r8, r8)
 80058bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058be:	bc08      	pop	{r3}
 80058c0:	469e      	mov	lr, r3
 80058c2:	4770      	bx	lr
