
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[tip:x86/urgent] x86/mm/32: Load a sane CR3 before cpu_init() on secondary CPUs - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [tip:x86/urgent] x86/mm/32: Load a sane CR3 before cpu_init() on secondary CPUs</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=60001">tip-bot for Jacob Shin</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Sept. 17, 2017, 6:19 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;tip-4ba55e65f471d011d3ba2ac2022180ea0877d68e@git.kernel.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9954995/mbox/"
   >mbox</a>
|
   <a href="/patch/9954995/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9954995/">/patch/9954995/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	CA75560208 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Sun, 17 Sep 2017 18:25:10 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id BA29C22638
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Sun, 17 Sep 2017 18:25:10 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id AEDAE26E3A; Sun, 17 Sep 2017 18:25:10 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 9B1632866C
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Sun, 17 Sep 2017 18:25:05 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1751965AbdIQSZD (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Sun, 17 Sep 2017 14:25:03 -0400
Received: from terminus.zytor.com ([65.50.211.136]:35339 &quot;EHLO
	terminus.zytor.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751410AbdIQSZB (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Sun, 17 Sep 2017 14:25:01 -0400
Received: from terminus.zytor.com (localhost [127.0.0.1])
	by terminus.zytor.com (8.15.2/8.15.2) with ESMTP id v8HIJtMm030689;
	Sun, 17 Sep 2017 11:19:55 -0700
Received: (from tipbot@localhost)
	by terminus.zytor.com (8.15.2/8.15.2/Submit) id v8HIJrVJ030678;
	Sun, 17 Sep 2017 11:19:53 -0700
Date: Sun, 17 Sep 2017 11:19:53 -0700
X-Authentication-Warning: terminus.zytor.com: tipbot set sender to
	tipbot@zytor.com using -f
From: tip-bot for Andy Lutomirski &lt;tipbot@zytor.com&gt;
Message-ID: &lt;tip-4ba55e65f471d011d3ba2ac2022180ea0877d68e@git.kernel.org&gt;
Cc: bpetkov@suse.de, peterz@infradead.org, tglx@linutronix.de,
	bp@alien8.de, mingo@kernel.org, torvalds@linux-foundation.org,
	pmenzel@molgen.mpg.de, linux-kernel@vger.kernel.org, hpa@zytor.com,
	pavel@ucw.cz, luto@kernel.org
Reply-To: mingo@kernel.org, bpetkov@suse.de, peterz@infradead.org,
	bp@alien8.de, tglx@linutronix.de, pavel@ucw.cz, hpa@zytor.com,
	luto@kernel.org, torvalds@linux-foundation.org,
	pmenzel@molgen.mpg.de, linux-kernel@vger.kernel.org
In-Reply-To: &lt;30cdfea504682ba3b9012e77717800a91c22097f.1505663533.git.luto@kernel.org&gt;
References: &lt;30cdfea504682ba3b9012e77717800a91c22097f.1505663533.git.luto@kernel.org&gt;
To: linux-tip-commits@vger.kernel.org
Subject: [tip:x86/urgent] x86/mm/32: Load a sane CR3 before cpu_init() on
	secondary CPUs
Git-Commit-ID: 4ba55e65f471d011d3ba2ac2022180ea0877d68e
X-Mailer: tip-git-log-daemon
Robot-ID: &lt;tip-bot.git.kernel.org&gt;
Robot-Unsubscribe: Contact &lt;mailto:hpa@kernel.org&gt; to get blacklisted from
	these emails
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain; charset=UTF-8
Content-Disposition: inline
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=60001">tip-bot for Jacob Shin</a> - Sept. 17, 2017, 6:19 p.m.</div>
<pre class="content">
Commit-ID:  4ba55e65f471d011d3ba2ac2022180ea0877d68e
Gitweb:     http://git.kernel.org/tip/4ba55e65f471d011d3ba2ac2022180ea0877d68e
Author:     Andy Lutomirski &lt;luto@kernel.org&gt;
AuthorDate: Sun, 17 Sep 2017 09:03:51 -0700
Committer:  Ingo Molnar &lt;mingo@kernel.org&gt;
CommitDate: Sun, 17 Sep 2017 18:59:09 +0200

x86/mm/32: Load a sane CR3 before cpu_init() on secondary CPUs

For unknown historical reasons (i.e. Borislav doesn&#39;t recall),
32-bit kernels invoke cpu_init() on secondary CPUs with
initial_page_table loaded into CR3.  Then they set
current-&gt;active_mm to &amp;init_mm and call enter_lazy_tlb() before
fixing CR3.  This means that the x86 TLB code gets invoked while CR3
is inconsistent, and, with the improved PCID sanity checks I added,
we warn.

Fix it by loading swapper_pg_dir (i.e. init_mm.pgd) earlier.

Reported-by: Paul Menzel &lt;pmenzel@molgen.mpg.de&gt;
Reported-by: Pavel Machek &lt;pavel@ucw.cz&gt;
<span class="signed-off-by">Signed-off-by: Andy Lutomirski &lt;luto@kernel.org&gt;</span>
Cc: Borislav Petkov &lt;bp@alien8.de&gt;
Cc: Borislav Petkov &lt;bpetkov@suse.de&gt;
Cc: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;
Cc: Peter Zijlstra &lt;peterz@infradead.org&gt;
Cc: Thomas Gleixner &lt;tglx@linutronix.de&gt;
Fixes: 72c0098d92ce (&quot;x86/mm: Reinitialize TLB state on hotplug and resume&quot;)
Link: http://lkml.kernel.org/r/30cdfea504682ba3b9012e77717800a91c22097f.1505663533.git.luto@kernel.org
<span class="signed-off-by">Signed-off-by: Ingo Molnar &lt;mingo@kernel.org&gt;</span>
---
 arch/x86/kernel/smpboot.c | 13 +++++++------
 1 file changed, 7 insertions(+), 6 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=171163">Paul Menzel</a> - Sept. 18, 2017, 8:17 a.m.</div>
<pre class="content">
Dear Andy,


On 09/17/17 20:19, tip-bot for Andy Lutomirski wrote:
<span class="quote">&gt; Commit-ID:  4ba55e65f471d011d3ba2ac2022180ea0877d68e</span>
<span class="quote">&gt; Gitweb:     http://git.kernel.org/tip/4ba55e65f471d011d3ba2ac2022180ea0877d68e</span>
<span class="quote">&gt; Author:     Andy Lutomirski &lt;luto@kernel.org&gt;</span>
<span class="quote">&gt; AuthorDate: Sun, 17 Sep 2017 09:03:51 -0700</span>
<span class="quote">&gt; Committer:  Ingo Molnar &lt;mingo@kernel.org&gt;</span>
<span class="quote">&gt; CommitDate: Sun, 17 Sep 2017 18:59:09 +0200</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; x86/mm/32: Load a sane CR3 before cpu_init() on secondary CPUs</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; For unknown historical reasons (i.e. Borislav doesn&#39;t recall),</span>
<span class="quote">&gt; 32-bit kernels invoke cpu_init() on secondary CPUs with</span>
<span class="quote">&gt; initial_page_table loaded into CR3.  Then they set</span>
<span class="quote">&gt; current-&gt;active_mm to &amp;init_mm and call enter_lazy_tlb() before</span>
<span class="quote">&gt; fixing CR3.</span>

If this should be changed, I’d be happy to help.
<span class="quote">
&gt; This means that the x86 TLB code gets invoked while CR3</span>
<span class="quote">&gt; is inconsistent, and, with the improved PCID sanity checks I added,</span>
<span class="quote">&gt; we warn.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Fix it by loading swapper_pg_dir (i.e. init_mm.pgd) earlier.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Reported-by: Paul Menzel &lt;pmenzel@molgen.mpg.de&gt;</span>
<span class="quote">&gt; Reported-by: Pavel Machek &lt;pavel@ucw.cz&gt;</span>
<span class="quote">&gt; Signed-off-by: Andy Lutomirski &lt;luto@kernel.org&gt;</span>
<span class="quote">&gt; Cc: Borislav Petkov &lt;bp@alien8.de&gt;</span>
<span class="quote">&gt; Cc: Borislav Petkov &lt;bpetkov@suse.de&gt;</span>
<span class="quote">&gt; Cc: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;</span>
<span class="quote">&gt; Cc: Peter Zijlstra &lt;peterz@infradead.org&gt;</span>
<span class="quote">&gt; Cc: Thomas Gleixner &lt;tglx@linutronix.de&gt;</span>
<span class="quote">&gt; Fixes: 72c0098d92ce (&quot;x86/mm: Reinitialize TLB state on hotplug and resume&quot;)</span>
<span class="quote">&gt; Link: http://lkml.kernel.org/r/30cdfea504682ba3b9012e77717800a91c22097f.1505663533.git.luto@kernel.org</span>

This should use the HTTPS protocol.
<span class="quote">
&gt; Signed-off-by: Ingo Molnar &lt;mingo@kernel.org&gt;</span>
<span class="quote">&gt; ---</span>
<span class="quote">&gt;   arch/x86/kernel/smpboot.c | 13 +++++++------</span>
<span class="quote">&gt;   1 file changed, 7 insertions(+), 6 deletions(-)</span>

[…]

Thank you for the fix.
<span class="tested-by">
Tested-by: Paul Menzel &lt;pmenzel@molgen.mpg.de&gt; (Lenovo X60t)</span>


Kind regards,

Paul
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=1167">Pavel Machek</a> - Sept. 20, 2017, 12:52 p.m.</div>
<pre class="content">
On Sun 2017-09-17 11:19:53, tip-bot for Andy Lutomirski wrote:
<span class="quote">&gt; Commit-ID:  4ba55e65f471d011d3ba2ac2022180ea0877d68e</span>
<span class="quote">&gt; Gitweb:     http://git.kernel.org/tip/4ba55e65f471d011d3ba2ac2022180ea0877d68e</span>
<span class="quote">&gt; Author:     Andy Lutomirski &lt;luto@kernel.org&gt;</span>
<span class="quote">&gt; AuthorDate: Sun, 17 Sep 2017 09:03:51 -0700</span>
<span class="quote">&gt; Committer:  Ingo Molnar &lt;mingo@kernel.org&gt;</span>
<span class="quote">&gt; CommitDate: Sun, 17 Sep 2017 18:59:09 +0200</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; x86/mm/32: Load a sane CR3 before cpu_init() on secondary CPUs</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; For unknown historical reasons (i.e. Borislav doesn&#39;t recall),</span>
<span class="quote">&gt; 32-bit kernels invoke cpu_init() on secondary CPUs with</span>
<span class="quote">&gt; initial_page_table loaded into CR3.  Then they set</span>
<span class="quote">&gt; current-&gt;active_mm to &amp;init_mm and call enter_lazy_tlb() before</span>
<span class="quote">&gt; fixing CR3.  This means that the x86 TLB code gets invoked while CR3</span>
<span class="quote">&gt; is inconsistent, and, with the improved PCID sanity checks I added,</span>
<span class="quote">&gt; we warn.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Fix it by loading swapper_pg_dir (i.e. init_mm.pgd) earlier.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Reported-by: Paul Menzel &lt;pmenzel@molgen.mpg.de&gt;</span>
<span class="quote">&gt; Reported-by: Pavel Machek &lt;pavel@ucw.cz&gt;</span>

4.14.0-rc1-next-20170919 does not produce the warning during bootup.

									Pavel
<span class="tested-by">
Tested-by: Pavel Machek &lt;pavel@ucw.cz&gt;</span>
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/kernel/smpboot.c b/arch/x86/kernel/smpboot.c</span>
<span class="p_header">index 0854ff1..ad59edd 100644</span>
<span class="p_header">--- a/arch/x86/kernel/smpboot.c</span>
<span class="p_header">+++ b/arch/x86/kernel/smpboot.c</span>
<span class="p_chunk">@@ -232,12 +232,6 @@</span> <span class="p_context"> static void notrace start_secondary(void *unused)</span>
 	 */
 	if (boot_cpu_has(X86_FEATURE_PCID))
 		__write_cr4(__read_cr4() | X86_CR4_PCIDE);
<span class="p_del">-	cpu_init();</span>
<span class="p_del">-	x86_cpuinit.early_percpu_clock_init();</span>
<span class="p_del">-	preempt_disable();</span>
<span class="p_del">-	smp_callin();</span>
<span class="p_del">-</span>
<span class="p_del">-	enable_start_cpu0 = 0;</span>
 
 #ifdef CONFIG_X86_32
 	/* switch away from the initial page table */
<span class="p_chunk">@@ -245,6 +239,13 @@</span> <span class="p_context"> static void notrace start_secondary(void *unused)</span>
 	__flush_tlb_all();
 #endif
 
<span class="p_add">+	cpu_init();</span>
<span class="p_add">+	x86_cpuinit.early_percpu_clock_init();</span>
<span class="p_add">+	preempt_disable();</span>
<span class="p_add">+	smp_callin();</span>
<span class="p_add">+</span>
<span class="p_add">+	enable_start_cpu0 = 0;</span>
<span class="p_add">+</span>
 	/* otherwise gcc will move up smp_processor_id before the cpu_init */
 	barrier();
 	/*

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



