CLK={FPGA-CLK:FPGA-CLK}
CLK_signal=P
PB7=P
PB8=P
