{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 21:33:22 2023 " "Info: Processing started: Tue Sep 12 21:33:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sapcontroller -c sapcontroller " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sapcontroller -c sapcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controller\[1\]\$latch " "Warning: Node \"controller\[1\]\$latch\" is a latch" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "controller\[2\]\$latch " "Warning: Node \"controller\[2\]\$latch\" is a latch" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "controller\[3\]\$latch " "Warning: Node \"controller\[3\]\$latch\" is a latch" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "controller\[5\]\$latch " "Warning: Node \"controller\[5\]\$latch\" is a latch" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "controller\[6\]\$latch " "Warning: Node \"controller\[6\]\$latch\" is a latch" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "controller\[7\]\$latch " "Warning: Node \"controller\[7\]\$latch\" is a latch" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "controller\[8\]\$latch " "Warning: Node \"controller\[8\]\$latch\" is a latch" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "controller\[9\]\$latch " "Warning: Node \"controller\[9\]\$latch\" is a latch" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "controller\[10\]\$latch " "Warning: Node \"controller\[10\]\$latch\" is a latch" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "controller\[11\]\$latch " "Warning: Node \"controller\[11\]\$latch\" is a latch" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "controller\[12\]\$latch " "Warning: Node \"controller\[12\]\$latch\" is a latch" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "operation_code\[4\] " "Info: Assuming node \"operation_code\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "operation_code\[3\] " "Info: Assuming node \"operation_code\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "operation_code\[2\] " "Info: Assuming node \"operation_code\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "operation_code\[1\] " "Info: Assuming node \"operation_code\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector19~68 " "Info: Detected gated clock \"Selector19~68\" as buffer" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector19~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "y.t5 " "Info: Detected ripple clock \"y.t5\" as buffer" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "y.t5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Selector17~48 " "Info: Detected gated clock \"Selector17~48\" as buffer" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector17~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "WideOr1~4 " "Info: Detected gated clock \"WideOr1~4\" as buffer" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 33 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "y.t6 " "Info: Detected ripple clock \"y.t6\" as buffer" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "y.t6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "y.t1 " "Info: Detected ripple clock \"y.t1\" as buffer" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "y.t1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "y.t2 " "Info: Detected ripple clock \"y.t2\" as buffer" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "y.t2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "y.t3 " "Info: Detected ripple clock \"y.t3\" as buffer" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "y.t3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "y.t4 " "Info: Detected ripple clock \"y.t4\" as buffer" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "y.t4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register y.t6 register controller\[6\]\$latch 156.25 MHz 6.4 ns Internal " "Info: Clock \"clock\" has Internal fmax of 156.25 MHz between source register \"y.t6\" and destination register \"controller\[6\]\$latch\" (period= 6.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.300 ns + Longest register register " "Info: + Longest register to register delay is 8.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.t6 1 REG LC5_A15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A15; Fanout = 3; REG Node = 'y.t6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.t6 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 2.500 ns Selector7~46 2 COMB LC1_A15 2 " "Info: 2: + IC(0.600 ns) + CELL(1.900 ns) = 2.500 ns; Loc. = LC1_A15; Fanout = 2; COMB Node = 'Selector7~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { y.t6 Selector7~46 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 5.800 ns Selector2~56 3 COMB LC5_A13 1 " "Info: 3: + IC(1.900 ns) + CELL(1.400 ns) = 5.800 ns; Loc. = LC5_A13; Fanout = 1; COMB Node = 'Selector2~56'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Selector7~46 Selector2~56 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 8.300 ns controller\[6\]\$latch 4 REG LC6_A13 1 " "Info: 4: + IC(0.600 ns) + CELL(1.900 ns) = 8.300 ns; Loc. = LC6_A13; Fanout = 1; REG Node = 'controller\[6\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Selector2~56 controller[6]$latch } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.200 ns ( 62.65 % ) " "Info: Total cell delay = 5.200 ns ( 62.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.100 ns ( 37.35 % ) " "Info: Total interconnect delay = 3.100 ns ( 37.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { y.t6 Selector7~46 Selector2~56 controller[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.300 ns" { y.t6 {} Selector7~46 {} Selector2~56 {} controller[6]$latch {} } { 0.000ns 0.600ns 1.900ns 0.600ns } { 0.000ns 1.900ns 1.400ns 1.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.700 ns - Smallest " "Info: - Smallest clock skew is 6.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 10.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clock 1 CLK PIN_55 6 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns y.t1 2 REG LC5_A16 4 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC5_A16; Fanout = 4; REG Node = 'y.t1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clock y.t1 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 7.300 ns Selector17~48 3 COMB LC3_A16 6 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 7.300 ns; Loc. = LC3_A16; Fanout = 6; COMB Node = 'Selector17~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { y.t1 Selector17~48 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 10.600 ns controller\[6\]\$latch 4 REG LC6_A13 1 " "Info: 4: + IC(1.900 ns) + CELL(1.400 ns) = 10.600 ns; Loc. = LC6_A13; Fanout = 1; REG Node = 'controller\[6\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Selector17~48 controller[6]$latch } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.100 ns ( 57.55 % ) " "Info: Total cell delay = 6.100 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 42.45 % ) " "Info: Total interconnect delay = 4.500 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { clock y.t1 Selector17~48 controller[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { clock {} clock~out {} y.t1 {} Selector17~48 {} controller[6]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 1.900ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.900 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clock 1 CLK PIN_55 6 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns y.t6 2 REG LC5_A15 3 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC5_A15; Fanout = 3; REG Node = 'y.t6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clock y.t6 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clock y.t6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clock {} clock~out {} y.t6 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { clock y.t1 Selector17~48 controller[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { clock {} clock~out {} y.t1 {} Selector17~48 {} controller[6]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 1.900ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clock y.t6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clock {} clock~out {} y.t6 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "3.900 ns + " "Info: + Micro setup delay of destination is 3.900 ns" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { y.t6 Selector7~46 Selector2~56 controller[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.300 ns" { y.t6 {} Selector7~46 {} Selector2~56 {} controller[6]$latch {} } { 0.000ns 0.600ns 1.900ns 0.600ns } { 0.000ns 1.900ns 1.400ns 1.900ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { clock y.t1 Selector17~48 controller[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { clock {} clock~out {} y.t1 {} Selector17~48 {} controller[6]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 1.900ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clock y.t6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clock {} clock~out {} y.t6 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "y.t1 controller\[11\]\$latch clock 3.2 ns " "Info: Found hold time violation between source  pin or register \"y.t1\" and destination pin or register \"controller\[11\]\$latch\" for clock \"clock\" (Hold time is 3.2 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.600 ns + Largest " "Info: + Largest clock skew is 6.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.500 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clock 1 CLK PIN_55 6 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns y.t6 2 REG LC5_A15 3 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC5_A15; Fanout = 3; REG Node = 'y.t6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clock y.t6 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 7.300 ns Selector19~68 3 COMB LC7_A15 5 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 7.300 ns; Loc. = LC7_A15; Fanout = 5; COMB Node = 'Selector19~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { y.t6 Selector19~68 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 10.500 ns controller\[11\]\$latch 4 REG LC2_A16 1 " "Info: 4: + IC(1.800 ns) + CELL(1.400 ns) = 10.500 ns; Loc. = LC2_A16; Fanout = 1; REG Node = 'controller\[11\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Selector19~68 controller[11]$latch } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.100 ns ( 58.10 % ) " "Info: Total cell delay = 6.100 ns ( 58.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 41.90 % ) " "Info: Total interconnect delay = 4.400 ns ( 41.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { clock y.t6 Selector19~68 controller[11]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { clock {} clock~out {} y.t6 {} Selector19~68 {} controller[11]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 1.800ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clock 1 CLK PIN_55 6 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns y.t1 2 REG LC5_A16 4 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC5_A16; Fanout = 4; REG Node = 'y.t1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clock y.t1 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clock y.t1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clock {} clock~out {} y.t1 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { clock y.t6 Selector19~68 controller[11]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { clock {} clock~out {} y.t6 {} Selector19~68 {} controller[11]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 1.800ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clock y.t1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clock {} clock~out {} y.t1 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns - " "Info: - Micro clock to output delay of source is 0.900 ns" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.500 ns - Shortest register register " "Info: - Shortest register to register delay is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.t1 1 REG LC5_A16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A16; Fanout = 4; REG Node = 'y.t1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.t1 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 2.500 ns controller\[11\]\$latch 2 REG LC2_A16 1 " "Info: 2: + IC(0.600 ns) + CELL(1.900 ns) = 2.500 ns; Loc. = LC2_A16; Fanout = 1; REG Node = 'controller\[11\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { y.t1 controller[11]$latch } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 76.00 % ) " "Info: Total cell delay = 1.900 ns ( 76.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 24.00 % ) " "Info: Total interconnect delay = 0.600 ns ( 24.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { y.t1 controller[11]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { y.t1 {} controller[11]$latch {} } { 0.000ns 0.600ns } { 0.000ns 1.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { clock y.t6 Selector19~68 controller[11]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { clock {} clock~out {} y.t6 {} Selector19~68 {} controller[11]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 1.800ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clock y.t1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clock {} clock~out {} y.t1 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { y.t1 controller[11]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { y.t1 {} controller[11]$latch {} } { 0.000ns 0.600ns } { 0.000ns 1.900ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "controller\[6\]\$latch operation_code\[1\] clock 8.000 ns register " "Info: tsu for register \"controller\[6\]\$latch\" (data pin = \"operation_code\[1\]\", clock pin = \"clock\") is 8.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.700 ns + Longest pin register " "Info: + Longest pin to register delay is 14.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns operation_code\[1\] 1 CLK PIN_124 6 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_124; Fanout = 6; CLK Node = 'operation_code\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { operation_code[1] } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.900 ns) 5.700 ns Selector7~45 2 COMB LC2_A13 1 " "Info: 2: + IC(1.900 ns) + CELL(1.900 ns) = 5.700 ns; Loc. = LC2_A13; Fanout = 1; COMB Node = 'Selector7~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { operation_code[1] Selector7~45 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 8.900 ns Selector7~46 3 COMB LC1_A15 2 " "Info: 3: + IC(1.800 ns) + CELL(1.400 ns) = 8.900 ns; Loc. = LC1_A15; Fanout = 2; COMB Node = 'Selector7~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Selector7~45 Selector7~46 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 12.200 ns Selector2~56 4 COMB LC5_A13 1 " "Info: 4: + IC(1.900 ns) + CELL(1.400 ns) = 12.200 ns; Loc. = LC5_A13; Fanout = 1; COMB Node = 'Selector2~56'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Selector7~46 Selector2~56 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 14.700 ns controller\[6\]\$latch 5 REG LC6_A13 1 " "Info: 5: + IC(0.600 ns) + CELL(1.900 ns) = 14.700 ns; Loc. = LC6_A13; Fanout = 1; REG Node = 'controller\[6\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Selector2~56 controller[6]$latch } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 57.82 % ) " "Info: Total cell delay = 8.500 ns ( 57.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 42.18 % ) " "Info: Total interconnect delay = 6.200 ns ( 42.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { operation_code[1] Selector7~45 Selector7~46 Selector2~56 controller[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { operation_code[1] {} operation_code[1]~out {} Selector7~45 {} Selector7~46 {} Selector2~56 {} controller[6]$latch {} } { 0.000ns 0.000ns 1.900ns 1.800ns 1.900ns 0.600ns } { 0.000ns 1.900ns 1.900ns 1.400ns 1.400ns 1.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "3.900 ns + " "Info: + Micro setup delay of destination is 3.900 ns" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 10.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clock 1 CLK PIN_55 6 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns y.t1 2 REG LC5_A16 4 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC5_A16; Fanout = 4; REG Node = 'y.t1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clock y.t1 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 7.300 ns Selector17~48 3 COMB LC3_A16 6 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 7.300 ns; Loc. = LC3_A16; Fanout = 6; COMB Node = 'Selector17~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { y.t1 Selector17~48 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 10.600 ns controller\[6\]\$latch 4 REG LC6_A13 1 " "Info: 4: + IC(1.900 ns) + CELL(1.400 ns) = 10.600 ns; Loc. = LC6_A13; Fanout = 1; REG Node = 'controller\[6\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Selector17~48 controller[6]$latch } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.100 ns ( 57.55 % ) " "Info: Total cell delay = 6.100 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 42.45 % ) " "Info: Total interconnect delay = 4.500 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { clock y.t1 Selector17~48 controller[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { clock {} clock~out {} y.t1 {} Selector17~48 {} controller[6]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 1.900ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { operation_code[1] Selector7~45 Selector7~46 Selector2~56 controller[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { operation_code[1] {} operation_code[1]~out {} Selector7~45 {} Selector7~46 {} Selector2~56 {} controller[6]$latch {} } { 0.000ns 0.000ns 1.900ns 1.800ns 1.900ns 0.600ns } { 0.000ns 1.900ns 1.900ns 1.400ns 1.400ns 1.900ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { clock y.t1 Selector17~48 controller[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { clock {} clock~out {} y.t1 {} Selector17~48 {} controller[6]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 1.900ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "operation_code\[3\] controller\[7\] controller\[7\]\$latch 18.500 ns register " "Info: tco from clock \"operation_code\[3\]\" to destination pin \"controller\[7\]\" through register \"controller\[7\]\$latch\" is 18.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "operation_code\[3\] source 12.400 ns + Longest register " "Info: + Longest clock path from clock \"operation_code\[3\]\" to source register is 12.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns operation_code\[3\] 1 CLK PIN_56 6 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_56; Fanout = 6; CLK Node = 'operation_code\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { operation_code[3] } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.900 ns) 5.800 ns WideOr1~4 2 COMB LC1_A17 2 " "Info: 2: + IC(2.000 ns) + CELL(1.900 ns) = 5.800 ns; Loc. = LC1_A17; Fanout = 2; COMB Node = 'WideOr1~4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { operation_code[3] WideOr1~4 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 9.100 ns Selector17~48 3 COMB LC3_A16 6 " "Info: 3: + IC(1.900 ns) + CELL(1.400 ns) = 9.100 ns; Loc. = LC3_A16; Fanout = 6; COMB Node = 'Selector17~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { WideOr1~4 Selector17~48 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 12.400 ns controller\[7\]\$latch 4 REG LC2_A14 1 " "Info: 4: + IC(1.900 ns) + CELL(1.400 ns) = 12.400 ns; Loc. = LC2_A14; Fanout = 1; REG Node = 'controller\[7\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Selector17~48 controller[7]$latch } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.600 ns ( 53.23 % ) " "Info: Total cell delay = 6.600 ns ( 53.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.800 ns ( 46.77 % ) " "Info: Total interconnect delay = 5.800 ns ( 46.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.400 ns" { operation_code[3] WideOr1~4 Selector17~48 controller[7]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.400 ns" { operation_code[3] {} operation_code[3]~out {} WideOr1~4 {} Selector17~48 {} controller[7]$latch {} } { 0.000ns 0.000ns 2.000ns 1.900ns 1.900ns } { 0.000ns 1.900ns 1.900ns 1.400ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.100 ns + Longest register pin " "Info: + Longest register to pin delay is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller\[7\]\$latch 1 REG LC2_A14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_A14; Fanout = 1; REG Node = 'controller\[7\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller[7]$latch } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(3.900 ns) 6.100 ns controller\[7\] 2 PIN PIN_100 0 " "Info: 2: + IC(2.200 ns) + CELL(3.900 ns) = 6.100 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'controller\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { controller[7]$latch controller[7] } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 63.93 % ) " "Info: Total cell delay = 3.900 ns ( 63.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 36.07 % ) " "Info: Total interconnect delay = 2.200 ns ( 36.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { controller[7]$latch controller[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { controller[7]$latch {} controller[7] {} } { 0.000ns 2.200ns } { 0.000ns 3.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.400 ns" { operation_code[3] WideOr1~4 Selector17~48 controller[7]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.400 ns" { operation_code[3] {} operation_code[3]~out {} WideOr1~4 {} Selector17~48 {} controller[7]$latch {} } { 0.000ns 0.000ns 2.000ns 1.900ns 1.900ns } { 0.000ns 1.900ns 1.900ns 1.400ns 1.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { controller[7]$latch controller[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { controller[7]$latch {} controller[7] {} } { 0.000ns 2.200ns } { 0.000ns 3.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "controller\[6\]\$latch operation_code\[1\] operation_code\[3\] 4.200 ns register " "Info: th for register \"controller\[6\]\$latch\" (data pin = \"operation_code\[1\]\", clock pin = \"operation_code\[3\]\") is 4.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "operation_code\[3\] destination 12.400 ns + Longest register " "Info: + Longest clock path from clock \"operation_code\[3\]\" to destination register is 12.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns operation_code\[3\] 1 CLK PIN_56 6 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_56; Fanout = 6; CLK Node = 'operation_code\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { operation_code[3] } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.900 ns) 5.800 ns WideOr1~4 2 COMB LC1_A17 2 " "Info: 2: + IC(2.000 ns) + CELL(1.900 ns) = 5.800 ns; Loc. = LC1_A17; Fanout = 2; COMB Node = 'WideOr1~4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { operation_code[3] WideOr1~4 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 9.100 ns Selector17~48 3 COMB LC3_A16 6 " "Info: 3: + IC(1.900 ns) + CELL(1.400 ns) = 9.100 ns; Loc. = LC3_A16; Fanout = 6; COMB Node = 'Selector17~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { WideOr1~4 Selector17~48 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 12.400 ns controller\[6\]\$latch 4 REG LC6_A13 1 " "Info: 4: + IC(1.900 ns) + CELL(1.400 ns) = 12.400 ns; Loc. = LC6_A13; Fanout = 1; REG Node = 'controller\[6\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Selector17~48 controller[6]$latch } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.600 ns ( 53.23 % ) " "Info: Total cell delay = 6.600 ns ( 53.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.800 ns ( 46.77 % ) " "Info: Total interconnect delay = 5.800 ns ( 46.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.400 ns" { operation_code[3] WideOr1~4 Selector17~48 controller[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.400 ns" { operation_code[3] {} operation_code[3]~out {} WideOr1~4 {} Selector17~48 {} controller[6]$latch {} } { 0.000ns 0.000ns 2.000ns 1.900ns 1.900ns } { 0.000ns 1.900ns 1.900ns 1.400ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns operation_code\[1\] 1 CLK PIN_124 6 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_124; Fanout = 6; CLK Node = 'operation_code\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { operation_code[1] } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.900 ns) 5.700 ns Selector2~56 2 COMB LC5_A13 1 " "Info: 2: + IC(1.900 ns) + CELL(1.900 ns) = 5.700 ns; Loc. = LC5_A13; Fanout = 1; COMB Node = 'Selector2~56'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { operation_code[1] Selector2~56 } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 8.200 ns controller\[6\]\$latch 3 REG LC6_A13 1 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 8.200 ns; Loc. = LC6_A13; Fanout = 1; REG Node = 'controller\[6\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Selector2~56 controller[6]$latch } "NODE_NAME" } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 69.51 % ) " "Info: Total cell delay = 5.700 ns ( 69.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 30.49 % ) " "Info: Total interconnect delay = 2.500 ns ( 30.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { operation_code[1] Selector2~56 controller[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { operation_code[1] {} operation_code[1]~out {} Selector2~56 {} controller[6]$latch {} } { 0.000ns 0.000ns 1.900ns 0.600ns } { 0.000ns 1.900ns 1.900ns 1.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.400 ns" { operation_code[3] WideOr1~4 Selector17~48 controller[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.400 ns" { operation_code[3] {} operation_code[3]~out {} WideOr1~4 {} Selector17~48 {} controller[6]$latch {} } { 0.000ns 0.000ns 2.000ns 1.900ns 1.900ns } { 0.000ns 1.900ns 1.900ns 1.400ns 1.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { operation_code[1] Selector2~56 controller[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { operation_code[1] {} operation_code[1]~out {} Selector2~56 {} controller[6]$latch {} } { 0.000ns 0.000ns 1.900ns 0.600ns } { 0.000ns 1.900ns 1.900ns 1.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 21:33:22 2023 " "Info: Processing ended: Tue Sep 12 21:33:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
