# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \top 1
attribute \src "dut.sv:1.1-11.10"
module \unique_case
  attribute \src "dut.sv:1.34-1.39"
  wire input 1 \clock
end
