{"vcs1":{"timestamp_begin":1681486227.772326130, "rt":1.39, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681486229.200267450, "rt":1.05, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681486230.451959325, "rt":1.33, "ut":0.06, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681486227.479079423}
{"VCS_COMP_START_TIME": 1681486227.479079423}
{"VCS_COMP_END_TIME": 1681486232.669984481}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338268}}
{"stitch_vcselab": {"peak_mem": 222604}}
