

================================================================
== Vivado HLS Report for 'on_edge'
================================================================
* Date:           Sun Oct 18 23:04:56 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        wave2
* Solution:       wave
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    178|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|       7|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       7|    179|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_152_fu_60_p2              |     +    |      0|  0|  32|          32|           2|
    |tmp_154_fu_76_p2              |     +    |      0|  0|  32|          32|           2|
    |sel_tmp2_fu_136_p2            |    and   |      0|  0|   1|           1|           1|
    |sel_tmp4_fu_191_p2            |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_148_p2            |    and   |      0|  0|   1|           1|           1|
    |tmp_153_fu_66_p2              |   icmp   |      0|  0|  11|          32|          32|
    |tmp_155_fu_82_p2              |   icmp   |      0|  0|  11|          32|          32|
    |tmp_156_fu_88_p2              |   icmp   |      0|  0|  11|          32|           1|
    |tmp_157_fu_94_p2              |   icmp   |      0|  0|  11|          32|           1|
    |tmp_158_fu_100_p2             |   icmp   |      0|  0|  11|          32|          32|
    |tmp_159_fu_118_p2             |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_38_p2                  |   icmp   |      0|  0|  11|          32|           1|
    |tmp_s_fu_44_p2                |   icmp   |      0|  0|  11|          32|           1|
    |or_cond4_fu_112_p2            |    or    |      0|  0|   1|           1|           1|
    |or_cond5_fu_160_p2            |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_50_p2              |    or    |      0|  0|   1|           1|           1|
    |sel_tmp11_demorgan_fu_154_p2  |    or    |      0|  0|   1|           1|           1|
    |sel_tmp6_fu_142_p2            |    or    |      0|  0|   1|           1|           1|
    |sel_tmp_fu_130_p2             |    or    |      0|  0|   1|           1|           1|
    |tmp20_fu_106_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp22_fu_124_p2               |    or    |      0|  0|   1|           1|           1|
    |ap_return                     |  select  |      0|  0|   3|           1|           2|
    |p_s_fu_164_p3                 |  select  |      0|  0|   4|           1|           1|
    |sel_tmp1_fu_179_p3            |  select  |      0|  0|   3|           1|           3|
    |sel_tmp8_fu_172_p3            |  select  |      0|  0|   3|           1|           3|
    |sel_tmp3_fu_186_p2            |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 178|         336|         158|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  2|   0|    2|          0|
    |sel_tmp11_demorgan_reg_224  |  1|   0|    1|          0|
    |sel_tmp7_reg_219            |  1|   0|    1|          0|
    |sel_tmp_reg_214             |  1|   0|    1|          0|
    |tmp20_reg_204               |  1|   0|    1|          0|
    |tmp_159_reg_209             |  1|   0|    1|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       |  7|   0|    7|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    on_edge   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    on_edge   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    on_edge   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    on_edge   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    on_edge   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    on_edge   | return value |
|ap_return  | out |    3| ap_ctrl_hs |    on_edge   | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
|y          |  in |   32|   ap_none  |       y      |    scalar    |
|nx         |  in |   32|   ap_none  |      nx      |    pointer   |
|ny         |  in |   32|   ap_none  |      ny      |    pointer   |
+-----------+-----+-----+------------+--------------+--------------+

