
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80560                       # Simulator instruction rate (inst/s)
host_mem_usage                              201495116                       # Number of bytes of host memory used
host_op_rate                                    93331                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 61537.75                       # Real time elapsed on the host
host_tick_rate                               16791394                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4957507135                       # Number of instructions simulated
sim_ops                                    5743360543                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304690276                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1656357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3312556                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.861447                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       234350745                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    282822414                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      7776440                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    454699027                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     18448531                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     39840370                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     21391839                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       635712037                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        56118259                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          149                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         974244738                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        955073297                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      7774942                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          552240512                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     205054238                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     24262822                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    198418774                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2957507134                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3425351627                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2450478396                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.397830                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.478527                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1535585407     62.66%     62.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    283583383     11.57%     74.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    167542228      6.84%     81.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     74294267      3.03%     84.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     86758151      3.54%     87.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     28491925      1.16%     88.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     30306725      1.24%     90.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     38862072      1.59%     91.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    205054238      8.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2450478396                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     48616669                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2874278753                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             642643658                       # Number of loads committed
system.switch_cpus.commit.membars            26958238                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1976082605     57.69%     57.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    102385988      2.99%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     44832549      1.31%     61.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     29654689      0.87%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     12204473      0.36%     63.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     40437870      1.18%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     48664236      1.42%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      6809839      0.20%     66.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     42220438      1.23%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2695744      0.08%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       168484      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    642643658     18.76%     86.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    476551054     13.91%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3425351627                       # Class of committed instruction
system.switch_cpus.commit.refs             1119194712                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         400928284                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2957507134                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3425351627                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.837851                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.837851                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1682665214                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1511                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    231080663                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3732673159                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        217210001                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         452545685                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        7831181                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5741                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     117695449                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           635712037                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         402942895                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2059978661                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        539754                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3380881647                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        15665358                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.256548                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    410136057                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    308917535                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.364387                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2477947533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.570472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.829664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1759144395     70.99%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         84177881      3.40%     74.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         51931077      2.10%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         78534096      3.17%     79.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         64508691      2.60%     82.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         41709362      1.68%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         71905566      2.90%     86.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         38401989      1.55%     88.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        287634476     11.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2477947533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      8230552                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        569671378                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.444961                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1207654748                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          489141998                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        33797645                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     676737823                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     24349478                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         8298                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    492720131                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3623727345                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     718512750                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     17246608                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3580538726                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        2082809                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      25028672                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        7831181                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      30573994                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1690                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     95575168                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          568                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        92780                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     49209797                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     34094141                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     16169063                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        92780                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      6676341                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1554211                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3555214648                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3524288438                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.591429                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2102656884                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.422260                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3527602835                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3888230310                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2295275756                       # number of integer regfile writes
system.switch_cpus.ipc                       1.193530                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.193530                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          215      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2037090899     56.62%     56.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    102423794      2.85%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     47549226      1.32%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     29655665      0.82%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     12863988      0.36%     61.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     41746112      1.16%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     48664247      1.35%     64.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      8151244      0.23%     64.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     52210888      1.45%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2695744      0.07%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       168487      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    723940685     20.12%     86.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    490624144     13.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3597785338                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            82146735                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022833                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        11575341     14.09%     14.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        5352119      6.52%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           103      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      5001602      6.09%     26.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3149291      3.83%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             1      0.00%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1331370      1.62%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       31625882     38.50%     70.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      24111026     29.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3184381958                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8787535233                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3091986519                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3264195771                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3599377864                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3597785338                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     24349481                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    198375618                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        30171                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        86659                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    298915916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2477947533                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.451922                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.018052                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1289570288     52.04%     52.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    338299392     13.65%     65.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    248825075     10.04%     75.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    176909828      7.14%     82.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    154546346      6.24%     89.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    108550254      4.38%     93.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     90097587      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     39605968      1.60%     98.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     31542795      1.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2477947533                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.451921                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      495549900                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    968159878                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    432301919                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    557998814                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     53416206                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     32832122                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    676737823                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    492720131                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5033812055                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      279654293                       # number of misc regfile writes
system.switch_cpus.numCycles               2477948897                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        90913766                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3719845885                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       96775944                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        273787353                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      152709423                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        586926                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6736472510                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3661375834                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3980268129                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         510192990                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      222903633                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        7831181                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     536594923                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        260422135                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3921611048                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1058627317                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     35873869                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         665524810                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     27046034                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    618002569                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5869192427                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7275015658                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        511957269                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       322722283                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10653000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          545                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21306002                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            545                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1633531                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1033143                       # Transaction distribution
system.membus.trans_dist::CleanEvict           623061                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22821                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22821                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1633531                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2483325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2485583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4968908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4968908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    172144768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    172110592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    344255360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               344255360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1656352                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1656352    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1656352                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6543071940                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6537880521                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15716727866                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10602040                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6884106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           53                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5425316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            50962                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           50962                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            55                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10601985                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31958841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31959001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2112500480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2112513920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1656478                       # Total snoops (count)
system.tol2bus.snoopTraffic                 132242688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12309477                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008931                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12308495     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    982      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12309477                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18644097522                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22211394911                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            115091                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    105955328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         105958144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     66186624                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       66186624                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       827776                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             827798                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       517083                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            517083                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    102540257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            102542982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      64053347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            64053347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      64053347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    102540257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           166596329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1034166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1654217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000287322144                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        57446                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        57446                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3255217                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            977536                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     827798                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    517083                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1655596                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1034166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1335                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           108158                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           110623                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           110343                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           110514                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           108812                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           113080                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           120025                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           102647                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            97290                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            98315                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           98383                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           96742                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           89496                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           90308                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          101611                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           97914                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            64316                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            64376                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            64007                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            65006                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            63990                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            68654                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            73646                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            66748                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            63844                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            63556                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           63614                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           62888                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           60246                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           59218                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           66228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           63806                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 40376752516                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                8271305000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            71394146266                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24407.73                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43157.73                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  831674                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 473459                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.27                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.78                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1655596                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1034166                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 826823                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 826787                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    335                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    314                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 54418                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 54515                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 57314                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 57326                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 57481                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 57469                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 57463                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 57463                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 57463                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 57472                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 57518                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 57673                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 58263                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 60213                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 59584                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 57464                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 57448                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 57446                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   124                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1383270                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.384775                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   122.170848                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    22.234658                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       107809      7.79%      7.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1262141     91.24%     99.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        13037      0.94%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          238      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1383270                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        57446                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     28.796592                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    27.370479                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.095243                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             20      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           303      0.53%      0.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         1989      3.46%      4.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         5220      9.09%     13.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         8573     14.92%     28.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        10346     18.01%     46.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         9947     17.32%     63.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         8071     14.05%     77.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         5380      9.37%     86.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3507      6.10%     92.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         2014      3.51%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1020      1.78%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          569      0.99%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          279      0.49%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          109      0.19%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           60      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           26      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           11      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        57446                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        57446                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.002002                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.990329                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.646862                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2941      5.12%      5.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              80      0.14%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           51360     89.41%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              86      0.15%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2959      5.15%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              13      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        57446                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             105872704                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  85440                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               66185152                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              105958144                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            66186624                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      102.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       64.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   102.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    64.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.30                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033300436232                       # Total gap between requests
system.mem_ctrls0.avgGap                    768321.09                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    105869888                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     66185152                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2725.236831401428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 102457570.352963089943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 64051922.557635612786                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1655552                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1034166                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1798736                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  71392347530                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23836831314062                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     40880.36                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43122.99                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  23049327.97                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          4690644420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2493136635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         5498221260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2627748000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    304417780740                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    140437059360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      541732235535                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       524.271534                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 362037850739                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 636762759537                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5185910520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2756373015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6313202280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2770478460                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    329554620570                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    119269299360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      547417529325                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       529.773584                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 306839090977                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 691961519299                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    106051072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         106054912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     66055680                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       66055680                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       828524                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             828554                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       516060                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            516060                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    102632915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            102636631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      63926624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            63926624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      63926624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    102632915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           166563254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1032120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1655792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000300086518                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        57317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        57317                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3256679                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            975530                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     828554                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    516060                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1657108                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1032120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1256                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           108871                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           110779                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           111887                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           110218                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           108420                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           111824                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           120805                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           102977                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            96950                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            98142                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           98219                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           95585                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           91079                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           90315                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          101710                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           98071                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            63260                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            64208                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            66248                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            62996                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            64366                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            67182                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            74901                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            65938                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            64204                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            63204                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           63114                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           62074                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           61290                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           59724                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           66516                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           62866                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 40459040496                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                8279260000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            71506265496                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24433.97                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43183.97                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  832902                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 472368                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.30                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.77                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1657108                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1032120                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 827374                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 827346                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    537                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    518                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     39                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     38                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 54385                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 54487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 57200                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 57217                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 57351                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 57343                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 57338                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 57329                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 57331                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 57345                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 57400                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 57536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 58086                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 60129                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 59526                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 57327                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 57319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 57318                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   117                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1382670                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   124.417228                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   122.189469                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    22.453165                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       107724      7.79%      7.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1261400     91.23%     99.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        13198      0.95%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          274      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           28      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           16      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           23      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1382670                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        57317                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     28.888776                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    27.464857                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.098215                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             26      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           335      0.58%      0.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         1872      3.27%      3.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         5000      8.72%     12.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         8531     14.88%     27.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        10475     18.28%     45.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         9915     17.30%     63.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         7923     13.82%     76.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         5636      9.83%     86.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         3473      6.06%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         2057      3.59%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         1015      1.77%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          540      0.94%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          288      0.50%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          137      0.24%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           52      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           23      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           13      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        57317                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        57317                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.006717                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.995172                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.643856                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2837      4.95%      4.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              79      0.14%      5.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           51300     89.50%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             104      0.18%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            2976      5.19%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              16      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        57317                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             105974528                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  80384                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               66053824                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              106054912                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            66055680                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      102.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       63.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   102.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    63.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.30                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033300729800                       # Total gap between requests
system.mem_ctrls1.avgGap                    768473.87                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    105970688                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     66053824                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3716.232042820129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 102555121.444087117910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 63924827.421771168709                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1657048                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1032120                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2525848                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  71503739648                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23839918340555                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     42097.47                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     43151.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  23098010.25                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          4686610320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2490988665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         5498306940                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2625618240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    304540507440                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    140333517120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      541743193845                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       524.282140                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 361768043263                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 637032567013                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5185674900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2756243985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         6324476340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2761896780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    329854533480                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    119016742080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      547467212685                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       529.821666                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 306181689551                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 692618920725                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      8996646                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8996646                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      8996646                       # number of overall hits
system.l2.overall_hits::total                 8996646                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1656301                       # number of demand (read+write) misses
system.l2.demand_misses::total                1656353                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1656301                       # number of overall misses
system.l2.overall_misses::total               1656353                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4851378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 157416935382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     157421786760                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4851378                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 157416935382                       # number of overall miss cycles
system.l2.overall_miss_latency::total    157421786760                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     10652947                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10652999                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10652947                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10652999                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.155478                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.155482                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.155478                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.155482                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93295.730769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95041.260847                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95041.206047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93295.730769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95041.260847                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95041.206047                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1033143                       # number of writebacks
system.l2.writebacks::total                   1033143                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1656300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1656352                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1656300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1656352                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4407324                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 143252580019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 143256987343                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4407324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 143252580019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 143256987343                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.155478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.155482                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.155478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155482                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84756.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86489.512781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86489.458366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84756.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86489.512781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86489.458366                       # average overall mshr miss latency
system.l2.replacements                        1656475                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5850963                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5850963                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5850963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5850963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           53                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               53                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           53                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           53                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          198                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           198                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        28141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28141                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        22821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22821                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2170603428                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2170603428                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        50962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             50962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.447804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.447804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 95114.299461                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95114.299461                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1975457710                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1975457710                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.447804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.447804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 86563.152798                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86563.152798                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4851378                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4851378                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93295.730769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93295.730769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4407324                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4407324                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84756.230769                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84756.230769                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      8968505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8968505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1633480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1633480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 155246331954                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 155246331954                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10601985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10601985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.154073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95040.240440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95040.240440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1633479                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1633479                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 141277122309                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 141277122309                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.154073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86488.483971                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86488.483971                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    26787165                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1672859                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.012805                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.278585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1361.701912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.333472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 15019.686030                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.083112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.916729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4564                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 342548091                       # Number of tag accesses
system.l2.tags.data_accesses                342548091                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695309724                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304690276                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204392                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    402942819                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2403147211                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204392                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    402942819                       # number of overall hits
system.cpu.icache.overall_hits::total      2403147211                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          866                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           75                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            941                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          866                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           75                       # number of overall misses
system.cpu.icache.overall_misses::total           941                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6188280                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6188280                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6188280                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6188280                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    402942894                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2403148152                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    402942894                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2403148152                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82510.400000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6576.280553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82510.400000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6576.280553                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          265                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           53                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          295                       # number of writebacks
system.cpu.icache.writebacks::total               295                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4927272                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4927272                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4927272                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4927272                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89586.763636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89586.763636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89586.763636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89586.763636                       # average overall mshr miss latency
system.cpu.icache.replacements                    295                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204392                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    402942819                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2403147211                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          866                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           75                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           941                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6188280                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6188280                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    402942894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2403148152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82510.400000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6576.280553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4927272                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4927272                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89586.763636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89586.763636                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.448150                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2403148132                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               921                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2609281.359392                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   597.964544                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    25.483607                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.040839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999116                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       93722778849                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      93722778849                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    718221179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    969759340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1687980519                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    718221179                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    969759340                       # number of overall hits
system.cpu.dcache.overall_hits::total      1687980519                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7297184                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     37808534                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       45105718                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7297184                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     37808534                       # number of overall misses
system.cpu.dcache.overall_misses::total      45105718                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1179753356869                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1179753356869                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1179753356869                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1179753356869                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725518363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1007567874                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1733086237                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725518363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1007567874                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1733086237                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010058                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.037525                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010058                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.037525                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026026                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31203.361571                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26155.294920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31203.361571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26155.294920                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        51567                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4128                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1706                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              33                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.226846                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   125.090909                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10046565                       # number of writebacks
system.cpu.dcache.writebacks::total          10046565                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     27155704                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     27155704                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     27155704                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     27155704                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10652830                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10652830                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10652830                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10652830                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 252106466454                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 252106466454                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 252106466454                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 252106466454                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006147                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006147                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23665.680054                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23665.680054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23665.680054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23665.680054                       # average overall mshr miss latency
system.cpu.dcache.replacements               17949974                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    411968458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    517637391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       929605849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6852228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     37642088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      44494316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1166785712424                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1166785712424                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    418820686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    555279479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    974100165                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016361                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.067789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045677                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 30996.838231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26223.253155                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     27040219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     27040219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10601869                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10601869                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 249624411564                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 249624411564                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010884                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 23545.321260                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23545.321260                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306252721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    452121949                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      758374670                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       166446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       611402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12967644445                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12967644445                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    452288395                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    758986072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000368                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77909.018210                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21209.686009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       115485                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       115485                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        50961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        50961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2482054890                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2482054890                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48704.987932                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48704.987932                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027675                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     24262651                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     40290326                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          243                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          342                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      3723810                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3723810                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     24262894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     40290668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 15324.320988                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10888.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          126                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          117                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          117                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1227648                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1227648                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10492.717949                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10492.717949                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027774                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     24262658                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     40290432                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027774                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     24262658                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     40290432                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1786511507                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17950230                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.525828                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   142.007919                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   113.991401                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.554718                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.445279                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       58055305014                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      58055305014                       # Number of data accesses

---------- End Simulation Statistics   ----------
