\B{for $C,C++$}

\B{for $Verilog$} is same as C/C++, except the parent`\(' and parend`\)' are by `begin' and `end'.

\B{for $MATLAB$}
\begin{lstlisting}[language=MATLAB]
	if a_condition
		% ...
	elseif % optional
		% ...
	else % optional
		% ...
	end
\end{lstlisting}


