// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module ImageTransform_pow_generic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        base_r,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [63:0] base_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log0_lut_table_array_address0;
reg    pow_reduce_anonymous_namespace_log0_lut_table_array_ce0;
wire   [108:0] pow_reduce_anonymous_namespace_log0_lut_table_array_q0;
wire   [3:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0;
wire   [104:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0;
wire   [101:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0;
wire   [96:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0;
wire   [91:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0;
wire   [86:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0;
wire   [81:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0;
wire   [76:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0;
reg    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0;
wire   [57:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0;
wire   [41:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0;
wire   [51:0] bs_sig_fu_626_p1;
reg   [51:0] bs_sig_reg_2132;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln340_1_fu_646_p2;
reg   [0:0] icmp_ln340_1_reg_2138;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter1_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter2_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter3_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter4_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter5_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter6_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter7_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter8_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter9_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter10_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter11_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter12_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter13_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter14_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter15_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter16_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter17_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter18_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter19_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter20_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter21_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter22_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter23_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter24_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter25_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter26_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter27_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter28_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter29_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter30_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter31_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter32_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter33_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter34_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter35_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter36_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter37_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter38_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter39_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter40_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter41_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter42_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter43_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter44_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter45_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter46_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter47_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter48_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter49_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter50_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter51_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter52_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter53_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter54_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter55_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter56_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter57_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter58_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter59_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter60_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter61_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter62_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter63_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter64_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter65_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter66_reg;
reg   [0:0] icmp_ln340_1_reg_2138_pp0_iter67_reg;
wire   [0:0] x_is_1_fu_652_p2;
reg   [0:0] x_is_1_reg_2143;
reg   [0:0] x_is_1_reg_2143_pp0_iter1_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter2_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter3_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter4_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter5_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter6_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter7_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter8_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter9_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter10_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter11_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter12_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter13_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter14_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter15_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter16_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter17_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter18_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter19_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter20_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter21_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter22_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter23_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter24_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter25_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter26_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter27_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter28_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter29_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter30_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter31_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter32_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter33_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter34_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter35_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter36_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter37_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter38_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter39_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter40_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter41_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter42_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter43_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter44_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter45_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter46_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter47_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter48_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter49_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter50_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter51_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter52_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter53_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter54_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter55_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter56_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter57_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter58_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter59_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter60_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter61_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter62_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter63_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter64_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter65_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter66_reg;
reg   [0:0] x_is_1_reg_2143_pp0_iter67_reg;
wire   [0:0] x_is_p1_fu_672_p2;
reg   [0:0] x_is_p1_reg_2149;
reg   [0:0] x_is_p1_reg_2149_pp0_iter1_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter2_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter3_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter4_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter5_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter6_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter7_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter8_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter9_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter10_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter11_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter12_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter13_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter14_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter15_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter16_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter17_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter18_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter19_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter20_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter21_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter22_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter23_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter24_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter25_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter26_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter27_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter28_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter29_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter30_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter31_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter32_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter33_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter34_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter35_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter36_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter37_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter38_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter39_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter40_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter41_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter42_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter43_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter44_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter45_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter46_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter47_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter48_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter49_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter50_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter51_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter52_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter53_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter54_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter55_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter56_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter57_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter58_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter59_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter60_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter61_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter62_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter63_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter64_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter65_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter66_reg;
reg   [0:0] x_is_p1_reg_2149_pp0_iter67_reg;
wire   [0:0] icmp_ln18_fu_678_p2;
reg   [0:0] icmp_ln18_reg_2155;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter1_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter2_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter3_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter4_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter5_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter6_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter7_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter8_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter9_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter10_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter11_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter12_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter13_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter14_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter15_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter16_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter17_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter18_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter19_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter20_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter21_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter22_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter23_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter24_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter25_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter26_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter27_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter28_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter29_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter30_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter31_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter32_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter33_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter34_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter35_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter36_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter37_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter38_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter39_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter40_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter41_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter42_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter43_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter44_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter45_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter46_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter47_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter48_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter49_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter50_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter51_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter52_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter53_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter54_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter55_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter56_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter57_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter58_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter59_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter60_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter61_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter62_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter63_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter64_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter65_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter66_reg;
reg   [0:0] icmp_ln18_reg_2155_pp0_iter67_reg;
wire   [0:0] tmp_5_fu_684_p3;
reg   [0:0] tmp_5_reg_2161;
wire   [11:0] b_exp_2_fu_708_p3;
reg   [11:0] b_exp_2_reg_2166;
reg   [11:0] b_exp_2_reg_2166_pp0_iter1_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter2_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter3_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter4_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter5_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter6_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter7_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter8_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter9_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter10_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter11_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter12_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter13_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter14_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter15_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter16_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter17_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter18_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter19_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter20_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter21_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter22_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter23_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter24_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter25_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter26_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter27_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter28_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter29_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter30_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter31_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter32_reg;
reg   [11:0] b_exp_2_reg_2166_pp0_iter33_reg;
reg  signed [11:0] b_exp_2_reg_2166_pp0_iter34_reg;
wire   [63:0] zext_ln502_fu_716_p1;
reg   [63:0] zext_ln502_reg_2171;
reg   [63:0] zext_ln502_reg_2171_pp0_iter1_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter2_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter3_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter4_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter5_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter6_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter7_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter8_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter9_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter10_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter11_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter12_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter13_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter14_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter15_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter16_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter17_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter18_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter19_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter20_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter21_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter22_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter23_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter24_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter25_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter26_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter27_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter28_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter29_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter30_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter31_reg;
reg   [63:0] zext_ln502_reg_2171_pp0_iter32_reg;
wire   [0:0] icmp_ln378_fu_721_p2;
reg   [0:0] icmp_ln378_reg_2181;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter1_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter2_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter3_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter4_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter5_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter6_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter7_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter8_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter9_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter10_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter11_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter12_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter13_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter14_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter15_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter16_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter17_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter18_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter19_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter20_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter21_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter22_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter23_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter24_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter25_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter26_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter27_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter28_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter29_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter30_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter31_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter32_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter33_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter34_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter35_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter36_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter37_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter38_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter39_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter40_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter41_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter42_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter43_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter44_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter45_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter46_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter47_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter48_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter49_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter50_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter51_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter52_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter53_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter54_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter55_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter56_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter57_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter58_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter59_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter60_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter61_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter62_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter63_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter64_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter65_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter66_reg;
reg   [0:0] icmp_ln378_reg_2181_pp0_iter67_reg;
wire   [0:0] and_ln378_1_fu_751_p2;
reg   [0:0] and_ln378_1_reg_2186;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter1_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter2_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter3_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter4_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter5_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter6_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter7_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter8_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter9_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter10_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter11_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter12_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter13_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter14_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter15_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter16_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter17_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter18_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter19_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter20_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter21_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter22_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter23_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter24_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter25_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter26_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter27_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter28_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter29_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter30_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter31_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter32_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter33_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter34_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter35_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter36_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter37_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter38_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter39_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter40_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter41_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter42_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter43_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter44_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter45_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter46_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter47_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter48_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter49_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter50_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter51_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter52_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter53_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter54_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter55_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter56_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter57_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter58_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter59_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter60_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter61_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter62_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter63_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter64_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter65_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter66_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter67_reg;
reg   [0:0] and_ln378_1_reg_2186_pp0_iter68_reg;
wire  signed [53:0] b_frac_2_fu_777_p3;
reg  signed [53:0] b_frac_2_reg_2192;
reg   [5:0] b_frac_tilde_inverse_reg_2197;
wire   [53:0] grp_fu_570_p2;
reg   [53:0] mul_ln516_reg_2207;
reg   [53:0] mul_ln516_reg_2207_pp0_iter7_reg;
reg   [53:0] mul_ln516_reg_2207_pp0_iter8_reg;
reg   [3:0] a_reg_2214;
reg   [3:0] a_reg_2214_pp0_iter7_reg;
reg   [3:0] a_reg_2214_pp0_iter8_reg;
reg   [3:0] a_reg_2214_pp0_iter9_reg;
reg   [3:0] a_reg_2214_pp0_iter10_reg;
reg   [3:0] a_reg_2214_pp0_iter11_reg;
reg   [3:0] a_reg_2214_pp0_iter12_reg;
reg   [3:0] a_reg_2214_pp0_iter13_reg;
reg   [3:0] a_reg_2214_pp0_iter14_reg;
reg   [3:0] a_reg_2214_pp0_iter15_reg;
reg   [3:0] a_reg_2214_pp0_iter16_reg;
reg   [3:0] a_reg_2214_pp0_iter17_reg;
reg   [3:0] a_reg_2214_pp0_iter18_reg;
reg   [3:0] a_reg_2214_pp0_iter19_reg;
reg   [3:0] a_reg_2214_pp0_iter20_reg;
reg   [3:0] a_reg_2214_pp0_iter21_reg;
reg   [3:0] a_reg_2214_pp0_iter22_reg;
reg   [3:0] a_reg_2214_pp0_iter23_reg;
reg   [3:0] a_reg_2214_pp0_iter24_reg;
reg   [3:0] a_reg_2214_pp0_iter25_reg;
reg   [3:0] a_reg_2214_pp0_iter26_reg;
reg   [3:0] a_reg_2214_pp0_iter27_reg;
reg   [3:0] a_reg_2214_pp0_iter28_reg;
reg   [3:0] a_reg_2214_pp0_iter29_reg;
reg   [3:0] a_reg_2214_pp0_iter30_reg;
reg   [3:0] a_reg_2214_pp0_iter31_reg;
reg   [3:0] a_reg_2214_pp0_iter32_reg;
wire   [49:0] trunc_ln39_fu_798_p1;
reg   [49:0] trunc_ln39_reg_2220;
reg   [49:0] trunc_ln39_reg_2220_pp0_iter7_reg;
reg   [49:0] trunc_ln39_reg_2220_pp0_iter8_reg;
reg   [49:0] trunc_ln39_reg_2220_pp0_iter9_reg;
reg   [0:0] tmp_6_reg_2225;
reg   [0:0] tmp_6_reg_2225_pp0_iter7_reg;
reg   [0:0] tmp_6_reg_2225_pp0_iter8_reg;
wire   [75:0] select_ln42_fu_852_p3;
reg   [75:0] select_ln42_reg_2240;
wire   [74:0] grp_fu_824_p2;
reg   [74:0] mul_ln44_reg_2245;
reg   [72:0] z2_reg_2250;
reg   [72:0] z2_reg_2250_pp0_iter11_reg;
reg   [72:0] z2_reg_2250_pp0_iter12_reg;
reg   [72:0] z2_reg_2250_pp0_iter13_reg;
reg   [5:0] a_1_reg_2256;
reg   [5:0] a_1_reg_2256_pp0_iter11_reg;
reg   [5:0] a_1_reg_2256_pp0_iter12_reg;
reg   [5:0] a_1_reg_2256_pp0_iter13_reg;
reg   [5:0] a_1_reg_2256_pp0_iter14_reg;
reg   [5:0] a_1_reg_2256_pp0_iter15_reg;
reg   [5:0] a_1_reg_2256_pp0_iter16_reg;
reg   [5:0] a_1_reg_2256_pp0_iter17_reg;
reg   [5:0] a_1_reg_2256_pp0_iter18_reg;
reg   [5:0] a_1_reg_2256_pp0_iter19_reg;
reg   [5:0] a_1_reg_2256_pp0_iter20_reg;
reg   [5:0] a_1_reg_2256_pp0_iter21_reg;
reg   [5:0] a_1_reg_2256_pp0_iter22_reg;
reg   [5:0] a_1_reg_2256_pp0_iter23_reg;
reg   [5:0] a_1_reg_2256_pp0_iter24_reg;
reg   [5:0] a_1_reg_2256_pp0_iter25_reg;
reg   [5:0] a_1_reg_2256_pp0_iter26_reg;
reg   [5:0] a_1_reg_2256_pp0_iter27_reg;
reg   [5:0] a_1_reg_2256_pp0_iter28_reg;
reg   [5:0] a_1_reg_2256_pp0_iter29_reg;
reg   [5:0] a_1_reg_2256_pp0_iter30_reg;
reg   [5:0] a_1_reg_2256_pp0_iter31_reg;
reg   [5:0] a_1_reg_2256_pp0_iter32_reg;
reg   [66:0] tmp_4_reg_2262;
reg   [66:0] tmp_4_reg_2262_pp0_iter11_reg;
reg   [66:0] tmp_4_reg_2262_pp0_iter12_reg;
reg   [66:0] tmp_4_reg_2262_pp0_iter13_reg;
wire   [78:0] grp_fu_588_p2;
reg   [78:0] mul_ln44_1_reg_2277;
wire   [81:0] sub_ln44_1_fu_965_p2;
reg   [81:0] sub_ln44_1_reg_2282;
reg   [5:0] a_2_reg_2288;
reg   [5:0] a_2_reg_2288_pp0_iter15_reg;
reg   [5:0] a_2_reg_2288_pp0_iter16_reg;
reg   [5:0] a_2_reg_2288_pp0_iter17_reg;
reg   [5:0] a_2_reg_2288_pp0_iter18_reg;
reg   [5:0] a_2_reg_2288_pp0_iter19_reg;
reg   [5:0] a_2_reg_2288_pp0_iter20_reg;
reg   [5:0] a_2_reg_2288_pp0_iter21_reg;
reg   [5:0] a_2_reg_2288_pp0_iter22_reg;
reg   [5:0] a_2_reg_2288_pp0_iter23_reg;
reg   [5:0] a_2_reg_2288_pp0_iter24_reg;
reg   [5:0] a_2_reg_2288_pp0_iter25_reg;
reg   [5:0] a_2_reg_2288_pp0_iter26_reg;
reg   [5:0] a_2_reg_2288_pp0_iter27_reg;
reg   [5:0] a_2_reg_2288_pp0_iter28_reg;
reg   [5:0] a_2_reg_2288_pp0_iter29_reg;
reg   [5:0] a_2_reg_2288_pp0_iter30_reg;
reg   [5:0] a_2_reg_2288_pp0_iter31_reg;
reg   [5:0] a_2_reg_2288_pp0_iter32_reg;
wire   [75:0] trunc_ln39_1_fu_981_p1;
reg   [75:0] trunc_ln39_1_reg_2294;
wire   [101:0] add_ln44_2_fu_1016_p2;
reg   [101:0] add_ln44_2_reg_2299;
reg   [101:0] add_ln44_2_reg_2299_pp0_iter16_reg;
reg   [101:0] add_ln44_2_reg_2299_pp0_iter17_reg;
wire   [88:0] grp_fu_600_p2;
reg   [88:0] mul_ln44_2_reg_2314;
reg   [91:0] z4_reg_2319;
reg   [85:0] tmp_9_reg_2325;
reg   [5:0] tmp_s_reg_2330;
reg   [5:0] tmp_s_reg_2330_pp0_iter19_reg;
reg   [5:0] tmp_s_reg_2330_pp0_iter20_reg;
reg   [5:0] tmp_s_reg_2330_pp0_iter21_reg;
reg   [5:0] tmp_s_reg_2330_pp0_iter22_reg;
reg   [5:0] tmp_s_reg_2330_pp0_iter23_reg;
reg   [5:0] tmp_s_reg_2330_pp0_iter24_reg;
reg   [5:0] tmp_s_reg_2330_pp0_iter25_reg;
reg   [5:0] tmp_s_reg_2330_pp0_iter26_reg;
reg   [5:0] tmp_s_reg_2330_pp0_iter27_reg;
reg   [5:0] tmp_s_reg_2330_pp0_iter28_reg;
reg   [5:0] tmp_s_reg_2330_pp0_iter29_reg;
reg   [5:0] tmp_s_reg_2330_pp0_iter30_reg;
reg   [5:0] tmp_s_reg_2330_pp0_iter31_reg;
reg   [5:0] tmp_s_reg_2330_pp0_iter32_reg;
wire   [120:0] add_ln44_3_fu_1103_p2;
reg   [120:0] add_ln44_3_reg_2336;
reg   [120:0] add_ln44_3_reg_2336_pp0_iter20_reg;
reg   [120:0] add_ln44_3_reg_2336_pp0_iter21_reg;
wire   [97:0] grp_fu_608_p2;
reg   [97:0] mul_ln44_3_reg_2351;
reg   [86:0] tmp_7_reg_2356;
reg   [80:0] tmp_8_reg_2362;
reg   [5:0] tmp_10_reg_2367;
reg   [5:0] tmp_10_reg_2367_pp0_iter23_reg;
reg   [5:0] tmp_10_reg_2367_pp0_iter24_reg;
reg   [5:0] tmp_10_reg_2367_pp0_iter25_reg;
reg   [5:0] tmp_10_reg_2367_pp0_iter26_reg;
reg   [5:0] tmp_10_reg_2367_pp0_iter27_reg;
reg   [5:0] tmp_10_reg_2367_pp0_iter28_reg;
reg   [5:0] tmp_10_reg_2367_pp0_iter29_reg;
reg   [5:0] tmp_10_reg_2367_pp0_iter30_reg;
reg   [5:0] tmp_10_reg_2367_pp0_iter31_reg;
reg   [5:0] tmp_10_reg_2367_pp0_iter32_reg;
wire   [125:0] add_ln44_4_fu_1185_p2;
reg   [125:0] add_ln44_4_reg_2373;
reg   [125:0] add_ln44_4_reg_2373_pp0_iter24_reg;
reg   [125:0] add_ln44_4_reg_2373_pp0_iter25_reg;
wire   [92:0] grp_fu_604_p2;
reg   [92:0] mul_ln44_4_reg_2388;
reg   [81:0] tmp_11_reg_2393;
reg   [75:0] tmp_12_reg_2399;
reg   [5:0] tmp_13_reg_2404;
reg   [5:0] tmp_13_reg_2404_pp0_iter27_reg;
reg   [5:0] tmp_13_reg_2404_pp0_iter28_reg;
reg   [5:0] tmp_13_reg_2404_pp0_iter29_reg;
reg   [5:0] tmp_13_reg_2404_pp0_iter30_reg;
reg   [5:0] tmp_13_reg_2404_pp0_iter31_reg;
reg   [5:0] tmp_13_reg_2404_pp0_iter32_reg;
wire   [130:0] add_ln44_5_fu_1267_p2;
reg   [130:0] add_ln44_5_reg_2410;
reg   [130:0] add_ln44_5_reg_2410_pp0_iter28_reg;
reg   [130:0] add_ln44_5_reg_2410_pp0_iter29_reg;
wire   [87:0] grp_fu_596_p2;
reg   [87:0] mul_ln44_5_reg_2425;
reg   [76:0] tmp_14_reg_2430;
reg   [70:0] tmp_15_reg_2436;
reg   [5:0] tmp_16_reg_2441;
reg   [5:0] tmp_16_reg_2441_pp0_iter31_reg;
reg   [5:0] tmp_16_reg_2441_pp0_iter32_reg;
wire   [135:0] add_ln44_6_fu_1349_p2;
reg   [135:0] add_ln44_6_reg_2447;
reg   [135:0] add_ln44_6_reg_2447_pp0_iter32_reg;
reg   [135:0] add_ln44_6_reg_2447_pp0_iter33_reg;
wire   [82:0] grp_fu_592_p2;
reg   [82:0] mul_ln44_6_reg_2497;
reg   [108:0] log_sum_reg_2507;
reg   [104:0] logn_reg_2512;
reg   [101:0] logn_1_reg_2517;
reg   [96:0] logn_2_reg_2522;
reg   [91:0] logn_3_reg_2527;
reg   [86:0] logn_4_reg_2532;
reg   [81:0] logn_5_reg_2537;
reg   [76:0] logn_6_reg_2542;
reg   [71:0] tmp_17_reg_2547;
reg   [71:0] tmp_17_reg_2547_pp0_iter35_reg;
reg   [71:0] tmp_17_reg_2547_pp0_iter36_reg;
reg   [71:0] tmp_17_reg_2547_pp0_iter37_reg;
reg   [39:0] tmp_18_reg_2552;
wire   [108:0] add_ln209_fu_1452_p2;
reg   [108:0] add_ln209_reg_2562;
wire   [102:0] add_ln209_1_fu_1457_p2;
reg   [102:0] add_ln209_1_reg_2567;
wire   [92:0] add_ln209_3_fu_1463_p2;
reg   [92:0] add_ln209_3_reg_2572;
wire   [82:0] add_ln209_4_fu_1469_p2;
reg   [82:0] add_ln209_4_reg_2577;
wire   [79:0] zext_ln522_fu_1475_p1;
wire   [108:0] add_ln209_2_fu_1483_p2;
reg   [108:0] add_ln209_2_reg_2588;
wire   [92:0] add_ln209_5_fu_1491_p2;
reg   [92:0] add_ln209_5_reg_2593;
wire   [89:0] grp_fu_574_p2;
reg   [89:0] Elog2_reg_2598;
wire   [108:0] log_sum_1_fu_1499_p2;
reg   [108:0] log_sum_1_reg_2603;
reg   [78:0] lshr_ln_reg_2608;
reg   [72:0] trunc_ln522_1_reg_2613;
wire   [119:0] add_ln525_fu_1554_p2;
reg   [119:0] add_ln525_reg_2618;
reg  signed [15:0] m_fix_hi_reg_2623;
reg   [0:0] tmp_19_reg_2628;
reg   [0:0] tmp_19_reg_2628_pp0_iter40_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter41_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter42_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter43_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter44_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter45_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter46_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter47_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter48_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter49_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter50_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter51_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter52_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter53_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter54_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter55_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter56_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter57_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter58_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter59_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter60_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter61_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter62_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter63_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter64_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter65_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter66_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter67_reg;
reg   [0:0] tmp_19_reg_2628_pp0_iter68_reg;
reg   [58:0] trunc_ln2_reg_2634;
reg   [58:0] trunc_ln2_reg_2634_pp0_iter40_reg;
reg   [58:0] trunc_ln2_reg_2634_pp0_iter41_reg;
reg   [58:0] trunc_ln2_reg_2634_pp0_iter42_reg;
reg   [58:0] trunc_ln2_reg_2634_pp0_iter43_reg;
reg   [58:0] trunc_ln2_reg_2634_pp0_iter44_reg;
reg   [58:0] trunc_ln2_reg_2634_pp0_iter45_reg;
reg   [58:0] trunc_ln2_reg_2634_pp0_iter46_reg;
wire  signed [12:0] r_exp_fu_1649_p3;
reg  signed [12:0] r_exp_reg_2649;
reg  signed [12:0] r_exp_reg_2649_pp0_iter44_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter45_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter46_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter47_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter48_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter49_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter50_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter51_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter52_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter53_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter54_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter55_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter56_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter57_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter58_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter59_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter60_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter61_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter62_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter63_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter64_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter65_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter66_reg;
reg  signed [12:0] r_exp_reg_2649_pp0_iter67_reg;
reg   [58:0] trunc_ln574_1_reg_2661;
reg   [7:0] m_diff_hi_reg_2666;
reg   [7:0] m_diff_hi_reg_2666_pp0_iter48_reg;
reg   [7:0] m_diff_hi_reg_2666_pp0_iter49_reg;
reg   [7:0] m_diff_hi_reg_2666_pp0_iter50_reg;
reg   [7:0] m_diff_hi_reg_2666_pp0_iter51_reg;
reg   [7:0] m_diff_hi_reg_2666_pp0_iter52_reg;
reg   [7:0] m_diff_hi_reg_2666_pp0_iter53_reg;
reg   [7:0] m_diff_hi_reg_2666_pp0_iter54_reg;
reg   [7:0] m_diff_hi_reg_2666_pp0_iter55_reg;
reg   [7:0] m_diff_hi_reg_2666_pp0_iter56_reg;
reg   [7:0] m_diff_hi_reg_2666_pp0_iter57_reg;
reg   [7:0] m_diff_hi_reg_2666_pp0_iter58_reg;
reg   [7:0] m_diff_hi_reg_2666_pp0_iter59_reg;
reg   [7:0] Z2_reg_2671;
reg   [7:0] Z2_reg_2671_pp0_iter48_reg;
reg   [7:0] Z2_reg_2671_pp0_iter49_reg;
reg   [7:0] Z2_reg_2671_pp0_iter50_reg;
reg   [7:0] Z2_reg_2671_pp0_iter51_reg;
reg   [7:0] Z2_reg_2671_pp0_iter52_reg;
reg   [7:0] Z2_reg_2671_pp0_iter53_reg;
reg   [7:0] Z2_reg_2671_pp0_iter54_reg;
reg   [7:0] Z2_reg_2671_pp0_iter55_reg;
reg   [7:0] Z2_reg_2671_pp0_iter56_reg;
reg   [7:0] Z2_reg_2671_pp0_iter57_reg;
reg   [7:0] Z2_reg_2671_pp0_iter58_reg;
reg   [7:0] Z2_reg_2671_pp0_iter59_reg;
reg   [7:0] Z2_reg_2671_pp0_iter60_reg;
reg   [7:0] Z3_reg_2678;
reg   [7:0] Z3_reg_2678_pp0_iter48_reg;
reg   [7:0] Z3_reg_2678_pp0_iter49_reg;
reg   [7:0] Z3_reg_2678_pp0_iter50_reg;
wire   [34:0] Z4_fu_1705_p1;
reg   [34:0] Z4_reg_2684;
reg   [34:0] Z4_reg_2684_pp0_iter48_reg;
reg   [34:0] Z4_reg_2684_pp0_iter49_reg;
reg   [7:0] Z4_ind_reg_2689;
reg   [9:0] f_Z4_reg_2699;
wire   [35:0] exp_Z4_m_1_fu_1743_p2;
reg   [35:0] exp_Z4_m_1_reg_2709;
reg   [35:0] exp_Z4_m_1_reg_2709_pp0_iter51_reg;
reg   [35:0] exp_Z4_m_1_reg_2709_pp0_iter52_reg;
reg   [35:0] exp_Z4_m_1_reg_2709_pp0_iter53_reg;
reg   [25:0] f_Z3_reg_2715;
wire   [42:0] exp_Z3_m_1_fu_1749_p4;
reg   [42:0] exp_Z3_m_1_reg_2720;
reg   [42:0] exp_Z3_m_1_reg_2720_pp0_iter52_reg;
reg   [42:0] exp_Z3_m_1_reg_2720_pp0_iter53_reg;
reg   [19:0] tmp_21_reg_2735;
wire   [43:0] exp_Z2P_m_1_fu_1795_p2;
reg   [43:0] exp_Z2P_m_1_reg_2745;
reg   [43:0] exp_Z2P_m_1_reg_2745_pp0_iter55_reg;
reg   [43:0] exp_Z2P_m_1_reg_2745_pp0_iter56_reg;
reg   [43:0] exp_Z2P_m_1_reg_2745_pp0_iter57_reg;
reg   [43:0] exp_Z2P_m_1_reg_2745_pp0_iter58_reg;
reg   [43:0] exp_Z2P_m_1_reg_2745_pp0_iter59_reg;
reg   [39:0] tmp_22_reg_2751;
reg   [39:0] tmp_22_reg_2751_pp0_iter55_reg;
reg   [39:0] tmp_22_reg_2751_pp0_iter56_reg;
reg   [39:0] tmp_22_reg_2751_pp0_iter57_reg;
reg   [39:0] tmp_22_reg_2751_pp0_iter58_reg;
reg   [39:0] tmp_22_reg_2751_pp0_iter59_reg;
reg   [39:0] tmp_22_reg_2751_pp0_iter60_reg;
reg   [35:0] tmp_23_reg_2767;
wire   [43:0] add_ln280_fu_1845_p2;
reg   [43:0] add_ln280_reg_2777;
reg   [57:0] exp_Z1_reg_2782;
reg   [57:0] exp_Z1_reg_2782_pp0_iter62_reg;
reg   [57:0] exp_Z1_reg_2782_pp0_iter63_reg;
reg   [57:0] exp_Z1_reg_2782_pp0_iter64_reg;
reg   [57:0] exp_Z1_reg_2782_pp0_iter65_reg;
reg   [49:0] exp_Z1P_m_1_reg_2787;
reg   [49:0] exp_Z1_hi_reg_2792;
wire   [57:0] add_ln616_fu_1901_p2;
reg   [57:0] add_ln616_reg_2807;
wire   [99:0] grp_fu_566_p2;
reg   [99:0] mul_ln616_reg_2812;
wire   [106:0] add_ln616_1_fu_1916_p2;
reg   [106:0] add_ln616_1_reg_2817;
reg   [0:0] tmp_24_reg_2823;
wire   [0:0] icmp_ln628_fu_2006_p2;
reg   [0:0] icmp_ln628_reg_2829;
wire   [0:0] icmp_ln645_fu_2012_p2;
reg   [0:0] icmp_ln645_reg_2835;
wire   [63:0] select_ln378_4_fu_2072_p3;
reg   [63:0] select_ln378_4_reg_2840;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln46_fu_1363_p1;
wire   [63:0] zext_ln46_1_fu_1367_p1;
wire   [63:0] zext_ln46_2_fu_1371_p1;
wire   [63:0] zext_ln46_3_fu_1375_p1;
wire   [63:0] zext_ln46_4_fu_1379_p1;
wire   [63:0] zext_ln46_5_fu_1383_p1;
wire   [63:0] zext_ln46_6_fu_1387_p1;
wire   [63:0] zext_ln249_fu_1719_p1;
wire   [63:0] zext_ln254_fu_1733_p1;
wire   [63:0] zext_ln273_fu_1776_p1;
wire   [63:0] zext_ln611_fu_1838_p1;
wire   [39:0] grp_fu_558_p0;
wire   [39:0] grp_fu_558_p1;
wire   [48:0] grp_fu_562_p0;
wire   [43:0] grp_fu_562_p1;
wire   [49:0] grp_fu_566_p0;
wire   [49:0] grp_fu_566_p1;
wire   [5:0] grp_fu_570_p1;
wire   [79:0] grp_fu_574_p1;
wire   [42:0] grp_fu_584_p0;
wire   [35:0] grp_fu_584_p1;
wire   [72:0] grp_fu_588_p0;
wire   [5:0] grp_fu_588_p1;
wire   [76:0] grp_fu_592_p0;
wire   [5:0] grp_fu_592_p1;
wire   [81:0] grp_fu_596_p0;
wire   [5:0] grp_fu_596_p1;
wire   [82:0] grp_fu_600_p0;
wire   [5:0] grp_fu_600_p1;
wire   [86:0] grp_fu_604_p0;
wire   [5:0] grp_fu_604_p1;
wire   [91:0] grp_fu_608_p0;
wire   [5:0] grp_fu_608_p1;
wire   [63:0] data_fu_612_p1;
wire   [10:0] bs_exp_fu_616_p4;
wire   [11:0] zext_ln486_fu_630_p1;
wire   [11:0] b_exp_fu_634_p2;
wire   [0:0] icmp_ln340_fu_640_p2;
wire   [0:0] tmp_2_fu_658_p3;
wire   [0:0] xor_ln341_fu_666_p2;
wire   [11:0] b_exp_1_fu_702_p2;
wire   [5:0] index0_fu_692_p4;
wire   [0:0] icmp_ln378_2_fu_739_p2;
wire   [0:0] xor_ln340_fu_727_p2;
wire   [0:0] and_ln378_fu_745_p2;
wire   [0:0] icmp_ln378_1_fu_733_p2;
wire   [52:0] b_frac_1_fu_766_p3;
wire   [53:0] zext_ln485_fu_773_p1;
wire   [53:0] b_frac_fu_757_p4;
wire   [70:0] z1_fu_810_p3;
wire   [70:0] grp_fu_824_p0;
wire   [3:0] grp_fu_824_p1;
wire   [74:0] zext_ln42_cast_fu_830_p4;
wire   [75:0] tmp_3_fu_839_p4;
wire   [75:0] zext_ln42_fu_848_p1;
wire   [74:0] shl_ln_fu_859_p3;
wire   [75:0] zext_ln44_fu_866_p1;
wire   [75:0] add_ln44_fu_870_p2;
wire   [75:0] zext_ln44_3_fu_875_p1;
wire   [75:0] sub_ln44_fu_878_p2;
wire   [75:0] zext_ln44_4_fu_922_p1;
wire   [80:0] shl_ln44_1_fu_933_p3;
wire   [80:0] eZ_fu_925_p3;
wire   [81:0] zext_ln44_5_fu_940_p1;
wire   [81:0] zext_ln44_6_fu_944_p1;
wire   [79:0] shl_ln44_2_fu_954_p3;
wire   [81:0] add_ln44_1_fu_948_p2;
wire   [81:0] zext_ln44_9_fu_961_p1;
wire   [100:0] shl_ln44_4_fu_1001_p3;
wire   [95:0] eZ_1_fu_992_p4;
wire   [101:0] zext_ln44_10_fu_1008_p1;
wire   [101:0] zext_ln44_11_fu_1012_p1;
wire   [82:0] z3_fu_985_p3;
wire   [94:0] shl_ln44_5_fu_1031_p3;
wire   [101:0] zext_ln44_14_fu_1038_p1;
wire   [101:0] sub_ln44_2_fu_1042_p2;
wire   [101:0] zext_ln44_15_fu_1077_p1;
wire   [119:0] shl_ln44_6_fu_1088_p3;
wire   [109:0] eZ_2_fu_1080_p3;
wire   [120:0] zext_ln44_16_fu_1095_p1;
wire   [120:0] zext_ln44_17_fu_1099_p1;
wire   [108:0] shl_ln44_7_fu_1117_p3;
wire   [120:0] zext_ln44_20_fu_1124_p1;
wire   [120:0] sub_ln44_3_fu_1128_p2;
wire   [124:0] shl_ln44_8_fu_1170_p3;
wire   [109:0] eZ_3_fu_1163_p3;
wire   [125:0] zext_ln44_21_fu_1177_p1;
wire   [125:0] zext_ln44_22_fu_1181_p1;
wire   [108:0] shl_ln44_9_fu_1199_p3;
wire   [125:0] zext_ln44_25_fu_1206_p1;
wire   [125:0] sub_ln44_4_fu_1210_p2;
wire   [129:0] shl_ln44_s_fu_1252_p3;
wire   [109:0] eZ_4_fu_1245_p3;
wire   [130:0] zext_ln44_26_fu_1259_p1;
wire   [130:0] zext_ln44_27_fu_1263_p1;
wire   [108:0] shl_ln44_3_fu_1281_p3;
wire   [130:0] zext_ln44_30_fu_1288_p1;
wire   [130:0] sub_ln44_5_fu_1292_p2;
wire   [134:0] shl_ln44_10_fu_1334_p3;
wire   [109:0] eZ_5_fu_1327_p3;
wire   [135:0] zext_ln44_31_fu_1341_p1;
wire   [135:0] zext_ln44_32_fu_1345_p1;
wire   [108:0] shl_ln44_11_fu_1391_p3;
wire   [135:0] zext_ln44_35_fu_1398_p1;
wire   [135:0] sub_ln44_6_fu_1402_p2;
wire   [108:0] zext_ln194_fu_1431_p1;
wire   [102:0] zext_ln194_1_fu_1434_p1;
wire   [102:0] zext_ln194_2_fu_1437_p1;
wire   [92:0] zext_ln194_3_fu_1440_p1;
wire   [92:0] zext_ln194_4_fu_1443_p1;
wire   [82:0] zext_ln194_5_fu_1446_p1;
wire   [82:0] zext_ln194_6_fu_1449_p1;
wire   [108:0] zext_ln209_fu_1480_p1;
wire   [92:0] zext_ln209_1_fu_1488_p1;
wire   [108:0] zext_ln209_2_fu_1496_p1;
wire   [79:0] grp_fu_558_p2;
wire   [116:0] shl_ln1_fu_1514_p3;
wire   [117:0] zext_ln522_1_fu_1521_p1;
wire   [117:0] zext_ln522_2_fu_1525_p1;
wire   [117:0] sub_ln522_fu_1528_p2;
wire   [119:0] shl_ln2_fu_1544_p3;
wire  signed [119:0] sext_ln525_fu_1551_p1;
wire  signed [119:0] sext_ln525_1_fu_1560_p1;
wire   [119:0] add_ln525_1_fu_1563_p2;
wire  signed [18:0] shl_ln4_fu_1599_p3;
wire  signed [30:0] grp_fu_2121_p3;
wire   [17:0] trunc_ln563_fu_1626_p1;
wire   [12:0] tmp_9_cast_fu_1610_p4;
wire   [0:0] icmp_ln563_fu_1629_p2;
wire   [12:0] add_ln563_1_fu_1635_p2;
wire   [0:0] tmp_20_fu_1619_p3;
wire   [12:0] select_ln563_fu_1641_p3;
wire   [70:0] grp_fu_579_p2;
wire   [58:0] m_diff_fu_1671_p2;
wire   [35:0] zext_ln250_fu_1737_p1;
wire   [35:0] zext_ln250_1_fu_1740_p1;
wire   [78:0] grp_fu_584_p2;
wire   [35:0] zext_ln265_1_fu_1783_p1;
wire   [35:0] add_ln265_fu_1786_p2;
wire   [43:0] zext_ln265_fu_1791_p1;
wire   [43:0] zext_ln255_fu_1780_p1;
wire   [48:0] exp_Z2_m_1_fu_1811_p4;
wire   [92:0] grp_fu_562_p2;
wire   [43:0] zext_ln280_2_fu_1842_p1;
wire   [50:0] and_ln_fu_1850_p5;
wire   [51:0] zext_ln280_1_fu_1864_p1;
wire   [51:0] zext_ln280_fu_1860_p1;
wire   [51:0] exp_Z1P_m_1_l_fu_1867_p2;
wire   [106:0] shl_ln5_fu_1906_p3;
wire   [106:0] zext_ln616_2_fu_1913_p1;
wire   [0:0] xor_ln18_fu_1930_p2;
wire   [0:0] x_is_NaN_fu_1935_p2;
wire   [0:0] or_ln378_fu_1940_p2;
wire   [63:0] select_ln378_fu_1945_p3;
wire   [0:0] or_ln378_1_fu_1952_p2;
wire   [63:0] select_ln378_1_fu_1957_p3;
wire   [0:0] or_ln378_2_fu_1965_p2;
wire   [63:0] select_ln378_2_fu_1969_p3;
wire   [12:0] r_exp_1_fu_1985_p2;
wire   [12:0] r_exp_2_fu_1990_p3;
wire   [2:0] tmp_25_fu_1996_p4;
wire   [51:0] tmp_fu_2018_p4;
wire   [51:0] tmp_1_fu_2027_p4;
wire   [10:0] trunc_ln657_fu_2043_p1;
wire   [10:0] out_exp_fu_2047_p2;
wire   [51:0] out_sig_fu_2036_p3;
wire   [63:0] t_fu_2053_p4;
wire   [0:0] or_ln378_3_fu_2067_p2;
wire   [63:0] select_ln378_3_fu_1977_p3;
wire   [63:0] bitcast_ln497_fu_2063_p1;
wire   [0:0] and_ln628_fu_2087_p2;
wire   [63:0] select_ln629_fu_2080_p3;
wire   [0:0] xor_ln628_fu_2098_p2;
wire   [0:0] and_ln645_fu_2103_p2;
wire   [0:0] and_ln645_1_fu_2108_p2;
wire   [63:0] select_ln628_fu_2091_p3;
wire   [14:0] grp_fu_2121_p1;
reg    grp_fu_558_ce;
reg    grp_fu_562_ce;
reg    grp_fu_566_ce;
reg    grp_fu_570_ce;
reg    grp_fu_574_ce;
reg    grp_fu_579_ce;
reg    grp_fu_584_ce;
reg    grp_fu_588_ce;
reg    grp_fu_592_ce;
reg    grp_fu_596_ce;
reg    grp_fu_600_ce;
reg    grp_fu_604_ce;
reg    grp_fu_608_ce;
reg    grp_fu_824_ce;
reg    grp_fu_2121_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to68;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [92:0] grp_fu_562_p00;
wire   [92:0] grp_fu_562_p10;
wire   [99:0] grp_fu_566_p00;
wire   [99:0] grp_fu_566_p10;
wire   [53:0] grp_fu_570_p10;
wire   [78:0] grp_fu_584_p00;
wire   [78:0] grp_fu_584_p10;
wire   [78:0] grp_fu_588_p00;
wire   [78:0] grp_fu_588_p10;
wire   [82:0] grp_fu_592_p00;
wire   [82:0] grp_fu_592_p10;
wire   [87:0] grp_fu_596_p00;
wire   [87:0] grp_fu_596_p10;
wire   [88:0] grp_fu_600_p00;
wire   [88:0] grp_fu_600_p10;
wire   [92:0] grp_fu_604_p00;
wire   [92:0] grp_fu_604_p10;
wire   [97:0] grp_fu_608_p00;
wire   [97:0] grp_fu_608_p10;
wire   [74:0] grp_fu_824_p00;
wire   [74:0] grp_fu_824_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
end

ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0)
);

ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud #(
    .DataWidth( 109 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log0_lut_table_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log0_lut_table_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log0_lut_table_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log0_lut_table_array_q0)
);

ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe #(
    .DataWidth( 105 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0)
);

ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg #(
    .DataWidth( 102 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0)
);

ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi #(
    .DataWidth( 97 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0)
);

ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j #(
    .DataWidth( 92 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_q0)
);

ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi #(
    .DataWidth( 87 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_q0)
);

ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs #(
    .DataWidth( 82 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_q0)
);

ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC #(
    .DataWidth( 77 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_q0)
);

ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0),
    .q0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0)
);

ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0),
    .address1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1),
    .ce1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1),
    .q1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1)
);

ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0)
);

ImageTransform_mul_40ns_40ns_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .dout_WIDTH( 80 ))
mul_40ns_40ns_80_3_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_558_p0),
    .din1(grp_fu_558_p1),
    .ce(grp_fu_558_ce),
    .dout(grp_fu_558_p2)
);

ImageTransform_mul_49ns_44ns_93_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
mul_49ns_44ns_93_5_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_562_p0),
    .din1(grp_fu_562_p1),
    .ce(grp_fu_562_ce),
    .dout(grp_fu_562_p2)
);

ImageTransform_mul_50ns_50ns_100_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 100 ))
mul_50ns_50ns_100_5_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_566_p0),
    .din1(grp_fu_566_p1),
    .ce(grp_fu_566_ce),
    .dout(grp_fu_566_p2)
);

ImageTransform_mul_54s_6ns_54_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 54 ))
mul_54s_6ns_54_5_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_frac_2_reg_2192),
    .din1(grp_fu_570_p1),
    .ce(grp_fu_570_ce),
    .dout(grp_fu_570_p2)
);

ImageTransform_mul_12s_80ns_90_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 90 ))
mul_12s_80ns_90_3_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_exp_2_reg_2166_pp0_iter34_reg),
    .din1(grp_fu_574_p1),
    .ce(grp_fu_574_ce),
    .dout(grp_fu_574_p2)
);

ImageTransform_mul_13s_71s_71_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 71 ),
    .dout_WIDTH( 71 ))
mul_13s_71s_71_3_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_exp_reg_2649),
    .din1(71'd1636647506585939924452),
    .ce(grp_fu_579_ce),
    .dout(grp_fu_579_p2)
);

ImageTransform_mul_43ns_36ns_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 79 ))
mul_43ns_36ns_79_3_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_584_p0),
    .din1(grp_fu_584_p1),
    .ce(grp_fu_584_ce),
    .dout(grp_fu_584_p2)
);

ImageTransform_mul_73ns_6ns_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 73 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 79 ))
mul_73ns_6ns_79_3_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_588_p0),
    .din1(grp_fu_588_p1),
    .ce(grp_fu_588_ce),
    .dout(grp_fu_588_p2)
);

ImageTransform_mul_77ns_6ns_83_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 77 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 83 ))
mul_77ns_6ns_83_3_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_592_p0),
    .din1(grp_fu_592_p1),
    .ce(grp_fu_592_ce),
    .dout(grp_fu_592_p2)
);

ImageTransform_mul_82ns_6ns_88_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 82 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 88 ))
mul_82ns_6ns_88_3_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_596_p0),
    .din1(grp_fu_596_p1),
    .ce(grp_fu_596_ce),
    .dout(grp_fu_596_p2)
);

ImageTransform_mul_83ns_6ns_89_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 83 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 89 ))
mul_83ns_6ns_89_3_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_600_p0),
    .din1(grp_fu_600_p1),
    .ce(grp_fu_600_ce),
    .dout(grp_fu_600_p2)
);

ImageTransform_mul_87ns_6ns_93_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 87 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 93 ))
mul_87ns_6ns_93_3_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_604_p0),
    .din1(grp_fu_604_p1),
    .ce(grp_fu_604_ce),
    .dout(grp_fu_604_p2)
);

ImageTransform_mul_92ns_6ns_98_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 92 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 98 ))
mul_92ns_6ns_98_3_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_608_p0),
    .din1(grp_fu_608_p1),
    .ce(grp_fu_608_ce),
    .dout(grp_fu_608_p2)
);

ImageTransform_mul_71ns_4ns_75_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 71 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 75 ))
mul_71ns_4ns_75_3_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_824_p0),
    .din1(grp_fu_824_p1),
    .ce(grp_fu_824_ce),
    .dout(grp_fu_824_p2)
);

ImageTransform_mac_muladd_16s_15ns_19s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_15ns_19s_31_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_reg_2623),
    .din1(grp_fu_2121_p1),
    .din2(shl_ln4_fu_1599_p3),
    .ce(grp_fu_2121_ce),
    .dout(grp_fu_2121_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        Elog2_reg_2598 <= grp_fu_574_p2;
        Z2_reg_2671 <= {{m_diff_fu_1671_p2[50:43]}};
        Z2_reg_2671_pp0_iter48_reg <= Z2_reg_2671;
        Z2_reg_2671_pp0_iter49_reg <= Z2_reg_2671_pp0_iter48_reg;
        Z2_reg_2671_pp0_iter50_reg <= Z2_reg_2671_pp0_iter49_reg;
        Z2_reg_2671_pp0_iter51_reg <= Z2_reg_2671_pp0_iter50_reg;
        Z2_reg_2671_pp0_iter52_reg <= Z2_reg_2671_pp0_iter51_reg;
        Z2_reg_2671_pp0_iter53_reg <= Z2_reg_2671_pp0_iter52_reg;
        Z2_reg_2671_pp0_iter54_reg <= Z2_reg_2671_pp0_iter53_reg;
        Z2_reg_2671_pp0_iter55_reg <= Z2_reg_2671_pp0_iter54_reg;
        Z2_reg_2671_pp0_iter56_reg <= Z2_reg_2671_pp0_iter55_reg;
        Z2_reg_2671_pp0_iter57_reg <= Z2_reg_2671_pp0_iter56_reg;
        Z2_reg_2671_pp0_iter58_reg <= Z2_reg_2671_pp0_iter57_reg;
        Z2_reg_2671_pp0_iter59_reg <= Z2_reg_2671_pp0_iter58_reg;
        Z2_reg_2671_pp0_iter60_reg <= Z2_reg_2671_pp0_iter59_reg;
        Z3_reg_2678 <= {{m_diff_fu_1671_p2[42:35]}};
        Z3_reg_2678_pp0_iter48_reg <= Z3_reg_2678;
        Z3_reg_2678_pp0_iter49_reg <= Z3_reg_2678_pp0_iter48_reg;
        Z3_reg_2678_pp0_iter50_reg <= Z3_reg_2678_pp0_iter49_reg;
        Z4_ind_reg_2689 <= {{m_diff_fu_1671_p2[34:27]}};
        Z4_reg_2684 <= Z4_fu_1705_p1;
        Z4_reg_2684_pp0_iter48_reg <= Z4_reg_2684;
        Z4_reg_2684_pp0_iter49_reg <= Z4_reg_2684_pp0_iter48_reg;
        a_1_reg_2256 <= {{sub_ln44_fu_878_p2[75:70]}};
        a_1_reg_2256_pp0_iter11_reg <= a_1_reg_2256;
        a_1_reg_2256_pp0_iter12_reg <= a_1_reg_2256_pp0_iter11_reg;
        a_1_reg_2256_pp0_iter13_reg <= a_1_reg_2256_pp0_iter12_reg;
        a_1_reg_2256_pp0_iter14_reg <= a_1_reg_2256_pp0_iter13_reg;
        a_1_reg_2256_pp0_iter15_reg <= a_1_reg_2256_pp0_iter14_reg;
        a_1_reg_2256_pp0_iter16_reg <= a_1_reg_2256_pp0_iter15_reg;
        a_1_reg_2256_pp0_iter17_reg <= a_1_reg_2256_pp0_iter16_reg;
        a_1_reg_2256_pp0_iter18_reg <= a_1_reg_2256_pp0_iter17_reg;
        a_1_reg_2256_pp0_iter19_reg <= a_1_reg_2256_pp0_iter18_reg;
        a_1_reg_2256_pp0_iter20_reg <= a_1_reg_2256_pp0_iter19_reg;
        a_1_reg_2256_pp0_iter21_reg <= a_1_reg_2256_pp0_iter20_reg;
        a_1_reg_2256_pp0_iter22_reg <= a_1_reg_2256_pp0_iter21_reg;
        a_1_reg_2256_pp0_iter23_reg <= a_1_reg_2256_pp0_iter22_reg;
        a_1_reg_2256_pp0_iter24_reg <= a_1_reg_2256_pp0_iter23_reg;
        a_1_reg_2256_pp0_iter25_reg <= a_1_reg_2256_pp0_iter24_reg;
        a_1_reg_2256_pp0_iter26_reg <= a_1_reg_2256_pp0_iter25_reg;
        a_1_reg_2256_pp0_iter27_reg <= a_1_reg_2256_pp0_iter26_reg;
        a_1_reg_2256_pp0_iter28_reg <= a_1_reg_2256_pp0_iter27_reg;
        a_1_reg_2256_pp0_iter29_reg <= a_1_reg_2256_pp0_iter28_reg;
        a_1_reg_2256_pp0_iter30_reg <= a_1_reg_2256_pp0_iter29_reg;
        a_1_reg_2256_pp0_iter31_reg <= a_1_reg_2256_pp0_iter30_reg;
        a_1_reg_2256_pp0_iter32_reg <= a_1_reg_2256_pp0_iter31_reg;
        a_2_reg_2288 <= {{sub_ln44_1_fu_965_p2[81:76]}};
        a_2_reg_2288_pp0_iter15_reg <= a_2_reg_2288;
        a_2_reg_2288_pp0_iter16_reg <= a_2_reg_2288_pp0_iter15_reg;
        a_2_reg_2288_pp0_iter17_reg <= a_2_reg_2288_pp0_iter16_reg;
        a_2_reg_2288_pp0_iter18_reg <= a_2_reg_2288_pp0_iter17_reg;
        a_2_reg_2288_pp0_iter19_reg <= a_2_reg_2288_pp0_iter18_reg;
        a_2_reg_2288_pp0_iter20_reg <= a_2_reg_2288_pp0_iter19_reg;
        a_2_reg_2288_pp0_iter21_reg <= a_2_reg_2288_pp0_iter20_reg;
        a_2_reg_2288_pp0_iter22_reg <= a_2_reg_2288_pp0_iter21_reg;
        a_2_reg_2288_pp0_iter23_reg <= a_2_reg_2288_pp0_iter22_reg;
        a_2_reg_2288_pp0_iter24_reg <= a_2_reg_2288_pp0_iter23_reg;
        a_2_reg_2288_pp0_iter25_reg <= a_2_reg_2288_pp0_iter24_reg;
        a_2_reg_2288_pp0_iter26_reg <= a_2_reg_2288_pp0_iter25_reg;
        a_2_reg_2288_pp0_iter27_reg <= a_2_reg_2288_pp0_iter26_reg;
        a_2_reg_2288_pp0_iter28_reg <= a_2_reg_2288_pp0_iter27_reg;
        a_2_reg_2288_pp0_iter29_reg <= a_2_reg_2288_pp0_iter28_reg;
        a_2_reg_2288_pp0_iter30_reg <= a_2_reg_2288_pp0_iter29_reg;
        a_2_reg_2288_pp0_iter31_reg <= a_2_reg_2288_pp0_iter30_reg;
        a_2_reg_2288_pp0_iter32_reg <= a_2_reg_2288_pp0_iter31_reg;
        a_reg_2214 <= {{grp_fu_570_p2[53:50]}};
        a_reg_2214_pp0_iter10_reg <= a_reg_2214_pp0_iter9_reg;
        a_reg_2214_pp0_iter11_reg <= a_reg_2214_pp0_iter10_reg;
        a_reg_2214_pp0_iter12_reg <= a_reg_2214_pp0_iter11_reg;
        a_reg_2214_pp0_iter13_reg <= a_reg_2214_pp0_iter12_reg;
        a_reg_2214_pp0_iter14_reg <= a_reg_2214_pp0_iter13_reg;
        a_reg_2214_pp0_iter15_reg <= a_reg_2214_pp0_iter14_reg;
        a_reg_2214_pp0_iter16_reg <= a_reg_2214_pp0_iter15_reg;
        a_reg_2214_pp0_iter17_reg <= a_reg_2214_pp0_iter16_reg;
        a_reg_2214_pp0_iter18_reg <= a_reg_2214_pp0_iter17_reg;
        a_reg_2214_pp0_iter19_reg <= a_reg_2214_pp0_iter18_reg;
        a_reg_2214_pp0_iter20_reg <= a_reg_2214_pp0_iter19_reg;
        a_reg_2214_pp0_iter21_reg <= a_reg_2214_pp0_iter20_reg;
        a_reg_2214_pp0_iter22_reg <= a_reg_2214_pp0_iter21_reg;
        a_reg_2214_pp0_iter23_reg <= a_reg_2214_pp0_iter22_reg;
        a_reg_2214_pp0_iter24_reg <= a_reg_2214_pp0_iter23_reg;
        a_reg_2214_pp0_iter25_reg <= a_reg_2214_pp0_iter24_reg;
        a_reg_2214_pp0_iter26_reg <= a_reg_2214_pp0_iter25_reg;
        a_reg_2214_pp0_iter27_reg <= a_reg_2214_pp0_iter26_reg;
        a_reg_2214_pp0_iter28_reg <= a_reg_2214_pp0_iter27_reg;
        a_reg_2214_pp0_iter29_reg <= a_reg_2214_pp0_iter28_reg;
        a_reg_2214_pp0_iter30_reg <= a_reg_2214_pp0_iter29_reg;
        a_reg_2214_pp0_iter31_reg <= a_reg_2214_pp0_iter30_reg;
        a_reg_2214_pp0_iter32_reg <= a_reg_2214_pp0_iter31_reg;
        a_reg_2214_pp0_iter7_reg <= a_reg_2214;
        a_reg_2214_pp0_iter8_reg <= a_reg_2214_pp0_iter7_reg;
        a_reg_2214_pp0_iter9_reg <= a_reg_2214_pp0_iter8_reg;
        add_ln209_1_reg_2567 <= add_ln209_1_fu_1457_p2;
        add_ln209_2_reg_2588 <= add_ln209_2_fu_1483_p2;
        add_ln209_3_reg_2572 <= add_ln209_3_fu_1463_p2;
        add_ln209_4_reg_2577 <= add_ln209_4_fu_1469_p2;
        add_ln209_5_reg_2593 <= add_ln209_5_fu_1491_p2;
        add_ln209_reg_2562 <= add_ln209_fu_1452_p2;
        add_ln280_reg_2777 <= add_ln280_fu_1845_p2;
        add_ln44_2_reg_2299[101 : 1] <= add_ln44_2_fu_1016_p2[101 : 1];
        add_ln44_2_reg_2299_pp0_iter16_reg[101 : 1] <= add_ln44_2_reg_2299[101 : 1];
        add_ln44_2_reg_2299_pp0_iter17_reg[101 : 1] <= add_ln44_2_reg_2299_pp0_iter16_reg[101 : 1];
        add_ln44_3_reg_2336 <= add_ln44_3_fu_1103_p2;
        add_ln44_3_reg_2336_pp0_iter20_reg <= add_ln44_3_reg_2336;
        add_ln44_3_reg_2336_pp0_iter21_reg <= add_ln44_3_reg_2336_pp0_iter20_reg;
        add_ln44_4_reg_2373 <= add_ln44_4_fu_1185_p2;
        add_ln44_4_reg_2373_pp0_iter24_reg <= add_ln44_4_reg_2373;
        add_ln44_4_reg_2373_pp0_iter25_reg <= add_ln44_4_reg_2373_pp0_iter24_reg;
        add_ln44_5_reg_2410 <= add_ln44_5_fu_1267_p2;
        add_ln44_5_reg_2410_pp0_iter28_reg <= add_ln44_5_reg_2410;
        add_ln44_5_reg_2410_pp0_iter29_reg <= add_ln44_5_reg_2410_pp0_iter28_reg;
        add_ln44_6_reg_2447 <= add_ln44_6_fu_1349_p2;
        add_ln44_6_reg_2447_pp0_iter32_reg <= add_ln44_6_reg_2447;
        add_ln44_6_reg_2447_pp0_iter33_reg <= add_ln44_6_reg_2447_pp0_iter32_reg;
        add_ln525_reg_2618 <= add_ln525_fu_1554_p2;
        add_ln616_1_reg_2817 <= add_ln616_1_fu_1916_p2;
        add_ln616_reg_2807 <= add_ln616_fu_1901_p2;
        and_ln378_1_reg_2186_pp0_iter10_reg <= and_ln378_1_reg_2186_pp0_iter9_reg;
        and_ln378_1_reg_2186_pp0_iter11_reg <= and_ln378_1_reg_2186_pp0_iter10_reg;
        and_ln378_1_reg_2186_pp0_iter12_reg <= and_ln378_1_reg_2186_pp0_iter11_reg;
        and_ln378_1_reg_2186_pp0_iter13_reg <= and_ln378_1_reg_2186_pp0_iter12_reg;
        and_ln378_1_reg_2186_pp0_iter14_reg <= and_ln378_1_reg_2186_pp0_iter13_reg;
        and_ln378_1_reg_2186_pp0_iter15_reg <= and_ln378_1_reg_2186_pp0_iter14_reg;
        and_ln378_1_reg_2186_pp0_iter16_reg <= and_ln378_1_reg_2186_pp0_iter15_reg;
        and_ln378_1_reg_2186_pp0_iter17_reg <= and_ln378_1_reg_2186_pp0_iter16_reg;
        and_ln378_1_reg_2186_pp0_iter18_reg <= and_ln378_1_reg_2186_pp0_iter17_reg;
        and_ln378_1_reg_2186_pp0_iter19_reg <= and_ln378_1_reg_2186_pp0_iter18_reg;
        and_ln378_1_reg_2186_pp0_iter20_reg <= and_ln378_1_reg_2186_pp0_iter19_reg;
        and_ln378_1_reg_2186_pp0_iter21_reg <= and_ln378_1_reg_2186_pp0_iter20_reg;
        and_ln378_1_reg_2186_pp0_iter22_reg <= and_ln378_1_reg_2186_pp0_iter21_reg;
        and_ln378_1_reg_2186_pp0_iter23_reg <= and_ln378_1_reg_2186_pp0_iter22_reg;
        and_ln378_1_reg_2186_pp0_iter24_reg <= and_ln378_1_reg_2186_pp0_iter23_reg;
        and_ln378_1_reg_2186_pp0_iter25_reg <= and_ln378_1_reg_2186_pp0_iter24_reg;
        and_ln378_1_reg_2186_pp0_iter26_reg <= and_ln378_1_reg_2186_pp0_iter25_reg;
        and_ln378_1_reg_2186_pp0_iter27_reg <= and_ln378_1_reg_2186_pp0_iter26_reg;
        and_ln378_1_reg_2186_pp0_iter28_reg <= and_ln378_1_reg_2186_pp0_iter27_reg;
        and_ln378_1_reg_2186_pp0_iter29_reg <= and_ln378_1_reg_2186_pp0_iter28_reg;
        and_ln378_1_reg_2186_pp0_iter2_reg <= and_ln378_1_reg_2186_pp0_iter1_reg;
        and_ln378_1_reg_2186_pp0_iter30_reg <= and_ln378_1_reg_2186_pp0_iter29_reg;
        and_ln378_1_reg_2186_pp0_iter31_reg <= and_ln378_1_reg_2186_pp0_iter30_reg;
        and_ln378_1_reg_2186_pp0_iter32_reg <= and_ln378_1_reg_2186_pp0_iter31_reg;
        and_ln378_1_reg_2186_pp0_iter33_reg <= and_ln378_1_reg_2186_pp0_iter32_reg;
        and_ln378_1_reg_2186_pp0_iter34_reg <= and_ln378_1_reg_2186_pp0_iter33_reg;
        and_ln378_1_reg_2186_pp0_iter35_reg <= and_ln378_1_reg_2186_pp0_iter34_reg;
        and_ln378_1_reg_2186_pp0_iter36_reg <= and_ln378_1_reg_2186_pp0_iter35_reg;
        and_ln378_1_reg_2186_pp0_iter37_reg <= and_ln378_1_reg_2186_pp0_iter36_reg;
        and_ln378_1_reg_2186_pp0_iter38_reg <= and_ln378_1_reg_2186_pp0_iter37_reg;
        and_ln378_1_reg_2186_pp0_iter39_reg <= and_ln378_1_reg_2186_pp0_iter38_reg;
        and_ln378_1_reg_2186_pp0_iter3_reg <= and_ln378_1_reg_2186_pp0_iter2_reg;
        and_ln378_1_reg_2186_pp0_iter40_reg <= and_ln378_1_reg_2186_pp0_iter39_reg;
        and_ln378_1_reg_2186_pp0_iter41_reg <= and_ln378_1_reg_2186_pp0_iter40_reg;
        and_ln378_1_reg_2186_pp0_iter42_reg <= and_ln378_1_reg_2186_pp0_iter41_reg;
        and_ln378_1_reg_2186_pp0_iter43_reg <= and_ln378_1_reg_2186_pp0_iter42_reg;
        and_ln378_1_reg_2186_pp0_iter44_reg <= and_ln378_1_reg_2186_pp0_iter43_reg;
        and_ln378_1_reg_2186_pp0_iter45_reg <= and_ln378_1_reg_2186_pp0_iter44_reg;
        and_ln378_1_reg_2186_pp0_iter46_reg <= and_ln378_1_reg_2186_pp0_iter45_reg;
        and_ln378_1_reg_2186_pp0_iter47_reg <= and_ln378_1_reg_2186_pp0_iter46_reg;
        and_ln378_1_reg_2186_pp0_iter48_reg <= and_ln378_1_reg_2186_pp0_iter47_reg;
        and_ln378_1_reg_2186_pp0_iter49_reg <= and_ln378_1_reg_2186_pp0_iter48_reg;
        and_ln378_1_reg_2186_pp0_iter4_reg <= and_ln378_1_reg_2186_pp0_iter3_reg;
        and_ln378_1_reg_2186_pp0_iter50_reg <= and_ln378_1_reg_2186_pp0_iter49_reg;
        and_ln378_1_reg_2186_pp0_iter51_reg <= and_ln378_1_reg_2186_pp0_iter50_reg;
        and_ln378_1_reg_2186_pp0_iter52_reg <= and_ln378_1_reg_2186_pp0_iter51_reg;
        and_ln378_1_reg_2186_pp0_iter53_reg <= and_ln378_1_reg_2186_pp0_iter52_reg;
        and_ln378_1_reg_2186_pp0_iter54_reg <= and_ln378_1_reg_2186_pp0_iter53_reg;
        and_ln378_1_reg_2186_pp0_iter55_reg <= and_ln378_1_reg_2186_pp0_iter54_reg;
        and_ln378_1_reg_2186_pp0_iter56_reg <= and_ln378_1_reg_2186_pp0_iter55_reg;
        and_ln378_1_reg_2186_pp0_iter57_reg <= and_ln378_1_reg_2186_pp0_iter56_reg;
        and_ln378_1_reg_2186_pp0_iter58_reg <= and_ln378_1_reg_2186_pp0_iter57_reg;
        and_ln378_1_reg_2186_pp0_iter59_reg <= and_ln378_1_reg_2186_pp0_iter58_reg;
        and_ln378_1_reg_2186_pp0_iter5_reg <= and_ln378_1_reg_2186_pp0_iter4_reg;
        and_ln378_1_reg_2186_pp0_iter60_reg <= and_ln378_1_reg_2186_pp0_iter59_reg;
        and_ln378_1_reg_2186_pp0_iter61_reg <= and_ln378_1_reg_2186_pp0_iter60_reg;
        and_ln378_1_reg_2186_pp0_iter62_reg <= and_ln378_1_reg_2186_pp0_iter61_reg;
        and_ln378_1_reg_2186_pp0_iter63_reg <= and_ln378_1_reg_2186_pp0_iter62_reg;
        and_ln378_1_reg_2186_pp0_iter64_reg <= and_ln378_1_reg_2186_pp0_iter63_reg;
        and_ln378_1_reg_2186_pp0_iter65_reg <= and_ln378_1_reg_2186_pp0_iter64_reg;
        and_ln378_1_reg_2186_pp0_iter66_reg <= and_ln378_1_reg_2186_pp0_iter65_reg;
        and_ln378_1_reg_2186_pp0_iter67_reg <= and_ln378_1_reg_2186_pp0_iter66_reg;
        and_ln378_1_reg_2186_pp0_iter68_reg <= and_ln378_1_reg_2186_pp0_iter67_reg;
        and_ln378_1_reg_2186_pp0_iter6_reg <= and_ln378_1_reg_2186_pp0_iter5_reg;
        and_ln378_1_reg_2186_pp0_iter7_reg <= and_ln378_1_reg_2186_pp0_iter6_reg;
        and_ln378_1_reg_2186_pp0_iter8_reg <= and_ln378_1_reg_2186_pp0_iter7_reg;
        and_ln378_1_reg_2186_pp0_iter9_reg <= and_ln378_1_reg_2186_pp0_iter8_reg;
        b_exp_2_reg_2166_pp0_iter10_reg <= b_exp_2_reg_2166_pp0_iter9_reg;
        b_exp_2_reg_2166_pp0_iter11_reg <= b_exp_2_reg_2166_pp0_iter10_reg;
        b_exp_2_reg_2166_pp0_iter12_reg <= b_exp_2_reg_2166_pp0_iter11_reg;
        b_exp_2_reg_2166_pp0_iter13_reg <= b_exp_2_reg_2166_pp0_iter12_reg;
        b_exp_2_reg_2166_pp0_iter14_reg <= b_exp_2_reg_2166_pp0_iter13_reg;
        b_exp_2_reg_2166_pp0_iter15_reg <= b_exp_2_reg_2166_pp0_iter14_reg;
        b_exp_2_reg_2166_pp0_iter16_reg <= b_exp_2_reg_2166_pp0_iter15_reg;
        b_exp_2_reg_2166_pp0_iter17_reg <= b_exp_2_reg_2166_pp0_iter16_reg;
        b_exp_2_reg_2166_pp0_iter18_reg <= b_exp_2_reg_2166_pp0_iter17_reg;
        b_exp_2_reg_2166_pp0_iter19_reg <= b_exp_2_reg_2166_pp0_iter18_reg;
        b_exp_2_reg_2166_pp0_iter20_reg <= b_exp_2_reg_2166_pp0_iter19_reg;
        b_exp_2_reg_2166_pp0_iter21_reg <= b_exp_2_reg_2166_pp0_iter20_reg;
        b_exp_2_reg_2166_pp0_iter22_reg <= b_exp_2_reg_2166_pp0_iter21_reg;
        b_exp_2_reg_2166_pp0_iter23_reg <= b_exp_2_reg_2166_pp0_iter22_reg;
        b_exp_2_reg_2166_pp0_iter24_reg <= b_exp_2_reg_2166_pp0_iter23_reg;
        b_exp_2_reg_2166_pp0_iter25_reg <= b_exp_2_reg_2166_pp0_iter24_reg;
        b_exp_2_reg_2166_pp0_iter26_reg <= b_exp_2_reg_2166_pp0_iter25_reg;
        b_exp_2_reg_2166_pp0_iter27_reg <= b_exp_2_reg_2166_pp0_iter26_reg;
        b_exp_2_reg_2166_pp0_iter28_reg <= b_exp_2_reg_2166_pp0_iter27_reg;
        b_exp_2_reg_2166_pp0_iter29_reg <= b_exp_2_reg_2166_pp0_iter28_reg;
        b_exp_2_reg_2166_pp0_iter2_reg <= b_exp_2_reg_2166_pp0_iter1_reg;
        b_exp_2_reg_2166_pp0_iter30_reg <= b_exp_2_reg_2166_pp0_iter29_reg;
        b_exp_2_reg_2166_pp0_iter31_reg <= b_exp_2_reg_2166_pp0_iter30_reg;
        b_exp_2_reg_2166_pp0_iter32_reg <= b_exp_2_reg_2166_pp0_iter31_reg;
        b_exp_2_reg_2166_pp0_iter33_reg <= b_exp_2_reg_2166_pp0_iter32_reg;
        b_exp_2_reg_2166_pp0_iter34_reg <= b_exp_2_reg_2166_pp0_iter33_reg;
        b_exp_2_reg_2166_pp0_iter3_reg <= b_exp_2_reg_2166_pp0_iter2_reg;
        b_exp_2_reg_2166_pp0_iter4_reg <= b_exp_2_reg_2166_pp0_iter3_reg;
        b_exp_2_reg_2166_pp0_iter5_reg <= b_exp_2_reg_2166_pp0_iter4_reg;
        b_exp_2_reg_2166_pp0_iter6_reg <= b_exp_2_reg_2166_pp0_iter5_reg;
        b_exp_2_reg_2166_pp0_iter7_reg <= b_exp_2_reg_2166_pp0_iter6_reg;
        b_exp_2_reg_2166_pp0_iter8_reg <= b_exp_2_reg_2166_pp0_iter7_reg;
        b_exp_2_reg_2166_pp0_iter9_reg <= b_exp_2_reg_2166_pp0_iter8_reg;
        exp_Z1P_m_1_reg_2787 <= {{exp_Z1P_m_1_l_fu_1867_p2[51:2]}};
        exp_Z1_hi_reg_2792 <= {{pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0[57:8]}};
        exp_Z1_reg_2782 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
        exp_Z1_reg_2782_pp0_iter62_reg <= exp_Z1_reg_2782;
        exp_Z1_reg_2782_pp0_iter63_reg <= exp_Z1_reg_2782_pp0_iter62_reg;
        exp_Z1_reg_2782_pp0_iter64_reg <= exp_Z1_reg_2782_pp0_iter63_reg;
        exp_Z1_reg_2782_pp0_iter65_reg <= exp_Z1_reg_2782_pp0_iter64_reg;
        exp_Z2P_m_1_reg_2745 <= exp_Z2P_m_1_fu_1795_p2;
        exp_Z2P_m_1_reg_2745_pp0_iter55_reg <= exp_Z2P_m_1_reg_2745;
        exp_Z2P_m_1_reg_2745_pp0_iter56_reg <= exp_Z2P_m_1_reg_2745_pp0_iter55_reg;
        exp_Z2P_m_1_reg_2745_pp0_iter57_reg <= exp_Z2P_m_1_reg_2745_pp0_iter56_reg;
        exp_Z2P_m_1_reg_2745_pp0_iter58_reg <= exp_Z2P_m_1_reg_2745_pp0_iter57_reg;
        exp_Z2P_m_1_reg_2745_pp0_iter59_reg <= exp_Z2P_m_1_reg_2745_pp0_iter58_reg;
        exp_Z3_m_1_reg_2720[25 : 0] <= exp_Z3_m_1_fu_1749_p4[25 : 0];
exp_Z3_m_1_reg_2720[42 : 35] <= exp_Z3_m_1_fu_1749_p4[42 : 35];
        exp_Z3_m_1_reg_2720_pp0_iter52_reg[25 : 0] <= exp_Z3_m_1_reg_2720[25 : 0];
exp_Z3_m_1_reg_2720_pp0_iter52_reg[42 : 35] <= exp_Z3_m_1_reg_2720[42 : 35];
        exp_Z3_m_1_reg_2720_pp0_iter53_reg[25 : 0] <= exp_Z3_m_1_reg_2720_pp0_iter52_reg[25 : 0];
exp_Z3_m_1_reg_2720_pp0_iter53_reg[42 : 35] <= exp_Z3_m_1_reg_2720_pp0_iter52_reg[42 : 35];
        exp_Z4_m_1_reg_2709 <= exp_Z4_m_1_fu_1743_p2;
        exp_Z4_m_1_reg_2709_pp0_iter51_reg <= exp_Z4_m_1_reg_2709;
        exp_Z4_m_1_reg_2709_pp0_iter52_reg <= exp_Z4_m_1_reg_2709_pp0_iter51_reg;
        exp_Z4_m_1_reg_2709_pp0_iter53_reg <= exp_Z4_m_1_reg_2709_pp0_iter52_reg;
        f_Z4_reg_2699 <= {{pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1[25:16]}};
        icmp_ln18_reg_2155_pp0_iter10_reg <= icmp_ln18_reg_2155_pp0_iter9_reg;
        icmp_ln18_reg_2155_pp0_iter11_reg <= icmp_ln18_reg_2155_pp0_iter10_reg;
        icmp_ln18_reg_2155_pp0_iter12_reg <= icmp_ln18_reg_2155_pp0_iter11_reg;
        icmp_ln18_reg_2155_pp0_iter13_reg <= icmp_ln18_reg_2155_pp0_iter12_reg;
        icmp_ln18_reg_2155_pp0_iter14_reg <= icmp_ln18_reg_2155_pp0_iter13_reg;
        icmp_ln18_reg_2155_pp0_iter15_reg <= icmp_ln18_reg_2155_pp0_iter14_reg;
        icmp_ln18_reg_2155_pp0_iter16_reg <= icmp_ln18_reg_2155_pp0_iter15_reg;
        icmp_ln18_reg_2155_pp0_iter17_reg <= icmp_ln18_reg_2155_pp0_iter16_reg;
        icmp_ln18_reg_2155_pp0_iter18_reg <= icmp_ln18_reg_2155_pp0_iter17_reg;
        icmp_ln18_reg_2155_pp0_iter19_reg <= icmp_ln18_reg_2155_pp0_iter18_reg;
        icmp_ln18_reg_2155_pp0_iter20_reg <= icmp_ln18_reg_2155_pp0_iter19_reg;
        icmp_ln18_reg_2155_pp0_iter21_reg <= icmp_ln18_reg_2155_pp0_iter20_reg;
        icmp_ln18_reg_2155_pp0_iter22_reg <= icmp_ln18_reg_2155_pp0_iter21_reg;
        icmp_ln18_reg_2155_pp0_iter23_reg <= icmp_ln18_reg_2155_pp0_iter22_reg;
        icmp_ln18_reg_2155_pp0_iter24_reg <= icmp_ln18_reg_2155_pp0_iter23_reg;
        icmp_ln18_reg_2155_pp0_iter25_reg <= icmp_ln18_reg_2155_pp0_iter24_reg;
        icmp_ln18_reg_2155_pp0_iter26_reg <= icmp_ln18_reg_2155_pp0_iter25_reg;
        icmp_ln18_reg_2155_pp0_iter27_reg <= icmp_ln18_reg_2155_pp0_iter26_reg;
        icmp_ln18_reg_2155_pp0_iter28_reg <= icmp_ln18_reg_2155_pp0_iter27_reg;
        icmp_ln18_reg_2155_pp0_iter29_reg <= icmp_ln18_reg_2155_pp0_iter28_reg;
        icmp_ln18_reg_2155_pp0_iter2_reg <= icmp_ln18_reg_2155_pp0_iter1_reg;
        icmp_ln18_reg_2155_pp0_iter30_reg <= icmp_ln18_reg_2155_pp0_iter29_reg;
        icmp_ln18_reg_2155_pp0_iter31_reg <= icmp_ln18_reg_2155_pp0_iter30_reg;
        icmp_ln18_reg_2155_pp0_iter32_reg <= icmp_ln18_reg_2155_pp0_iter31_reg;
        icmp_ln18_reg_2155_pp0_iter33_reg <= icmp_ln18_reg_2155_pp0_iter32_reg;
        icmp_ln18_reg_2155_pp0_iter34_reg <= icmp_ln18_reg_2155_pp0_iter33_reg;
        icmp_ln18_reg_2155_pp0_iter35_reg <= icmp_ln18_reg_2155_pp0_iter34_reg;
        icmp_ln18_reg_2155_pp0_iter36_reg <= icmp_ln18_reg_2155_pp0_iter35_reg;
        icmp_ln18_reg_2155_pp0_iter37_reg <= icmp_ln18_reg_2155_pp0_iter36_reg;
        icmp_ln18_reg_2155_pp0_iter38_reg <= icmp_ln18_reg_2155_pp0_iter37_reg;
        icmp_ln18_reg_2155_pp0_iter39_reg <= icmp_ln18_reg_2155_pp0_iter38_reg;
        icmp_ln18_reg_2155_pp0_iter3_reg <= icmp_ln18_reg_2155_pp0_iter2_reg;
        icmp_ln18_reg_2155_pp0_iter40_reg <= icmp_ln18_reg_2155_pp0_iter39_reg;
        icmp_ln18_reg_2155_pp0_iter41_reg <= icmp_ln18_reg_2155_pp0_iter40_reg;
        icmp_ln18_reg_2155_pp0_iter42_reg <= icmp_ln18_reg_2155_pp0_iter41_reg;
        icmp_ln18_reg_2155_pp0_iter43_reg <= icmp_ln18_reg_2155_pp0_iter42_reg;
        icmp_ln18_reg_2155_pp0_iter44_reg <= icmp_ln18_reg_2155_pp0_iter43_reg;
        icmp_ln18_reg_2155_pp0_iter45_reg <= icmp_ln18_reg_2155_pp0_iter44_reg;
        icmp_ln18_reg_2155_pp0_iter46_reg <= icmp_ln18_reg_2155_pp0_iter45_reg;
        icmp_ln18_reg_2155_pp0_iter47_reg <= icmp_ln18_reg_2155_pp0_iter46_reg;
        icmp_ln18_reg_2155_pp0_iter48_reg <= icmp_ln18_reg_2155_pp0_iter47_reg;
        icmp_ln18_reg_2155_pp0_iter49_reg <= icmp_ln18_reg_2155_pp0_iter48_reg;
        icmp_ln18_reg_2155_pp0_iter4_reg <= icmp_ln18_reg_2155_pp0_iter3_reg;
        icmp_ln18_reg_2155_pp0_iter50_reg <= icmp_ln18_reg_2155_pp0_iter49_reg;
        icmp_ln18_reg_2155_pp0_iter51_reg <= icmp_ln18_reg_2155_pp0_iter50_reg;
        icmp_ln18_reg_2155_pp0_iter52_reg <= icmp_ln18_reg_2155_pp0_iter51_reg;
        icmp_ln18_reg_2155_pp0_iter53_reg <= icmp_ln18_reg_2155_pp0_iter52_reg;
        icmp_ln18_reg_2155_pp0_iter54_reg <= icmp_ln18_reg_2155_pp0_iter53_reg;
        icmp_ln18_reg_2155_pp0_iter55_reg <= icmp_ln18_reg_2155_pp0_iter54_reg;
        icmp_ln18_reg_2155_pp0_iter56_reg <= icmp_ln18_reg_2155_pp0_iter55_reg;
        icmp_ln18_reg_2155_pp0_iter57_reg <= icmp_ln18_reg_2155_pp0_iter56_reg;
        icmp_ln18_reg_2155_pp0_iter58_reg <= icmp_ln18_reg_2155_pp0_iter57_reg;
        icmp_ln18_reg_2155_pp0_iter59_reg <= icmp_ln18_reg_2155_pp0_iter58_reg;
        icmp_ln18_reg_2155_pp0_iter5_reg <= icmp_ln18_reg_2155_pp0_iter4_reg;
        icmp_ln18_reg_2155_pp0_iter60_reg <= icmp_ln18_reg_2155_pp0_iter59_reg;
        icmp_ln18_reg_2155_pp0_iter61_reg <= icmp_ln18_reg_2155_pp0_iter60_reg;
        icmp_ln18_reg_2155_pp0_iter62_reg <= icmp_ln18_reg_2155_pp0_iter61_reg;
        icmp_ln18_reg_2155_pp0_iter63_reg <= icmp_ln18_reg_2155_pp0_iter62_reg;
        icmp_ln18_reg_2155_pp0_iter64_reg <= icmp_ln18_reg_2155_pp0_iter63_reg;
        icmp_ln18_reg_2155_pp0_iter65_reg <= icmp_ln18_reg_2155_pp0_iter64_reg;
        icmp_ln18_reg_2155_pp0_iter66_reg <= icmp_ln18_reg_2155_pp0_iter65_reg;
        icmp_ln18_reg_2155_pp0_iter67_reg <= icmp_ln18_reg_2155_pp0_iter66_reg;
        icmp_ln18_reg_2155_pp0_iter6_reg <= icmp_ln18_reg_2155_pp0_iter5_reg;
        icmp_ln18_reg_2155_pp0_iter7_reg <= icmp_ln18_reg_2155_pp0_iter6_reg;
        icmp_ln18_reg_2155_pp0_iter8_reg <= icmp_ln18_reg_2155_pp0_iter7_reg;
        icmp_ln18_reg_2155_pp0_iter9_reg <= icmp_ln18_reg_2155_pp0_iter8_reg;
        icmp_ln340_1_reg_2138_pp0_iter10_reg <= icmp_ln340_1_reg_2138_pp0_iter9_reg;
        icmp_ln340_1_reg_2138_pp0_iter11_reg <= icmp_ln340_1_reg_2138_pp0_iter10_reg;
        icmp_ln340_1_reg_2138_pp0_iter12_reg <= icmp_ln340_1_reg_2138_pp0_iter11_reg;
        icmp_ln340_1_reg_2138_pp0_iter13_reg <= icmp_ln340_1_reg_2138_pp0_iter12_reg;
        icmp_ln340_1_reg_2138_pp0_iter14_reg <= icmp_ln340_1_reg_2138_pp0_iter13_reg;
        icmp_ln340_1_reg_2138_pp0_iter15_reg <= icmp_ln340_1_reg_2138_pp0_iter14_reg;
        icmp_ln340_1_reg_2138_pp0_iter16_reg <= icmp_ln340_1_reg_2138_pp0_iter15_reg;
        icmp_ln340_1_reg_2138_pp0_iter17_reg <= icmp_ln340_1_reg_2138_pp0_iter16_reg;
        icmp_ln340_1_reg_2138_pp0_iter18_reg <= icmp_ln340_1_reg_2138_pp0_iter17_reg;
        icmp_ln340_1_reg_2138_pp0_iter19_reg <= icmp_ln340_1_reg_2138_pp0_iter18_reg;
        icmp_ln340_1_reg_2138_pp0_iter20_reg <= icmp_ln340_1_reg_2138_pp0_iter19_reg;
        icmp_ln340_1_reg_2138_pp0_iter21_reg <= icmp_ln340_1_reg_2138_pp0_iter20_reg;
        icmp_ln340_1_reg_2138_pp0_iter22_reg <= icmp_ln340_1_reg_2138_pp0_iter21_reg;
        icmp_ln340_1_reg_2138_pp0_iter23_reg <= icmp_ln340_1_reg_2138_pp0_iter22_reg;
        icmp_ln340_1_reg_2138_pp0_iter24_reg <= icmp_ln340_1_reg_2138_pp0_iter23_reg;
        icmp_ln340_1_reg_2138_pp0_iter25_reg <= icmp_ln340_1_reg_2138_pp0_iter24_reg;
        icmp_ln340_1_reg_2138_pp0_iter26_reg <= icmp_ln340_1_reg_2138_pp0_iter25_reg;
        icmp_ln340_1_reg_2138_pp0_iter27_reg <= icmp_ln340_1_reg_2138_pp0_iter26_reg;
        icmp_ln340_1_reg_2138_pp0_iter28_reg <= icmp_ln340_1_reg_2138_pp0_iter27_reg;
        icmp_ln340_1_reg_2138_pp0_iter29_reg <= icmp_ln340_1_reg_2138_pp0_iter28_reg;
        icmp_ln340_1_reg_2138_pp0_iter2_reg <= icmp_ln340_1_reg_2138_pp0_iter1_reg;
        icmp_ln340_1_reg_2138_pp0_iter30_reg <= icmp_ln340_1_reg_2138_pp0_iter29_reg;
        icmp_ln340_1_reg_2138_pp0_iter31_reg <= icmp_ln340_1_reg_2138_pp0_iter30_reg;
        icmp_ln340_1_reg_2138_pp0_iter32_reg <= icmp_ln340_1_reg_2138_pp0_iter31_reg;
        icmp_ln340_1_reg_2138_pp0_iter33_reg <= icmp_ln340_1_reg_2138_pp0_iter32_reg;
        icmp_ln340_1_reg_2138_pp0_iter34_reg <= icmp_ln340_1_reg_2138_pp0_iter33_reg;
        icmp_ln340_1_reg_2138_pp0_iter35_reg <= icmp_ln340_1_reg_2138_pp0_iter34_reg;
        icmp_ln340_1_reg_2138_pp0_iter36_reg <= icmp_ln340_1_reg_2138_pp0_iter35_reg;
        icmp_ln340_1_reg_2138_pp0_iter37_reg <= icmp_ln340_1_reg_2138_pp0_iter36_reg;
        icmp_ln340_1_reg_2138_pp0_iter38_reg <= icmp_ln340_1_reg_2138_pp0_iter37_reg;
        icmp_ln340_1_reg_2138_pp0_iter39_reg <= icmp_ln340_1_reg_2138_pp0_iter38_reg;
        icmp_ln340_1_reg_2138_pp0_iter3_reg <= icmp_ln340_1_reg_2138_pp0_iter2_reg;
        icmp_ln340_1_reg_2138_pp0_iter40_reg <= icmp_ln340_1_reg_2138_pp0_iter39_reg;
        icmp_ln340_1_reg_2138_pp0_iter41_reg <= icmp_ln340_1_reg_2138_pp0_iter40_reg;
        icmp_ln340_1_reg_2138_pp0_iter42_reg <= icmp_ln340_1_reg_2138_pp0_iter41_reg;
        icmp_ln340_1_reg_2138_pp0_iter43_reg <= icmp_ln340_1_reg_2138_pp0_iter42_reg;
        icmp_ln340_1_reg_2138_pp0_iter44_reg <= icmp_ln340_1_reg_2138_pp0_iter43_reg;
        icmp_ln340_1_reg_2138_pp0_iter45_reg <= icmp_ln340_1_reg_2138_pp0_iter44_reg;
        icmp_ln340_1_reg_2138_pp0_iter46_reg <= icmp_ln340_1_reg_2138_pp0_iter45_reg;
        icmp_ln340_1_reg_2138_pp0_iter47_reg <= icmp_ln340_1_reg_2138_pp0_iter46_reg;
        icmp_ln340_1_reg_2138_pp0_iter48_reg <= icmp_ln340_1_reg_2138_pp0_iter47_reg;
        icmp_ln340_1_reg_2138_pp0_iter49_reg <= icmp_ln340_1_reg_2138_pp0_iter48_reg;
        icmp_ln340_1_reg_2138_pp0_iter4_reg <= icmp_ln340_1_reg_2138_pp0_iter3_reg;
        icmp_ln340_1_reg_2138_pp0_iter50_reg <= icmp_ln340_1_reg_2138_pp0_iter49_reg;
        icmp_ln340_1_reg_2138_pp0_iter51_reg <= icmp_ln340_1_reg_2138_pp0_iter50_reg;
        icmp_ln340_1_reg_2138_pp0_iter52_reg <= icmp_ln340_1_reg_2138_pp0_iter51_reg;
        icmp_ln340_1_reg_2138_pp0_iter53_reg <= icmp_ln340_1_reg_2138_pp0_iter52_reg;
        icmp_ln340_1_reg_2138_pp0_iter54_reg <= icmp_ln340_1_reg_2138_pp0_iter53_reg;
        icmp_ln340_1_reg_2138_pp0_iter55_reg <= icmp_ln340_1_reg_2138_pp0_iter54_reg;
        icmp_ln340_1_reg_2138_pp0_iter56_reg <= icmp_ln340_1_reg_2138_pp0_iter55_reg;
        icmp_ln340_1_reg_2138_pp0_iter57_reg <= icmp_ln340_1_reg_2138_pp0_iter56_reg;
        icmp_ln340_1_reg_2138_pp0_iter58_reg <= icmp_ln340_1_reg_2138_pp0_iter57_reg;
        icmp_ln340_1_reg_2138_pp0_iter59_reg <= icmp_ln340_1_reg_2138_pp0_iter58_reg;
        icmp_ln340_1_reg_2138_pp0_iter5_reg <= icmp_ln340_1_reg_2138_pp0_iter4_reg;
        icmp_ln340_1_reg_2138_pp0_iter60_reg <= icmp_ln340_1_reg_2138_pp0_iter59_reg;
        icmp_ln340_1_reg_2138_pp0_iter61_reg <= icmp_ln340_1_reg_2138_pp0_iter60_reg;
        icmp_ln340_1_reg_2138_pp0_iter62_reg <= icmp_ln340_1_reg_2138_pp0_iter61_reg;
        icmp_ln340_1_reg_2138_pp0_iter63_reg <= icmp_ln340_1_reg_2138_pp0_iter62_reg;
        icmp_ln340_1_reg_2138_pp0_iter64_reg <= icmp_ln340_1_reg_2138_pp0_iter63_reg;
        icmp_ln340_1_reg_2138_pp0_iter65_reg <= icmp_ln340_1_reg_2138_pp0_iter64_reg;
        icmp_ln340_1_reg_2138_pp0_iter66_reg <= icmp_ln340_1_reg_2138_pp0_iter65_reg;
        icmp_ln340_1_reg_2138_pp0_iter67_reg <= icmp_ln340_1_reg_2138_pp0_iter66_reg;
        icmp_ln340_1_reg_2138_pp0_iter6_reg <= icmp_ln340_1_reg_2138_pp0_iter5_reg;
        icmp_ln340_1_reg_2138_pp0_iter7_reg <= icmp_ln340_1_reg_2138_pp0_iter6_reg;
        icmp_ln340_1_reg_2138_pp0_iter8_reg <= icmp_ln340_1_reg_2138_pp0_iter7_reg;
        icmp_ln340_1_reg_2138_pp0_iter9_reg <= icmp_ln340_1_reg_2138_pp0_iter8_reg;
        icmp_ln378_reg_2181_pp0_iter10_reg <= icmp_ln378_reg_2181_pp0_iter9_reg;
        icmp_ln378_reg_2181_pp0_iter11_reg <= icmp_ln378_reg_2181_pp0_iter10_reg;
        icmp_ln378_reg_2181_pp0_iter12_reg <= icmp_ln378_reg_2181_pp0_iter11_reg;
        icmp_ln378_reg_2181_pp0_iter13_reg <= icmp_ln378_reg_2181_pp0_iter12_reg;
        icmp_ln378_reg_2181_pp0_iter14_reg <= icmp_ln378_reg_2181_pp0_iter13_reg;
        icmp_ln378_reg_2181_pp0_iter15_reg <= icmp_ln378_reg_2181_pp0_iter14_reg;
        icmp_ln378_reg_2181_pp0_iter16_reg <= icmp_ln378_reg_2181_pp0_iter15_reg;
        icmp_ln378_reg_2181_pp0_iter17_reg <= icmp_ln378_reg_2181_pp0_iter16_reg;
        icmp_ln378_reg_2181_pp0_iter18_reg <= icmp_ln378_reg_2181_pp0_iter17_reg;
        icmp_ln378_reg_2181_pp0_iter19_reg <= icmp_ln378_reg_2181_pp0_iter18_reg;
        icmp_ln378_reg_2181_pp0_iter20_reg <= icmp_ln378_reg_2181_pp0_iter19_reg;
        icmp_ln378_reg_2181_pp0_iter21_reg <= icmp_ln378_reg_2181_pp0_iter20_reg;
        icmp_ln378_reg_2181_pp0_iter22_reg <= icmp_ln378_reg_2181_pp0_iter21_reg;
        icmp_ln378_reg_2181_pp0_iter23_reg <= icmp_ln378_reg_2181_pp0_iter22_reg;
        icmp_ln378_reg_2181_pp0_iter24_reg <= icmp_ln378_reg_2181_pp0_iter23_reg;
        icmp_ln378_reg_2181_pp0_iter25_reg <= icmp_ln378_reg_2181_pp0_iter24_reg;
        icmp_ln378_reg_2181_pp0_iter26_reg <= icmp_ln378_reg_2181_pp0_iter25_reg;
        icmp_ln378_reg_2181_pp0_iter27_reg <= icmp_ln378_reg_2181_pp0_iter26_reg;
        icmp_ln378_reg_2181_pp0_iter28_reg <= icmp_ln378_reg_2181_pp0_iter27_reg;
        icmp_ln378_reg_2181_pp0_iter29_reg <= icmp_ln378_reg_2181_pp0_iter28_reg;
        icmp_ln378_reg_2181_pp0_iter2_reg <= icmp_ln378_reg_2181_pp0_iter1_reg;
        icmp_ln378_reg_2181_pp0_iter30_reg <= icmp_ln378_reg_2181_pp0_iter29_reg;
        icmp_ln378_reg_2181_pp0_iter31_reg <= icmp_ln378_reg_2181_pp0_iter30_reg;
        icmp_ln378_reg_2181_pp0_iter32_reg <= icmp_ln378_reg_2181_pp0_iter31_reg;
        icmp_ln378_reg_2181_pp0_iter33_reg <= icmp_ln378_reg_2181_pp0_iter32_reg;
        icmp_ln378_reg_2181_pp0_iter34_reg <= icmp_ln378_reg_2181_pp0_iter33_reg;
        icmp_ln378_reg_2181_pp0_iter35_reg <= icmp_ln378_reg_2181_pp0_iter34_reg;
        icmp_ln378_reg_2181_pp0_iter36_reg <= icmp_ln378_reg_2181_pp0_iter35_reg;
        icmp_ln378_reg_2181_pp0_iter37_reg <= icmp_ln378_reg_2181_pp0_iter36_reg;
        icmp_ln378_reg_2181_pp0_iter38_reg <= icmp_ln378_reg_2181_pp0_iter37_reg;
        icmp_ln378_reg_2181_pp0_iter39_reg <= icmp_ln378_reg_2181_pp0_iter38_reg;
        icmp_ln378_reg_2181_pp0_iter3_reg <= icmp_ln378_reg_2181_pp0_iter2_reg;
        icmp_ln378_reg_2181_pp0_iter40_reg <= icmp_ln378_reg_2181_pp0_iter39_reg;
        icmp_ln378_reg_2181_pp0_iter41_reg <= icmp_ln378_reg_2181_pp0_iter40_reg;
        icmp_ln378_reg_2181_pp0_iter42_reg <= icmp_ln378_reg_2181_pp0_iter41_reg;
        icmp_ln378_reg_2181_pp0_iter43_reg <= icmp_ln378_reg_2181_pp0_iter42_reg;
        icmp_ln378_reg_2181_pp0_iter44_reg <= icmp_ln378_reg_2181_pp0_iter43_reg;
        icmp_ln378_reg_2181_pp0_iter45_reg <= icmp_ln378_reg_2181_pp0_iter44_reg;
        icmp_ln378_reg_2181_pp0_iter46_reg <= icmp_ln378_reg_2181_pp0_iter45_reg;
        icmp_ln378_reg_2181_pp0_iter47_reg <= icmp_ln378_reg_2181_pp0_iter46_reg;
        icmp_ln378_reg_2181_pp0_iter48_reg <= icmp_ln378_reg_2181_pp0_iter47_reg;
        icmp_ln378_reg_2181_pp0_iter49_reg <= icmp_ln378_reg_2181_pp0_iter48_reg;
        icmp_ln378_reg_2181_pp0_iter4_reg <= icmp_ln378_reg_2181_pp0_iter3_reg;
        icmp_ln378_reg_2181_pp0_iter50_reg <= icmp_ln378_reg_2181_pp0_iter49_reg;
        icmp_ln378_reg_2181_pp0_iter51_reg <= icmp_ln378_reg_2181_pp0_iter50_reg;
        icmp_ln378_reg_2181_pp0_iter52_reg <= icmp_ln378_reg_2181_pp0_iter51_reg;
        icmp_ln378_reg_2181_pp0_iter53_reg <= icmp_ln378_reg_2181_pp0_iter52_reg;
        icmp_ln378_reg_2181_pp0_iter54_reg <= icmp_ln378_reg_2181_pp0_iter53_reg;
        icmp_ln378_reg_2181_pp0_iter55_reg <= icmp_ln378_reg_2181_pp0_iter54_reg;
        icmp_ln378_reg_2181_pp0_iter56_reg <= icmp_ln378_reg_2181_pp0_iter55_reg;
        icmp_ln378_reg_2181_pp0_iter57_reg <= icmp_ln378_reg_2181_pp0_iter56_reg;
        icmp_ln378_reg_2181_pp0_iter58_reg <= icmp_ln378_reg_2181_pp0_iter57_reg;
        icmp_ln378_reg_2181_pp0_iter59_reg <= icmp_ln378_reg_2181_pp0_iter58_reg;
        icmp_ln378_reg_2181_pp0_iter5_reg <= icmp_ln378_reg_2181_pp0_iter4_reg;
        icmp_ln378_reg_2181_pp0_iter60_reg <= icmp_ln378_reg_2181_pp0_iter59_reg;
        icmp_ln378_reg_2181_pp0_iter61_reg <= icmp_ln378_reg_2181_pp0_iter60_reg;
        icmp_ln378_reg_2181_pp0_iter62_reg <= icmp_ln378_reg_2181_pp0_iter61_reg;
        icmp_ln378_reg_2181_pp0_iter63_reg <= icmp_ln378_reg_2181_pp0_iter62_reg;
        icmp_ln378_reg_2181_pp0_iter64_reg <= icmp_ln378_reg_2181_pp0_iter63_reg;
        icmp_ln378_reg_2181_pp0_iter65_reg <= icmp_ln378_reg_2181_pp0_iter64_reg;
        icmp_ln378_reg_2181_pp0_iter66_reg <= icmp_ln378_reg_2181_pp0_iter65_reg;
        icmp_ln378_reg_2181_pp0_iter67_reg <= icmp_ln378_reg_2181_pp0_iter66_reg;
        icmp_ln378_reg_2181_pp0_iter6_reg <= icmp_ln378_reg_2181_pp0_iter5_reg;
        icmp_ln378_reg_2181_pp0_iter7_reg <= icmp_ln378_reg_2181_pp0_iter6_reg;
        icmp_ln378_reg_2181_pp0_iter8_reg <= icmp_ln378_reg_2181_pp0_iter7_reg;
        icmp_ln378_reg_2181_pp0_iter9_reg <= icmp_ln378_reg_2181_pp0_iter8_reg;
        icmp_ln628_reg_2829 <= icmp_ln628_fu_2006_p2;
        icmp_ln645_reg_2835 <= icmp_ln645_fu_2012_p2;
        log_sum_1_reg_2603 <= log_sum_1_fu_1499_p2;
        log_sum_reg_2507 <= pow_reduce_anonymous_namespace_log0_lut_table_array_q0;
        logn_1_reg_2517 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0;
        logn_2_reg_2522 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0;
        logn_3_reg_2527 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_q0;
        logn_4_reg_2532 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_q0;
        logn_5_reg_2537 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_q0;
        logn_6_reg_2542 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_q0;
        logn_reg_2512 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0;
        lshr_ln_reg_2608 <= {{grp_fu_558_p2[79:1]}};
        m_diff_hi_reg_2666 <= {{m_diff_fu_1671_p2[58:51]}};
        m_diff_hi_reg_2666_pp0_iter48_reg <= m_diff_hi_reg_2666;
        m_diff_hi_reg_2666_pp0_iter49_reg <= m_diff_hi_reg_2666_pp0_iter48_reg;
        m_diff_hi_reg_2666_pp0_iter50_reg <= m_diff_hi_reg_2666_pp0_iter49_reg;
        m_diff_hi_reg_2666_pp0_iter51_reg <= m_diff_hi_reg_2666_pp0_iter50_reg;
        m_diff_hi_reg_2666_pp0_iter52_reg <= m_diff_hi_reg_2666_pp0_iter51_reg;
        m_diff_hi_reg_2666_pp0_iter53_reg <= m_diff_hi_reg_2666_pp0_iter52_reg;
        m_diff_hi_reg_2666_pp0_iter54_reg <= m_diff_hi_reg_2666_pp0_iter53_reg;
        m_diff_hi_reg_2666_pp0_iter55_reg <= m_diff_hi_reg_2666_pp0_iter54_reg;
        m_diff_hi_reg_2666_pp0_iter56_reg <= m_diff_hi_reg_2666_pp0_iter55_reg;
        m_diff_hi_reg_2666_pp0_iter57_reg <= m_diff_hi_reg_2666_pp0_iter56_reg;
        m_diff_hi_reg_2666_pp0_iter58_reg <= m_diff_hi_reg_2666_pp0_iter57_reg;
        m_diff_hi_reg_2666_pp0_iter59_reg <= m_diff_hi_reg_2666_pp0_iter58_reg;
        m_fix_hi_reg_2623 <= {{add_ln525_1_fu_1563_p2[119:104]}};
        mul_ln44_1_reg_2277 <= grp_fu_588_p2;
        mul_ln44_2_reg_2314 <= grp_fu_600_p2;
        mul_ln44_3_reg_2351 <= grp_fu_608_p2;
        mul_ln44_4_reg_2388 <= grp_fu_604_p2;
        mul_ln44_5_reg_2425 <= grp_fu_596_p2;
        mul_ln44_6_reg_2497 <= grp_fu_592_p2;
        mul_ln44_reg_2245 <= grp_fu_824_p2;
        mul_ln516_reg_2207 <= grp_fu_570_p2;
        mul_ln516_reg_2207_pp0_iter7_reg <= mul_ln516_reg_2207;
        mul_ln516_reg_2207_pp0_iter8_reg <= mul_ln516_reg_2207_pp0_iter7_reg;
        mul_ln616_reg_2812 <= grp_fu_566_p2;
        r_exp_reg_2649 <= r_exp_fu_1649_p3;
        r_exp_reg_2649_pp0_iter44_reg <= r_exp_reg_2649;
        r_exp_reg_2649_pp0_iter45_reg <= r_exp_reg_2649_pp0_iter44_reg;
        r_exp_reg_2649_pp0_iter46_reg <= r_exp_reg_2649_pp0_iter45_reg;
        r_exp_reg_2649_pp0_iter47_reg <= r_exp_reg_2649_pp0_iter46_reg;
        r_exp_reg_2649_pp0_iter48_reg <= r_exp_reg_2649_pp0_iter47_reg;
        r_exp_reg_2649_pp0_iter49_reg <= r_exp_reg_2649_pp0_iter48_reg;
        r_exp_reg_2649_pp0_iter50_reg <= r_exp_reg_2649_pp0_iter49_reg;
        r_exp_reg_2649_pp0_iter51_reg <= r_exp_reg_2649_pp0_iter50_reg;
        r_exp_reg_2649_pp0_iter52_reg <= r_exp_reg_2649_pp0_iter51_reg;
        r_exp_reg_2649_pp0_iter53_reg <= r_exp_reg_2649_pp0_iter52_reg;
        r_exp_reg_2649_pp0_iter54_reg <= r_exp_reg_2649_pp0_iter53_reg;
        r_exp_reg_2649_pp0_iter55_reg <= r_exp_reg_2649_pp0_iter54_reg;
        r_exp_reg_2649_pp0_iter56_reg <= r_exp_reg_2649_pp0_iter55_reg;
        r_exp_reg_2649_pp0_iter57_reg <= r_exp_reg_2649_pp0_iter56_reg;
        r_exp_reg_2649_pp0_iter58_reg <= r_exp_reg_2649_pp0_iter57_reg;
        r_exp_reg_2649_pp0_iter59_reg <= r_exp_reg_2649_pp0_iter58_reg;
        r_exp_reg_2649_pp0_iter60_reg <= r_exp_reg_2649_pp0_iter59_reg;
        r_exp_reg_2649_pp0_iter61_reg <= r_exp_reg_2649_pp0_iter60_reg;
        r_exp_reg_2649_pp0_iter62_reg <= r_exp_reg_2649_pp0_iter61_reg;
        r_exp_reg_2649_pp0_iter63_reg <= r_exp_reg_2649_pp0_iter62_reg;
        r_exp_reg_2649_pp0_iter64_reg <= r_exp_reg_2649_pp0_iter63_reg;
        r_exp_reg_2649_pp0_iter65_reg <= r_exp_reg_2649_pp0_iter64_reg;
        r_exp_reg_2649_pp0_iter66_reg <= r_exp_reg_2649_pp0_iter65_reg;
        r_exp_reg_2649_pp0_iter67_reg <= r_exp_reg_2649_pp0_iter66_reg;
        select_ln378_4_reg_2840[62 : 0] <= select_ln378_4_fu_2072_p3[62 : 0];
        select_ln42_reg_2240[70 : 16] <= select_ln42_fu_852_p3[70 : 16];
select_ln42_reg_2240[75 : 74] <= select_ln42_fu_852_p3[75 : 74];
        sub_ln44_1_reg_2282 <= sub_ln44_1_fu_965_p2;
        tmp_10_reg_2367 <= {{sub_ln44_3_fu_1128_p2[120:115]}};
        tmp_10_reg_2367_pp0_iter23_reg <= tmp_10_reg_2367;
        tmp_10_reg_2367_pp0_iter24_reg <= tmp_10_reg_2367_pp0_iter23_reg;
        tmp_10_reg_2367_pp0_iter25_reg <= tmp_10_reg_2367_pp0_iter24_reg;
        tmp_10_reg_2367_pp0_iter26_reg <= tmp_10_reg_2367_pp0_iter25_reg;
        tmp_10_reg_2367_pp0_iter27_reg <= tmp_10_reg_2367_pp0_iter26_reg;
        tmp_10_reg_2367_pp0_iter28_reg <= tmp_10_reg_2367_pp0_iter27_reg;
        tmp_10_reg_2367_pp0_iter29_reg <= tmp_10_reg_2367_pp0_iter28_reg;
        tmp_10_reg_2367_pp0_iter30_reg <= tmp_10_reg_2367_pp0_iter29_reg;
        tmp_10_reg_2367_pp0_iter31_reg <= tmp_10_reg_2367_pp0_iter30_reg;
        tmp_10_reg_2367_pp0_iter32_reg <= tmp_10_reg_2367_pp0_iter31_reg;
        tmp_11_reg_2393 <= {{sub_ln44_4_fu_1210_p2[125:44]}};
        tmp_12_reg_2399 <= {{sub_ln44_4_fu_1210_p2[119:44]}};
        tmp_13_reg_2404 <= {{sub_ln44_4_fu_1210_p2[125:120]}};
        tmp_13_reg_2404_pp0_iter27_reg <= tmp_13_reg_2404;
        tmp_13_reg_2404_pp0_iter28_reg <= tmp_13_reg_2404_pp0_iter27_reg;
        tmp_13_reg_2404_pp0_iter29_reg <= tmp_13_reg_2404_pp0_iter28_reg;
        tmp_13_reg_2404_pp0_iter30_reg <= tmp_13_reg_2404_pp0_iter29_reg;
        tmp_13_reg_2404_pp0_iter31_reg <= tmp_13_reg_2404_pp0_iter30_reg;
        tmp_13_reg_2404_pp0_iter32_reg <= tmp_13_reg_2404_pp0_iter31_reg;
        tmp_14_reg_2430 <= {{sub_ln44_5_fu_1292_p2[130:54]}};
        tmp_15_reg_2436 <= {{sub_ln44_5_fu_1292_p2[124:54]}};
        tmp_16_reg_2441 <= {{sub_ln44_5_fu_1292_p2[130:125]}};
        tmp_16_reg_2441_pp0_iter31_reg <= tmp_16_reg_2441;
        tmp_16_reg_2441_pp0_iter32_reg <= tmp_16_reg_2441_pp0_iter31_reg;
        tmp_17_reg_2547 <= {{sub_ln44_6_fu_1402_p2[135:64]}};
        tmp_17_reg_2547_pp0_iter35_reg <= tmp_17_reg_2547;
        tmp_17_reg_2547_pp0_iter36_reg <= tmp_17_reg_2547_pp0_iter35_reg;
        tmp_17_reg_2547_pp0_iter37_reg <= tmp_17_reg_2547_pp0_iter36_reg;
        tmp_18_reg_2552 <= {{sub_ln44_6_fu_1402_p2[135:96]}};
        tmp_19_reg_2628 <= add_ln525_1_fu_1563_p2[32'd119];
        tmp_19_reg_2628_pp0_iter40_reg <= tmp_19_reg_2628;
        tmp_19_reg_2628_pp0_iter41_reg <= tmp_19_reg_2628_pp0_iter40_reg;
        tmp_19_reg_2628_pp0_iter42_reg <= tmp_19_reg_2628_pp0_iter41_reg;
        tmp_19_reg_2628_pp0_iter43_reg <= tmp_19_reg_2628_pp0_iter42_reg;
        tmp_19_reg_2628_pp0_iter44_reg <= tmp_19_reg_2628_pp0_iter43_reg;
        tmp_19_reg_2628_pp0_iter45_reg <= tmp_19_reg_2628_pp0_iter44_reg;
        tmp_19_reg_2628_pp0_iter46_reg <= tmp_19_reg_2628_pp0_iter45_reg;
        tmp_19_reg_2628_pp0_iter47_reg <= tmp_19_reg_2628_pp0_iter46_reg;
        tmp_19_reg_2628_pp0_iter48_reg <= tmp_19_reg_2628_pp0_iter47_reg;
        tmp_19_reg_2628_pp0_iter49_reg <= tmp_19_reg_2628_pp0_iter48_reg;
        tmp_19_reg_2628_pp0_iter50_reg <= tmp_19_reg_2628_pp0_iter49_reg;
        tmp_19_reg_2628_pp0_iter51_reg <= tmp_19_reg_2628_pp0_iter50_reg;
        tmp_19_reg_2628_pp0_iter52_reg <= tmp_19_reg_2628_pp0_iter51_reg;
        tmp_19_reg_2628_pp0_iter53_reg <= tmp_19_reg_2628_pp0_iter52_reg;
        tmp_19_reg_2628_pp0_iter54_reg <= tmp_19_reg_2628_pp0_iter53_reg;
        tmp_19_reg_2628_pp0_iter55_reg <= tmp_19_reg_2628_pp0_iter54_reg;
        tmp_19_reg_2628_pp0_iter56_reg <= tmp_19_reg_2628_pp0_iter55_reg;
        tmp_19_reg_2628_pp0_iter57_reg <= tmp_19_reg_2628_pp0_iter56_reg;
        tmp_19_reg_2628_pp0_iter58_reg <= tmp_19_reg_2628_pp0_iter57_reg;
        tmp_19_reg_2628_pp0_iter59_reg <= tmp_19_reg_2628_pp0_iter58_reg;
        tmp_19_reg_2628_pp0_iter60_reg <= tmp_19_reg_2628_pp0_iter59_reg;
        tmp_19_reg_2628_pp0_iter61_reg <= tmp_19_reg_2628_pp0_iter60_reg;
        tmp_19_reg_2628_pp0_iter62_reg <= tmp_19_reg_2628_pp0_iter61_reg;
        tmp_19_reg_2628_pp0_iter63_reg <= tmp_19_reg_2628_pp0_iter62_reg;
        tmp_19_reg_2628_pp0_iter64_reg <= tmp_19_reg_2628_pp0_iter63_reg;
        tmp_19_reg_2628_pp0_iter65_reg <= tmp_19_reg_2628_pp0_iter64_reg;
        tmp_19_reg_2628_pp0_iter66_reg <= tmp_19_reg_2628_pp0_iter65_reg;
        tmp_19_reg_2628_pp0_iter67_reg <= tmp_19_reg_2628_pp0_iter66_reg;
        tmp_19_reg_2628_pp0_iter68_reg <= tmp_19_reg_2628_pp0_iter67_reg;
        tmp_21_reg_2735 <= {{grp_fu_584_p2[78:59]}};
        tmp_22_reg_2751 <= {{pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0[41:2]}};
        tmp_22_reg_2751_pp0_iter55_reg <= tmp_22_reg_2751;
        tmp_22_reg_2751_pp0_iter56_reg <= tmp_22_reg_2751_pp0_iter55_reg;
        tmp_22_reg_2751_pp0_iter57_reg <= tmp_22_reg_2751_pp0_iter56_reg;
        tmp_22_reg_2751_pp0_iter58_reg <= tmp_22_reg_2751_pp0_iter57_reg;
        tmp_22_reg_2751_pp0_iter59_reg <= tmp_22_reg_2751_pp0_iter58_reg;
        tmp_22_reg_2751_pp0_iter60_reg <= tmp_22_reg_2751_pp0_iter59_reg;
        tmp_23_reg_2767 <= {{grp_fu_562_p2[92:57]}};
        tmp_24_reg_2823 <= add_ln616_1_fu_1916_p2[32'd106];
        tmp_4_reg_2262 <= {{sub_ln44_fu_878_p2[69:3]}};
        tmp_4_reg_2262_pp0_iter11_reg <= tmp_4_reg_2262;
        tmp_4_reg_2262_pp0_iter12_reg <= tmp_4_reg_2262_pp0_iter11_reg;
        tmp_4_reg_2262_pp0_iter13_reg <= tmp_4_reg_2262_pp0_iter12_reg;
        tmp_6_reg_2225 <= grp_fu_570_p2[32'd53];
        tmp_6_reg_2225_pp0_iter7_reg <= tmp_6_reg_2225;
        tmp_6_reg_2225_pp0_iter8_reg <= tmp_6_reg_2225_pp0_iter7_reg;
        tmp_7_reg_2356 <= {{sub_ln44_3_fu_1128_p2[120:34]}};
        tmp_8_reg_2362 <= {{sub_ln44_3_fu_1128_p2[114:34]}};
        tmp_9_reg_2325 <= {{sub_ln44_2_fu_1042_p2[95:10]}};
        tmp_s_reg_2330 <= {{sub_ln44_2_fu_1042_p2[101:96]}};
        tmp_s_reg_2330_pp0_iter19_reg <= tmp_s_reg_2330;
        tmp_s_reg_2330_pp0_iter20_reg <= tmp_s_reg_2330_pp0_iter19_reg;
        tmp_s_reg_2330_pp0_iter21_reg <= tmp_s_reg_2330_pp0_iter20_reg;
        tmp_s_reg_2330_pp0_iter22_reg <= tmp_s_reg_2330_pp0_iter21_reg;
        tmp_s_reg_2330_pp0_iter23_reg <= tmp_s_reg_2330_pp0_iter22_reg;
        tmp_s_reg_2330_pp0_iter24_reg <= tmp_s_reg_2330_pp0_iter23_reg;
        tmp_s_reg_2330_pp0_iter25_reg <= tmp_s_reg_2330_pp0_iter24_reg;
        tmp_s_reg_2330_pp0_iter26_reg <= tmp_s_reg_2330_pp0_iter25_reg;
        tmp_s_reg_2330_pp0_iter27_reg <= tmp_s_reg_2330_pp0_iter26_reg;
        tmp_s_reg_2330_pp0_iter28_reg <= tmp_s_reg_2330_pp0_iter27_reg;
        tmp_s_reg_2330_pp0_iter29_reg <= tmp_s_reg_2330_pp0_iter28_reg;
        tmp_s_reg_2330_pp0_iter30_reg <= tmp_s_reg_2330_pp0_iter29_reg;
        tmp_s_reg_2330_pp0_iter31_reg <= tmp_s_reg_2330_pp0_iter30_reg;
        tmp_s_reg_2330_pp0_iter32_reg <= tmp_s_reg_2330_pp0_iter31_reg;
        trunc_ln2_reg_2634 <= {{add_ln525_1_fu_1563_p2[107:49]}};
        trunc_ln2_reg_2634_pp0_iter40_reg <= trunc_ln2_reg_2634;
        trunc_ln2_reg_2634_pp0_iter41_reg <= trunc_ln2_reg_2634_pp0_iter40_reg;
        trunc_ln2_reg_2634_pp0_iter42_reg <= trunc_ln2_reg_2634_pp0_iter41_reg;
        trunc_ln2_reg_2634_pp0_iter43_reg <= trunc_ln2_reg_2634_pp0_iter42_reg;
        trunc_ln2_reg_2634_pp0_iter44_reg <= trunc_ln2_reg_2634_pp0_iter43_reg;
        trunc_ln2_reg_2634_pp0_iter45_reg <= trunc_ln2_reg_2634_pp0_iter44_reg;
        trunc_ln2_reg_2634_pp0_iter46_reg <= trunc_ln2_reg_2634_pp0_iter45_reg;
        trunc_ln39_1_reg_2294 <= trunc_ln39_1_fu_981_p1;
        trunc_ln39_reg_2220 <= trunc_ln39_fu_798_p1;
        trunc_ln39_reg_2220_pp0_iter7_reg <= trunc_ln39_reg_2220;
        trunc_ln39_reg_2220_pp0_iter8_reg <= trunc_ln39_reg_2220_pp0_iter7_reg;
        trunc_ln39_reg_2220_pp0_iter9_reg <= trunc_ln39_reg_2220_pp0_iter8_reg;
        trunc_ln522_1_reg_2613 <= {{sub_ln522_fu_1528_p2[117:45]}};
        trunc_ln574_1_reg_2661 <= {{grp_fu_579_p2[70:12]}};
        x_is_1_reg_2143_pp0_iter10_reg <= x_is_1_reg_2143_pp0_iter9_reg;
        x_is_1_reg_2143_pp0_iter11_reg <= x_is_1_reg_2143_pp0_iter10_reg;
        x_is_1_reg_2143_pp0_iter12_reg <= x_is_1_reg_2143_pp0_iter11_reg;
        x_is_1_reg_2143_pp0_iter13_reg <= x_is_1_reg_2143_pp0_iter12_reg;
        x_is_1_reg_2143_pp0_iter14_reg <= x_is_1_reg_2143_pp0_iter13_reg;
        x_is_1_reg_2143_pp0_iter15_reg <= x_is_1_reg_2143_pp0_iter14_reg;
        x_is_1_reg_2143_pp0_iter16_reg <= x_is_1_reg_2143_pp0_iter15_reg;
        x_is_1_reg_2143_pp0_iter17_reg <= x_is_1_reg_2143_pp0_iter16_reg;
        x_is_1_reg_2143_pp0_iter18_reg <= x_is_1_reg_2143_pp0_iter17_reg;
        x_is_1_reg_2143_pp0_iter19_reg <= x_is_1_reg_2143_pp0_iter18_reg;
        x_is_1_reg_2143_pp0_iter20_reg <= x_is_1_reg_2143_pp0_iter19_reg;
        x_is_1_reg_2143_pp0_iter21_reg <= x_is_1_reg_2143_pp0_iter20_reg;
        x_is_1_reg_2143_pp0_iter22_reg <= x_is_1_reg_2143_pp0_iter21_reg;
        x_is_1_reg_2143_pp0_iter23_reg <= x_is_1_reg_2143_pp0_iter22_reg;
        x_is_1_reg_2143_pp0_iter24_reg <= x_is_1_reg_2143_pp0_iter23_reg;
        x_is_1_reg_2143_pp0_iter25_reg <= x_is_1_reg_2143_pp0_iter24_reg;
        x_is_1_reg_2143_pp0_iter26_reg <= x_is_1_reg_2143_pp0_iter25_reg;
        x_is_1_reg_2143_pp0_iter27_reg <= x_is_1_reg_2143_pp0_iter26_reg;
        x_is_1_reg_2143_pp0_iter28_reg <= x_is_1_reg_2143_pp0_iter27_reg;
        x_is_1_reg_2143_pp0_iter29_reg <= x_is_1_reg_2143_pp0_iter28_reg;
        x_is_1_reg_2143_pp0_iter2_reg <= x_is_1_reg_2143_pp0_iter1_reg;
        x_is_1_reg_2143_pp0_iter30_reg <= x_is_1_reg_2143_pp0_iter29_reg;
        x_is_1_reg_2143_pp0_iter31_reg <= x_is_1_reg_2143_pp0_iter30_reg;
        x_is_1_reg_2143_pp0_iter32_reg <= x_is_1_reg_2143_pp0_iter31_reg;
        x_is_1_reg_2143_pp0_iter33_reg <= x_is_1_reg_2143_pp0_iter32_reg;
        x_is_1_reg_2143_pp0_iter34_reg <= x_is_1_reg_2143_pp0_iter33_reg;
        x_is_1_reg_2143_pp0_iter35_reg <= x_is_1_reg_2143_pp0_iter34_reg;
        x_is_1_reg_2143_pp0_iter36_reg <= x_is_1_reg_2143_pp0_iter35_reg;
        x_is_1_reg_2143_pp0_iter37_reg <= x_is_1_reg_2143_pp0_iter36_reg;
        x_is_1_reg_2143_pp0_iter38_reg <= x_is_1_reg_2143_pp0_iter37_reg;
        x_is_1_reg_2143_pp0_iter39_reg <= x_is_1_reg_2143_pp0_iter38_reg;
        x_is_1_reg_2143_pp0_iter3_reg <= x_is_1_reg_2143_pp0_iter2_reg;
        x_is_1_reg_2143_pp0_iter40_reg <= x_is_1_reg_2143_pp0_iter39_reg;
        x_is_1_reg_2143_pp0_iter41_reg <= x_is_1_reg_2143_pp0_iter40_reg;
        x_is_1_reg_2143_pp0_iter42_reg <= x_is_1_reg_2143_pp0_iter41_reg;
        x_is_1_reg_2143_pp0_iter43_reg <= x_is_1_reg_2143_pp0_iter42_reg;
        x_is_1_reg_2143_pp0_iter44_reg <= x_is_1_reg_2143_pp0_iter43_reg;
        x_is_1_reg_2143_pp0_iter45_reg <= x_is_1_reg_2143_pp0_iter44_reg;
        x_is_1_reg_2143_pp0_iter46_reg <= x_is_1_reg_2143_pp0_iter45_reg;
        x_is_1_reg_2143_pp0_iter47_reg <= x_is_1_reg_2143_pp0_iter46_reg;
        x_is_1_reg_2143_pp0_iter48_reg <= x_is_1_reg_2143_pp0_iter47_reg;
        x_is_1_reg_2143_pp0_iter49_reg <= x_is_1_reg_2143_pp0_iter48_reg;
        x_is_1_reg_2143_pp0_iter4_reg <= x_is_1_reg_2143_pp0_iter3_reg;
        x_is_1_reg_2143_pp0_iter50_reg <= x_is_1_reg_2143_pp0_iter49_reg;
        x_is_1_reg_2143_pp0_iter51_reg <= x_is_1_reg_2143_pp0_iter50_reg;
        x_is_1_reg_2143_pp0_iter52_reg <= x_is_1_reg_2143_pp0_iter51_reg;
        x_is_1_reg_2143_pp0_iter53_reg <= x_is_1_reg_2143_pp0_iter52_reg;
        x_is_1_reg_2143_pp0_iter54_reg <= x_is_1_reg_2143_pp0_iter53_reg;
        x_is_1_reg_2143_pp0_iter55_reg <= x_is_1_reg_2143_pp0_iter54_reg;
        x_is_1_reg_2143_pp0_iter56_reg <= x_is_1_reg_2143_pp0_iter55_reg;
        x_is_1_reg_2143_pp0_iter57_reg <= x_is_1_reg_2143_pp0_iter56_reg;
        x_is_1_reg_2143_pp0_iter58_reg <= x_is_1_reg_2143_pp0_iter57_reg;
        x_is_1_reg_2143_pp0_iter59_reg <= x_is_1_reg_2143_pp0_iter58_reg;
        x_is_1_reg_2143_pp0_iter5_reg <= x_is_1_reg_2143_pp0_iter4_reg;
        x_is_1_reg_2143_pp0_iter60_reg <= x_is_1_reg_2143_pp0_iter59_reg;
        x_is_1_reg_2143_pp0_iter61_reg <= x_is_1_reg_2143_pp0_iter60_reg;
        x_is_1_reg_2143_pp0_iter62_reg <= x_is_1_reg_2143_pp0_iter61_reg;
        x_is_1_reg_2143_pp0_iter63_reg <= x_is_1_reg_2143_pp0_iter62_reg;
        x_is_1_reg_2143_pp0_iter64_reg <= x_is_1_reg_2143_pp0_iter63_reg;
        x_is_1_reg_2143_pp0_iter65_reg <= x_is_1_reg_2143_pp0_iter64_reg;
        x_is_1_reg_2143_pp0_iter66_reg <= x_is_1_reg_2143_pp0_iter65_reg;
        x_is_1_reg_2143_pp0_iter67_reg <= x_is_1_reg_2143_pp0_iter66_reg;
        x_is_1_reg_2143_pp0_iter6_reg <= x_is_1_reg_2143_pp0_iter5_reg;
        x_is_1_reg_2143_pp0_iter7_reg <= x_is_1_reg_2143_pp0_iter6_reg;
        x_is_1_reg_2143_pp0_iter8_reg <= x_is_1_reg_2143_pp0_iter7_reg;
        x_is_1_reg_2143_pp0_iter9_reg <= x_is_1_reg_2143_pp0_iter8_reg;
        x_is_p1_reg_2149_pp0_iter10_reg <= x_is_p1_reg_2149_pp0_iter9_reg;
        x_is_p1_reg_2149_pp0_iter11_reg <= x_is_p1_reg_2149_pp0_iter10_reg;
        x_is_p1_reg_2149_pp0_iter12_reg <= x_is_p1_reg_2149_pp0_iter11_reg;
        x_is_p1_reg_2149_pp0_iter13_reg <= x_is_p1_reg_2149_pp0_iter12_reg;
        x_is_p1_reg_2149_pp0_iter14_reg <= x_is_p1_reg_2149_pp0_iter13_reg;
        x_is_p1_reg_2149_pp0_iter15_reg <= x_is_p1_reg_2149_pp0_iter14_reg;
        x_is_p1_reg_2149_pp0_iter16_reg <= x_is_p1_reg_2149_pp0_iter15_reg;
        x_is_p1_reg_2149_pp0_iter17_reg <= x_is_p1_reg_2149_pp0_iter16_reg;
        x_is_p1_reg_2149_pp0_iter18_reg <= x_is_p1_reg_2149_pp0_iter17_reg;
        x_is_p1_reg_2149_pp0_iter19_reg <= x_is_p1_reg_2149_pp0_iter18_reg;
        x_is_p1_reg_2149_pp0_iter20_reg <= x_is_p1_reg_2149_pp0_iter19_reg;
        x_is_p1_reg_2149_pp0_iter21_reg <= x_is_p1_reg_2149_pp0_iter20_reg;
        x_is_p1_reg_2149_pp0_iter22_reg <= x_is_p1_reg_2149_pp0_iter21_reg;
        x_is_p1_reg_2149_pp0_iter23_reg <= x_is_p1_reg_2149_pp0_iter22_reg;
        x_is_p1_reg_2149_pp0_iter24_reg <= x_is_p1_reg_2149_pp0_iter23_reg;
        x_is_p1_reg_2149_pp0_iter25_reg <= x_is_p1_reg_2149_pp0_iter24_reg;
        x_is_p1_reg_2149_pp0_iter26_reg <= x_is_p1_reg_2149_pp0_iter25_reg;
        x_is_p1_reg_2149_pp0_iter27_reg <= x_is_p1_reg_2149_pp0_iter26_reg;
        x_is_p1_reg_2149_pp0_iter28_reg <= x_is_p1_reg_2149_pp0_iter27_reg;
        x_is_p1_reg_2149_pp0_iter29_reg <= x_is_p1_reg_2149_pp0_iter28_reg;
        x_is_p1_reg_2149_pp0_iter2_reg <= x_is_p1_reg_2149_pp0_iter1_reg;
        x_is_p1_reg_2149_pp0_iter30_reg <= x_is_p1_reg_2149_pp0_iter29_reg;
        x_is_p1_reg_2149_pp0_iter31_reg <= x_is_p1_reg_2149_pp0_iter30_reg;
        x_is_p1_reg_2149_pp0_iter32_reg <= x_is_p1_reg_2149_pp0_iter31_reg;
        x_is_p1_reg_2149_pp0_iter33_reg <= x_is_p1_reg_2149_pp0_iter32_reg;
        x_is_p1_reg_2149_pp0_iter34_reg <= x_is_p1_reg_2149_pp0_iter33_reg;
        x_is_p1_reg_2149_pp0_iter35_reg <= x_is_p1_reg_2149_pp0_iter34_reg;
        x_is_p1_reg_2149_pp0_iter36_reg <= x_is_p1_reg_2149_pp0_iter35_reg;
        x_is_p1_reg_2149_pp0_iter37_reg <= x_is_p1_reg_2149_pp0_iter36_reg;
        x_is_p1_reg_2149_pp0_iter38_reg <= x_is_p1_reg_2149_pp0_iter37_reg;
        x_is_p1_reg_2149_pp0_iter39_reg <= x_is_p1_reg_2149_pp0_iter38_reg;
        x_is_p1_reg_2149_pp0_iter3_reg <= x_is_p1_reg_2149_pp0_iter2_reg;
        x_is_p1_reg_2149_pp0_iter40_reg <= x_is_p1_reg_2149_pp0_iter39_reg;
        x_is_p1_reg_2149_pp0_iter41_reg <= x_is_p1_reg_2149_pp0_iter40_reg;
        x_is_p1_reg_2149_pp0_iter42_reg <= x_is_p1_reg_2149_pp0_iter41_reg;
        x_is_p1_reg_2149_pp0_iter43_reg <= x_is_p1_reg_2149_pp0_iter42_reg;
        x_is_p1_reg_2149_pp0_iter44_reg <= x_is_p1_reg_2149_pp0_iter43_reg;
        x_is_p1_reg_2149_pp0_iter45_reg <= x_is_p1_reg_2149_pp0_iter44_reg;
        x_is_p1_reg_2149_pp0_iter46_reg <= x_is_p1_reg_2149_pp0_iter45_reg;
        x_is_p1_reg_2149_pp0_iter47_reg <= x_is_p1_reg_2149_pp0_iter46_reg;
        x_is_p1_reg_2149_pp0_iter48_reg <= x_is_p1_reg_2149_pp0_iter47_reg;
        x_is_p1_reg_2149_pp0_iter49_reg <= x_is_p1_reg_2149_pp0_iter48_reg;
        x_is_p1_reg_2149_pp0_iter4_reg <= x_is_p1_reg_2149_pp0_iter3_reg;
        x_is_p1_reg_2149_pp0_iter50_reg <= x_is_p1_reg_2149_pp0_iter49_reg;
        x_is_p1_reg_2149_pp0_iter51_reg <= x_is_p1_reg_2149_pp0_iter50_reg;
        x_is_p1_reg_2149_pp0_iter52_reg <= x_is_p1_reg_2149_pp0_iter51_reg;
        x_is_p1_reg_2149_pp0_iter53_reg <= x_is_p1_reg_2149_pp0_iter52_reg;
        x_is_p1_reg_2149_pp0_iter54_reg <= x_is_p1_reg_2149_pp0_iter53_reg;
        x_is_p1_reg_2149_pp0_iter55_reg <= x_is_p1_reg_2149_pp0_iter54_reg;
        x_is_p1_reg_2149_pp0_iter56_reg <= x_is_p1_reg_2149_pp0_iter55_reg;
        x_is_p1_reg_2149_pp0_iter57_reg <= x_is_p1_reg_2149_pp0_iter56_reg;
        x_is_p1_reg_2149_pp0_iter58_reg <= x_is_p1_reg_2149_pp0_iter57_reg;
        x_is_p1_reg_2149_pp0_iter59_reg <= x_is_p1_reg_2149_pp0_iter58_reg;
        x_is_p1_reg_2149_pp0_iter5_reg <= x_is_p1_reg_2149_pp0_iter4_reg;
        x_is_p1_reg_2149_pp0_iter60_reg <= x_is_p1_reg_2149_pp0_iter59_reg;
        x_is_p1_reg_2149_pp0_iter61_reg <= x_is_p1_reg_2149_pp0_iter60_reg;
        x_is_p1_reg_2149_pp0_iter62_reg <= x_is_p1_reg_2149_pp0_iter61_reg;
        x_is_p1_reg_2149_pp0_iter63_reg <= x_is_p1_reg_2149_pp0_iter62_reg;
        x_is_p1_reg_2149_pp0_iter64_reg <= x_is_p1_reg_2149_pp0_iter63_reg;
        x_is_p1_reg_2149_pp0_iter65_reg <= x_is_p1_reg_2149_pp0_iter64_reg;
        x_is_p1_reg_2149_pp0_iter66_reg <= x_is_p1_reg_2149_pp0_iter65_reg;
        x_is_p1_reg_2149_pp0_iter67_reg <= x_is_p1_reg_2149_pp0_iter66_reg;
        x_is_p1_reg_2149_pp0_iter6_reg <= x_is_p1_reg_2149_pp0_iter5_reg;
        x_is_p1_reg_2149_pp0_iter7_reg <= x_is_p1_reg_2149_pp0_iter6_reg;
        x_is_p1_reg_2149_pp0_iter8_reg <= x_is_p1_reg_2149_pp0_iter7_reg;
        x_is_p1_reg_2149_pp0_iter9_reg <= x_is_p1_reg_2149_pp0_iter8_reg;
        z2_reg_2250 <= {{sub_ln44_fu_878_p2[75:3]}};
        z2_reg_2250_pp0_iter11_reg <= z2_reg_2250;
        z2_reg_2250_pp0_iter12_reg <= z2_reg_2250_pp0_iter11_reg;
        z2_reg_2250_pp0_iter13_reg <= z2_reg_2250_pp0_iter12_reg;
        z4_reg_2319 <= {{sub_ln44_2_fu_1042_p2[101:10]}};
        zext_ln502_reg_2171_pp0_iter10_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter9_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter11_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter10_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter12_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter11_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter13_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter12_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter14_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter13_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter15_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter14_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter16_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter15_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter17_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter16_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter18_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter17_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter19_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter18_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter20_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter19_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter21_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter20_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter22_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter21_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter23_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter22_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter24_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter23_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter25_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter24_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter26_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter25_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter27_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter26_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter28_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter27_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter29_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter28_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter2_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter1_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter30_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter29_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter31_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter30_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter32_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter31_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter3_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter2_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter4_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter3_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter5_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter4_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter6_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter5_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter7_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter6_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter8_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter7_reg[5 : 0];
        zext_ln502_reg_2171_pp0_iter9_reg[5 : 0] <= zext_ln502_reg_2171_pp0_iter8_reg[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln378_1_reg_2186 <= and_ln378_1_fu_751_p2;
        and_ln378_1_reg_2186_pp0_iter1_reg <= and_ln378_1_reg_2186;
        b_exp_2_reg_2166 <= b_exp_2_fu_708_p3;
        b_exp_2_reg_2166_pp0_iter1_reg <= b_exp_2_reg_2166;
        b_frac_2_reg_2192 <= b_frac_2_fu_777_p3;
        b_frac_tilde_inverse_reg_2197 <= pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0;
        bs_sig_reg_2132 <= bs_sig_fu_626_p1;
        icmp_ln18_reg_2155 <= icmp_ln18_fu_678_p2;
        icmp_ln18_reg_2155_pp0_iter1_reg <= icmp_ln18_reg_2155;
        icmp_ln340_1_reg_2138 <= icmp_ln340_1_fu_646_p2;
        icmp_ln340_1_reg_2138_pp0_iter1_reg <= icmp_ln340_1_reg_2138;
        icmp_ln378_reg_2181 <= icmp_ln378_fu_721_p2;
        icmp_ln378_reg_2181_pp0_iter1_reg <= icmp_ln378_reg_2181;
        tmp_5_reg_2161 <= data_fu_612_p1[32'd51];
        x_is_1_reg_2143 <= x_is_1_fu_652_p2;
        x_is_1_reg_2143_pp0_iter1_reg <= x_is_1_reg_2143;
        x_is_p1_reg_2149 <= x_is_p1_fu_672_p2;
        x_is_p1_reg_2149_pp0_iter1_reg <= x_is_p1_reg_2149;
        zext_ln502_reg_2171[5 : 0] <= zext_ln502_fu_716_p1[5 : 0];
        zext_ln502_reg_2171_pp0_iter1_reg[5 : 0] <= zext_ln502_reg_2171[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter50 == 1'b1))) begin
        f_Z3_reg_2715 <= pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter69 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) 
    & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 
    == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) 
    & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 
    == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_0to68 = 1'b1;
    end else begin
        ap_idle_pp0_0to68 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to68 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2121_ce = 1'b1;
    end else begin
        grp_fu_2121_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_558_ce = 1'b1;
    end else begin
        grp_fu_558_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_562_ce = 1'b1;
    end else begin
        grp_fu_562_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_566_ce = 1'b1;
    end else begin
        grp_fu_566_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_570_ce = 1'b1;
    end else begin
        grp_fu_570_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_574_ce = 1'b1;
    end else begin
        grp_fu_574_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_579_ce = 1'b1;
    end else begin
        grp_fu_579_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_584_ce = 1'b1;
    end else begin
        grp_fu_584_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_588_ce = 1'b1;
    end else begin
        grp_fu_588_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_592_ce = 1'b1;
    end else begin
        grp_fu_592_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_596_ce = 1'b1;
    end else begin
        grp_fu_596_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_600_ce = 1'b1;
    end else begin
        grp_fu_600_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_604_ce = 1'b1;
    end else begin
        grp_fu_604_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_608_ce = 1'b1;
    end else begin
        grp_fu_608_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_824_ce = 1'b1;
    end else begin
        grp_fu_824_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter60 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Z4_fu_1705_p1 = m_diff_fu_1671_p2[34:0];

assign add_ln209_1_fu_1457_p2 = (zext_ln194_1_fu_1434_p1 + zext_ln194_2_fu_1437_p1);

assign add_ln209_2_fu_1483_p2 = (zext_ln209_fu_1480_p1 + add_ln209_reg_2562);

assign add_ln209_3_fu_1463_p2 = (zext_ln194_3_fu_1440_p1 + zext_ln194_4_fu_1443_p1);

assign add_ln209_4_fu_1469_p2 = (zext_ln194_5_fu_1446_p1 + zext_ln194_6_fu_1449_p1);

assign add_ln209_5_fu_1491_p2 = (zext_ln209_1_fu_1488_p1 + add_ln209_3_reg_2572);

assign add_ln209_fu_1452_p2 = (zext_ln194_fu_1431_p1 + log_sum_reg_2507);

assign add_ln265_fu_1786_p2 = (exp_Z4_m_1_reg_2709_pp0_iter53_reg + zext_ln265_1_fu_1783_p1);

assign add_ln280_fu_1845_p2 = (exp_Z2P_m_1_reg_2745_pp0_iter59_reg + zext_ln280_2_fu_1842_p1);

assign add_ln44_1_fu_948_p2 = (zext_ln44_5_fu_940_p1 + zext_ln44_6_fu_944_p1);

assign add_ln44_2_fu_1016_p2 = (zext_ln44_10_fu_1008_p1 + zext_ln44_11_fu_1012_p1);

assign add_ln44_3_fu_1103_p2 = (zext_ln44_16_fu_1095_p1 + zext_ln44_17_fu_1099_p1);

assign add_ln44_4_fu_1185_p2 = (zext_ln44_21_fu_1177_p1 + zext_ln44_22_fu_1181_p1);

assign add_ln44_5_fu_1267_p2 = (zext_ln44_26_fu_1259_p1 + zext_ln44_27_fu_1263_p1);

assign add_ln44_6_fu_1349_p2 = (zext_ln44_31_fu_1341_p1 + zext_ln44_32_fu_1345_p1);

assign add_ln44_fu_870_p2 = (zext_ln44_fu_866_p1 + select_ln42_reg_2240);

assign add_ln525_1_fu_1563_p2 = ($signed(add_ln525_reg_2618) + $signed(sext_ln525_1_fu_1560_p1));

assign add_ln525_fu_1554_p2 = ($signed(shl_ln2_fu_1544_p3) + $signed(sext_ln525_fu_1551_p1));

assign add_ln563_1_fu_1635_p2 = (tmp_9_cast_fu_1610_p4 + 13'd1);

assign add_ln616_1_fu_1916_p2 = (shl_ln5_fu_1906_p3 + zext_ln616_2_fu_1913_p1);

assign add_ln616_fu_1901_p2 = (exp_Z1_reg_2782_pp0_iter65_reg + 58'd16);

assign and_ln378_1_fu_751_p2 = (icmp_ln378_1_fu_733_p2 & and_ln378_fu_745_p2);

assign and_ln378_fu_745_p2 = (xor_ln340_fu_727_p2 & icmp_ln378_2_fu_739_p2);

assign and_ln628_fu_2087_p2 = (icmp_ln628_reg_2829 & and_ln378_1_reg_2186_pp0_iter68_reg);

assign and_ln645_1_fu_2108_p2 = (and_ln645_fu_2103_p2 & and_ln378_1_reg_2186_pp0_iter68_reg);

assign and_ln645_fu_2103_p2 = (xor_ln628_fu_2098_p2 & icmp_ln645_reg_2835);

assign and_ln_fu_1850_p5 = {{{{Z2_reg_2671_pp0_iter60_reg}, {1'd0}}, {tmp_22_reg_2751_pp0_iter60_reg}}, {2'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((and_ln645_1_fu_2108_p2[0:0] == 1'b1) ? 64'd0 : select_ln628_fu_2091_p3);

assign b_exp_1_fu_702_p2 = ($signed(zext_ln486_fu_630_p1) + $signed(12'd3074));

assign b_exp_2_fu_708_p3 = ((tmp_5_fu_684_p3[0:0] == 1'b1) ? b_exp_1_fu_702_p2 : b_exp_fu_634_p2);

assign b_exp_fu_634_p2 = ($signed(zext_ln486_fu_630_p1) + $signed(12'd3073));

assign b_frac_1_fu_766_p3 = {{1'd1}, {bs_sig_reg_2132}};

assign b_frac_2_fu_777_p3 = ((tmp_5_reg_2161[0:0] == 1'b1) ? zext_ln485_fu_773_p1 : b_frac_fu_757_p4);

assign b_frac_fu_757_p4 = {{{{1'd1}, {bs_sig_reg_2132}}}, {1'd0}};

assign bitcast_ln497_fu_2063_p1 = t_fu_2053_p4;

assign bs_exp_fu_616_p4 = {{data_fu_612_p1[62:52]}};

assign bs_sig_fu_626_p1 = data_fu_612_p1[51:0];

assign data_fu_612_p1 = base_r;

assign eZ_1_fu_992_p4 = {{{{13'd4096}, {sub_ln44_1_reg_2282}}}, {1'd0}};

assign eZ_2_fu_1080_p3 = {{8'd128}, {zext_ln44_15_fu_1077_p1}};

assign eZ_3_fu_1163_p3 = {{23'd4194304}, {tmp_7_reg_2356}};

assign eZ_4_fu_1245_p3 = {{28'd134217728}, {tmp_11_reg_2393}};

assign eZ_5_fu_1327_p3 = {{33'd4294967296}, {tmp_14_reg_2430}};

assign eZ_fu_925_p3 = {{5'd16}, {zext_ln44_4_fu_922_p1}};

assign exp_Z1P_m_1_l_fu_1867_p2 = (zext_ln280_1_fu_1864_p1 + zext_ln280_fu_1860_p1);

assign exp_Z2P_m_1_fu_1795_p2 = (zext_ln265_fu_1791_p1 + zext_ln255_fu_1780_p1);

assign exp_Z2_m_1_fu_1811_p4 = {{{Z2_reg_2671_pp0_iter54_reg}, {1'd0}}, {tmp_22_reg_2751}};

assign exp_Z3_m_1_fu_1749_p4 = {{{Z3_reg_2678_pp0_iter50_reg}, {9'd0}}, {f_Z3_reg_2715}};

assign exp_Z4_m_1_fu_1743_p2 = (zext_ln250_fu_1737_p1 + zext_ln250_1_fu_1740_p1);

assign grp_fu_2121_p1 = 31'd23637;

assign grp_fu_558_p0 = zext_ln522_fu_1475_p1;

assign grp_fu_558_p1 = zext_ln522_fu_1475_p1;

assign grp_fu_562_p0 = grp_fu_562_p00;

assign grp_fu_562_p00 = exp_Z2_m_1_fu_1811_p4;

assign grp_fu_562_p1 = grp_fu_562_p10;

assign grp_fu_562_p10 = exp_Z2P_m_1_reg_2745;

assign grp_fu_566_p0 = grp_fu_566_p00;

assign grp_fu_566_p00 = exp_Z1P_m_1_reg_2787;

assign grp_fu_566_p1 = grp_fu_566_p10;

assign grp_fu_566_p10 = exp_Z1_hi_reg_2792;

assign grp_fu_570_p1 = grp_fu_570_p10;

assign grp_fu_570_p10 = b_frac_tilde_inverse_reg_2197;

assign grp_fu_574_p1 = 90'd418981761686000620659953;

assign grp_fu_584_p0 = grp_fu_584_p00;

assign grp_fu_584_p00 = exp_Z3_m_1_fu_1749_p4;

assign grp_fu_584_p1 = grp_fu_584_p10;

assign grp_fu_584_p10 = exp_Z4_m_1_reg_2709;

assign grp_fu_588_p0 = grp_fu_588_p00;

assign grp_fu_588_p00 = z2_reg_2250;

assign grp_fu_588_p1 = grp_fu_588_p10;

assign grp_fu_588_p10 = a_1_reg_2256;

assign grp_fu_592_p0 = grp_fu_592_p00;

assign grp_fu_592_p00 = tmp_14_reg_2430;

assign grp_fu_592_p1 = grp_fu_592_p10;

assign grp_fu_592_p10 = tmp_16_reg_2441;

assign grp_fu_596_p0 = grp_fu_596_p00;

assign grp_fu_596_p00 = tmp_11_reg_2393;

assign grp_fu_596_p1 = grp_fu_596_p10;

assign grp_fu_596_p10 = tmp_13_reg_2404;

assign grp_fu_600_p0 = grp_fu_600_p00;

assign grp_fu_600_p00 = z3_fu_985_p3;

assign grp_fu_600_p1 = grp_fu_600_p10;

assign grp_fu_600_p10 = a_2_reg_2288;

assign grp_fu_604_p0 = grp_fu_604_p00;

assign grp_fu_604_p00 = tmp_7_reg_2356;

assign grp_fu_604_p1 = grp_fu_604_p10;

assign grp_fu_604_p10 = tmp_10_reg_2367;

assign grp_fu_608_p0 = grp_fu_608_p00;

assign grp_fu_608_p00 = z4_reg_2319;

assign grp_fu_608_p1 = grp_fu_608_p10;

assign grp_fu_608_p10 = tmp_s_reg_2330;

assign grp_fu_824_p0 = grp_fu_824_p00;

assign grp_fu_824_p00 = z1_fu_810_p3;

assign grp_fu_824_p1 = grp_fu_824_p10;

assign grp_fu_824_p10 = a_reg_2214;

assign icmp_ln18_fu_678_p2 = ((bs_exp_fu_616_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln340_1_fu_646_p2 = ((bs_sig_fu_626_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln340_fu_640_p2 = ((b_exp_fu_634_p2 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln378_1_fu_733_p2 = ((bs_exp_fu_616_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln378_2_fu_739_p2 = ((bs_exp_fu_616_p4 != 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln378_fu_721_p2 = ((bs_exp_fu_616_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln563_fu_1629_p2 = ((trunc_ln563_fu_1626_p1 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln628_fu_2006_p2 = (($signed(tmp_25_fu_1996_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln645_fu_2012_p2 = (($signed(r_exp_2_fu_1990_p3) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign index0_fu_692_p4 = {{data_fu_612_p1[51:46]}};

assign log_sum_1_fu_1499_p2 = (zext_ln209_2_fu_1496_p1 + add_ln209_2_reg_2588);

assign m_diff_fu_1671_p2 = (trunc_ln2_reg_2634_pp0_iter46_reg - trunc_ln574_1_reg_2661);

assign or_ln378_1_fu_1952_p2 = (x_is_NaN_fu_1935_p2 | x_is_1_reg_2143_pp0_iter67_reg);

assign or_ln378_2_fu_1965_p2 = (x_is_1_reg_2143_pp0_iter67_reg | icmp_ln18_reg_2155_pp0_iter67_reg);

assign or_ln378_3_fu_2067_p2 = (or_ln378_2_fu_1965_p2 | icmp_ln378_reg_2181_pp0_iter67_reg);

assign or_ln378_fu_1940_p2 = (x_is_p1_reg_2149_pp0_iter67_reg | x_is_NaN_fu_1935_p2);

assign out_exp_fu_2047_p2 = (trunc_ln657_fu_2043_p1 + 11'd1023);

assign out_sig_fu_2036_p3 = ((tmp_24_reg_2823[0:0] == 1'b1) ? tmp_fu_2018_p4 : tmp_1_fu_2027_p4);

assign pow_reduce_anonymous_namespace_log0_lut_table_array_address0 = zext_ln502_reg_2171_pp0_iter32_reg;

assign pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0 = zext_ln502_fu_716_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0 = zext_ln46_2_fu_1371_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_address0 = zext_ln46_3_fu_1375_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_address0 = zext_ln46_4_fu_1379_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_address0 = zext_ln46_5_fu_1383_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_address0 = zext_ln46_6_fu_1387_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0 = zext_ln46_fu_1363_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0 = zext_ln46_1_fu_1367_p1;

assign pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0 = zext_ln611_fu_1838_p1;

assign pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0 = zext_ln273_fu_1776_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0 = zext_ln254_fu_1733_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1 = zext_ln249_fu_1719_p1;

assign r_exp_1_fu_1985_p2 = ($signed(r_exp_reg_2649_pp0_iter67_reg) + $signed(13'd8191));

assign r_exp_2_fu_1990_p3 = ((tmp_24_reg_2823[0:0] == 1'b1) ? r_exp_reg_2649_pp0_iter67_reg : r_exp_1_fu_1985_p2);

assign r_exp_fu_1649_p3 = ((tmp_20_fu_1619_p3[0:0] == 1'b1) ? select_ln563_fu_1641_p3 : tmp_9_cast_fu_1610_p4);

assign select_ln378_1_fu_1957_p3 = ((or_ln378_fu_1940_p2[0:0] == 1'b1) ? select_ln378_fu_1945_p3 : 64'd4607182418800017408);

assign select_ln378_2_fu_1969_p3 = ((or_ln378_1_fu_1952_p2[0:0] == 1'b1) ? select_ln378_1_fu_1957_p3 : 64'd9218868437227405312);

assign select_ln378_3_fu_1977_p3 = ((or_ln378_2_fu_1965_p2[0:0] == 1'b1) ? select_ln378_2_fu_1969_p3 : 64'd0);

assign select_ln378_4_fu_2072_p3 = ((or_ln378_3_fu_2067_p2[0:0] == 1'b1) ? select_ln378_3_fu_1977_p3 : bitcast_ln497_fu_2063_p1);

assign select_ln378_fu_1945_p3 = ((x_is_p1_reg_2149_pp0_iter67_reg[0:0] == 1'b1) ? 64'd4607182418800017408 : 64'd9223372036854775807);

assign select_ln42_fu_852_p3 = ((tmp_6_reg_2225_pp0_iter8_reg[0:0] == 1'b1) ? tmp_3_fu_839_p4 : zext_ln42_fu_848_p1);

assign select_ln563_fu_1641_p3 = ((icmp_ln563_fu_1629_p2[0:0] == 1'b1) ? tmp_9_cast_fu_1610_p4 : add_ln563_1_fu_1635_p2);

assign select_ln628_fu_2091_p3 = ((and_ln628_fu_2087_p2[0:0] == 1'b1) ? select_ln629_fu_2080_p3 : select_ln378_4_reg_2840);

assign select_ln629_fu_2080_p3 = ((tmp_19_reg_2628_pp0_iter68_reg[0:0] == 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign sext_ln525_1_fu_1560_p1 = $signed(trunc_ln522_1_reg_2613);

assign sext_ln525_fu_1551_p1 = $signed(log_sum_1_reg_2603);

assign shl_ln1_fu_1514_p3 = {{tmp_17_reg_2547_pp0_iter37_reg}, {45'd0}};

assign shl_ln2_fu_1544_p3 = {{Elog2_reg_2598}, {30'd0}};

assign shl_ln44_10_fu_1334_p3 = {{tmp_15_reg_2436}, {64'd0}};

assign shl_ln44_11_fu_1391_p3 = {{mul_ln44_6_reg_2497}, {26'd0}};

assign shl_ln44_1_fu_933_p3 = {{tmp_4_reg_2262_pp0_iter13_reg}, {14'd0}};

assign shl_ln44_2_fu_954_p3 = {{mul_ln44_1_reg_2277}, {1'd0}};

assign shl_ln44_3_fu_1281_p3 = {{mul_ln44_5_reg_2425}, {21'd0}};

assign shl_ln44_4_fu_1001_p3 = {{trunc_ln39_1_reg_2294}, {25'd0}};

assign shl_ln44_5_fu_1031_p3 = {{mul_ln44_2_reg_2314}, {6'd0}};

assign shl_ln44_6_fu_1088_p3 = {{tmp_9_reg_2325}, {34'd0}};

assign shl_ln44_7_fu_1117_p3 = {{mul_ln44_3_reg_2351}, {11'd0}};

assign shl_ln44_8_fu_1170_p3 = {{tmp_8_reg_2362}, {44'd0}};

assign shl_ln44_9_fu_1199_p3 = {{mul_ln44_4_reg_2388}, {16'd0}};

assign shl_ln44_s_fu_1252_p3 = {{tmp_12_reg_2399}, {54'd0}};

assign shl_ln4_fu_1599_p3 = {{tmp_19_reg_2628_pp0_iter41_reg}, {18'd131072}};

assign shl_ln5_fu_1906_p3 = {{add_ln616_reg_2807}, {49'd0}};

assign shl_ln_fu_859_p3 = {{trunc_ln39_reg_2220_pp0_iter9_reg}, {25'd0}};

assign sub_ln44_1_fu_965_p2 = (add_ln44_1_fu_948_p2 - zext_ln44_9_fu_961_p1);

assign sub_ln44_2_fu_1042_p2 = (add_ln44_2_reg_2299_pp0_iter17_reg - zext_ln44_14_fu_1038_p1);

assign sub_ln44_3_fu_1128_p2 = (add_ln44_3_reg_2336_pp0_iter21_reg - zext_ln44_20_fu_1124_p1);

assign sub_ln44_4_fu_1210_p2 = (add_ln44_4_reg_2373_pp0_iter25_reg - zext_ln44_25_fu_1206_p1);

assign sub_ln44_5_fu_1292_p2 = (add_ln44_5_reg_2410_pp0_iter29_reg - zext_ln44_30_fu_1288_p1);

assign sub_ln44_6_fu_1402_p2 = (add_ln44_6_reg_2447_pp0_iter33_reg - zext_ln44_35_fu_1398_p1);

assign sub_ln44_fu_878_p2 = (add_ln44_fu_870_p2 - zext_ln44_3_fu_875_p1);

assign sub_ln522_fu_1528_p2 = (zext_ln522_1_fu_1521_p1 - zext_ln522_2_fu_1525_p1);

assign t_fu_2053_p4 = {{{{1'd0}, {out_exp_fu_2047_p2}}}, {out_sig_fu_2036_p3}};

assign tmp_1_fu_2027_p4 = {{add_ln616_1_reg_2817[104:53]}};

assign tmp_20_fu_1619_p3 = grp_fu_2121_p3[32'd30];

assign tmp_25_fu_1996_p4 = {{r_exp_2_fu_1990_p3[12:10]}};

assign tmp_2_fu_658_p3 = data_fu_612_p1[32'd63];

assign tmp_3_fu_839_p4 = {{{{5'd16}, {mul_ln516_reg_2207_pp0_iter8_reg}}}, {17'd0}};

assign tmp_5_fu_684_p3 = data_fu_612_p1[32'd51];

assign tmp_9_cast_fu_1610_p4 = {{grp_fu_2121_p3[30:18]}};

assign tmp_fu_2018_p4 = {{add_ln616_1_reg_2817[105:54]}};

assign trunc_ln39_1_fu_981_p1 = sub_ln44_1_fu_965_p2[75:0];

assign trunc_ln39_fu_798_p1 = grp_fu_570_p2[49:0];

assign trunc_ln563_fu_1626_p1 = grp_fu_2121_p3[17:0];

assign trunc_ln657_fu_2043_p1 = r_exp_2_fu_1990_p3[10:0];

assign x_is_1_fu_652_p2 = (icmp_ln340_fu_640_p2 & icmp_ln340_1_fu_646_p2);

assign x_is_NaN_fu_1935_p2 = (xor_ln18_fu_1930_p2 & icmp_ln18_reg_2155_pp0_iter67_reg);

assign x_is_p1_fu_672_p2 = (xor_ln341_fu_666_p2 & x_is_1_fu_652_p2);

assign xor_ln18_fu_1930_p2 = (icmp_ln340_1_reg_2138_pp0_iter67_reg ^ 1'd1);

assign xor_ln340_fu_727_p2 = (x_is_1_fu_652_p2 ^ 1'd1);

assign xor_ln341_fu_666_p2 = (tmp_2_fu_658_p3 ^ 1'd1);

assign xor_ln628_fu_2098_p2 = (icmp_ln628_reg_2829 ^ 1'd1);

assign z1_fu_810_p3 = {{mul_ln516_reg_2207}, {17'd0}};

assign z3_fu_985_p3 = {{sub_ln44_1_reg_2282}, {1'd0}};

assign zext_ln194_1_fu_1434_p1 = logn_1_reg_2517;

assign zext_ln194_2_fu_1437_p1 = logn_2_reg_2522;

assign zext_ln194_3_fu_1440_p1 = logn_3_reg_2527;

assign zext_ln194_4_fu_1443_p1 = logn_4_reg_2532;

assign zext_ln194_5_fu_1446_p1 = logn_5_reg_2537;

assign zext_ln194_6_fu_1449_p1 = logn_6_reg_2542;

assign zext_ln194_fu_1431_p1 = logn_reg_2512;

assign zext_ln209_1_fu_1488_p1 = add_ln209_4_reg_2577;

assign zext_ln209_2_fu_1496_p1 = add_ln209_5_reg_2593;

assign zext_ln209_fu_1480_p1 = add_ln209_1_reg_2567;

assign zext_ln249_fu_1719_p1 = Z4_ind_reg_2689;

assign zext_ln250_1_fu_1740_p1 = f_Z4_reg_2699;

assign zext_ln250_fu_1737_p1 = Z4_reg_2684_pp0_iter49_reg;

assign zext_ln254_fu_1733_p1 = Z3_reg_2678_pp0_iter48_reg;

assign zext_ln255_fu_1780_p1 = exp_Z3_m_1_reg_2720_pp0_iter53_reg;

assign zext_ln265_1_fu_1783_p1 = tmp_21_reg_2735;

assign zext_ln265_fu_1791_p1 = add_ln265_fu_1786_p2;

assign zext_ln273_fu_1776_p1 = Z2_reg_2671_pp0_iter52_reg;

assign zext_ln280_1_fu_1864_p1 = add_ln280_reg_2777;

assign zext_ln280_2_fu_1842_p1 = tmp_23_reg_2767;

assign zext_ln280_fu_1860_p1 = and_ln_fu_1850_p5;

assign zext_ln42_cast_fu_830_p4 = {{{{5'd16}, {mul_ln516_reg_2207_pp0_iter8_reg}}}, {16'd0}};

assign zext_ln42_fu_848_p1 = zext_ln42_cast_fu_830_p4;

assign zext_ln44_10_fu_1008_p1 = shl_ln44_4_fu_1001_p3;

assign zext_ln44_11_fu_1012_p1 = eZ_1_fu_992_p4;

assign zext_ln44_14_fu_1038_p1 = shl_ln44_5_fu_1031_p3;

assign zext_ln44_15_fu_1077_p1 = z4_reg_2319;

assign zext_ln44_16_fu_1095_p1 = shl_ln44_6_fu_1088_p3;

assign zext_ln44_17_fu_1099_p1 = eZ_2_fu_1080_p3;

assign zext_ln44_20_fu_1124_p1 = shl_ln44_7_fu_1117_p3;

assign zext_ln44_21_fu_1177_p1 = shl_ln44_8_fu_1170_p3;

assign zext_ln44_22_fu_1181_p1 = eZ_3_fu_1163_p3;

assign zext_ln44_25_fu_1206_p1 = shl_ln44_9_fu_1199_p3;

assign zext_ln44_26_fu_1259_p1 = shl_ln44_s_fu_1252_p3;

assign zext_ln44_27_fu_1263_p1 = eZ_4_fu_1245_p3;

assign zext_ln44_30_fu_1288_p1 = shl_ln44_3_fu_1281_p3;

assign zext_ln44_31_fu_1341_p1 = shl_ln44_10_fu_1334_p3;

assign zext_ln44_32_fu_1345_p1 = eZ_5_fu_1327_p3;

assign zext_ln44_35_fu_1398_p1 = shl_ln44_11_fu_1391_p3;

assign zext_ln44_3_fu_875_p1 = mul_ln44_reg_2245;

assign zext_ln44_4_fu_922_p1 = z2_reg_2250_pp0_iter13_reg;

assign zext_ln44_5_fu_940_p1 = shl_ln44_1_fu_933_p3;

assign zext_ln44_6_fu_944_p1 = eZ_fu_925_p3;

assign zext_ln44_9_fu_961_p1 = shl_ln44_2_fu_954_p3;

assign zext_ln44_fu_866_p1 = shl_ln_fu_859_p3;

assign zext_ln46_1_fu_1367_p1 = a_1_reg_2256_pp0_iter32_reg;

assign zext_ln46_2_fu_1371_p1 = a_2_reg_2288_pp0_iter32_reg;

assign zext_ln46_3_fu_1375_p1 = tmp_s_reg_2330_pp0_iter32_reg;

assign zext_ln46_4_fu_1379_p1 = tmp_10_reg_2367_pp0_iter32_reg;

assign zext_ln46_5_fu_1383_p1 = tmp_13_reg_2404_pp0_iter32_reg;

assign zext_ln46_6_fu_1387_p1 = tmp_16_reg_2441_pp0_iter32_reg;

assign zext_ln46_fu_1363_p1 = a_reg_2214_pp0_iter32_reg;

assign zext_ln485_fu_773_p1 = b_frac_1_fu_766_p3;

assign zext_ln486_fu_630_p1 = bs_exp_fu_616_p4;

assign zext_ln502_fu_716_p1 = index0_fu_692_p4;

assign zext_ln522_1_fu_1521_p1 = shl_ln1_fu_1514_p3;

assign zext_ln522_2_fu_1525_p1 = lshr_ln_reg_2608;

assign zext_ln522_fu_1475_p1 = tmp_18_reg_2552;

assign zext_ln611_fu_1838_p1 = m_diff_hi_reg_2666_pp0_iter59_reg;

assign zext_ln616_2_fu_1913_p1 = mul_ln616_reg_2812;

always @ (posedge ap_clk) begin
    zext_ln502_reg_2171[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter15_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter16_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter17_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter18_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter19_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter20_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter21_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter22_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter23_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter24_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter25_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter26_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter27_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter28_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter29_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter30_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter31_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2171_pp0_iter32_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    select_ln42_reg_2240[15:0] <= 16'b0000000000000000;
    select_ln42_reg_2240[73:71] <= 3'b000;
    add_ln44_2_reg_2299[0] <= 1'b0;
    add_ln44_2_reg_2299_pp0_iter16_reg[0] <= 1'b0;
    add_ln44_2_reg_2299_pp0_iter17_reg[0] <= 1'b0;
    exp_Z3_m_1_reg_2720[34:26] <= 9'b000000000;
    exp_Z3_m_1_reg_2720_pp0_iter52_reg[34:26] <= 9'b000000000;
    exp_Z3_m_1_reg_2720_pp0_iter53_reg[34:26] <= 9'b000000000;
    select_ln378_4_reg_2840[63] <= 1'b0;
end

endmodule //ImageTransform_pow_generic_double_s
