$date
	Wed Nov 13 17:48:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tb $end
$var wire 1 ! carry $end
$var wire 32 " adder_data [31:0] $end
$var reg 32 # operand_a [31:0] $end
$var reg 32 $ operand_b [31:0] $end
$scope module inst_adder $end
$var wire 32 % operand_a [31:0] $end
$var wire 32 & operand_b [31:0] $end
$var wire 1 ' not_b $end
$var wire 1 ! carry $end
$var wire 32 ( adder_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 (
1'
b10 &
b1 %
b10 $
b1 #
b11 "
0!
$end
#10000
