<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="instrumentation_wrapper" language="c" vlnv="xilinx.com:hls:instrumentation_wrapper:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="-std=c++14 -I /scratch/hannayan/finn_instr_wrap_test/finn/deps/finn-hlslib -I /scratch/hannayan/finn_instr_wrap_test/finn/custom_hls" profileType="none" interrupt="true" hwControlProtocol="ap_ctrl_none" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
    <ports>
      <port name="FINNIX" mode="write_only" dataWidth="392" portType="stream"/>
      <port name="FINNOX" mode="read_only" dataWidth="8" portType="stream"/>
      <port name="S_AXI_CTRL" mode="slave" range="0x58" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="finnix" addressQualifier="4" id="0" port="FINNIX" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;ap_uint&lt;392>, 0>&amp;" origName="finnix" origUse="variable"/>
      <arg name="finnox" addressQualifier="4" id="1" port="FINNOX" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;ap_uint&lt;8>, 0>&amp;" origName="finnox" origUse="variable"/>
      <arg name="cfg" addressQualifier="0" id="2" port="S_AXI_CTRL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="status" addressQualifier="0" id="3" port="S_AXI_CTRL" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="latency" addressQualifier="0" id="4" port="S_AXI_CTRL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="interval" addressQualifier="0" id="5" port="S_AXI_CTRL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="checksum" addressQualifier="0" id="6" port="S_AXI_CTRL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x8" type="void*"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
  <profile>
    <RTLDesignHierarchy>
      <TopModule>
        <ModuleName>instrumentation_wrapper</ModuleName>
        <InstancesList>
          <Instance>
            <InstName>entry_proc_U0</InstName>
            <ModuleName>entry_proc</ModuleName>
            <ID>120</ID>
          </Instance>
          <Instance>
            <InstName>move_ap_uint_8_U0</InstName>
            <ModuleName>move_ap_uint_8_s</ModuleName>
            <ID>127</ID>
          </Instance>
          <Instance>
            <InstName>instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_U0</InstName>
            <ModuleName>instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s</ModuleName>
            <ID>135</ID>
          </Instance>
          <Instance>
            <InstName>move_ap_uint_392_U0</InstName>
            <ModuleName>move_ap_uint_392_s</ModuleName>
            <ID>172</ID>
          </Instance>
        </InstancesList>
      </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
      <Module>
        <Name>entry_proc</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.3</TargetClockPeriod>
            <ClockUncertainty>0.89</ClockUncertainty>
            <EstimatedClockPeriod>0.846</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>2</FF>
            <LUT>6</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cfg</name>
            <Object>cfg</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cfg_c_din</name>
            <Object>cfg_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cfg_c_num_data_valid</name>
            <Object>cfg_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cfg_c_fifo_cap</name>
            <Object>cfg_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cfg_c_full_n</name>
            <Object>cfg_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cfg_c_write</name>
            <Object>cfg_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>move_ap_uint_8_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.3</TargetClockPeriod>
            <ClockUncertainty>0.89</ClockUncertainty>
            <EstimatedClockPeriod>0.79</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineType>yes(flp)</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>2</FF>
            <LUT>8</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>move&lt;ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>move&lt;ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>move&lt;ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>move&lt;ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>move&lt;ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>move&lt;ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>move&lt;ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnox_TDATA</name>
            <Object>finnox</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnox_TVALID</name>
            <Object>finnox</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnox_TREADY</name>
            <Object>finnox</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnox0_din</name>
            <Object>finnox0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnox0_num_data_valid</name>
            <Object>finnox0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnox0_fifo_cap</name>
            <Object>finnox0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnox0_full_n</name>
            <Object>finnox0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnox0_write</name>
            <Object>finnox0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.3</TargetClockPeriod>
            <ClockUncertainty>0.89</ClockUncertainty>
            <EstimatedClockPeriod>2.351</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>2</Best-caseLatency>
            <Average-caseLatency>2</Average-caseLatency>
            <Worst-caseLatency>2</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.600 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.600 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>6.600 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineType>yes(flp)</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>847</FF>
            <LUT>1601</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>instrument&lt;34u, 16u, 1u, 1u, ap_uint&lt;392>, ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>instrument&lt;34u, 16u, 1u, 1u, ap_uint&lt;392>, ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>instrument&lt;34u, 16u, 1u, 1u, ap_uint&lt;392>, ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>instrument&lt;34u, 16u, 1u, 1u, ap_uint&lt;392>, ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>instrument&lt;34u, 16u, 1u, 1u, ap_uint&lt;392>, ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>instrument&lt;34u, 16u, 1u, 1u, ap_uint&lt;392>, ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>instrument&lt;34u, 16u, 1u, 1u, ap_uint&lt;392>, ap_uint&lt;8> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cfg_dout</name>
            <Object>cfg</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cfg_num_data_valid</name>
            <Object>cfg</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cfg_fifo_cap</name>
            <Object>cfg</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cfg_empty_n</name>
            <Object>cfg</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cfg_read</name>
            <Object>cfg</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>status_i</name>
            <Object>status</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>status_o</name>
            <Object>status</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>status_o_ap_vld</name>
            <Object>status</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>latency</name>
            <Object>latency</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>latency_ap_vld</name>
            <Object>latency</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>interval</name>
            <Object>interval</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>interval_ap_vld</name>
            <Object>interval</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>checksum</name>
            <Object>checksum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>checksum_ap_vld</name>
            <Object>checksum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix0_din</name>
            <Object>finnix0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>392</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix0_num_data_valid</name>
            <Object>finnix0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix0_fifo_cap</name>
            <Object>finnix0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix0_full_n</name>
            <Object>finnix0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix0_write</name>
            <Object>finnix0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnox0_dout</name>
            <Object>finnox0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnox0_num_data_valid</name>
            <Object>finnox0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnox0_fifo_cap</name>
            <Object>finnox0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnox0_empty_n</name>
            <Object>finnox0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnox0_read</name>
            <Object>finnox0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>move_ap_uint_392_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.3</TargetClockPeriod>
            <ClockUncertainty>0.89</ClockUncertainty>
            <EstimatedClockPeriod>0.864</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>1</Average-caseLatency>
            <Worst-caseLatency>1</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.300 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.300 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.300 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineType>yes(flp)</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>4</FF>
            <LUT>12</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>move&lt;ap_uint&lt;392> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>move&lt;ap_uint&lt;392> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>move&lt;ap_uint&lt;392> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>move&lt;ap_uint&lt;392> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>move&lt;ap_uint&lt;392> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>move&lt;ap_uint&lt;392> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>move&lt;ap_uint&lt;392> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix0_dout</name>
            <Object>finnix0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>392</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix0_num_data_valid</name>
            <Object>finnix0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix0_fifo_cap</name>
            <Object>finnix0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix0_empty_n</name>
            <Object>finnix0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix0_read</name>
            <Object>finnix0</Object>
            <Type>pointer</Type>
            <Scope>global</Scope>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix_TREADY</name>
            <Object>finnix</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix_TDATA</name>
            <Object>finnix</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>392</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix_TVALID</name>
            <Object>finnix</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>instrumentation_wrapper</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.3</TargetClockPeriod>
            <ClockUncertainty>0.89</ClockUncertainty>
            <EstimatedClockPeriod>2.351</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>3</Worst-caseLatency>
            <Best-caseRealTimeLatency>9.900 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>9.900 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>9.900 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>1654</FF>
            <LUT>2227</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>instrumentation_wrapper</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst_n</name>
            <Object>instrumentation_wrapper</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>finnix_TDATA</name>
            <Object>finnix</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>392</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>finnix_TVALID</name>
            <Object>finnix</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>finnix_TREADY</name>
            <Object>finnix</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>finnox_TDATA</name>
            <Object>finnox</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>finnox_TVALID</name>
            <Object>finnox</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>finnox_TREADY</name>
            <Object>finnox</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
    </ModuleInformation>
    <FIFOInformation>
      <FIFOInst>
        <Name>finnox0_U</Name>
        <ParentInst/>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>finnix0_U</Name>
        <ParentInst/>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
    </FIFOInformation>
  </profile>
</root>
