// Generated by CIRCT unknown git version
module control_unit(	// file.cleaned.mlir:2:3
  input  [3:0] operand,	// file.cleaned.mlir:2:30
  output [1:0] SEL,	// file.cleaned.mlir:2:49
               SL	// file.cleaned.mlir:2:63
);

  wire _GEN;	// file.cleaned.mlir:32:11
  wire _GEN_0;	// file.cleaned.mlir:27:11
  wire _GEN_1;	// file.cleaned.mlir:22:11
  wire _GEN_2;	// file.cleaned.mlir:18:11
  assign _GEN_2 = operand[3] & operand[1] | ~(operand[3]) & operand[2] & operand[0];	// file.cleaned.mlir:11:10, :12:10, :13:10, :14:10, :15:11, :16:11, :17:11, :18:11
  assign _GEN_1 =
    operand[2] & (operand[3] | operand[1]) | ~(operand[3]) & operand[1] & operand[0];	// file.cleaned.mlir:11:10, :12:10, :14:10, :15:11, :16:11, :19:11, :20:11, :21:11, :22:11
  assign _GEN_0 = ~(operand[1]) & (operand[3] | operand[2] & ~(operand[0]));	// file.cleaned.mlir:11:10, :12:10, :15:11, :16:11, :23:11, :24:11, :25:11, :26:11, :27:11
  assign _GEN = operand[1] & ~(operand[0]) | operand[3] & (operand[1] | ~(operand[2]));	// file.cleaned.mlir:11:10, :12:10, :15:11, :16:11, :24:11, :28:11, :29:11, :30:11, :31:11, :32:11
  assign SEL = {_GEN_2, 1'h0} | {1'h0, _GEN_1};	// file.cleaned.mlir:4:14, :5:10, :6:10, :7:10, :18:11, :22:11, :33:5
  assign SL = {_GEN_0, 1'h0} | {1'h0, _GEN};	// file.cleaned.mlir:4:14, :8:10, :9:10, :10:10, :27:11, :32:11, :33:5
endmodule

