// Seed: 1645890135
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_2.id_6 = 0;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7 = id_6;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1
    , id_3
);
  wire id_4;
  assign id_4 = id_0;
  logic id_5[-1 'b0 : -1];
  ;
  logic id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 (
    output wor id_0,
    output wire id_1,
    input wor id_2,
    input tri1 id_3,
    input wire id_4,
    output tri id_5,
    output supply1 id_6,
    output wire id_7,
    input wor id_8,
    input wire id_9,
    output wire id_10,
    input tri1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    output wand id_14,
    input tri id_15,
    output logic id_16,
    output wire id_17,
    input tri0 id_18,
    output supply1 id_19,
    output wand id_20
);
  wire id_22;
  ;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
  wire id_23;
  initial begin : LABEL_0
    if (1) id_16 <= ~id_3;
  end
endmodule
