TimeQuest Timing Analyzer report for DE1_system
Mon May 28 00:44:46 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'led_serializer:ul0|state.S0'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'led_serializer:ul0|state.S0'
 15. Slow Model Recovery: 'CLOCK_50'
 16. Slow Model Removal: 'CLOCK_50'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'led_serializer:ul0|state.S0'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'led_serializer:ul0|state.S0'
 32. Fast Model Hold: 'CLOCK_50'
 33. Fast Model Hold: 'led_serializer:ul0|state.S0'
 34. Fast Model Recovery: 'CLOCK_50'
 35. Fast Model Removal: 'CLOCK_50'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'led_serializer:ul0|state.S0'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Progagation Delay
 50. Minimum Progagation Delay
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; DE1_system                                       ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                   ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; Clock Name                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                         ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; CLOCK_50                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                    ;
; led_serializer:ul0|state.S0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { led_serializer:ul0|state.S0 } ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 182.95 MHz ; 182.95 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow Model Setup Summary                             ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -4.466 ; -1242.317     ;
; led_serializer:ul0|state.S0 ; -2.242 ; -2.242        ;
+-----------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Hold Summary                              ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -2.177 ; -41.906       ;
; led_serializer:ul0|state.S0 ; 2.263  ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.731 ; -19.415       ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.163 ; 0.000         ;
+----------+-------+---------------+


+------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -1.627 ; -1015.308     ;
; led_serializer:ul0|state.S0 ; 0.500  ; 0.000         ;
+-----------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.466 ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_address[5]                                                                    ; bram_tdp:u10|b_dout[6]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.500      ;
; -4.423 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.475      ;
; -4.409 ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_address[5]                                                                    ; bram_tdp:u10|b_dout[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.443      ;
; -4.388 ; led_serializer:ul0|num[0]                                                                                                       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 5.419      ;
; -4.384 ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_address[5]                                                                    ; bram_tdp:u10|b_dout[7]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.418      ;
; -4.379 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.431      ;
; -4.377 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.429      ;
; -4.368 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ; led_serializer:ul0|color[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.343      ;
; -4.368 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ; led_serializer:ul0|color[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.343      ;
; -4.368 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ; led_serializer:ul0|color[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.343      ;
; -4.368 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; led_serializer:ul0|color[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.343      ;
; -4.368 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ; led_serializer:ul0|color[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.343      ;
; -4.368 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; led_serializer:ul0|color[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.343      ;
; -4.368 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; led_serializer:ul0|color[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.343      ;
; -4.368 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; led_serializer:ul0|color[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.343      ;
; -4.368 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; led_serializer:ul0|color[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.343      ;
; -4.368 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; led_serializer:ul0|color[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.343      ;
; -4.304 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_data[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 5.339      ;
; -4.275 ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_address[5]                                                                    ; bram_tdp:u10|b_dout[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 5.310      ;
; -4.266 ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_address[5]                                                                    ; bram_tdp:u10|b_dout[2]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.300      ;
; -4.263 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[4]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.315      ;
; -4.245 ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_address[5]                                                                    ; bram_tdp:u10|b_dout[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 5.280      ;
; -4.244 ; led_serializer:ul0|num[0]                                                                                                       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 5.275      ;
; -4.244 ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_write                                                                         ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.088      ; 5.297      ;
; -4.232 ; led_serializer:ul0|num[0]                                                                                                       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 5.260      ;
; -4.219 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[4]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.271      ;
; -4.217 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[4]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.269      ;
; -4.213 ; led_serializer:ul0|num[0]                                                                                                       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 5.244      ;
; -4.203 ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_address[4]                                                                    ; bram_tdp:u10|b_dout[6]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.237      ;
; -4.200 ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_write                                                                         ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.088      ; 5.253      ;
; -4.198 ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_write                                                                         ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.088      ; 5.251      ;
; -4.191 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg7                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.243      ;
; -4.175 ; led_serializer:ul0|num[0]                                                                                                       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 5.203      ;
; -4.172 ; led_serializer:ul0|num[1]                                                                                                       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 5.205      ;
; -4.158 ; led_serializer:ul0|num[0]                                                                                                       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg9 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.065      ; 5.188      ;
; -4.158 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_read_op                                                                       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.210      ;
; -4.153 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ; led_serializer:ul0|color[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.128      ;
; -4.153 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ; led_serializer:ul0|color[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.128      ;
; -4.153 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ; led_serializer:ul0|color[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.128      ;
; -4.153 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; led_serializer:ul0|color[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.128      ;
; -4.153 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ; led_serializer:ul0|color[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.128      ;
; -4.153 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; led_serializer:ul0|color[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.128      ;
; -4.153 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; led_serializer:ul0|color[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.128      ;
; -4.153 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; led_serializer:ul0|color[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.128      ;
; -4.153 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; led_serializer:ul0|color[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.128      ;
; -4.153 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; led_serializer:ul0|color[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.128      ;
; -4.148 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[3]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.200      ;
; -4.148 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[6]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.200      ;
; -4.146 ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_address[4]                                                                    ; bram_tdp:u10|b_dout[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.180      ;
; -4.144 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[4]                                                                 ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_data[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 5.179      ;
; -4.139 ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|tx_busy                                                                   ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.191      ;
; -4.136 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[5]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.188      ;
; -4.130 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_write_op                                                                      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.182      ;
; -4.128 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ; led_serializer:ul0|color[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.103      ;
; -4.128 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ; led_serializer:ul0|color[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.103      ;
; -4.128 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ; led_serializer:ul0|color[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.103      ;
; -4.128 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; led_serializer:ul0|color[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.103      ;
; -4.128 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ; led_serializer:ul0|color[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.103      ;
; -4.128 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; led_serializer:ul0|color[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.103      ;
; -4.128 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; led_serializer:ul0|color[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.103      ;
; -4.128 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; led_serializer:ul0|color[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.103      ;
; -4.128 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; led_serializer:ul0|color[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.103      ;
; -4.128 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; led_serializer:ul0|color[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.103      ;
; -4.124 ; led_serializer:ul0|num[0]                                                                                                       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 5.155      ;
; -4.123 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 5.178      ;
; -4.123 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[0]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.175      ;
; -4.121 ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_address[4]                                                                    ; bram_tdp:u10|b_dout[7]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.155      ;
; -4.114 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 5.169      ;
; -4.114 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_read_op                                                                       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.166      ;
; -4.112 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_read_op                                                                       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.164      ;
; -4.104 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[3]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.156      ;
; -4.104 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[6]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.156      ;
; -4.102 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg6                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.154      ;
; -4.102 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[3]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.154      ;
; -4.102 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[6]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.154      ;
; -4.095 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ; led_serializer:ul0|color[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.072      ;
; -4.095 ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|tx_busy                                                                   ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.147      ;
; -4.095 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ; led_serializer:ul0|color[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.072      ;
; -4.095 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ; led_serializer:ul0|color[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.072      ;
; -4.095 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ; led_serializer:ul0|color[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.072      ;
; -4.095 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ; led_serializer:ul0|color[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.072      ;
; -4.095 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ; led_serializer:ul0|color[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.072      ;
; -4.095 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ; led_serializer:ul0|color[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.072      ;
; -4.095 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ; led_serializer:ul0|color[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.072      ;
; -4.095 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ; led_serializer:ul0|color[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.072      ;
; -4.095 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; led_serializer:ul0|color[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.072      ;
; -4.093 ; led_serializer:ul0|num[0]                                                                                                       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 5.121      ;
; -4.093 ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|tx_busy                                                                   ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.145      ;
; -4.092 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[5]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.144      ;
; -4.090 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[5]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.142      ;
; -4.086 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_data[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.120      ;
; -4.086 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 5.141      ;
; -4.086 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_data[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.120      ;
; -4.086 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_data[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.120      ;
; -4.086 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_data[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.120      ;
; -4.086 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_data[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.120      ;
; -4.086 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_data[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.120      ;
; -4.086 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_write_op                                                                      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.138      ;
; -4.084 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_write_op                                                                      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.136      ;
; -4.083 ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_byte_count[7]                                                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg2                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 5.135      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'led_serializer:ul0|state.S0'                                                                                                      ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                 ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; -2.242 ; led_serializer:ul0|state.S5 ; led_serializer:ul0|done ; CLOCK_50     ; led_serializer:ul0|state.S0 ; 1.000        ; -1.419     ; 0.844      ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -2.177 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|state.S1                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 1.007      ;
; -1.677 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|state.S1                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 1.007      ;
; -1.318 ; led_serializer:ul0|done                                            ; reset                                                              ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.136      ; 0.084      ;
; -1.260 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[19]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 1.926      ;
; -1.260 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[16]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 1.926      ;
; -1.260 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[18]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 1.926      ;
; -1.240 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[5]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 1.944      ;
; -1.110 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[8]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 2.074      ;
; -1.110 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[7]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 2.074      ;
; -1.110 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[6]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 2.074      ;
; -1.110 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[10]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 2.074      ;
; -1.110 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[11]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 2.074      ;
; -1.110 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[2]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 2.074      ;
; -1.110 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[5]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 2.074      ;
; -1.110 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[3]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 2.074      ;
; -1.110 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[4]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 2.074      ;
; -1.110 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[9]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 2.074      ;
; -1.110 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[1]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 2.074      ;
; -1.110 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[0]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.668      ; 2.074      ;
; -1.040 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[15]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.145      ;
; -1.040 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[11]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.145      ;
; -1.040 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[12]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.145      ;
; -1.040 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[14]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.145      ;
; -1.040 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[9]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.145      ;
; -1.040 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[13]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.145      ;
; -1.040 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[8]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.145      ;
; -1.040 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[10]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.669      ; 2.145      ;
; -0.960 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[17]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.221      ;
; -0.960 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[21]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.221      ;
; -0.960 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[23]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.221      ;
; -0.960 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[6]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.221      ;
; -0.960 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[4]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.221      ;
; -0.960 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[7]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.221      ;
; -0.960 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[20]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.221      ;
; -0.960 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[22]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.221      ;
; -0.960 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[2]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.221      ;
; -0.960 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[0]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.221      ;
; -0.960 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[1]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.221      ;
; -0.960 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[3]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.665      ; 2.221      ;
; -0.760 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[19]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 1.926      ;
; -0.760 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[16]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 1.926      ;
; -0.760 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[18]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 1.926      ;
; -0.740 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[5]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 1.944      ;
; -0.610 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[8]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 2.074      ;
; -0.610 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[7]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 2.074      ;
; -0.610 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[6]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 2.074      ;
; -0.610 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[10]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 2.074      ;
; -0.610 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[11]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 2.074      ;
; -0.610 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[2]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 2.074      ;
; -0.610 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[5]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 2.074      ;
; -0.610 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[3]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 2.074      ;
; -0.610 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[4]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 2.074      ;
; -0.610 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[9]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 2.074      ;
; -0.610 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[1]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 2.074      ;
; -0.610 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[0]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.668      ; 2.074      ;
; -0.540 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[15]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.145      ;
; -0.540 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[11]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.145      ;
; -0.540 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[12]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.145      ;
; -0.540 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[14]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.145      ;
; -0.540 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[9]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.145      ;
; -0.540 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[13]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.145      ;
; -0.540 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[8]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.145      ;
; -0.540 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[10]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.669      ; 2.145      ;
; -0.460 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[17]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.221      ;
; -0.460 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[21]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.221      ;
; -0.460 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[23]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.221      ;
; -0.460 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[6]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.221      ;
; -0.460 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[4]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.221      ;
; -0.460 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[7]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.221      ;
; -0.460 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[20]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.221      ;
; -0.460 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[22]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.221      ;
; -0.460 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[2]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.221      ;
; -0.460 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[0]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.221      ;
; -0.460 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[1]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.221      ;
; -0.460 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[3]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.665      ; 2.221      ;
; -0.231 ; led_serializer:ul0|done                                            ; ledr                                                               ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.138      ; 1.173      ;
; 0.391  ; led_serializer:ul0|state.S4                                        ; led_serializer:ul0|state.S4                                        ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; led_serializer:ul0|num[0]                                          ; led_serializer:ul0|num[0]                                          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[3]   ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[3]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0] ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[2]   ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[2]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[1]   ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[1]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[0]   ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[0]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2] ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1] ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_sm.001            ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_sm.001            ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_read_op          ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_read_op          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|rx_busy      ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|rx_busy      ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|count16[2]   ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|count16[2]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|count16[1]   ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|count16[1]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|count16[0]   ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|count16[0]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_read             ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_read             ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_parser:uart_parser1|main_sm.1100         ; uart2bus_top:comb_53|uart_parser:uart_parser1|main_sm.1100         ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_parser:uart_parser1|main_sm.0100         ; uart2bus_top:comb_53|uart_parser:uart_parser1|main_sm.0100         ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_parser:uart_parser1|main_sm.0010         ; uart2bus_top:comb_53|uart_parser:uart_parser1|main_sm.0010         ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_write            ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_write            ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ledr                                                               ; ledr                                                               ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|data_buf[8]  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|data_buf[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_data[7]           ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_data[7]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'led_serializer:ul0|state.S0'                                                                                                      ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                 ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; 2.263 ; led_serializer:ul0|state.S5 ; led_serializer:ul0|done ; CLOCK_50     ; led_serializer:ul0|state.S0 ; 0.000        ; -1.419     ; 0.844      ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                         ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.731 ; reset     ; led_serializer:ul0|num[15]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[14]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[13]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.731 ; reset     ; led_serializer:ul0|num[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 1.766      ;
; -0.683 ; reset     ; led_serializer:ul0|index[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.719      ;
; -0.683 ; reset     ; led_serializer:ul0|index[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.719      ;
; -0.683 ; reset     ; led_serializer:ul0|index[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.719      ;
; -0.683 ; reset     ; led_serializer:ul0|index[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.719      ;
; -0.683 ; reset     ; led_serializer:ul0|index[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.719      ;
; -0.683 ; reset     ; led_serializer:ul0|index[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.719      ;
; -0.683 ; reset     ; led_serializer:ul0|index[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.719      ;
; -0.468 ; reset     ; led_serializer:ul0|state.S0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.505      ;
; -0.468 ; reset     ; led_serializer:ul0|state.S3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.505      ;
; -0.468 ; reset     ; led_serializer:ul0|state.S1  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.505      ;
; -0.468 ; reset     ; led_serializer:ul0|state.S2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.505      ;
; -0.468 ; reset     ; led_serializer:ul0|state.S3P ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.505      ;
; -0.468 ; reset     ; led_serializer:ul0|state.S4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.505      ;
; -0.468 ; reset     ; led_serializer:ul0|num[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.505      ;
; -0.393 ; reset     ; led_serializer:ul0|state.S5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 1.712      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                         ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 1.163 ; reset     ; led_serializer:ul0|state.S5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.283      ; 1.712      ;
; 1.238 ; reset     ; led_serializer:ul0|state.S0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.505      ;
; 1.238 ; reset     ; led_serializer:ul0|state.S3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.505      ;
; 1.238 ; reset     ; led_serializer:ul0|state.S1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.505      ;
; 1.238 ; reset     ; led_serializer:ul0|state.S2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.505      ;
; 1.238 ; reset     ; led_serializer:ul0|state.S3P ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.505      ;
; 1.238 ; reset     ; led_serializer:ul0|state.S4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.505      ;
; 1.238 ; reset     ; led_serializer:ul0|num[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.505      ;
; 1.453 ; reset     ; led_serializer:ul0|index[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.719      ;
; 1.453 ; reset     ; led_serializer:ul0|index[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.719      ;
; 1.453 ; reset     ; led_serializer:ul0|index[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.719      ;
; 1.453 ; reset     ; led_serializer:ul0|index[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.719      ;
; 1.453 ; reset     ; led_serializer:ul0|index[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.719      ;
; 1.453 ; reset     ; led_serializer:ul0|index[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.719      ;
; 1.453 ; reset     ; led_serializer:ul0|index[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.719      ;
; 1.501 ; reset     ; led_serializer:ul0|num[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
; 1.501 ; reset     ; led_serializer:ul0|num[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.766      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'led_serializer:ul0|state.S0'                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                  ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; led_serializer:ul0|done ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; led_serializer:ul0|done ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Fall       ; ul0|WideOr2~0|combout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Fall       ; ul0|WideOr2~0|combout   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; ul0|WideOr2~0|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; ul0|WideOr2~0|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Fall       ; ul0|done|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Fall       ; ul0|done|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; ul0|state.S0|regout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; ul0|state.S0|regout     ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.749  ; 4.749  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.749  ; 4.749  ; Rise       ; CLOCK_50        ;
; RXB       ; CLOCK_50   ; 4.708  ; 4.708  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.038 ; -0.038 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.038 ; -0.038 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.078 ; -0.078 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.066 ; -0.066 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -4.519 ; -4.519 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -4.519 ; -4.519 ; Rise       ; CLOCK_50        ;
; RXB       ; CLOCK_50   ; -4.478 ; -4.478 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.704  ; 0.704  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.513  ; 0.513  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.575  ; 0.575  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.704  ; 0.704  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port   ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-------------+-----------------------------+--------+--------+------------+-----------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                    ;
;  GPIO_0[35] ; CLOCK_50                    ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                    ;
; LEDG[*]     ; CLOCK_50                    ; 5.784  ; 5.784  ; Rise       ; CLOCK_50                    ;
;  LEDG[0]    ; CLOCK_50                    ; 5.784  ; 5.784  ; Rise       ; CLOCK_50                    ;
; LEDR[*]     ; CLOCK_50                    ; 7.712  ; 7.712  ; Rise       ; CLOCK_50                    ;
;  LEDR[3]    ; CLOCK_50                    ; 7.712  ; 7.712  ; Rise       ; CLOCK_50                    ;
; TXB         ; CLOCK_50                    ; 7.901  ; 7.901  ; Rise       ; CLOCK_50                    ;
; LEDG[*]     ; CLOCK_50                    ; 5.784  ; 5.784  ; Fall       ; CLOCK_50                    ;
;  LEDG[0]    ; CLOCK_50                    ; 5.784  ; 5.784  ; Fall       ; CLOCK_50                    ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 6.286  ; 6.286  ; Rise       ; led_serializer:ul0|state.S0 ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 6.286  ; 6.286  ; Rise       ; led_serializer:ul0|state.S0 ;
+-------------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 7.919 ; 7.919 ; Rise       ; CLOCK_50                    ;
;  GPIO_0[35] ; CLOCK_50                    ; 7.919 ; 7.919 ; Rise       ; CLOCK_50                    ;
; LEDG[*]     ; CLOCK_50                    ; 5.784 ; 5.784 ; Rise       ; CLOCK_50                    ;
;  LEDG[0]    ; CLOCK_50                    ; 5.784 ; 5.784 ; Rise       ; CLOCK_50                    ;
; LEDR[*]     ; CLOCK_50                    ; 7.712 ; 7.712 ; Rise       ; CLOCK_50                    ;
;  LEDR[3]    ; CLOCK_50                    ; 7.712 ; 7.712 ; Rise       ; CLOCK_50                    ;
; TXB         ; CLOCK_50                    ; 7.901 ; 7.901 ; Rise       ; CLOCK_50                    ;
; LEDG[*]     ; CLOCK_50                    ; 5.784 ; 5.784 ; Fall       ; CLOCK_50                    ;
;  LEDG[0]    ; CLOCK_50                    ; 5.784 ; 5.784 ; Fall       ; CLOCK_50                    ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 6.286 ; 6.286 ; Rise       ; led_serializer:ul0|state.S0 ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 6.286 ; 6.286 ; Rise       ; led_serializer:ul0|state.S0 ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 8.325 ; 8.325 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 8.325 ; 8.325 ;    ;
+------------+-------------+----+-------+-------+----+


+------------------------------------------------------+
; Fast Model Setup Summary                             ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -2.043 ; -378.248      ;
; led_serializer:ul0|state.S0 ; -0.727 ; -0.727        ;
+-----------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Hold Summary                              ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -1.578 ; -40.960       ;
; led_serializer:ul0|state.S0 ; 1.327  ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.082 ; -0.082        ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.679 ; 0.000         ;
+----------+-------+---------------+


+------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -1.627 ; -1015.308     ;
; led_serializer:ul0|state.S0 ; 0.500  ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -2.043 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ; led_serializer:ul0|color[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.010      ;
; -2.043 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ; led_serializer:ul0|color[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.010      ;
; -2.043 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ; led_serializer:ul0|color[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.010      ;
; -2.043 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; led_serializer:ul0|color[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.010      ;
; -2.043 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ; led_serializer:ul0|color[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.010      ;
; -2.043 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; led_serializer:ul0|color[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.010      ;
; -2.043 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; led_serializer:ul0|color[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.010      ;
; -2.043 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; led_serializer:ul0|color[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.010      ;
; -2.043 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; led_serializer:ul0|color[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.010      ;
; -2.043 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; led_serializer:ul0|color[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.010      ;
; -1.992 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ; led_serializer:ul0|color[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.959      ;
; -1.992 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ; led_serializer:ul0|color[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.959      ;
; -1.992 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ; led_serializer:ul0|color[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.959      ;
; -1.992 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; led_serializer:ul0|color[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.959      ;
; -1.992 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ; led_serializer:ul0|color[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.959      ;
; -1.992 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; led_serializer:ul0|color[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.959      ;
; -1.992 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; led_serializer:ul0|color[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.959      ;
; -1.992 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; led_serializer:ul0|color[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.959      ;
; -1.992 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; led_serializer:ul0|color[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.959      ;
; -1.992 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; led_serializer:ul0|color[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.959      ;
; -1.974 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ; led_serializer:ul0|color[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.941      ;
; -1.974 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ; led_serializer:ul0|color[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.941      ;
; -1.974 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ; led_serializer:ul0|color[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.941      ;
; -1.974 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; led_serializer:ul0|color[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.941      ;
; -1.974 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ; led_serializer:ul0|color[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.941      ;
; -1.974 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; led_serializer:ul0|color[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.941      ;
; -1.974 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; led_serializer:ul0|color[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.941      ;
; -1.974 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; led_serializer:ul0|color[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.941      ;
; -1.974 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; led_serializer:ul0|color[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.941      ;
; -1.974 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; led_serializer:ul0|color[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.941      ;
; -1.925 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ; led_serializer:ul0|color[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.893      ;
; -1.925 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ; led_serializer:ul0|color[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.893      ;
; -1.925 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ; led_serializer:ul0|color[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.893      ;
; -1.925 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ; led_serializer:ul0|color[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.893      ;
; -1.925 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ; led_serializer:ul0|color[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.893      ;
; -1.925 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ; led_serializer:ul0|color[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.893      ;
; -1.925 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ; led_serializer:ul0|color[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.893      ;
; -1.925 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ; led_serializer:ul0|color[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.893      ;
; -1.925 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ; led_serializer:ul0|color[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.893      ;
; -1.925 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; led_serializer:ul0|color[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.893      ;
; -1.913 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ; led_serializer:ul0|color[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.881      ;
; -1.913 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ; led_serializer:ul0|color[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.881      ;
; -1.913 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ; led_serializer:ul0|color[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.881      ;
; -1.913 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ; led_serializer:ul0|color[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.881      ;
; -1.913 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ; led_serializer:ul0|color[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.881      ;
; -1.913 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ; led_serializer:ul0|color[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.881      ;
; -1.913 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ; led_serializer:ul0|color[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.881      ;
; -1.913 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ; led_serializer:ul0|color[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.881      ;
; -1.913 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ; led_serializer:ul0|color[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.881      ;
; -1.913 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; led_serializer:ul0|color[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.881      ;
; -1.908 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ; led_serializer:ul0|color[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.878      ;
; -1.908 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ; led_serializer:ul0|color[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.878      ;
; -1.908 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ; led_serializer:ul0|color[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.878      ;
; -1.908 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; led_serializer:ul0|color[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.878      ;
; -1.908 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ; led_serializer:ul0|color[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.878      ;
; -1.908 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; led_serializer:ul0|color[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.878      ;
; -1.908 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; led_serializer:ul0|color[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.878      ;
; -1.908 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; led_serializer:ul0|color[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.878      ;
; -1.908 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; led_serializer:ul0|color[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.878      ;
; -1.908 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; led_serializer:ul0|color[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.878      ;
; -1.841 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ; led_serializer:ul0|color[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.809      ;
; -1.841 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ; led_serializer:ul0|color[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.809      ;
; -1.841 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ; led_serializer:ul0|color[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.809      ;
; -1.841 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ; led_serializer:ul0|color[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.809      ;
; -1.841 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ; led_serializer:ul0|color[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.809      ;
; -1.841 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ; led_serializer:ul0|color[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.809      ;
; -1.841 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ; led_serializer:ul0|color[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.809      ;
; -1.841 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ; led_serializer:ul0|color[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.809      ;
; -1.841 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ; led_serializer:ul0|color[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.809      ;
; -1.841 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; led_serializer:ul0|color[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.809      ;
; -1.837 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ; led_serializer:ul0|color[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.805      ;
; -1.837 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ; led_serializer:ul0|color[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.805      ;
; -1.837 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ; led_serializer:ul0|color[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.805      ;
; -1.837 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ; led_serializer:ul0|color[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.805      ;
; -1.837 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ; led_serializer:ul0|color[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.805      ;
; -1.837 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ; led_serializer:ul0|color[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.805      ;
; -1.837 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ; led_serializer:ul0|color[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.805      ;
; -1.837 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ; led_serializer:ul0|color[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.805      ;
; -1.837 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ; led_serializer:ul0|color[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.805      ;
; -1.837 ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; led_serializer:ul0|color[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.805      ;
; -1.766 ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg0 ; led_serializer:ul0|color[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.726      ;
; -1.766 ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg1 ; led_serializer:ul0|color[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.726      ;
; -1.766 ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg2 ; led_serializer:ul0|color[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.726      ;
; -1.766 ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg3 ; led_serializer:ul0|color[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.726      ;
; -1.766 ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg4 ; led_serializer:ul0|color[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.726      ;
; -1.766 ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg5 ; led_serializer:ul0|color[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.726      ;
; -1.766 ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg6 ; led_serializer:ul0|color[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.726      ;
; -1.766 ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg7 ; led_serializer:ul0|color[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.726      ;
; -1.766 ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg8 ; led_serializer:ul0|color[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.726      ;
; -1.766 ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~porta_address_reg9 ; led_serializer:ul0|color[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.726      ;
; -1.674 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ; led_serializer:ul0|color[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.638      ;
; -1.674 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ; led_serializer:ul0|color[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.638      ;
; -1.674 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ; led_serializer:ul0|color[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.638      ;
; -1.674 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ; led_serializer:ul0|color[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.638      ;
; -1.674 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ; led_serializer:ul0|color[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.638      ;
; -1.674 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ; led_serializer:ul0|color[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.638      ;
; -1.674 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ; led_serializer:ul0|color[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.638      ;
; -1.674 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ; led_serializer:ul0|color[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.638      ;
; -1.674 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ; led_serializer:ul0|color[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.638      ;
; -1.674 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ; led_serializer:ul0|color[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.638      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'led_serializer:ul0|state.S0'                                                                                                      ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                 ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; -0.727 ; led_serializer:ul0|state.S5 ; led_serializer:ul0|done ; CLOCK_50     ; led_serializer:ul0|state.S0 ; 1.000        ; -0.909     ; 0.418      ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.578 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|state.S1                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 0.513      ;
; -1.213 ; led_serializer:ul0|done                                            ; reset                                                              ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.103      ; 0.042      ;
; -1.128 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[19]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 0.964      ;
; -1.128 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[16]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 0.964      ;
; -1.128 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[18]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 0.964      ;
; -1.117 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[5]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 0.974      ;
; -1.078 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|state.S1                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 0.513      ;
; -1.065 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[8]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 1.026      ;
; -1.065 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[7]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 1.026      ;
; -1.065 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[6]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 1.026      ;
; -1.065 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[10]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 1.026      ;
; -1.065 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[11]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 1.026      ;
; -1.065 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[2]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 1.026      ;
; -1.065 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[5]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 1.026      ;
; -1.065 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[3]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 1.026      ;
; -1.065 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[4]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 1.026      ;
; -1.065 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[9]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 1.026      ;
; -1.065 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[1]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 1.026      ;
; -1.065 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[0]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.798      ; 1.026      ;
; -1.031 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[15]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.061      ;
; -1.031 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[11]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.061      ;
; -1.031 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[12]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.061      ;
; -1.031 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[14]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.061      ;
; -1.031 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[9]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.061      ;
; -1.031 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[13]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.061      ;
; -1.031 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[8]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.061      ;
; -1.031 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[10]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.061      ;
; -0.992 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[17]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.096      ;
; -0.992 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[21]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.096      ;
; -0.992 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[23]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.096      ;
; -0.992 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[6]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.096      ;
; -0.992 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[4]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.096      ;
; -0.992 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[7]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.096      ;
; -0.992 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[20]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.096      ;
; -0.992 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[22]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.096      ;
; -0.992 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[2]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.096      ;
; -0.992 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[0]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.096      ;
; -0.992 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[1]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.096      ;
; -0.992 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[3]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.096      ;
; -0.736 ; led_serializer:ul0|done                                            ; ledr                                                               ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.105      ; 0.521      ;
; -0.628 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[19]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 0.964      ;
; -0.628 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[16]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 0.964      ;
; -0.628 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[18]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 0.964      ;
; -0.617 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[5]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 0.974      ;
; -0.565 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[8]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 1.026      ;
; -0.565 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[7]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 1.026      ;
; -0.565 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[6]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 1.026      ;
; -0.565 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[10]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 1.026      ;
; -0.565 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[11]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 1.026      ;
; -0.565 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[2]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 1.026      ;
; -0.565 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[5]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 1.026      ;
; -0.565 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[3]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 1.026      ;
; -0.565 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[4]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 1.026      ;
; -0.565 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[9]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 1.026      ;
; -0.565 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[1]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 1.026      ;
; -0.565 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|cycle[0]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.798      ; 1.026      ;
; -0.531 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[15]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.061      ;
; -0.531 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[11]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.061      ;
; -0.531 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[12]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.061      ;
; -0.531 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[14]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.061      ;
; -0.531 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[9]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.061      ;
; -0.531 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[13]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.061      ;
; -0.531 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[8]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.061      ;
; -0.531 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[10]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.061      ;
; -0.492 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[17]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.096      ;
; -0.492 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[21]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.096      ;
; -0.492 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[23]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.096      ;
; -0.492 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[6]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.096      ;
; -0.492 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[4]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.096      ;
; -0.492 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[7]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.096      ;
; -0.492 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[20]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.096      ;
; -0.492 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[22]                                       ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.096      ;
; -0.492 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[2]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.096      ;
; -0.492 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[0]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.096      ;
; -0.492 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[1]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.096      ;
; -0.492 ; led_serializer:ul0|state.S0                                        ; led_serializer:ul0|color[3]                                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.096      ;
; 0.215  ; led_serializer:ul0|state.S4                                        ; led_serializer:ul0|state.S4                                        ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; led_serializer:ul0|num[0]                                          ; led_serializer:ul0|num[0]                                          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[3]   ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[3]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0] ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[2]   ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[2]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[1]   ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[1]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[0]   ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|count16[0]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2] ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1] ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_sm.001            ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_sm.001            ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_read_op          ; uart2bus_top:comb_53|uart_parser:uart_parser1|bin_read_op          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|rx_busy      ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|rx_busy      ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|count16[2]   ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|count16[2]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|count16[1]   ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|count16[1]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|count16[0]   ; uart2bus_top:comb_53|uart_top:uart1|uart_rx:uart_rx_1|count16[0]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_read             ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_read             ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_parser:uart_parser1|main_sm.1100         ; uart2bus_top:comb_53|uart_parser:uart_parser1|main_sm.1100         ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_parser:uart_parser1|main_sm.0100         ; uart2bus_top:comb_53|uart_parser:uart_parser1|main_sm.0100         ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_parser:uart_parser1|main_sm.0010         ; uart2bus_top:comb_53|uart_parser:uart_parser1|main_sm.0010         ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_write            ; uart2bus_top:comb_53|uart_parser:uart_parser1|int_write            ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ledr                                                               ; ledr                                                               ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|data_buf[8]  ; uart2bus_top:comb_53|uart_top:uart1|uart_tx:uart_tx_1|data_buf[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_data[7]           ; uart2bus_top:comb_53|uart_parser:uart_parser1|tx_data[7]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'led_serializer:ul0|state.S0'                                                                                                      ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                 ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; 1.327 ; led_serializer:ul0|state.S5 ; led_serializer:ul0|done ; CLOCK_50     ; led_serializer:ul0|state.S0 ; 0.000        ; -0.909     ; 0.418      ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                         ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.082 ; reset     ; led_serializer:ul0|state.S5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.194     ; 0.920      ;
; 0.087  ; reset     ; led_serializer:ul0|num[15]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[14]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[13]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.087  ; reset     ; led_serializer:ul0|num[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 0.944      ;
; 0.109  ; reset     ; led_serializer:ul0|index[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; reset     ; led_serializer:ul0|index[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; reset     ; led_serializer:ul0|index[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; reset     ; led_serializer:ul0|index[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; reset     ; led_serializer:ul0|index[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; reset     ; led_serializer:ul0|index[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; reset     ; led_serializer:ul0|index[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.923      ;
; 0.201  ; reset     ; led_serializer:ul0|state.S0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 0.832      ;
; 0.201  ; reset     ; led_serializer:ul0|state.S3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 0.832      ;
; 0.201  ; reset     ; led_serializer:ul0|state.S1  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 0.832      ;
; 0.201  ; reset     ; led_serializer:ul0|state.S2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 0.832      ;
; 0.201  ; reset     ; led_serializer:ul0|state.S3P ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 0.832      ;
; 0.201  ; reset     ; led_serializer:ul0|state.S4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 0.832      ;
; 0.201  ; reset     ; led_serializer:ul0|num[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 0.832      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                         ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.679 ; reset     ; led_serializer:ul0|state.S0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.832      ;
; 0.679 ; reset     ; led_serializer:ul0|state.S3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.832      ;
; 0.679 ; reset     ; led_serializer:ul0|state.S1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.832      ;
; 0.679 ; reset     ; led_serializer:ul0|state.S2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.832      ;
; 0.679 ; reset     ; led_serializer:ul0|state.S3P ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.832      ;
; 0.679 ; reset     ; led_serializer:ul0|state.S4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.832      ;
; 0.679 ; reset     ; led_serializer:ul0|num[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.832      ;
; 0.771 ; reset     ; led_serializer:ul0|index[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; reset     ; led_serializer:ul0|index[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; reset     ; led_serializer:ul0|index[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; reset     ; led_serializer:ul0|index[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; reset     ; led_serializer:ul0|index[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; reset     ; led_serializer:ul0|index[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; reset     ; led_serializer:ul0|index[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.793 ; reset     ; led_serializer:ul0|num[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.793 ; reset     ; led_serializer:ul0|num[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.944      ;
; 0.962 ; reset     ; led_serializer:ul0|state.S5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.194     ; 0.920      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'led_serializer:ul0|state.S0'                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                  ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; led_serializer:ul0|done ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; led_serializer:ul0|done ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Fall       ; ul0|WideOr2~0|combout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Fall       ; ul0|WideOr2~0|combout   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; ul0|WideOr2~0|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; ul0|WideOr2~0|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Fall       ; ul0|done|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Fall       ; ul0|done|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; ul0|state.S0|regout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; ul0|state.S0|regout     ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 2.424  ; 2.424  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 2.424  ; 2.424  ; Rise       ; CLOCK_50        ;
; RXB       ; CLOCK_50   ; 2.425  ; 2.425  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.462 ; -0.462 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.462 ; -0.462 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.500 ; -0.500 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.491 ; -0.491 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.304 ; -2.304 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.304 ; -2.304 ; Rise       ; CLOCK_50        ;
; RXB       ; CLOCK_50   ; -2.305 ; -2.305 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.782  ; 0.782  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.719  ; 0.719  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.718  ; 0.718  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.782  ; 0.782  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 5.343 ; 5.343 ; Rise       ; CLOCK_50                    ;
;  GPIO_0[35] ; CLOCK_50                    ; 5.343 ; 5.343 ; Rise       ; CLOCK_50                    ;
; LEDG[*]     ; CLOCK_50                    ; 3.053 ; 3.053 ; Rise       ; CLOCK_50                    ;
;  LEDG[0]    ; CLOCK_50                    ; 3.053 ; 3.053 ; Rise       ; CLOCK_50                    ;
; LEDR[*]     ; CLOCK_50                    ; 4.405 ; 4.405 ; Rise       ; CLOCK_50                    ;
;  LEDR[3]    ; CLOCK_50                    ; 4.405 ; 4.405 ; Rise       ; CLOCK_50                    ;
; TXB         ; CLOCK_50                    ; 4.514 ; 4.514 ; Rise       ; CLOCK_50                    ;
; LEDG[*]     ; CLOCK_50                    ; 3.053 ; 3.053 ; Fall       ; CLOCK_50                    ;
;  LEDG[0]    ; CLOCK_50                    ; 3.053 ; 3.053 ; Fall       ; CLOCK_50                    ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 3.097 ; 3.097 ; Rise       ; led_serializer:ul0|state.S0 ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 3.097 ; 3.097 ; Rise       ; led_serializer:ul0|state.S0 ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 4.404 ; 4.404 ; Rise       ; CLOCK_50                    ;
;  GPIO_0[35] ; CLOCK_50                    ; 4.404 ; 4.404 ; Rise       ; CLOCK_50                    ;
; LEDG[*]     ; CLOCK_50                    ; 3.053 ; 3.053 ; Rise       ; CLOCK_50                    ;
;  LEDG[0]    ; CLOCK_50                    ; 3.053 ; 3.053 ; Rise       ; CLOCK_50                    ;
; LEDR[*]     ; CLOCK_50                    ; 4.405 ; 4.405 ; Rise       ; CLOCK_50                    ;
;  LEDR[3]    ; CLOCK_50                    ; 4.405 ; 4.405 ; Rise       ; CLOCK_50                    ;
; TXB         ; CLOCK_50                    ; 4.514 ; 4.514 ; Rise       ; CLOCK_50                    ;
; LEDG[*]     ; CLOCK_50                    ; 3.053 ; 3.053 ; Fall       ; CLOCK_50                    ;
;  LEDG[0]    ; CLOCK_50                    ; 3.053 ; 3.053 ; Fall       ; CLOCK_50                    ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 3.097 ; 3.097 ; Rise       ; led_serializer:ul0|state.S0 ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 3.097 ; 3.097 ; Rise       ; led_serializer:ul0|state.S0 ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 4.777 ; 4.777 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 4.777 ; 4.777 ;    ;
+------------+-------------+----+-------+-------+----+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                        ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack             ; -4.466    ; -2.177  ; -0.731   ; 0.679   ; -1.627              ;
;  CLOCK_50                    ; -4.466    ; -2.177  ; -0.731   ; 0.679   ; -1.627              ;
;  led_serializer:ul0|state.S0 ; -2.242    ; 1.327   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS              ; -1244.559 ; -41.906 ; -19.415  ; 0.0     ; -1015.308           ;
;  CLOCK_50                    ; -1242.317 ; -41.906 ; -19.415  ; 0.000   ; -1015.308           ;
;  led_serializer:ul0|state.S0 ; -2.242    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.749  ; 4.749  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.749  ; 4.749  ; Rise       ; CLOCK_50        ;
; RXB       ; CLOCK_50   ; 4.708  ; 4.708  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.038 ; -0.038 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.038 ; -0.038 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.078 ; -0.078 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.066 ; -0.066 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.304 ; -2.304 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.304 ; -2.304 ; Rise       ; CLOCK_50        ;
; RXB       ; CLOCK_50   ; -2.305 ; -2.305 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.782  ; 0.782  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.719  ; 0.719  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.718  ; 0.718  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.782  ; 0.782  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port   ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-------------+-----------------------------+--------+--------+------------+-----------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                    ;
;  GPIO_0[35] ; CLOCK_50                    ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                    ;
; LEDG[*]     ; CLOCK_50                    ; 5.784  ; 5.784  ; Rise       ; CLOCK_50                    ;
;  LEDG[0]    ; CLOCK_50                    ; 5.784  ; 5.784  ; Rise       ; CLOCK_50                    ;
; LEDR[*]     ; CLOCK_50                    ; 7.712  ; 7.712  ; Rise       ; CLOCK_50                    ;
;  LEDR[3]    ; CLOCK_50                    ; 7.712  ; 7.712  ; Rise       ; CLOCK_50                    ;
; TXB         ; CLOCK_50                    ; 7.901  ; 7.901  ; Rise       ; CLOCK_50                    ;
; LEDG[*]     ; CLOCK_50                    ; 5.784  ; 5.784  ; Fall       ; CLOCK_50                    ;
;  LEDG[0]    ; CLOCK_50                    ; 5.784  ; 5.784  ; Fall       ; CLOCK_50                    ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 6.286  ; 6.286  ; Rise       ; led_serializer:ul0|state.S0 ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 6.286  ; 6.286  ; Rise       ; led_serializer:ul0|state.S0 ;
+-------------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 4.404 ; 4.404 ; Rise       ; CLOCK_50                    ;
;  GPIO_0[35] ; CLOCK_50                    ; 4.404 ; 4.404 ; Rise       ; CLOCK_50                    ;
; LEDG[*]     ; CLOCK_50                    ; 3.053 ; 3.053 ; Rise       ; CLOCK_50                    ;
;  LEDG[0]    ; CLOCK_50                    ; 3.053 ; 3.053 ; Rise       ; CLOCK_50                    ;
; LEDR[*]     ; CLOCK_50                    ; 4.405 ; 4.405 ; Rise       ; CLOCK_50                    ;
;  LEDR[3]    ; CLOCK_50                    ; 4.405 ; 4.405 ; Rise       ; CLOCK_50                    ;
; TXB         ; CLOCK_50                    ; 4.514 ; 4.514 ; Rise       ; CLOCK_50                    ;
; LEDG[*]     ; CLOCK_50                    ; 3.053 ; 3.053 ; Fall       ; CLOCK_50                    ;
;  LEDG[0]    ; CLOCK_50                    ; 3.053 ; 3.053 ; Fall       ; CLOCK_50                    ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 3.097 ; 3.097 ; Rise       ; led_serializer:ul0|state.S0 ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 3.097 ; 3.097 ; Rise       ; led_serializer:ul0|state.S0 ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 8.325 ; 8.325 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 4.777 ; 4.777 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                       ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; CLOCK_50                    ; CLOCK_50                    ; 8162     ; 0        ; 0        ; 0        ;
; led_serializer:ul0|state.S0 ; CLOCK_50                    ; 39       ; 37       ; 0        ; 0        ;
; CLOCK_50                    ; led_serializer:ul0|state.S0 ; 1        ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; CLOCK_50                    ; CLOCK_50                    ; 8162     ; 0        ; 0        ; 0        ;
; led_serializer:ul0|state.S0 ; CLOCK_50                    ; 39       ; 37       ; 0        ; 0        ;
; CLOCK_50                    ; led_serializer:ul0|state.S0 ; 1        ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 30       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 30       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 184   ; 184  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon May 28 00:44:26 2012
Info: Command: quartus_sta LEDmonster -c DE1_system
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "ul0|done|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE1_system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name led_serializer:ul0|state.S0 led_serializer:ul0|state.S0
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.466
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.466     -1242.317 CLOCK_50 
    Info (332119):    -2.242        -2.242 led_serializer:ul0|state.S0 
Info (332146): Worst-case hold slack is -2.177
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.177       -41.906 CLOCK_50 
    Info (332119):     2.263         0.000 led_serializer:ul0|state.S0 
Info (332146): Worst-case recovery slack is -0.731
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.731       -19.415 CLOCK_50 
Info (332146): Worst-case removal slack is 1.163
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.163         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1015.308 CLOCK_50 
    Info (332119):     0.500         0.000 led_serializer:ul0|state.S0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 84 output pins without output pin load capacitance assignment
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TXB" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.043
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.043      -378.248 CLOCK_50 
    Info (332119):    -0.727        -0.727 led_serializer:ul0|state.S0 
Info (332146): Worst-case hold slack is -1.578
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.578       -40.960 CLOCK_50 
    Info (332119):     1.327         0.000 led_serializer:ul0|state.S0 
Info (332146): Worst-case recovery slack is -0.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.082        -0.082 CLOCK_50 
Info (332146): Worst-case removal slack is 0.679
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.679         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1015.308 CLOCK_50 
    Info (332119):     0.500         0.000 led_serializer:ul0|state.S0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Mon May 28 00:44:45 2012
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:17


