{
    "1073816576": {
        "name": "ADC_ISR",
        "address": 1073816576,
        "size": 32,
        "access": "read-write",
        "desc": "ADC interrupt and status register",
        "fields": [
            {
                "name": "ADRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC ready\nThis bit is set by hardware after the ADC has been enabled (ADEN = 1) and when the ADC reaches a state where it is ready to accept conversion requests.\nIt is cleared by software writing 1 to it."
            },
            {
                "name": "EOSMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of sampling flag\nThis bit is set by hardware during the conversion, at the end of the sampling phase.It is cleared by software by programming it to  1 ."
            },
            {
                "name": "EOC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "End of conversion flag\nThis bit is set by hardware at the end of each conversion of a channel when a new data result is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register."
            },
            {
                "name": "EOS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End of sequence flag\nThis bit is set by hardware at the end of the conversion of a sequence of channels selected by the CHSEL bits. It is cleared by software writing 1 to it."
            },
            {
                "name": "OVR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC overrun\nThis bit is set by hardware when an overrun occurs, meaning that a new conversion has complete while the EOC flag was already set. It is cleared by software writing 1 to it."
            },
            {
                "name": "AWD1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 flag\nThis bit is set by hardware when the converted voltage crosses the values programmed in ADC_TR1 and ADC_HR1 registers. It is cleared by software by programming it to 1."
            },
            {
                "name": "AWD2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 flag\nThis bit is set by hardware when the converted voltage crosses the values programmed in ADC_AWD2TR and ADC_AWD2TR registers. It is cleared by software programming it it."
            },
            {
                "name": "AWD3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 flag\nThis bit is set by hardware when the converted voltage crosses the values programmed in ADC_AWD3TR and ADC_AWD3TR registers. It is cleared by software by programming it to 1."
            },
            {
                "name": "EOCAL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "End Of Calibration flag\nThis bit is set by hardware when calibration is complete. It is cleared by software writing 1 to it."
            },
            {
                "name": "CCRDY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel Configuration Ready flag\nThis flag bit is set by hardware when the channel configuration is applied after programming to ADC_CHSELR register or changing CHSELRMOD or SCANDIR. It is cleared by software by programming it to it.\nNote: When the software configures the channels (by programming ADC_CHSELR or changing CHSELRMOD or SCANDIR), it must wait until the CCRDY flag rises before configuring again or starting conversions, otherwise the new configuration (or the START bit) is ignored. Once the flag is asserted, if the software needs to configure again the channels, it must clear the CCRDY flag before proceeding with a new configuration."
            }
        ]
    },
    "1073816580": {
        "name": "ADC_IER",
        "address": 1073816580,
        "size": 32,
        "access": "read-write",
        "desc": "ADC interrupt enable register",
        "fields": [
            {
                "name": "ADRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC ready interrupt enable\nThis bit is set and cleared by software to enable/disable the ADC Ready interrupt.\nNote: The software is allowed to write this bit only when ADSTART bit is cleared (this ensures that no conversion is ongoing)."
            },
            {
                "name": "EOSMPIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of sampling flag interrupt enable\nThis bit is set and cleared by software to enable/disable the end of the sampling phase interrupt.\nNote: The software is allowed to write this bit only when ADSTART bit is cleared (this ensures that no conversion is ongoing)."
            },
            {
                "name": "EOCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "End of conversion interrupt enable\nThis bit is set and cleared by software to enable/disable the end of conversion interrupt.\nNote: The software is allowed to write this bit only when ADSTART bit is cleared (this ensures that no conversion is ongoing)."
            },
            {
                "name": "EOSIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End of conversion sequence interrupt enable\nThis bit is set and cleared by software to enable/disable the end of sequence of conversions interrupt.\nNote: The software is allowed to write this bit only when ADSTART bit is cleared (this ensures that no conversion is ongoing)."
            },
            {
                "name": "OVRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Overrun interrupt enable\nThis bit is set and cleared by software to enable/disable the overrun interrupt.\nNote: The software is allowed to write this bit only when ADSTART bit is cleared (this ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD1IE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 interrupt enable\nThis bit is set and cleared by software to enable/disable the analog watchdog interrupt.\nNote: The Software is allowed to write this bit only when ADSTART bit is cleared (this ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 interrupt enable\nThis bit is set and cleared by software to enable/disable the analog watchdog interrupt.\nNote: The Software is allowed to write this bit only when ADSTART bit is cleared (this ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 interrupt enable\nThis bit is set and cleared by software to enable/disable the analog watchdog interrupt.\nNote: The Software is allowed to write this bit only when ADSTART bit is cleared (this ensures that no conversion is ongoing)."
            },
            {
                "name": "EOCALIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "End of calibration interrupt enable\nThis bit is set and cleared by software to enable/disable the end of calibration interrupt.\nNote: The software is allowed to write this bit only when ADSTART bit is cleared (this ensures that no conversion is ongoing)."
            },
            {
                "name": "CCRDYIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel Configuration Ready Interrupt enable\nThis bit is set and cleared by software to enable/disable the channel configuration ready interrupt.\nNote: The software is allowed to write this bit only when ADSTART bit is cleared (this ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073816584": {
        "name": "ADC_CR",
        "address": 1073816584,
        "size": 32,
        "access": "read-write",
        "desc": "ADC control register",
        "fields": [
            {
                "name": "ADEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC enable command\nThis bit is set by software to enable the ADC. The ADC is effectively ready to operate once the ADRDY flag has been set.\nIt is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command.\nNote: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL = 0, ADSTP = 0, ADSTART = 0, ADDIS = 0 and ADEN = 0)"
            },
            {
                "name": "ADDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC disable command"
            },
            {
                "name": "ADSTART",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ADC start conversion command\nThis bit is set by software to start ADC conversion. Depending on the EXTEN [1:0] configuration bits, a conversion either starts immediately (software trigger configuration) or once a hardware trigger event occurs (hardware trigger configuration).\nIt is cleared by hardware:\nIn single conversion mode (CONT = 0, DISCEN = 0), when software trigger is selected (EXTEN = 00): at the assertion of the end of Conversion Sequence (EOS) flag.\nIn discontinuous conversion mode(CONT = 0, DISCEN = 1), when the software trigger is selected (EXTEN = 00): at the assertion of the end of Conversion (EOC) flag.\nIn all other cases: after the execution of the ADSTP command, at the same time as the ADSTP bit is cleared by hardware.\nNote: The software is allowed to set ADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC).\nNote: After writing to ADC_CHSELR register or changing CHSELRMOD or SCANDIRW, it is mandatory to wait until CCRDY flag is asserted before setting ADSTART, otherwise, the value written to ADSTART is ignored."
            },
            {
                "name": "ADSTP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC stop conversion command"
            },
            {
                "name": "ADVREGEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "ADC Voltage Regulator Enable\nThis bit is set by software, to enable the ADC internal voltage regulator. The voltage regulator output is available after t<sub>ADCVREG_STUP</sub>.\nIt is cleared by software to disable the voltage regulator. It can be cleared only if ADEN is et to 0.\nNote: The software is allowed to program this bit field only when the ADC is disabled (ADCAL = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
            },
            {
                "name": "ADCAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ADC calibration\nThis bit is set by software to start the calibration of the ADC.\nIt is cleared by hardware after calibration is complete.\nNote: The software is allowed to set ADCAL only when the ADC is disabled (ADCAL = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0, AUTOFF = 0, and ADEN = 0).\nNote: The software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN = 1 and ADSTART = 0 (ADC enabled and no conversion is ongoing)."
            }
        ]
    },
    "1073816588": {
        "name": "ADC_CFGR1",
        "address": 1073816588,
        "size": 32,
        "access": "read-write",
        "desc": "ADC configuration register 1",
        "fields": [
            {
                "name": "DMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Direct memory access enable\nThis bit is set and cleared by software to enable the generation of DMA requests. This allows the DMA controller to be used to manage automatically the converted data. For more details, refer to Section 16.6.5: Managing converted data using the DMA on page 325."
            },
            {
                "name": "DMACFG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct memory access configuration\nThis bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAEN = 1.\nFor more details, refer to Section 16.6.5: Managing converted data using the DMA on page 325."
            },
            {
                "name": "SCANDIR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Scan sequence direction\nThis bit is set and cleared by software to select the direction in which the channels is scanned in the sequence. It is effective only if CHSELMOD bit is cleared.\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "RES",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Data resolution\nThese bits are written by software to select the resolution of the conversion."
            },
            {
                "name": "ALIGN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Data alignment\nThis bit is set and cleared by software to select right or left alignment. Refer to Figure 43: Data alignment and resolution (oversampling disabled: OVSE = 0) on page 323"
            },
            {
                "name": "EXTSEL",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "External trigger selection\nThese bits select the external event used to trigger the start of conversion (refer to Table 67: External triggers for details):"
            },
            {
                "name": "EXTEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "External trigger enable and polarity selection\nThese bits are set and cleared by software to select the external trigger polarity and enable the trigger."
            },
            {
                "name": "OVRMOD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun management mode\nThis bit is set and cleared by software and configure the way data overruns are managed."
            },
            {
                "name": "CONT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Single / continuous conversion mode\nThis bit is set and cleared by software. If it is set, conversion takes place continuously until it is cleared.\nNote: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCEN = 1 and CONT = 1."
            },
            {
                "name": "WAIT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Wait conversion mode\nThis bit is set and cleared by software to enable/disable wait conversion mode.<sup>.</sup>"
            },
            {
                "name": "AUTOFF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Auto-off mode\nThis bit is set and cleared by software to enable/disable auto-off mode.<sup>.</sup>"
            },
            {
                "name": "DISCEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Discontinuous mode\nThis bit is set and cleared by software to enable/disable discontinuous mode.\nNote: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCEN = 1 and CONT = 1."
            },
            {
                "name": "CHSELRMOD",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Mode selection of the ADC_CHSELR register\nThis bit is set and cleared by software to control the ADC_CHSELR feature:\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "AWD1SGL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Enable the watchdog on a single channel or on all channels\nThis bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWDCH[4:0] bits or on all the channels"
            },
            {
                "name": "AWD1EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Analog watchdog enable\nThis bit is set and cleared by software."
            },
            {
                "name": "AWD1CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog.\n.....\nOthers: Reserved\nNote: The channel selected by the AWDCH[4:0] bits must be also set into the CHSELR register."
            }
        ]
    },
    "1073816592": {
        "name": "ADC_CFGR2",
        "address": 1073816592,
        "size": 32,
        "access": "read-write",
        "desc": "ADC configuration register 2",
        "fields": [
            {
                "name": "OVSE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Oversampler Enable\nThis bit is set and cleared by software.\nNote: The software is allowed to write this bit only when ADEN bit is cleared."
            },
            {
                "name": "OVSR",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "Oversampling ratio\nThis bit filed defines the number of oversampling ratio.\nNote: The software is allowed to write this bit only when ADEN bit is cleared."
            },
            {
                "name": "OVSS",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "Oversampling shift\nThis bit is set and cleared by software.\nOthers: Reserved\nNote: The software is allowed to write this bit only when ADEN bit is cleared."
            },
            {
                "name": "TOVS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Triggered Oversampling\nThis bit is set and cleared by software.\nNote: The software is allowed to write this bit only when ADEN bit is cleared."
            },
            {
                "name": "LFTRIG",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Low frequency trigger mode enable\nThis bit is set and cleared by software.\nNote: The software is allowed to write this bit only when ADEN bit is cleared."
            },
            {
                "name": "CKMODE",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "ADC clock mode\nThese bits are set and cleared by software to define how the analog ADC is clocked:\nIn all synchronous clock modes, there is no jitter in the delay from a timer trigger to the start of a conversion.\nNote: The software is allowed to write these bits only when the ADC is disabled (ADCAL = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
            }
        ]
    },
    "1073816596": {
        "name": "ADC_SMPR",
        "address": 1073816596,
        "size": 32,
        "access": "read-write",
        "desc": "ADC sampling time register",
        "fields": [
            {
                "name": "SMP1",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Sampling time selection 1\nThese bits are written by software to select the sampling time that applies to all channels.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP2",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Sampling time selection 2\nThese bits are written by software to select the sampling time that applies to all channels.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL0",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL5",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL6",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL7",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL8",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL9",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL10",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL11",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL12",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL13",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL14",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL15",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL16",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL17",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL18",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL19",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL20",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL21",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            },
            {
                "name": "SMPSEL22",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection (x = 22 to 0)\nThese bits are written by software to define which sampling time is used.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation for the maximum number of channels."
            }
        ]
    },
    "1073816608": {
        "name": "ADC_AWD1TR",
        "address": 1073816608,
        "size": 32,
        "access": "read-write",
        "desc": "ADC watchdog threshold register",
        "fields": [
            {
                "name": "LT1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Analog watchdog 1 lower threshold\nThese bits are written by software to define the lower threshold for the analog watchdog.\nRefer to Section 16.8: Analog window watchdogs on page 329."
            },
            {
                "name": "HT1",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Analog watchdog 1 higher threshold\nThese bits are written by software to define the higher threshold for the analog watchdog.\nRefer to Section 16.8: Analog window watchdogs on page 329."
            }
        ]
    },
    "1073816612": {
        "name": "ADC_AWD2TR",
        "address": 1073816612,
        "size": 32,
        "access": "read-write",
        "desc": "ADC watchdog threshold register",
        "fields": [
            {
                "name": "LT2",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Analog watchdog 2 lower threshold\nThese bits are written by software to define the lower threshold for the analog watchdog.\nRefer to Section 16.8: Analog window watchdogs on page 329."
            },
            {
                "name": "HT2",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Analog watchdog 2 higher threshold\nThese bits are written by software to define the higher threshold for the analog watchdog.\nRefer to Section 16.8: Analog window watchdogs on page 329."
            }
        ]
    },
    "1073816616": {
        "name": "ADC_CHSELR",
        "address": 1073816616,
        "size": 32,
        "access": "read-write",
        "desc": "ADC channel selection register",
        "fields": [
            {
                "name": "CHSEL0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Channel-x selection\nThese bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to Figure 35: ADC connectivity for ADC inputs connected to external channels and internal sources.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\nNote: If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            }
        ]
    },
    "1073816620": {
        "name": "ADC_AWD3TR",
        "address": 1073816620,
        "size": 32,
        "access": "read-write",
        "desc": "ADC watchdog threshold register",
        "fields": [
            {
                "name": "LT3",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Analog watchdog 3lower threshold\nThese bits are written by software to define the lower threshold for the analog watchdog.\nRefer to Section 16.8: Analog window watchdogs on page 329."
            },
            {
                "name": "HT3",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Analog watchdog 3 higher threshold\nThese bits are written by software to define the higher threshold for the analog watchdog.\nRefer to Section 16.8: Analog window watchdogs on page 329."
            }
        ]
    },
    "1073816640": {
        "name": "ADC_DR",
        "address": 1073816640,
        "size": 32,
        "access": "read-only",
        "desc": "ADC data register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Converted data\nThese bits are read-only. They contain the conversion result from the last converted channel. The data are left- or right-aligned as shown in Figure 43: Data alignment and resolution (oversampling disabled: OVSE = 0) on page 323.\nJust after a calibration is complete, DATA[6:0] contains the calibration factor."
            }
        ]
    },
    "1073816736": {
        "name": "ADC_AWD2CR",
        "address": 1073816736,
        "size": 32,
        "access": "read-write",
        "desc": "ADC analog watchdog 2 configuration register",
        "fields": [
            {
                "name": "AWD2CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073816740": {
        "name": "ADC_AWD3CR",
        "address": 1073816740,
        "size": 32,
        "access": "read-write",
        "desc": "ADC Analog Watchdog 3 Configuration register",
        "fields": [
            {
                "name": "AWD3CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073816756": {
        "name": "ADC_CALFACT",
        "address": 1073816756,
        "size": 32,
        "access": "read-write",
        "desc": "ADC calibration factor",
        "fields": [
            {
                "name": "CALFACT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Calibration factor\nThese bits are written by hardware or by software.\nOnce a calibration is complete, they are updated by hardware with the calibration factors.\nSoftware can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new conversion is launched.\nJust after a calibration is complete, DATA[6:0] contains the calibration factor.\nNote: Software can write these bits only when ADEN=1 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)."
            }
        ]
    },
    "1073817352": {
        "name": "ADC_CCR",
        "address": 1073817352,
        "size": 32,
        "access": "read-write",
        "desc": "ADC common configuration register",
        "fields": [
            {
                "name": "PRESC",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "ADC prescaler\nSet and cleared by software to select the frequency of the clock to the ADC.\nOther: Reserved\nNote: Software is allowed to write these bits only when the ADC is disabled (ADCAL = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
            },
            {
                "name": "VREFEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "V<sub>REFINT</sub> enable\nThis bit is set and cleared by software to enable/disable the V<sub>REFINT</sub>.\nNote: Software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "TSEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Temperature sensor enable\nThis bit is set and cleared by software to enable/disable the temperature sensor.\nNote: Software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073885184": {
        "name": "CRC_DR",
        "address": 1073885184,
        "size": 32,
        "access": "read-write",
        "desc": "CRC data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data register bits\nThis register is used to write new data to the CRC calculator.\nIt holds the previous CRC calculation result when it is read.\nIf the data size is less than 32 bits, the least significant bits are used to write/read the correct value."
            }
        ]
    },
    "1073885188": {
        "name": "CRC_IDR",
        "address": 1073885188,
        "size": 32,
        "access": "read-write",
        "desc": "CRC independent data register",
        "fields": [
            {
                "name": "IDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "General-purpose 32-bit data register bits\nThese bits can be used as a temporary storage location for four bytes.\nThis register is not affected by CRC resets generated by the RESET bit in the CRC_CR register"
            }
        ]
    },
    "1073885192": {
        "name": "CRC_CR",
        "address": 1073885192,
        "size": 32,
        "access": "read-write",
        "desc": "CRC control register",
        "fields": [
            {
                "name": "RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RESET bit\nThis bit is set by software to reset the CRC calculation unit and set the data register to the value stored in the CRC_INIT register. This bit can only be set, it is automatically cleared by hardware"
            },
            {
                "name": "POLYSIZE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Polynomial size\nThese bits control the size of the polynomial."
            },
            {
                "name": "REV_IN",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Reverse input data\nThis bitfield controls the reversal of the bit order of the input data"
            },
            {
                "name": "REV_OUT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reverse output data\nThis bit controls the reversal of the bit order of the output data."
            }
        ]
    },
    "1073885200": {
        "name": "CRC_INIT",
        "address": 1073885200,
        "size": 32,
        "access": "read-write",
        "desc": "CRC initial value",
        "fields": [
            {
                "name": "CRC_INIT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable initial CRC value\nThis register is used to write the CRC initial value."
            }
        ]
    },
    "1073885204": {
        "name": "CRC_POL",
        "address": 1073885204,
        "size": 32,
        "access": "read-write",
        "desc": "CRC polynomial",
        "fields": [
            {
                "name": "POL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable polynomial\nThis register is used to write the coefficients of the polynomial to be used for CRC calculation.\nIf the polynomial size is less than 32 bits, the least significant bits have to be used to program the correct value."
            }
        ]
    },
    "1073829888": {
        "name": "DBG_IDCODE",
        "address": 1073829888,
        "size": 32,
        "access": "read-only",
        "desc": "DBG device ID code register",
        "fields": [
            {
                "name": "DEV_ID",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Device identifier\nThis field indicates the device ID. Refer to Table 152."
            },
            {
                "name": "REV_ID",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Revision identifier\nThis field indicates the revision of the device. Refer to Table 152."
            }
        ]
    },
    "1073829892": {
        "name": "DBG_CR",
        "address": 1073829892,
        "size": 32,
        "access": "read-write",
        "desc": "DBG configuration register",
        "fields": [
            {
                "name": "DBG_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Debug Stop mode\nDebug options in Stop mode.\nUpon Stop mode exit, the software must re-establish the desired clock configuration."
            },
            {
                "name": "DBG_STANDBY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Debug Standby and Shutdown modes\nDebug options in Standby or Shutdown mode."
            }
        ]
    },
    "1073829896": {
        "name": "DBG_APB_FZ1",
        "address": 1073829896,
        "size": 32,
        "access": "read-write",
        "desc": "DBG APB freeze register 1",
        "fields": [
            {
                "name": "DBG_TIM2_STOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clocking of TIM2 counter when the core is halted\nThis bit enables/disables the clock to the counter of TIM2 when the core is halted:\nThis bit is only available on STM32C071xx. On the other devices, it is reserved."
            },
            {
                "name": "DBG_TIM3_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clocking of TIM3 counter when the core is halted\nThis bit enables/disables the clock to the counter of TIM3 when the core is halted:"
            },
            {
                "name": "DBG_RTC_STOP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clocking of RTC counter when the core is halted\nThis bit enables/disables the clock to the counter of RTC when the core is halted:"
            },
            {
                "name": "DBG_WWDG_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clocking of WWDG counter when the core is halted\nThis bit enables/disables the clock to the counter of WWDG when the core is halted:"
            },
            {
                "name": "DBG_IWDG_STOP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Clocking of IWDG counter when the core is halted\nThis bit enables/disables the clock to the counter of IWDG when the core is halted:"
            },
            {
                "name": "DBG_I2C1_SMBUS_TIMEOUT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SMBUS timeout when core is halted"
            }
        ]
    },
    "1073829900": {
        "name": "DBG_APB_FZ2",
        "address": 1073829900,
        "size": 32,
        "access": "read-write",
        "desc": "DBG APB freeze register 2",
        "fields": [
            {
                "name": "DBG_TIM1_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clocking of TIM1 counter when the core is halted\nThis bit enables/disables the clock to the counter of TIM1 when the core is halted:"
            },
            {
                "name": "DBG_TIM14_STOP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clocking of TIM14 counter when the core is halted\nThis bit enables/disables the clock to the counter of TIM14 when the core is halted:"
            },
            {
                "name": "DBG_TIM16_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clocking of TIM16 counter when the core is halted\nThis bit enables/disables the clock to the counter of TIM16 when the core is halted:"
            },
            {
                "name": "DBG_TIM17_STOP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Clocking of TIM17 counter when the core is halted\nThis bit enables/disables the clock to the counter of TIM17 when the core is halted:"
            }
        ]
    },
    "1073872896": {
        "name": "DMA_ISR",
        "address": 1073872896,
        "size": 32,
        "access": "read-only",
        "desc": "DMA interrupt status register",
        "fields": [
            {
                "name": "GIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Global interrupt flag for channel 1"
            },
            {
                "name": "TCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete (TC) flag for channel 1"
            },
            {
                "name": "HTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer (HT) flag for channel 1"
            },
            {
                "name": "TEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error (TE) flag for channel 1"
            },
            {
                "name": "GIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Global interrupt flag for channel 2"
            },
            {
                "name": "TCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Transfer complete (TC) flag for channel 2"
            },
            {
                "name": "HTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Half transfer (HT) flag for channel 2"
            },
            {
                "name": "TEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer error (TE) flag for channel 2"
            },
            {
                "name": "GIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Global interrupt flag for channel 3"
            },
            {
                "name": "TCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer complete (TC) flag for channel 3"
            },
            {
                "name": "HTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Half transfer (HT) flag for channel 3"
            },
            {
                "name": "TEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Transfer error (TE) flag for channel 3"
            },
            {
                "name": "GIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 4"
            },
            {
                "name": "TCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Transfer complete (TC) flag for channel 4"
            },
            {
                "name": "HTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Half transfer (HT) flag for channel 4"
            },
            {
                "name": "TEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Transfer error (TE) flag for channel 4"
            },
            {
                "name": "GIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 5"
            },
            {
                "name": "TCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Transfer complete (TC) flag for channel 5"
            },
            {
                "name": "HTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Half transfer (HT) flag for channel 5"
            },
            {
                "name": "TEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Transfer error (TE) flag for channel 5"
            }
        ]
    },
    "1073872900": {
        "name": "DMA_IFCR",
        "address": 1073872900,
        "size": 32,
        "access": "write-only",
        "desc": "DMA interrupt flag clear register",
        "fields": [
            {
                "name": "CGIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Global interrupt flag clear for channel 1"
            },
            {
                "name": "CTCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete flag clear for channel 1"
            },
            {
                "name": "CHTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer flag clear for channel 1"
            },
            {
                "name": "CTEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error flag clear for channel 1"
            },
            {
                "name": "CGIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Global interrupt flag clear for channel 2"
            },
            {
                "name": "CTCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Transfer complete flag clear for channel 2"
            },
            {
                "name": "CHTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Half transfer flag clear for channel 2"
            },
            {
                "name": "CTEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer error flag clear for channel 2"
            },
            {
                "name": "CGIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Global interrupt flag clear for channel 3"
            },
            {
                "name": "CTCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer complete flag clear for channel 3"
            },
            {
                "name": "CHTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Half transfer flag clear for channel 3"
            },
            {
                "name": "CTEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Transfer error flag clear for channel 3"
            },
            {
                "name": "CGIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Global interrupt flag clear for channel 4"
            },
            {
                "name": "CTCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Transfer complete flag clear for channel 4"
            },
            {
                "name": "CHTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Half transfer flag clear for channel 4"
            },
            {
                "name": "CTEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Transfer error flag clear for channel 4"
            },
            {
                "name": "CGIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Global interrupt flag clear for channel 5"
            },
            {
                "name": "CTCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Transfer complete flag clear for channel 5"
            },
            {
                "name": "CHTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Half transfer flag clear for channel 5"
            },
            {
                "name": "CTEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Transfer error flag clear for channel 5"
            }
        ]
    },
    "1073872904": {
        "name": "DMA_CCR1",
        "address": 1073872904,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 1 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: This bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this bit identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this bit identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this bit identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this bit identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this bitfield identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this bitfield identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Priority level\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory-to-memory mode\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872908": {
        "name": "DMA_CNDTR1",
        "address": 1073872908,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 1 number of data to transfer register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer (0 to 2<sup>16</sup> - 1)\nThis bitfield is updated by hardware when the channel is enabled:\nIt is decremented after each single DMA  read followed by write  transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the DMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).\nIf this bitfield is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872912": {
        "name": "DMA_CPAR1",
        "address": 1073872912,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 1 peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address\nIt contains the base address of the peripheral data register from/to which the data is read/written.\nWhen PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE[1:0] = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this bitfield identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral destination address if DIR = 1 and the peripheral source address if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872916": {
        "name": "DMA_CMAR1",
        "address": 1073872916,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 1 memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE[1:0] = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this bitfield identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral source address if DIR = 1 and the peripheral destination address if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872924": {
        "name": "DMA_CCR2",
        "address": 1073872924,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 2 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: This bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this bit identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this bit identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this bit identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this bit identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this bitfield identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this bitfield identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Priority level\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory-to-memory mode\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872928": {
        "name": "DMA_CNDTR2",
        "address": 1073872928,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 2 number of data to transfer register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer (0 to 2<sup>16</sup> - 1)\nThis bitfield is updated by hardware when the channel is enabled:\nIt is decremented after each single DMA  read followed by write  transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the DMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).\nIf this bitfield is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872932": {
        "name": "DMA_CPAR2",
        "address": 1073872932,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 2 peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address\nIt contains the base address of the peripheral data register from/to which the data is read/written.\nWhen PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE[1:0] = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this bitfield identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral destination address if DIR = 1 and the peripheral source address if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872936": {
        "name": "DMA_CMAR2",
        "address": 1073872936,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 2 memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE[1:0] = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this bitfield identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral source address if DIR = 1 and the peripheral destination address if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872944": {
        "name": "DMA_CCR3",
        "address": 1073872944,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 3 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: This bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this bit identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this bit identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this bit identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this bit identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this bitfield identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this bitfield identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Priority level\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory-to-memory mode\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872948": {
        "name": "DMA_CNDTR3",
        "address": 1073872948,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 3 number of data to transfer register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer (0 to 2<sup>16</sup> - 1)\nThis bitfield is updated by hardware when the channel is enabled:\nIt is decremented after each single DMA  read followed by write  transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the DMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).\nIf this bitfield is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872952": {
        "name": "DMA_CPAR3",
        "address": 1073872952,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 3 peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address\nIt contains the base address of the peripheral data register from/to which the data is read/written.\nWhen PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE[1:0] = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this bitfield identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral destination address if DIR = 1 and the peripheral source address if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872956": {
        "name": "DMA_CMAR3",
        "address": 1073872956,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 3 memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE[1:0] = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this bitfield identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral source address if DIR = 1 and the peripheral destination address if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872964": {
        "name": "DMA_CCR4",
        "address": 1073872964,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 4 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: This bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this bit identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this bit identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this bit identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this bit identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this bitfield identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this bitfield identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Priority level\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory-to-memory mode\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872968": {
        "name": "DMA_CNDTR4",
        "address": 1073872968,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 4 number of data to transfer register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer (0 to 2<sup>16</sup> - 1)\nThis bitfield is updated by hardware when the channel is enabled:\nIt is decremented after each single DMA  read followed by write  transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the DMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).\nIf this bitfield is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872972": {
        "name": "DMA_CPAR4",
        "address": 1073872972,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 4 peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address\nIt contains the base address of the peripheral data register from/to which the data is read/written.\nWhen PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE[1:0] = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this bitfield identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral destination address if DIR = 1 and the peripheral source address if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872976": {
        "name": "DMA_CMAR4",
        "address": 1073872976,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 4 memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE[1:0] = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this bitfield identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral source address if DIR = 1 and the peripheral destination address if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872984": {
        "name": "DMA_CCR5",
        "address": 1073872984,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 5 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: This bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this bit identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this bit identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this bit identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this bit identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this bitfield identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this bitfield identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Priority level\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory-to-memory mode\nNote: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872988": {
        "name": "DMA_CNDTR5",
        "address": 1073872988,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 5 number of data to transfer register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer (0 to 2<sup>16</sup> - 1)\nThis bitfield is updated by hardware when the channel is enabled:\nIt is decremented after each single DMA  read followed by write  transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the DMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).\nIf this bitfield is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872992": {
        "name": "DMA_CPAR5",
        "address": 1073872992,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 5 peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address\nIt contains the base address of the peripheral data register from/to which the data is read/written.\nWhen PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE[1:0] = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this bitfield identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral destination address if DIR = 1 and the peripheral source address if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073872996": {
        "name": "DMA_CMAR5",
        "address": 1073872996,
        "size": 32,
        "access": "read-write",
        "desc": "DMA channel 5 memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE[1:0] = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this bitfield identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this bitfield identifies the peripheral source address if DIR = 1 and the peripheral destination address if DIR = 0.\nNote: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073874944": {
        "name": "DMAMUX_C0CR",
        "address": 1073874944,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMUX request line multiplexer channel 0 configuration register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field must only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification\nSelects the synchronization input (see Table 44: DMAMUX: assignment of synchronization inputs to resources)."
            }
        ]
    },
    "1073874948": {
        "name": "DMAMUX_C1CR",
        "address": 1073874948,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMUX request line multiplexer channel 1 configuration register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field must only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification\nSelects the synchronization input (see Table 44: DMAMUX: assignment of synchronization inputs to resources)."
            }
        ]
    },
    "1073874952": {
        "name": "DMAMUX_C2CR",
        "address": 1073874952,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMUX request line multiplexer channel 2 configuration register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field must only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification\nSelects the synchronization input (see Table 44: DMAMUX: assignment of synchronization inputs to resources)."
            }
        ]
    },
    "1073874956": {
        "name": "DMAMUX_C3CR",
        "address": 1073874956,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMUX request line multiplexer channel 3 configuration register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field must only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification\nSelects the synchronization input (see Table 44: DMAMUX: assignment of synchronization inputs to resources)."
            }
        ]
    },
    "1073874960": {
        "name": "DMAMUX_C4CR",
        "address": 1073874960,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMUX request line multiplexer channel 4 configuration register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field must only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification\nSelects the synchronization input (see Table 44: DMAMUX: assignment of synchronization inputs to resources)."
            }
        ]
    },
    "1073875072": {
        "name": "DMAMUX_CSR",
        "address": 1073875072,
        "size": 32,
        "access": "read-only",
        "desc": "DMAMUX request line multiplexer interrupt channel status register",
        "fields": [
            {
                "name": "SOF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register."
            },
            {
                "name": "SOF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register."
            },
            {
                "name": "SOF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register."
            },
            {
                "name": "SOF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register."
            },
            {
                "name": "SOF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register."
            }
        ]
    },
    "1073875076": {
        "name": "DMAMUX_CFR",
        "address": 1073875076,
        "size": 32,
        "access": "write-only",
        "desc": "DMAMUX request line multiplexer interrupt clear flag register",
        "fields": [
            {
                "name": "CSOF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            }
        ]
    },
    "1073875200": {
        "name": "DMAMUX_RG0CR",
        "address": 1073875200,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMUX request generator channel 0 configuration register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel x enable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
            }
        ]
    },
    "1073875204": {
        "name": "DMAMUX_RG1CR",
        "address": 1073875204,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMUX request generator channel 1 configuration register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel x enable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
            }
        ]
    },
    "1073875208": {
        "name": "DMAMUX_RG2CR",
        "address": 1073875208,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMUX request generator channel 2 configuration register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel x enable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
            }
        ]
    },
    "1073875212": {
        "name": "DMAMUX_RG3CR",
        "address": 1073875212,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMUX request generator channel 3 configuration register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel x enable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
            }
        ]
    },
    "1073875264": {
        "name": "DMAMUX_RGSR",
        "address": 1073875264,
        "size": 32,
        "access": "read-only",
        "desc": "DMAMUX request generator interrupt status register",
        "fields": [
            {
                "name": "OF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
            },
            {
                "name": "OF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
            },
            {
                "name": "OF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
            },
            {
                "name": "OF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
            }
        ]
    },
    "1073875268": {
        "name": "DMAMUX_RGCFR",
        "address": 1073875268,
        "size": 32,
        "access": "write-only",
        "desc": "DMAMUX request generator interrupt clear flag register",
        "fields": [
            {
                "name": "COF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
            },
            {
                "name": "COF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
            },
            {
                "name": "COF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
            },
            {
                "name": "COF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
            }
        ]
    },
    "1073879040": {
        "name": "EXTI_RTSR1",
        "address": 1073879040,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising trigger selection register 1",
        "fields": [
            {
                "name": "RT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "RT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            }
        ]
    },
    "1073879044": {
        "name": "EXTI_FTSR1",
        "address": 1073879044,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling trigger selection register 1",
        "fields": [
            {
                "name": "FT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            },
            {
                "name": "FT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            }
        ]
    },
    "1073879048": {
        "name": "EXTI_SWIER1",
        "address": 1073879048,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI software interrupt event register 1",
        "fields": [
            {
                "name": "SWI0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            },
            {
                "name": "SWI15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            }
        ]
    },
    "1073879052": {
        "name": "EXTI_RPR1",
        "address": 1073879052,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising edge pending register 1",
        "fields": [
            {
                "name": "RPIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "RPIF15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            }
        ]
    },
    "1073879056": {
        "name": "EXTI_FPR1",
        "address": 1073879056,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling edge pending register 1",
        "fields": [
            {
                "name": "FPIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            },
            {
                "name": "FPIF15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
            }
        ]
    },
    "1073879080": {
        "name": "EXTI_RTSR2",
        "address": 1073879080,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising trigger selection register 2",
        "fields": [
            {
                "name": "RT34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable line 34\nEach bit enables/disables the rising edge trigger for the event and interrupt on the line 34.\nThis configurable line is edge triggered; no glitch must be generated on this inputs.\nNote: If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
            }
        ]
    },
    "1073879084": {
        "name": "EXTI_FTSR2",
        "address": 1073879084,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling trigger selection register 2",
        "fields": [
            {
                "name": "FT34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable line 34.\nEach bit enables/disables the falling edge trigger for the event and interrupt on the line 34.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs.\nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
            }
        ]
    },
    "1073879088": {
        "name": "EXTI_SWIER2",
        "address": 1073879088,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI software interrupt event register 2",
        "fields": [
            {
                "name": "SWI34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Software rising edge event trigger on line 34\nSetting of any bit by software triggers a rising edge event on the line 34, resulting in an interrupt, independently of EXTI_RTSR2 and EXTI_FTSR2 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
            }
        ]
    },
    "1073879092": {
        "name": "EXTI_RPR2",
        "address": 1073879092,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising edge pending register 2",
        "fields": [
            {
                "name": "RPIF34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising edge event pending for configurable line 34\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER2 register) on the line 34. Each bit is cleared by writing 1 into it."
            }
        ]
    },
    "1073879096": {
        "name": "EXTI_FPR2",
        "address": 1073879096,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling edge pending register 2",
        "fields": [
            {
                "name": "FPIF34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Falling edge event pending for configurable line 34\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER2 register) on the line 34. Each bit is cleared by writing 1 into it."
            }
        ]
    },
    "1073879136": {
        "name": "EXTI_EXTICR1",
        "address": 1073879136,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection register",
        "fields": [
            {
                "name": "EXTI0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "EXTI0 GPIO port selection\nThese bits are written by software to select the source input for EXTI0 external interrupt.\nOthers reserved"
            },
            {
                "name": "EXTI1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "EXTI1 GPIO port selection\nThese bits are written by software to select the source input for EXTI1 external interrupt.\nOthers reserved"
            },
            {
                "name": "EXTI2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "EXTI2 GPIO port selection\nThese bits are written by software to select the source input for EXTI2 external interrupt.\nOthers reserved"
            },
            {
                "name": "EXTI3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "EXTI3 GPIO port selection\nThese bits are written by software to select the source input for EXTI3 external interrupt.\nOthers reserved"
            }
        ]
    },
    "1073879140": {
        "name": "EXTI_EXTICR2",
        "address": 1073879140,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection register",
        "fields": [
            {
                "name": "EXTI4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "EXTI4 GPIO port selection\nThese bits are written by software to select the source input for EXTI4 external interrupt.\nOthers reserved"
            },
            {
                "name": "EXTI5",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "EXTI5 GPIO port selection\nThese bits are written by software to select the source input for EXTI5 external interrupt.\nOthers reserved"
            },
            {
                "name": "EXTI6",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "EXTI6 GPIO port selection\nThese bits are written by software to select the source input for EXTI6 external interrupt.\nOthers reserved"
            },
            {
                "name": "EXTI7",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "EXTI7 GPIO port selection\nThese bits are written by software to select the source input for EXTI7 external interrupt.\nOthers reserved"
            }
        ]
    },
    "1073879144": {
        "name": "EXTI_EXTICR3",
        "address": 1073879144,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection register",
        "fields": [
            {
                "name": "EXTI8",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "EXTI8 GPIO port selection\nThese bits are written by software to select the source input for EXTI8 external interrupt.\nOthers reserved"
            },
            {
                "name": "EXTI9",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "EXTI9 GPIO port selection\nThese bits are written by software to select the source input for EXTI9 external interrupt.\nOthers reserved"
            },
            {
                "name": "EXTI10",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "EXTI10 GPIO port selection\nThese bits are written by software to select the source input for EXTI10 external interrupt.\nOthers reserved"
            },
            {
                "name": "EXTI11",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "EXTI11 GPIO port selection\nThese bits are written by software to select the source input for EXTI11 external interrupt.\nOthers reserved"
            }
        ]
    },
    "1073879148": {
        "name": "EXTI_EXTICR4",
        "address": 1073879148,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection register",
        "fields": [
            {
                "name": "EXTI12",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "EXTI12 GPIO port selection\nThese bits are written by software to select the source input for EXTI12 external interrupt.\nOthers reserved"
            },
            {
                "name": "EXTI13",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "EXTI13 GPIO port selection\nThese bits are written by software to select the source input for EXTI13 external interrupt.\nOthers reserved"
            },
            {
                "name": "EXTI14",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "EXTI14 GPIO port selection\nThese bits are written by software to select the source input for EXTI14 external interrupt.\nOthers reserved"
            },
            {
                "name": "EXTI15",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "EXTI15 GPIO port selection\nThese bits are written by software to select the source input for EXTI15 external interrupt.\nOthers reserved"
            }
        ]
    },
    "1073879168": {
        "name": "EXTI_IMR1",
        "address": 1073879168,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wakeup with interrupt mask register 1",
        "fields": [
            {
                "name": "IM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line 19\nSetting/clearing this bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line 23\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line 25\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            },
            {
                "name": "IM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line 31\nSetting/clearing this bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
            }
        ]
    },
    "1073879172": {
        "name": "EXTI_EMR1",
        "address": 1073879172,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wakeup with event mask register",
        "fields": [
            {
                "name": "EM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line 19\nSetting/clearing this bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line 23\nSetting/clearing this bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line 25\nSetting/clearing this bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            },
            {
                "name": "EM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line 31\nSetting/clearing this bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
            }
        ]
    },
    "1073879184": {
        "name": "EXTI_IMR2",
        "address": 1073879184,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wakeup with interrupt mask register 2",
        "fields": [
            {
                "name": "IM34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on line 34\nSetting/clearing the bit unmasks/masks the CPU wakeup with interrupt request from the line 34."
            }
        ]
    },
    "1073879188": {
        "name": "EXTI_EMR2",
        "address": 1073879188,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wakeup with event mask register 2",
        "fields": [
            {
                "name": "EM34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU wakeup with event generation mask on line 34\nSetting/clearing this bit unmasks/masks the CPU wakeup with event generation on the line 34."
            }
        ]
    },
    "1073881088": {
        "name": "FLASH_ACR",
        "address": 1073881088,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH access control register",
        "fields": [
            {
                "name": "LATENCY",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Flash memory access latency\nThe value in this bitfield represents the number of CPU wait states when accessing the flash memory.\nOther: Reserved\nA new write into the bitfield becomes effective when it returns the same value upon read."
            },
            {
                "name": "PRFTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU Prefetch enable"
            },
            {
                "name": "ICEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU Instruction cache enable"
            },
            {
                "name": "ICRST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU Instruction cache reset\nThis bit can be written only when the instruction cache is disabled."
            },
            {
                "name": "EMPTY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Main flash memory area empty\nThis bit indicates whether the first location of the Main flash memory area was read as erased or as programmed during OBL. It is not affected by the system reset. Software may need to change this bit value after a flash memory program or erase operation.\nThe bit can be set and reset by software."
            },
            {
                "name": "DBG_SWEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Debug access software enable\nSoftware may use this bit to enable/disable the debugger read access."
            }
        ]
    },
    "1073881096": {
        "name": "FLASH_KEYR",
        "address": 1073881096,
        "size": 32,
        "access": "write-only",
        "desc": "FLASH key register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "FLASH key\nThe following values must be written consecutively to unlock the FLASH control register (FLASH_CR), thus enabling programming/erasing operations:\nKEY1: 0x4567 0123\nKEY2: 0xCDEF 89AB"
            }
        ]
    },
    "1073881100": {
        "name": "FLASH_OPTKEYR",
        "address": 1073881100,
        "size": 32,
        "access": "write-only",
        "desc": "FLASH option key register",
        "fields": [
            {
                "name": "OPTKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Option byte key\nThe following values must be written consecutively to unlock the flash memory option registers, enabling option byte programming/erasing operations:\nKEY1: 0x0819 2A3B\nKEY2: 0x4C5D 6E7F"
            }
        ]
    },
    "1073881104": {
        "name": "FLASH_SR",
        "address": 1073881104,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH status register",
        "fields": [
            {
                "name": "EOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of operation\nSet by hardware when one or more flash memory operation (programming / erase) has been completed successfully.\nThis bit is set only if the end of operation interrupts are enabled (EOPIE=1).\nCleared by writing 1."
            },
            {
                "name": "OPERR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Operation error\nSet by hardware when a flash memory operation (program / erase) completes unsuccessfully.\nThis bit is set only if error interrupts are enabled (ERRIE=1).\nCleared by writing  1 ."
            },
            {
                "name": "PROGERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Programming error\nSet by hardware when a double-word address to be programmed contains a value different from '0xFFFF FFFF' before programming, except if the data to write is '0x0000 0000'.\nCleared by writing 1."
            },
            {
                "name": "WRPERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write protection error\nSet by hardware when an address to be erased/programmed belongs to a write-protected part (by WRP, PCROP or RDP Level 1) of the flash memory.\nCleared by writing 1."
            },
            {
                "name": "PGAERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Programming alignment error\nSet by hardware when the data to program cannot be contained in the same double word (64-bit) flash memory in case of standard programming, or if there is a change of page during fast programming.\nCleared by writing 1."
            },
            {
                "name": "SIZERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Size error\nSet by hardware when the size of the access is a byte or half-word during a program or a fast program sequence. Only double word programming is allowed (consequently: word access).\nCleared by writing 1."
            },
            {
                "name": "PGSERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Programming sequence error\nSet by hardware when a write access to the flash memory is performed by the code while PG or FSTPG have not been set previously. Set also by hardware when PROGERR, SIZERR, PGAERR, WRPERR, MISSERR or FASTERR is set due to a previous programming error.\nCleared by writing 1."
            },
            {
                "name": "MISSERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Fast programming data miss error\nIn Fast programming mode, 16 double words (128 bytes) must be sent to flash memory successively, and the new data must be sent to the logic control before the current data is fully programmed. MISSERR is set by hardware when the new data is not present in time.\nCleared by writing 1."
            },
            {
                "name": "FASTERR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Fast programming error\nSet by hardware when a fast programming sequence (activated by FSTPG) is interrupted due to an error (alignment, size, write protection or data miss). The corresponding status bit (PGAERR, SIZERR, WRPERR or MISSERR) is set at the same time.\nCleared by writing 1."
            },
            {
                "name": "RDERR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PCROP read error\nSet by hardware when an address to be read belongs to a read protected area of the flash memory (PCROP protection). An interrupt is generated if RDERRIE is set in FLASH_CR.\nCleared by writing 1."
            },
            {
                "name": "OPTVERR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Option and Engineering bits loading validity error"
            },
            {
                "name": "BSY1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Busy\nThis flag indicates that a flash memory operation requested by FLASH control register (FLASH_CR) is in progress. This bit is set at the beginning of the flash memory operation, and cleared when the operation finishes or when an error occurs."
            },
            {
                "name": "CFGBSY",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Programming or erase configuration busy.\nThis flag is set and reset by hardware.\nFor flash program operation, it is set when the first word is sent, and cleared after the second word is sent when the operation completes or ends with an error.\nFor flash erase operation, it is set when setting the STRT bit of the FLASH_CR register and cleared when the operation completes or ends with an error.\nWhen set, a programming or erase operation is ongoing and the corresponding settings in the FLASH control register (FLASH_CR) are used (busy) and cannot be changed. Any other flash operation launch must be postponed.\nWhen cleared, the programming and erase settings in the FLASH control register (FLASH_CR) can be modified.\nNote: The CFGBSY bit is also set when attempting to write locked flash memory (with the first byte sent). When the CFGBSY bit is set, writing into the FLASH_CR register causes HardFault.To clear the CFGBSY bit, send a double word to the flash memory and wait until the access is finished (otherwise the CFGBSY bit remains set)."
            }
        ]
    },
    "1073881108": {
        "name": "FLASH_CR",
        "address": 1073881108,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH control register",
        "fields": [
            {
                "name": "PG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Flash memory programming enable"
            },
            {
                "name": "PER",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Page erase enable"
            },
            {
                "name": "MER1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mass erase\nWhen set, this bit triggers the mass erase, that is, all user pages."
            },
            {
                "name": "PNB",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Page number selection\nThese bits select the page to erase:\n...\nNote: Values corresponding to addresses outside the Main memory are not allowed. See Table 6 and Table 7."
            },
            {
                "name": "STRT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Start erase operation\nThis bit triggers an erase operation when set.\nThis bit is possible to set only by software and to clear only by hardware. The hardware clears it when one of BSY1 and BSY2 flags in the FLASH_SR register transits to zero."
            },
            {
                "name": "OPTSTRT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Start of modification of option bytes\nThis bit triggers an options operation when set.\nThis bit is set only by software, and is cleared when the BSY1 bit is cleared in FLASH_SR."
            },
            {
                "name": "FSTPG",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Fast programming enable"
            },
            {
                "name": "EOPIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "End-of-operation interrupt enable\nThis bit enables the interrupt generation upon setting the EOP flag in the FLASH_SR register."
            },
            {
                "name": "ERRIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Error interrupt enable\nThis bit enables the interrupt generation upon setting the OPERR flag in the FLASH_SR register."
            },
            {
                "name": "RDERRIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PCROP read error interrupt enable\nThis bit enables the interrupt generation upon setting the RDERR flag in the FLASH_SR register."
            },
            {
                "name": "OBL_LAUNCH",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Option byte load launch\nWhen set, this bit triggers the load of option bytes into option registers. It is automatically cleared upon the completion of the load. The high state of the bit indicates pending option byte load.\nThe bit cannot be cleared by software. It cannot be written as long as OPTLOCK is set."
            },
            {
                "name": "SEC_PROT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Securable memory area protection enable\nThis bit enables the protection on securable area, provided that a non-null securable memory area size (SEC_SIZE[4:0]) is defined in option bytes.\nThis bit is possible to set only by software and to clear only through a system reset."
            },
            {
                "name": "OPTLOCK",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Options Lock\nThis bit is set only. When set, all bits concerning user option in FLASH_CR register and so option page are locked. This bit is cleared by hardware after detecting the unlock sequence. The LOCK bit must be cleared before doing the unlock sequence for OPTLOCK bit.\nIn case of an unsuccessful unlock operation, this bit remains set until the next reset."
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "FLASH_CR Lock\nThis bit is set only. When set, the FLASH_CR register is locked. It is cleared by hardware after detecting the unlock sequence.\nIn case of an unsuccessful unlock operation, this bit remains set until the next system reset."
            }
        ]
    },
    "1073881120": {
        "name": "FLASH_OPTR",
        "address": 1073881120,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH option register",
        "fields": [
            {
                "name": "RDP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Read protection level\nOther: Level 1, memories read protection active"
            },
            {
                "name": "BOR_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Brown out reset enable"
            },
            {
                "name": "BORR_LEV",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "BOR threshold at rising V<sub>DD</sub> supply\nRising V<sub>DD</sub> crossings this threshold releases the reset signal."
            },
            {
                "name": "BORF_LEV",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "BOR threshold at falling V<sub>DD</sub> supply\nFalling V<sub>DD</sub> crossings this threshold activates the reset signal."
            },
            {
                "name": "NRST_STOP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "None"
            },
            {
                "name": "NRST_STDBY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "None"
            },
            {
                "name": "NRST_SHDW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "None"
            },
            {
                "name": "IWDG_SW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "None"
            },
            {
                "name": "IWDG_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Independent watchdog counter freeze in Stop mode"
            },
            {
                "name": "IWGD_STDBY",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "None"
            },
            {
                "name": "WWDG_SW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Window watchdog selection"
            },
            {
                "name": "HSE_NOT_REMAPPED",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "HSE remapping enable/disable\nWhen cleared, the bit remaps the HSE clock source from PF0-OSC_IN/PF1-OSC_OUT pins to PC14-OSCX_IN/PC15-OSCX_OUT. Thus PC14-OSCX_IN/PC15-OSCX_OUT are shared by both LSE and HSE and the two clock sources cannot be use simultaneously.\nOn packages with less than 48 pins, the remapping is always enabled (PF0-OSC_IN/PF1-OSC_OUT are not available), regardless of this bit. As all STM32C011xx packages have less than 48 pins, this bit is only applicable to STM32C031xx.\nNote: On 48 pins packages, when HSE_NOT_REMAPPED is reset, HSE cannot be used in bypass mode. Refer to product errata sheet for more details."
            },
            {
                "name": "RAM_PARITY_CHECK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SRAM parity check control enable/disable"
            },
            {
                "name": "SECURE_MUXING_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Multiple-bonding security\nThe bit allows enabling automatic I/O configuration to prevent conflicts on I/Os connected (bonded) onto the same pin.\nIf the software sets one of the I/Os connected to the same pin as active by configuring the SYSCFG_CFGR3 register, enabling this bit automatically forces the other I/Os in digital input mode, regardless of their software configuration.\nWhen the bit is disabled, the SYSCFG_CFGR3 register setting is ignored, all GPIOs linked to a given pin are active and can be set in the mode specified by the corresponding GPIOx_MODER register. The user software must ensure that there is no conflict between GPIOs."
            },
            {
                "name": "NBOOT_SEL",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "BOOT0 signal source selection\nThis option bit defines the source of the BOOT0 signal."
            },
            {
                "name": "NBOOT1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Boot configuration\nTogether with the BOOT0 pin or option bit nBOOT0 (depending on nBOOT_SEL option bit configuration), this bit selects boot mode from the Main flash memory, SRAM or the System memory. Refer to Section 3: Boot configuration."
            },
            {
                "name": "NBOOT0",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "nBOOT0 option bit"
            },
            {
                "name": "NRST_MODE",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "NRST pin configuration"
            },
            {
                "name": "IRHEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Internal reset holder enable bit"
            }
        ]
    },
    "1073881124": {
        "name": "FLASH_PCROP1ASR",
        "address": 1073881124,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH PCROP area A start address register",
        "fields": [
            {
                "name": "PCROP1A_STRT",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "PCROP1A area start offset\nContains the offset of the first subpage of the PCROP1A area.\nNote: The number of effective bits depends on the size of the flash memory in the device."
            }
        ]
    },
    "1073881128": {
        "name": "FLASH_PCROP1AER",
        "address": 1073881128,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH PCROP area A end address register",
        "fields": [
            {
                "name": "PCROP1A_END",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "PCROP1A area end offset\nContains the offset of the last subpage of the PCROP1A area.\nNote: The number of effective bits depends on the size of the flash memory in the device."
            },
            {
                "name": "PCROP_RDP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PCROP area erase upon RDP level regression\nThis bit determines whether the PCROP area (and the totality of the PCROP area boundary pages) is erased by the mass erase triggered by the RDP level regression from Level 1 to Level 0:\nThe software can only set this bit. It is automatically reset upon mass erase following the RDP regression from Level 1 to Level 0."
            }
        ]
    },
    "1073881132": {
        "name": "FLASH_WRP1AR",
        "address": 1073881132,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH WRP area A address register",
        "fields": [
            {
                "name": "WRP1A_STRT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "WRP area A start offset\nThis bitfield contains the offset of the first page of the WRP area A.\nNote: The number of effective bits depends on the size of the flash memory in the device."
            },
            {
                "name": "WRP1A_END",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "WRP area A end offset\nThis bitfield contains the offset of the last page of the WRP area A.\nNote: The number of effective bits depends on the size of the flash memory in the device."
            }
        ]
    },
    "1073881136": {
        "name": "FLASH_WRP1BR",
        "address": 1073881136,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH WRP area B address register",
        "fields": [
            {
                "name": "WRP1B_STRT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "WRP area B start offset\nThis bitfield contains the offset of the first page of the WRP area B.\nNote: The number of effective bits depends on the size of the flash memory in the device."
            },
            {
                "name": "WRP1B_END",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "WRP area B end offset\nThis bitfield contains the offset of the last page of the WRP area B.\nNote: The number of effective bits depends on the size of the flash memory in the device."
            }
        ]
    },
    "1073881140": {
        "name": "FLASH_PCROP1BSR",
        "address": 1073881140,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH PCROP area B start address register",
        "fields": [
            {
                "name": "PCROP1B_STRT",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "PCROP1B area start offset\nContains the offset of the first subpage of the PCROP1B area.\nNote: The number of effective bits depends on the size of the flash memory in the device."
            }
        ]
    },
    "1073881144": {
        "name": "FLASH_PCROP1BER",
        "address": 1073881144,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH PCROP area B end address register",
        "fields": [
            {
                "name": "PCROP1B_END",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "PCROP1B area end offset\nContains the offset of the last subpage of the PCROP1B area.\nNote: The number of effective bits depends on the size of the flash memory in the device."
            }
        ]
    },
    "1073881216": {
        "name": "FLASH_SECR",
        "address": 1073881216,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH security register",
        "fields": [
            {
                "name": "SEC_SIZE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Securable memory area size\nContains the number of securable flash memory pages.\nNote: The number of effective bits depends on the size of the flash memory in the device."
            },
            {
                "name": "BOOT_LOCK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "used to force boot from user area\nIf the bit is set in association with RDP level 1, the debug capabilities are disabled, except in the case of a bad OBL (mismatch)."
            }
        ]
    },
    "1342177280": {
        "name": "GPIOA_MODER",
        "address": 1342177280,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            }
        ]
    },
    "1342177284": {
        "name": "GPIOA_OTYPER",
        "address": 1342177284,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            }
        ]
    },
    "1342177288": {
        "name": "GPIOA_OSPEEDR",
        "address": 1342177288,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            }
        ]
    },
    "1342177292": {
        "name": "GPIOA_PUPDR",
        "address": 1342177292,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            }
        ]
    },
    "1342177296": {
        "name": "GPIOA_IDR",
        "address": 1342177296,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            }
        ]
    },
    "1342177300": {
        "name": "GPIOA_ODR",
        "address": 1342177300,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            }
        ]
    },
    "1342177304": {
        "name": "GPIOA_BSRR",
        "address": 1342177304,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            }
        ]
    },
    "1342177308": {
        "name": "GPIOA_LCKR",
        "address": 1342177308,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key\nThis bit can be read any time. It can only be modified using the lock key write sequence.\nLOCK key write sequence:\nWR LCKR[16] =  1  + LCKR[15:0]\nWR LCKR[16] =  0  + LCKR[15:0]\nWR LCKR[16] =  1  + LCKR[15:0]\nRD LCKR\nRD LCKR[16] =  1  (this read operation is optional but it confirms that the lock is active)\nNote: During the LOCK key write sequence, the value of LCK[15:0] must not change.\nNote: Any error in the lock sequence aborts the lock.\nNote: After the first lock sequence on any bit of the port, any read access on the LCKK bit returns  1  until the next MCU reset or peripheral reset."
            }
        ]
    },
    "1342177312": {
        "name": "GPIOA_AFRL",
        "address": 1342177312,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            }
        ]
    },
    "1342177316": {
        "name": "GPIOA_AFRH",
        "address": 1342177316,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            }
        ]
    },
    "1342177320": {
        "name": "GPIOA_BRR",
        "address": 1342177320,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            }
        ]
    },
    "1342178304": {
        "name": "GPIOB_MODER",
        "address": 1342178304,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            }
        ]
    },
    "1342178308": {
        "name": "GPIOB_OTYPER",
        "address": 1342178308,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            }
        ]
    },
    "1342178312": {
        "name": "GPIOB_OSPEEDR",
        "address": 1342178312,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            }
        ]
    },
    "1342178316": {
        "name": "GPIOB_PUPDR",
        "address": 1342178316,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            }
        ]
    },
    "1342178320": {
        "name": "GPIOB_IDR",
        "address": 1342178320,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            }
        ]
    },
    "1342178324": {
        "name": "GPIOB_ODR",
        "address": 1342178324,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            }
        ]
    },
    "1342178328": {
        "name": "GPIOB_BSRR",
        "address": 1342178328,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            }
        ]
    },
    "1342178332": {
        "name": "GPIOB_LCKR",
        "address": 1342178332,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key\nThis bit can be read any time. It can only be modified using the lock key write sequence.\nLOCK key write sequence:\nWR LCKR[16] =  1  + LCKR[15:0]\nWR LCKR[16] =  0  + LCKR[15:0]\nWR LCKR[16] =  1  + LCKR[15:0]\nRD LCKR\nRD LCKR[16] =  1  (this read operation is optional but it confirms that the lock is active)\nNote: During the LOCK key write sequence, the value of LCK[15:0] must not change.\nNote: Any error in the lock sequence aborts the lock.\nNote: After the first lock sequence on any bit of the port, any read access on the LCKK bit returns  1  until the next MCU reset or peripheral reset."
            }
        ]
    },
    "1342178336": {
        "name": "GPIOB_AFRL",
        "address": 1342178336,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            }
        ]
    },
    "1342178340": {
        "name": "GPIOB_AFRH",
        "address": 1342178340,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            }
        ]
    },
    "1342178344": {
        "name": "GPIOB_BRR",
        "address": 1342178344,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            }
        ]
    },
    "1342179328": {
        "name": "GPIOC_MODER",
        "address": 1342179328,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            }
        ]
    },
    "1342179332": {
        "name": "GPIOC_OTYPER",
        "address": 1342179332,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            }
        ]
    },
    "1342179336": {
        "name": "GPIOC_OSPEEDR",
        "address": 1342179336,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            }
        ]
    },
    "1342179340": {
        "name": "GPIOC_PUPDR",
        "address": 1342179340,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            }
        ]
    },
    "1342179344": {
        "name": "GPIOC_IDR",
        "address": 1342179344,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            }
        ]
    },
    "1342179348": {
        "name": "GPIOC_ODR",
        "address": 1342179348,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            }
        ]
    },
    "1342179352": {
        "name": "GPIOC_BSRR",
        "address": 1342179352,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            }
        ]
    },
    "1342179356": {
        "name": "GPIOC_LCKR",
        "address": 1342179356,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key\nThis bit can be read any time. It can only be modified using the lock key write sequence.\nLOCK key write sequence:\nWR LCKR[16] =  1  + LCKR[15:0]\nWR LCKR[16] =  0  + LCKR[15:0]\nWR LCKR[16] =  1  + LCKR[15:0]\nRD LCKR\nRD LCKR[16] =  1  (this read operation is optional but it confirms that the lock is active)\nNote: During the LOCK key write sequence, the value of LCK[15:0] must not change.\nNote: Any error in the lock sequence aborts the lock.\nNote: After the first lock sequence on any bit of the port, any read access on the LCKK bit returns  1  until the next MCU reset or peripheral reset."
            }
        ]
    },
    "1342179360": {
        "name": "GPIOC_AFRL",
        "address": 1342179360,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            }
        ]
    },
    "1342179364": {
        "name": "GPIOC_AFRH",
        "address": 1342179364,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            }
        ]
    },
    "1342179368": {
        "name": "GPIOC_BRR",
        "address": 1342179368,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            }
        ]
    },
    "1342180352": {
        "name": "GPIOD_MODER",
        "address": 1342180352,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            }
        ]
    },
    "1342180356": {
        "name": "GPIOD_OTYPER",
        "address": 1342180356,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            }
        ]
    },
    "1342180360": {
        "name": "GPIOD_OSPEEDR",
        "address": 1342180360,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            }
        ]
    },
    "1342180364": {
        "name": "GPIOD_PUPDR",
        "address": 1342180364,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            }
        ]
    },
    "1342180368": {
        "name": "GPIOD_IDR",
        "address": 1342180368,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            }
        ]
    },
    "1342180372": {
        "name": "GPIOD_ODR",
        "address": 1342180372,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            }
        ]
    },
    "1342180376": {
        "name": "GPIOD_BSRR",
        "address": 1342180376,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            }
        ]
    },
    "1342180380": {
        "name": "GPIOD_LCKR",
        "address": 1342180380,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key\nThis bit can be read any time. It can only be modified using the lock key write sequence.\nLOCK key write sequence:\nWR LCKR[16] =  1  + LCKR[15:0]\nWR LCKR[16] =  0  + LCKR[15:0]\nWR LCKR[16] =  1  + LCKR[15:0]\nRD LCKR\nRD LCKR[16] =  1  (this read operation is optional but it confirms that the lock is active)\nNote: During the LOCK key write sequence, the value of LCK[15:0] must not change.\nNote: Any error in the lock sequence aborts the lock.\nNote: After the first lock sequence on any bit of the port, any read access on the LCKK bit returns  1  until the next MCU reset or peripheral reset."
            }
        ]
    },
    "1342180384": {
        "name": "GPIOD_AFRL",
        "address": 1342180384,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            }
        ]
    },
    "1342180388": {
        "name": "GPIOD_AFRH",
        "address": 1342180388,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            }
        ]
    },
    "1342180392": {
        "name": "GPIOD_BRR",
        "address": 1342180392,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            }
        ]
    },
    "1342182400": {
        "name": "GPIOF_MODER",
        "address": 1342182400,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to set the I/O to one of four operating modes."
            }
        ]
    },
    "1342182404": {
        "name": "GPIOF_OTYPER",
        "address": 1342182404,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output type."
            }
        ]
    },
    "1342182408": {
        "name": "GPIOF_OSPEEDR",
        "address": 1342182408,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration for I/O y\nThese bits are written by software to configure the I/O output speed.\nRefer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..\nNote: The FT_c GPIOs cannot be set to high speed."
            }
        ]
    },
    "1342182412": {
        "name": "GPIOF_PUPDR",
        "address": 1342182412,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: On the same pin, this pull up/down must not be activated when a pull down/up is set through the PWR_PDCRx/PWR_PUCRx registers."
            }
        ]
    },
    "1342182416": {
        "name": "GPIOF_IDR",
        "address": 1342182416,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x input data I/O y\nThese bits are read-only. They contain the input value of the corresponding I/O port."
            }
        ]
    },
    "1342182420": {
        "name": "GPIOF_ODR",
        "address": 1342182420,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data I/O y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A, B, C, D, F)."
            }
        ]
    },
    "1342182424": {
        "name": "GPIOF_BSRR",
        "address": 1342182424,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000.\nNote: If both BSx and BRx are set, BSx has priority."
            }
        ]
    },
    "1342182428": {
        "name": "GPIOF_LCKR",
        "address": 1342182428,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is  0."
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key\nThis bit can be read any time. It can only be modified using the lock key write sequence.\nLOCK key write sequence:\nWR LCKR[16] =  1  + LCKR[15:0]\nWR LCKR[16] =  0  + LCKR[15:0]\nWR LCKR[16] =  1  + LCKR[15:0]\nRD LCKR\nRD LCKR[16] =  1  (this read operation is optional but it confirms that the lock is active)\nNote: During the LOCK key write sequence, the value of LCK[15:0] must not change.\nNote: Any error in the lock sequence aborts the lock.\nNote: After the first lock sequence on any bit of the port, any read access on the LCKK bit returns  1  until the next MCU reset or peripheral reset."
            }
        ]
    },
    "1342182432": {
        "name": "GPIOF_AFRL",
        "address": 1342182432,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x pin y\nThese bits are written by software to configure alternate function I/Os"
            }
        ]
    },
    "1342182436": {
        "name": "GPIOF_AFRH",
        "address": 1342182436,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x, I/O y\nThese bits are written by software to configure alternate function I/Os"
            }
        ]
    },
    "1342182440": {
        "name": "GPIOF_BRR",
        "address": 1342182440,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x reset I/O y\nThese bits are write-only. A read operation always returns 0x0000."
            }
        ]
    },
    "1073754112": {
        "name": "IWDG_KR",
        "address": 1073754112,
        "size": 32,
        "access": "write-only",
        "desc": "IWDG key register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Key value (write only, read 0x0000)\nThese bits must be written by software at regular intervals with the key value 0xAAAA, otherwise the watchdog generates a reset when the counter reaches 0.\nWriting the key value 0x5555 to enable access to the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see Section 22.3.4: Register access protection)\nWriting the key value 0xCCCC starts the watchdog (except if the hardware watchdog option is selected)"
            }
        ]
    },
    "1073754116": {
        "name": "IWDG_PR",
        "address": 1073754116,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG prescaler register",
        "fields": [
            {
                "name": "PR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Prescaler divider\nThese bits are write access protected see Section 22.3.4: Register access protection. They are written by software to select the prescaler divider feeding the counter clock. PVU bit of the IWDG status register (IWDG_SR) must be reset in order to be able to change the prescaler divider.\nNote: Reading this register returns the prescaler value from the V<sub>DD</sub> voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the PVU bit in the IWDG status register (IWDG_SR) is reset."
            }
        ]
    },
    "1073754120": {
        "name": "IWDG_RLR",
        "address": 1073754120,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG reload register",
        "fields": [
            {
                "name": "RL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter reload value\nThese bits are write access protected see Register access protection. They are written by software to define the value to be loaded in the watchdog counter each time the value 0xAAAA is written in the IWDG key register (IWDG_KR). The watchdog counter counts down from this value. The timeout period is a function of this value and the clock prescaler. Refer to the datasheet for the timeout information.\nThe RVU bit in the IWDG status register (IWDG_SR) must be reset to be able to change the reload value.\nNote: Reading this register returns the reload value from the V<sub>DD</sub> voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing on it. For this reason the value read from this register is valid only when the RVU bit in the IWDG status register (IWDG_SR) is reset."
            }
        ]
    },
    "1073754124": {
        "name": "IWDG_SR",
        "address": 1073754124,
        "size": 32,
        "access": "read-only",
        "desc": "IWDG status register",
        "fields": [
            {
                "name": "PVU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Watchdog prescaler value update\nThis bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is reset by hardware when the prescaler update operation is completed in the V<sub>DD</sub> voltage domain (takes up to five LSI cycles).\nPrescaler value can be updated only when PVU bit is reset."
            },
            {
                "name": "RVU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Watchdog counter reload value update\nThis bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed in the V<sub>DD</sub> voltage domain (takes up to five LSI cycles).\nReload value can be updated only when RVU bit is reset."
            },
            {
                "name": "WVU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Watchdog counter window value update\nThis bit is set by hardware to indicate that an update of the window value is ongoing. It is reset by hardware when the reload value update operation is completed in the V<sub>DD</sub> voltage domain (takes up to five LSI cycles).\nWindow value can be updated only when WVU bit is reset."
            }
        ]
    },
    "1073754128": {
        "name": "IWDG_WINR",
        "address": 1073754128,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG window register",
        "fields": [
            {
                "name": "WIN",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter window value\nThese bits are write access protected, see Section 22.3.4, they contain the high limit of the window value to be compared with the downcounter.\nTo prevent a reset, the downcounter must be reloaded when its value is lower than the window register value and greater than 0x0\nThe WVU bit in the IWDG status register (IWDG_SR) must be reset in order to be able to change the reload value.\nNote: Reading this register returns the reload value from the V<sub>DD</sub> voltage domain. This value may not be valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the WVU bit in the IWDG status register (IWDG_SR) is reset."
            }
        ]
    },
    "1073763328": {
        "name": "I2C_CR1",
        "address": 1073763328,
        "size": 32,
        "access": "read-write",
        "desc": "I2C control register 1",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable\nNote: When PE = 0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least three APB clock cycles."
            },
            {
                "name": "TXIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TX interrupt enable"
            },
            {
                "name": "RXIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RX interrupt enable"
            },
            {
                "name": "ADDRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address match interrupt enable (slave only)"
            },
            {
                "name": "NACKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received interrupt enable"
            },
            {
                "name": "STOPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt enable\nNote: Any of these events generates an interrupt:\nNote: Transfer complete (TC)\nNote: Transfer complete reload (TCR)"
            },
            {
                "name": "ERRIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Error interrupts enable\nNote: Any of these errors generates an interrupt:\nNote: Arbitration loss (ARLO)\nNote: Bus error detection (BERR)\nNote: Overrun/underrun (OVR)\nNote: Timeout detection (TIMEOUT)\nNote: PEC error detection (PECERR)\nNote: Alert pin event detection (ALERT)"
            },
            {
                "name": "DNF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Digital noise filter\nThese bits are used to configure the digital noise filter on SDA and SCL input. The digital filter, filters spikes with a length of up to DNF[3:0] * t<sub>I2CCLK</sub>\n...\nNote: If the analog filter is enabled, the digital filter is added to it. This filter can be programmed only when the I2C is disabled (PE = 0)."
            },
            {
                "name": "ANFOFF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog noise filter OFF\nNote: This bit can be programmed only when the I2C is disabled (PE = 0)."
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DMA transmission requests enable"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DMA reception requests enable"
            },
            {
                "name": "SBC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave byte control\nThis bit is used to enable hardware byte control in slave mode."
            },
            {
                "name": "NOSTRETCH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clock stretching disable\nThis bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode.\nNote: This bit can be programmed only when the I2C is disabled (PE = 0)."
            },
            {
                "name": "WUPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Wake-up from Stop mode enable\nNote: If the wake-up from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 25.3.\nNote: WUPEN can be set only when DNF = 0000."
            },
            {
                "name": "GCEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "General call enable"
            },
            {
                "name": "SMBHEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SMBus host address enable\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 25.3."
            },
            {
                "name": "SMBDEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SMBus device default address enable\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 25.3."
            },
            {
                "name": "ALERTEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SMBus alert enable\nNote: When ALERTEN = 0, the SMBA pin can be used as a standard GPIO.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 25.3."
            },
            {
                "name": "PECEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PEC enable\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 25.3."
            }
        ]
    },
    "1073763332": {
        "name": "I2C_CR2",
        "address": 1073763332,
        "size": 32,
        "access": "read-write",
        "desc": "I2C control register 2",
        "fields": [
            {
                "name": "SADD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Slave address (master mode)\nIn 7-bit addressing mode (ADD10 = 0):\nSADD[7:1] must be written with the 7-bit slave address to be sent. Bits SADD[9], SADD[8] and SADD[0] are don't care.\nIn 10-bit addressing mode (ADD10 = 1):\nSADD[9:0] must be written with the 10-bit slave address to be sent.\nNote: Changing these bits when the START bit is set is not allowed."
            },
            {
                "name": "RD_WRN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transfer direction (master mode)\nNote: Changing this bit when the START bit is set is not allowed."
            },
            {
                "name": "ADD10",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "10-bit addressing mode (master mode)\nNote: Changing this bit when the START bit is set is not allowed."
            },
            {
                "name": "HEAD10R",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "10-bit address header only read direction (master receiver mode)\nNote: Changing this bit when the START bit is set is not allowed."
            },
            {
                "name": "START",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Start generation\nThis bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by an address matched in slave mode, by a timeout error detection, or when PE = 0.\nIf the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated start condition when RELOAD = 0, after the end of the NBYTES transfer.\nOtherwise, setting this bit generates a START condition once the bus is free.\nNote: Writing 0 to this bit has no effect.\nNote: The START bit can be set even if the bus is BUSY or I2C is in slave mode.\nNote: This bit has no effect when RELOAD is set."
            },
            {
                "name": "STOP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Stop generation (master mode)\nThe bit is set by software, cleared by hardware when a STOP condition is detected, or when PE = 0.\nIn master mode:\nNote: Writing 0 to this bit has no effect."
            },
            {
                "name": "NACK",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NACK generation (slave mode)\nThe bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE = 0.\nNote: Writing 0 to this bit has no effect.\nNote: This bit is used only in slave mode: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value.\nNote: When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated, whatever the NACK bit value.\nNote: When hardware PEC checking is enabled (PECBYTE = 1), the PEC acknowledge value does not depend on the NACK value."
            },
            {
                "name": "NBYTES",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Number of bytes\nThe number of bytes to be transmitted/received is programmed there. This field is don t care in slave mode with SBC = 0.\nNote: Changing these bits when the START bit is set is not allowed."
            },
            {
                "name": "RELOAD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NBYTES reload mode\nThis bit is set and cleared by software."
            },
            {
                "name": "AUTOEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic end mode (master mode)\nThis bit is set and cleared by software.\nNote: This bit has no effect in slave mode or when the RELOAD bit is set."
            },
            {
                "name": "PECBYTE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Packet error checking byte\nThis bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE = 0.\nNote: Writing 0 to this bit has no effect.\nNote: This bit has no effect when RELOAD is set, and in slave mode when SBC = 0.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 25.3."
            }
        ]
    },
    "1073763336": {
        "name": "I2C_OAR1",
        "address": 1073763336,
        "size": 32,
        "access": "read-write",
        "desc": "I2C own address 1 register",
        "fields": [
            {
                "name": "OA1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Interface own slave address\n7-bit addressing mode: OA1[7:1] contains the 7-bit own slave address. Bits OA1[9], OA1[8] and OA1[0] are don't care.\n10-bit addressing mode: OA1[9:0] contains the 10-bit own slave address.\nNote: These bits can be written only when OA1EN = 0."
            },
            {
                "name": "OA1MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Own address 1 10-bit mode\nNote: This bit can be written only when OA1EN = 0."
            },
            {
                "name": "OA1EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own address 1 enable"
            }
        ]
    },
    "1073763340": {
        "name": "I2C_OAR2",
        "address": 1073763340,
        "size": 32,
        "access": "read-write",
        "desc": "I2C own address 2 register",
        "fields": [
            {
                "name": "OA2",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address\n7-bit addressing mode: 7-bit address\nNote: These bits can be written only when OA2EN = 0."
            },
            {
                "name": "OA2MSK",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Own address 2 masks"
            },
            {
                "name": "OA2EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own address 2 enable"
            }
        ]
    },
    "1073763344": {
        "name": "I2C_TIMINGR",
        "address": 1073763344,
        "size": 32,
        "access": "read-write",
        "desc": "I2C timing register",
        "fields": [
            {
                "name": "SCLL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCL low period (master mode)\nThis field is used to generate the SCL low period in master mode.\nt<sub>SCLL </sub>= (SCLL + 1) x t<sub>PRESC</sub>\nNote: SCLL is also used to generate t<sub>BUF </sub>and t<sub>SU:STA </sub>timings."
            },
            {
                "name": "SCLH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "SCL high period (master mode)\nThis field is used to generate the SCL high period in master mode.\nt<sub>SCLH </sub>= (SCLH + 1) x t<sub>PRESC</sub>\nNote: SCLH is also used to generate t<sub>SU:STO </sub>and t<sub>HD:STA </sub>timing."
            },
            {
                "name": "SDADEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Data hold time\nThis field is used to generate the delay t<sub>SDADEL </sub>between SCL falling edge and SDA edge. In master and in slave modes with NOSTRETCH = 0, the SCL line is stretched low during t<sub>SDADEL</sub>.\nt<sub>SDADEL</sub>= SDADEL x t<sub>PRESC</sub>\nNote: SDADEL is used to generate t<sub>HD:DAT </sub>timing."
            },
            {
                "name": "SCLDEL",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Data setup time\nThis field is used to generate a delay t<sub>SCLDEL</sub> = (SCLDEL + 1) x t<sub>PRESC</sub> between SDA edge and SCL rising edge. In master and in slave modes with NOSTRETCH = 0, the SCL line is stretched low during t<sub>SCLDEL</sub>.\nNote: t<sub>SCLDEL</sub> is used to generate t<sub>SU:DAT </sub>timing."
            },
            {
                "name": "PRESC",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Timing prescaler\nThis field is used to prescale I2CCLK to generate the clock period t<sub>PRESC </sub>used for data setup and hold counters (refer to I2C timings), and for SCL high and low level counters (refer to I2C master initialization).\nt<sub>PRESC </sub>= (PRESC + 1) x t<sub>I2CCLK</sub>"
            }
        ]
    },
    "1073763348": {
        "name": "I2C_TIMEOUTR",
        "address": 1073763348,
        "size": 32,
        "access": "read-write",
        "desc": "I2C timeout register",
        "fields": [
            {
                "name": "TIMEOUTA",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Bus timeout A\nThis field is used to configure:\nThe SCL low timeout condition t<sub>TIMEOUT</sub> when TIDLE = 0\nt<sub>TIMEOUT</sub>= (TIMEOUTA + 1) x 2048 x t<sub>I2CCLK</sub>\nThe bus idle condition (both SCL and SDA high) when TIDLE = 1\nt<sub>IDLE</sub>= (TIMEOUTA + 1) x 4 x t<sub>I2CCLK</sub>\nNote: These bits can be written only when TIMOUTEN = 0."
            },
            {
                "name": "TIDLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Idle clock timeout detection\nNote: This bit can be written only when TIMOUTEN = 0."
            },
            {
                "name": "TIMOUTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clock timeout enable"
            },
            {
                "name": "TIMEOUTB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Bus timeout B\nThis field is used to configure the cumulative clock extension timeout:\nMaster mode: the master cumulative clock low extend time (t<sub>LOW:MEXT</sub>) is detected\nSlave mode: the slave cumulative clock low extend time (t<sub>LOW:SEXT</sub>) is detected\nt<sub>LOW:EXT </sub>= (TIMEOUTB + TIDLE = 01) x 2048 x t<sub>I2CCLK</sub>\nNote: These bits can be written only when TEXTEN = 0."
            },
            {
                "name": "TEXTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Extended clock timeout enable"
            }
        ]
    },
    "1073763352": {
        "name": "I2C_ISR",
        "address": 1073763352,
        "size": 32,
        "access": "read-write",
        "desc": "I2C interrupt and status register",
        "fields": [
            {
                "name": "TXE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit data register empty (transmitters)\nThis bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register.\nThis bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR.\nNote: This bit is set by hardware when PE = 0."
            },
            {
                "name": "TXIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit interrupt status (transmitters)\nThis bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register.\nThis bit can be written to 1 by software only when NOSTRETCH = 1, to generate a TXIS event (interrupt if TXIE = 1 or DMA request if TXDMAEN = 1).\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "RXNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive data register not empty (receivers)\nThis bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "ADDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched (slave mode)\nThis bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "NACKF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received flag\nThis flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "STOPF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag\nThis flag is set by hardware when a STOP condition is detected on the bus and the peripheral is involved in this transfer:\nas a master, provided that the STOP condition is generated by the peripheral.\nas a slave, provided that the peripheral has been addressed previously during this transfer.\nIt is cleared by software by setting the STOPCF bit.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer complete (master mode)\nThis flag is set by hardware when RELOAD = 0, AUTOEND = 0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "TCR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer complete reload\nThis flag is set by hardware when RELOAD = 1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value.\nNote: This bit is cleared by hardware when PE = 0.\nNote: This flag is only for master mode, or for slave mode when the SBC bit is set."
            },
            {
                "name": "BERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error\nThis flag is set by hardware when a misplaced Start or STOP condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting the BERRCF bit.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "ARLO",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost\nThis flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "OVR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/underrun (slave mode)\nThis flag is set by hardware in slave mode with NOSTRETCH = 1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "PECERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC error in reception\nThis flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit.\nNote: This bit is cleared by hardware when PE = 0.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 25.3."
            },
            {
                "name": "TIMEOUT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout or t<sub>LOW</sub> detection flag\nThis flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit.\nNote: This bit is cleared by hardware when PE = 0.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 25.3."
            },
            {
                "name": "ALERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SMBus alert\nThis flag is set by hardware when SMBHEN = 1 (SMBus host configuration), ALERTEN = 1 and an SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit.\nNote: This bit is cleared by hardware when PE = 0.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 25.3."
            },
            {
                "name": "BUSY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bus busy\nThis flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected, and cleared by hardware when a STOP condition is detected, or when PE = 0."
            },
            {
                "name": "DIR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer direction (slave mode)\nThis flag is updated when an address match event occurs (ADDR = 1)."
            },
            {
                "name": "ADDCODE",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "Address match code (slave mode)\nThese bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the two MSBs of the address."
            }
        ]
    },
    "1073763356": {
        "name": "I2C_ICR",
        "address": 1073763356,
        "size": 32,
        "access": "write-only",
        "desc": "I2C interrupt clear register",
        "fields": [
            {
                "name": "ADDRCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched flag clear\nWriting 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register."
            },
            {
                "name": "NACKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge flag clear\nWriting 1 to this bit clears the NACKF flag in I2C_ISR register."
            },
            {
                "name": "STOPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "STOP detection flag clear\nWriting 1 to this bit clears the STOPF flag in the I2C_ISR register."
            },
            {
                "name": "BERRCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error flag clear\nWriting 1 to this bit clears the BERRF flag in the I2C_ISR register."
            },
            {
                "name": "ARLOCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost flag clear\nWriting 1 to this bit clears the ARLO flag in the I2C_ISR register."
            },
            {
                "name": "OVRCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/underrun flag clear\nWriting 1 to this bit clears the OVR flag in the I2C_ISR register."
            },
            {
                "name": "PECCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC error flag clear\nWriting 1 to this bit clears the PECERR flag in the I2C_ISR register.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 25.3."
            },
            {
                "name": "TIMOUTCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout detection flag clear\nWriting 1 to this bit clears the TIMEOUT flag in the I2C_ISR register.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 25.3."
            },
            {
                "name": "ALERTCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alert flag clear\nNote: Writing 1 to this bit clears the ALERT flag in the I2C_ISR register.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 25.3."
            }
        ]
    },
    "1073763360": {
        "name": "I2C_PECR",
        "address": 1073763360,
        "size": 32,
        "access": "read-only",
        "desc": "I2C PEC register",
        "fields": [
            {
                "name": "PEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Packet error checking register\nThis field contains the internal PEC when PECEN=1.\nThe PEC is cleared by hardware when PE = 0."
            }
        ]
    },
    "1073763364": {
        "name": "I2C_RXDR",
        "address": 1073763364,
        "size": 32,
        "access": "read-only",
        "desc": "I2C receive data register",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit receive data\nData byte received from the I<sup>2</sup>C bus"
            }
        ]
    },
    "1073763368": {
        "name": "I2C_TXDR",
        "address": 1073763368,
        "size": 32,
        "access": "read-write",
        "desc": "I2C transmit data register",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit transmit data\nData byte to be transmitted to the I<sup>2</sup>C bus\nNote: These bits can be written only when TXE = 1."
            }
        ]
    },
    "1073770496": {
        "name": "PWR_CR1",
        "address": 1073770496,
        "size": 32,
        "access": "read-write",
        "desc": "PWR control register 1",
        "fields": [
            {
                "name": "LPMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Low-power mode selection\nThese bits select the low-power mode entered when CPU enters deepsleep mode.\n1XX: Shutdown mode"
            },
            {
                "name": "FPD_STOP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Flash memory powered down during Stop mode\nThis bit determines whether the Flash memory is put in power-down mode or remains in idle mode when the device enters Stop mode."
            },
            {
                "name": "FPD_SLP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Flash memory powered down during Sleep mode\nThis bit determines whether the Flash memory is put in power-down mode or remains in idle mode when the device enters Sleep mode."
            }
        ]
    },
    "1073770500": {
        "name": "PWR_CR2",
        "address": 1073770500,
        "size": 32,
        "access": "read-write",
        "desc": "PWR control register 1",
        "fields": [
            {
                "name": "PVM_VDDIO2",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "supply voltage monitoring"
            }
        ]
    },
    "1073770504": {
        "name": "PWR_CR3",
        "address": 1073770504,
        "size": 32,
        "access": "read-write",
        "desc": "PWR control register 3",
        "fields": [
            {
                "name": "EWUP1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable WKUP1 wakeup pin\nWhen this bit is set, the WKUP1 external wakeup pin is enabled and triggers a wakeup event when a rising or a falling edge occurs. The active edge is configured via the WP1 bit of the PWR_CR4 register."
            },
            {
                "name": "EWUP2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable WKUP2 wakeup pin\nWhen this bit is set, the WKUP2 external wakeup pin is enabled and triggers a wakeup event when a rising or a falling edge occurs. The active edge is configured via the WP2 bit of the PWR_CR4 register."
            },
            {
                "name": "EWUP3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Enable WKUP3 wakeup pin\nWhen this bit is set, the WKUP3 external wakeup pin is enabled and triggers a wakeup event when a rising or a falling edge occurs. The active edge is configured via the WP3 bit of the PWR_CR4 register."
            },
            {
                "name": "EWUP4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Enable WKUP4 wakeup pin\nWhen this bit is set, the WKUP4 external wakeup pin is enabled and triggers a wakeup event when a rising or a falling edge occurs. The active edge is configured via the WP4 bit in the PWR_CR4 register."
            },
            {
                "name": "EWUP5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Enable WKUP5 wakeup pin\nWhen this bit is set, the WKUP5 external wakeup pin is enabled and triggers a wakeup event when a rising or a falling edge occurs. The active edge is configured through WP5 bit in the PWR_CR4 register."
            },
            {
                "name": "EWUP6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Enable WKUP6 wakeup pin\nWhen this bit is set, the WKUP6 external wakeup pin is enabled and triggers a wakeup event when a rising or a falling edge occurs. The active edge is configured through WP6 bit in the PWR_CR4 register."
            },
            {
                "name": "APC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Apply pull-up and pull-down configuration\nThis bit determines whether the I/O pull-up and pull-down configurations defined in the PWR_PUCRx and PWR_PDCRx registers are applied."
            },
            {
                "name": "EIWUL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable internal wakeup line\nWhen set, a rising edge on the internal wakeup line triggers a wakeup event."
            }
        ]
    },
    "1073770508": {
        "name": "PWR_CR4",
        "address": 1073770508,
        "size": 32,
        "access": "read-write",
        "desc": "PWR control register 4",
        "fields": [
            {
                "name": "WP1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "WKUP1 wakeup pin polarity\nWKUP1 external wakeup signal polarity (level or edge) to generate wakeup condition:"
            },
            {
                "name": "WP2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "WKUP2 wakeup pin polarity\nWKUP2 external wakeup signal polarity (level or edge) to generate wakeup condition:"
            },
            {
                "name": "WP3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WKUP3 wakeup pin polarity\nWKUP3 external wakeup signal polarity (level or edge) to generate wakeup condition:"
            },
            {
                "name": "WP4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "WKUP4 wakeup pin polarity\nWKUP4 external wakeup signal polarity (level or edge) to generate wakeup condition:"
            },
            {
                "name": "WP5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "WKUP5 wakeup pin polarity\nWKUP5 external wakeup signal polarity (level or edge) to generate wakeup condition:"
            },
            {
                "name": "WP6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "WKUP6 wakeup pin polarity\nWKUP6 external wakeup signal polarity (level or edge) to generate wakeup condition:"
            }
        ]
    },
    "1073770512": {
        "name": "PWR_SR1",
        "address": 1073770512,
        "size": 32,
        "access": "read-only",
        "desc": "PWR status register 1",
        "fields": [
            {
                "name": "WUF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Wakeup flag 1\nThis bit is set when a wakeup condition is detected on WKUP1 wakeup pin. It is cleared by setting the CWUF1 bit of the PWR_SCR register."
            },
            {
                "name": "WUF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Wakeup flag 2\nThis bit is set when a wakeup condition is detected on WKUP2 wakeup pin. It is cleared by setting the CWUF2 bit of the PWR_SCR register."
            },
            {
                "name": "WUF3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup flag 3\nThis bit is set when a wakeup condition is detected on WKUP3 wakeup pin. It is cleared by setting the CWUF3 bit of the PWR_SCR register."
            },
            {
                "name": "WUF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Wakeup flag 4\nThis bit is set when a wakeup condition is detected on WKUP4 wakeup pin. It is cleared by setting the CWUF4 bit of the PWR_SCR register."
            },
            {
                "name": "WUF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Wakeup flag 5\nThis bit is set when a wakeup condition is detected on WKUP5 wakeup pin. It is cleared by setting the CWUF5 bit of the PWR_SCR register."
            },
            {
                "name": "WUF6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Wakeup flag 6\nThis bit is set when a wakeup condition is detected on WKUP6 wakeup pin. It is cleared by setting the CWUF6 bit of the PWR_SCR register."
            },
            {
                "name": "SBF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Standby flag\nThis bit is set by hardware when the device enters Standby mode and is cleared by setting the CSBF bit in the PWR_SCR register, or by a power-on reset. It is not cleared by the system reset."
            },
            {
                "name": "WUFI",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wakeup flag internal\nThis bit is set when a wakeup condition is detected on the internal wakeup line. It is cleared when all internal wakeup sources are cleared."
            }
        ]
    },
    "1073770516": {
        "name": "PWR_SR2",
        "address": 1073770516,
        "size": 32,
        "access": "read-only",
        "desc": "PWR status register 2",
        "fields": [
            {
                "name": "FLASH_RDY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Flash ready flag\nThis bit is set by hardware to indicate when the Flash memory is ready to be accessed after wakeup from power-down. To place the Flash memory in power-down, set either FPD_SLP or FPD_STP bit.\nNote: If the system boots from SRAM, the user application must wait till FLASH_RDY bit is set, prior to jumping to Flash memory."
            },
            {
                "name": "PVM_VDDIO2_OUT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "V<sub>DDIO2</sub> supply voltage monitoring output flag\nThis flag indicates the readiness of the V<sub>DDIO2</sub> supply voltage (excess of 1.2 V).\nThe flag is cleared when the PVM of V<sub>DDIO2</sub> is disabled (PVM_VDDIO2[0] = 0).\nNote: Only applicable on STM32C071xx, reserved on the other products."
            }
        ]
    },
    "1073770520": {
        "name": "PWR_SCR",
        "address": 1073770520,
        "size": 32,
        "access": "write-only",
        "desc": "PWR status clear register",
        "fields": [
            {
                "name": "CWUF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 1\nSetting this bit clears the WUF1 flag in the PWR_SR1 register."
            },
            {
                "name": "CWUF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 2\nSetting this bit clears the WUF2 flag in the PWR_SR1 register."
            },
            {
                "name": "CWUF3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 3\nSetting this bit clears the WUF3 flag in the PWR_SR1 register."
            },
            {
                "name": "CWUF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 4\nSetting this bit clears the WUF4 flag in the PWR_SR1 register."
            },
            {
                "name": "CWUF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 5\nSetting this bit clears the WUF5 flag in the PWR_SR1 register."
            },
            {
                "name": "CWUF6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 6\nSetting this bit clears the WUF6 flag in the PWR_SR1 register."
            },
            {
                "name": "CSBF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clear standby flag\nSetting this bit clears the SBF flag in the PWR_SR1 register."
            }
        ]
    },
    "1073770528": {
        "name": "PWR_PUCRA",
        "address": 1073770528,
        "size": 32,
        "access": "read-write",
        "desc": "PWR Port A pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port A pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PA[i] I/O.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            }
        ]
    },
    "1073770532": {
        "name": "PWR_PDCRA",
        "address": 1073770532,
        "size": 32,
        "access": "read-write",
        "desc": "PWR Port A pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port A pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PA[i] I/O.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            }
        ]
    },
    "1073770536": {
        "name": "PWR_PUCRB",
        "address": 1073770536,
        "size": 32,
        "access": "read-write",
        "desc": "PWR Port B pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port B pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PB[i] I/O.\nOn STM32C011xx, only PU7 and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            }
        ]
    },
    "1073770540": {
        "name": "PWR_PDCRB",
        "address": 1073770540,
        "size": 32,
        "access": "read-write",
        "desc": "PWR Port B pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port B pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PB[i] I/O.\nOn STM32C011xx, only PD7 and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            }
        ]
    },
    "1073770544": {
        "name": "PWR_PUCRC",
        "address": 1073770544,
        "size": 32,
        "access": "read-write",
        "desc": "PWR Port C pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port C pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PC[i] I/O.\nOn STM32C011xx, only PU15 and PU14 are available. On STM32C031xx, only PU15 to PU13, PU7, and PU6 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            }
        ]
    },
    "1073770548": {
        "name": "PWR_PDCRC",
        "address": 1073770548,
        "size": 32,
        "access": "read-write",
        "desc": "PWR Port C pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port C pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PC[i] I/O.\nOn STM32C011xx, only PD15 and PD14 are available. On STM32C031xx, only PD15 to PD13, PD7, and PD6 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            }
        ]
    },
    "1073770552": {
        "name": "PWR_PUCRD",
        "address": 1073770552,
        "size": 32,
        "access": "read-write",
        "desc": "PWR Port D pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port D pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PU3 to PU0 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port D pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PU3 to PU0 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port D pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PU3 to PU0 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port D pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PU3 to PU0 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port D pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PU3 to PU0 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port D pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PU3 to PU0 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port D pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PU3 to PU0 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port D pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PD[i] I/O.\nOnly available on STM32C071xx.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port D pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PD[i] I/O.\nOnly available on STM32C071xx.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            }
        ]
    },
    "1073770556": {
        "name": "PWR_PDCRD",
        "address": 1073770556,
        "size": 32,
        "access": "read-write",
        "desc": "PWR Port D pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port D pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PD3 to PD0 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port D pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PD3 to PD0 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port D pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PD3 to PD0 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port D pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PD3 to PD0 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port D pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PD3 to PD0 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port D pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PD3 to PD0 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port D pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PD[i] I/O.\nNot available on STM32C011xx. On STM32C031xx, only PD3 to PD0 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port D pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PD[i] I/O.\nOnly available on STM32C071xx.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port D pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PD[i] I/O.\nOnly available on STM32C071xx.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            }
        ]
    },
    "1073770568": {
        "name": "PWR_PUCRF",
        "address": 1073770568,
        "size": 32,
        "access": "read-write",
        "desc": "PWR Port F pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port F pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PF[i] I/O.\nOn STM32C011xx, only PU2 is available. On STM32C031xx, only PU2 to PU0 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port F pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PF[i] I/O.\nOn STM32C011xx, only PU2 is available. On STM32C031xx, only PU2 to PU0 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port F pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PF[i] I/O.\nOn STM32C011xx, only PU2 is available. On STM32C031xx, only PU2 to PU0 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port F pull-up bit i\nSetting PUi bit while the corresponding PDi bit is zero and the APC bit of the PWR_CR3 register is set activates a pull-up device on the PF[i] I/O.\nOn STM32C011xx, only PU2 is available. On STM32C031xx, only PU2 to PU0 are available.\nNote: For the same pin, this pull-up device must not be activated when a pull-down device is set through the GPIOx_PUPDR register."
            }
        ]
    },
    "1073770572": {
        "name": "PWR_PDCRF",
        "address": 1073770572,
        "size": 32,
        "access": "read-write",
        "desc": "PWR Port F pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port F pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PF[i] I/O.\nOn STM32C011xx, only PD2 is available. On STM32C031xx, only PD2 to PD0 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port F pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PF[i] I/O.\nOn STM32C011xx, only PD2 is available. On STM32C031xx, only PD2 to PD0 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port F pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PF[i] I/O.\nOn STM32C011xx, only PD2 is available. On STM32C031xx, only PD2 to PD0 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port F pull-down bit i\nSetting PDi bit while the APC bit of the PWR_CR3 register is set activates a pull-down device on the PF[i] I/O.\nOn STM32C011xx, only PD2 is available. On STM32C031xx, only PD2 to PD0 are available.\nNote: For the same pin, this pull-down device must not be activated when a pull-up device is set through the GPIOx_PUPDR register."
            }
        ]
    },
    "1073770608": {
        "name": "PWR_BKP0R",
        "address": 1073770608,
        "size": 32,
        "access": "read-write",
        "desc": "PWR backup 0 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup bitfield\nThis bitfield retains information when the device is in Standby."
            }
        ]
    },
    "1073770612": {
        "name": "PWR_BKP1R",
        "address": 1073770612,
        "size": 32,
        "access": "read-write",
        "desc": "PWR backup 1 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup bitfield\nThis bitfield retains information when the device is in Standby."
            }
        ]
    },
    "1073770616": {
        "name": "PWR_BKP2R",
        "address": 1073770616,
        "size": 32,
        "access": "read-write",
        "desc": "PWR backup 2 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup bitfield\nThis bitfield retains information when the device is in Standby."
            }
        ]
    },
    "1073770620": {
        "name": "PWR_BKP3R",
        "address": 1073770620,
        "size": 32,
        "access": "read-write",
        "desc": "PWR backup 3 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Backup bitfield\nThis bitfield retains information when the device is in Standby."
            }
        ]
    },
    "1073876992": {
        "name": "RCC_CR",
        "address": 1073876992,
        "size": 32,
        "access": "read-write",
        "desc": "RCC clock control register",
        "fields": [
            {
                "name": "SYSDIV",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "Clock division factor for system clock\nSet and cleared by software. SYSCLK is result of the division by:\nNote: This bitfield is only available on STM32C071xx."
            },
            {
                "name": "HSIKERDIV",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "HSI48 kernel clock division factor\nThis bitfield controlled by software sets the division factor of the kernel clock divider to produce HSIKER clock:"
            },
            {
                "name": "HSION",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "HSI48 clock enable\nSet and cleared by software and hardware, with hardware taking priority.\nKept low by hardware as long as the device is in a low-power mode.\nKept high by hardware as long as the system is clocked with a clock derived from HSI48. This includes the exit from low-power modes and the system clock fall-back to HSI48 upon failing HSE oscillator clock selected as system clock source."
            },
            {
                "name": "HSIKERON",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "HSI48 always-enable for peripheral kernels.\nSet and cleared by software.\nSetting the bit activates the HSI48 oscillator in Run and Stop modes, regardless of the HSION bit state. The HSI48 clock can only feed USART1, USART2, and I2C1 peripherals configured with HSI48 as kernel clock.\nNote: Keeping the HSI48 active in Stop mode allows speeding up the serial interface communication as the HSI48 clock is ready immediately upon exiting Stop mode."
            },
            {
                "name": "HSIRDY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSI48 clock ready flag\nSet by hardware when the HSI48 oscillator is enabled through HSION and ready to use (stable).\nNote: Upon clearing HSION, HSIRDY goes low after six HSI48 clock cycles."
            },
            {
                "name": "HSIDIV",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "HSI48 clock division factor\nThis bitfield controlled by software sets the division factor of the HSI48 clock divider to produce HSISYS clock:"
            },
            {
                "name": "HSEON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "HSE clock enable\nSet and cleared by software.\nCleared by hardware to stop the HSE oscillator when entering Stop, or Standby, or Shutdown mode. This bit cannot be cleared if the HSE oscillator is used directly or indirectly as the system clock."
            },
            {
                "name": "HSERDY",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HSE clock ready flag\nSet by hardware to indicate that the HSE oscillator is stable and ready for use.\nNote: Upon clearing HSEON, HSERDY goes low after six HSE clock cycles."
            },
            {
                "name": "HSEBYP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HSE crystal oscillator bypass\nSet and cleared by software.\nWhen the bit is set, the internal HSE oscillator is bypassed for use of an external clock. The external clock must then be enabled with the HSEON bit set. Write access to the bit is only effective when the HSE oscillator is disabled."
            },
            {
                "name": "CSSON",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Clock security system enable\nSet by software to enable the clock security system. When the bit is set, the clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by hardware if a HSE clock failure is detected. The bit is cleared by hardware upon reset."
            },
            {
                "name": "HSIUSB48ON",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "HSIUSB48 clock enable\nSet and cleared by software and hardware, with hardware taking priority. Kept low by hardware as long as the device is in a low-power mode. Kept high by hardware as long as the system is clocked from HSIUSB48.\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "HSIUSB48RDY",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "HSIUSB48 clock ready flag\nSet by hardware when the HSIUSB48 oscillator is enabled through HSIUSB48ON and ready to use (stable).\nNote: Only applicable on STM32C071xx, reserved on other devices."
            }
        ]
    },
    "1073876996": {
        "name": "RCC_ICSCR",
        "address": 1073876996,
        "size": 32,
        "access": "read-write",
        "desc": "RCC internal clock source calibration register",
        "fields": [
            {
                "name": "HSICAL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "HSI48 clock calibration\nThis bitfield directly acts on the HSI48 clock frequency. Its value is a sum of an internal factory-programmed number and the value of the HSITRIM[6:0] bitfield. In the factory, the internal number is set to calibrate the HSI48 clock frequency to 48 MHz (with HSITRIM[6:0] left at its reset value). Refer to the device datasheet for HSI48 calibration accuracy and for the frequency trimming granularity.\nNote: The trimming effect presents discontinuities at HSICAL[7:0] multiples of 64."
            },
            {
                "name": "HSITRIM",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "HSI48 clock trimming\nThe value of this bitfield contributes to the HSICAL[7:0] bitfield value.\nIt allows HSI48 clock frequency user trimming.\nThe HSI48 frequency accuracy as stated in the device datasheet applies when this bitfield is left at its reset value."
            }
        ]
    },
    "1073877000": {
        "name": "RCC_CFGR",
        "address": 1073877000,
        "size": 32,
        "access": "read-write",
        "desc": "RCC clock configuration register",
        "fields": [
            {
                "name": "SW",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "System clock switch\nThis bitfield is controlled by software and hardware. The bitfield selects the clock for SYSCLK as follows:\nOthers: Reserved\nThe setting is forced by hardware to 000 (HSISYS selected) when the MCU exits Stop, or Standby, or Shutdown mode, or when the setting is 001 (HSE selected) and HSE oscillator failure is detected."
            },
            {
                "name": "SWS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "System clock switch status\nThis bitfield is controlled by hardware to indicate the clock source used as system clock:\nOthers: Reserved"
            },
            {
                "name": "HPRE",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "AHB prescaler\nThis bitfield is controlled by software. To produce HCLK clock, it sets the division factor of SYSCLK clock as follows:\n0xxx: 1"
            },
            {
                "name": "PPRE",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "APB prescaler\nThis bitfield is controlled by software. To produce PCLK clock, it sets the division factor of HCLK clock as follows:\n0xx: 1"
            },
            {
                "name": "MCO2SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Microcontroller clock output 2 clock selector\nThis bitfield is controlled by software. It sets the clock selector for MCO2 output as follows:\nOther: reserved, must not be used\nNote: This clock output may have some truncated cycles at startup or during MCO2 clock source switching. On STM32C011xx and STM32C031xx, MCOSEL[3] is reserved."
            },
            {
                "name": "MCO2PRE",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Microcontroller clock output 2 prescaler\nThis bitfield is controlled by software. It sets the division factor of the clock sent to the MCO2 output as follows:\n...\nOther: Reserved\nIt is highly recommended to set this field before the MCO2 output is enabled.\nNote: Values above 0111 are only significant for STM32C071xx. On STM32C011xx and STM32C031xx devices, MCOPRE[3] is reserved."
            },
            {
                "name": "MCOSEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Microcontroller clock output clock selector\nThis bitfield is controlled by software. It sets the clock selector for MCO output as follows:\nOther: reserved, must not be used\nNote: This clock output may have some truncated cycles at startup or during MCO clock source switching. On STM32C011xx and STM32C031xx, MCOSEL[3] is reserved."
            },
            {
                "name": "MCOPRE",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Microcontroller clock output prescaler\nThis bitfield is controlled by software. It sets the division factor of the clock sent to the MCO output as follows:\n...\nOther: Reserved\nIt is highly recommended to set this field before the MCO output is enabled.\nNote: Values above 0111 are only significant for STM32C071xx. On STM32C011xx and STM32C031xx devices, MCOPRE[3] is reserved."
            }
        ]
    },
    "1073877012": {
        "name": "RCC_CRRCR",
        "address": 1073877012,
        "size": 32,
        "access": "read-only",
        "desc": "RCC clock recovery RC register",
        "fields": [
            {
                "name": "HSIUSB48CAL",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "HSIUSB48 clock calibration\nThese bits are initialized at startup with the factory-programmed HSIUSB48 calibration trim\nvalue."
            }
        ]
    },
    "1073877016": {
        "name": "RCC_CIER",
        "address": 1073877016,
        "size": 32,
        "access": "read-write",
        "desc": "RCC clock interrupt enable register",
        "fields": [
            {
                "name": "LSIRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the LSI oscillator stabilization:"
            },
            {
                "name": "LSERDYIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the LSE oscillator stabilization:"
            },
            {
                "name": "HSIUSB48RDYIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HSIUSB48 ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the HSIUSB48 oscillator stabilization:\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "HSIRDYIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI48 ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the HSI48 oscillator stabilization:"
            },
            {
                "name": "HSERDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the HSE oscillator stabilization:"
            }
        ]
    },
    "1073877020": {
        "name": "RCC_CIFR",
        "address": 1073877020,
        "size": 32,
        "access": "read-only",
        "desc": "RCC clock interrupt flag register",
        "fields": [
            {
                "name": "LSIRDYF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt flag\nThis flag indicates a pending interrupt upon LSE clock getting ready.\nSet by hardware when the LSI clock becomes stable and LSIRDYDIE is set.\nCleared by software setting the LSIRDYC bit."
            },
            {
                "name": "LSERDYF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt flag\nThis flag indicates a pending interrupt upon LSE clock getting ready.\nSet by hardware when the LSE clock becomes stable and LSERDYDIE is set.\nCleared by software setting the LSERDYC bit."
            },
            {
                "name": "HSIUSB48RDYF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HSIUSB48 ready interrupt flag\nSet by hardware when the HSIUSB48 clock becomes stable and HSIUSB48RDYIE is set as a response to setting HSIUSB48ON (refer to RCC clock control register (RCC_CR)). When HSIUSB48ON is not set but the HSIUSB48 oscillator is enabled by the peripheral through a clock request, this bit is not set and no interrupt is generated.\nCleared by software setting the HSIUSB48RDYC bit.\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "HSIRDYF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI48 ready interrupt flag\nThis flag indicates a pending interrupt upon HSI48 clock getting ready.\nSet by hardware when the HSI48 clock becomes stable and HSIRDYIE is set in response to setting the HSION (refer to RCC clock control register (RCC_CR)). When HSION is not set but the HSI48 oscillator is enabled by the peripheral through a clock request, this bit is not set and no interrupt is generated.\nCleared by software setting the HSIRDYC bit."
            },
            {
                "name": "HSERDYF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt flag\nThis flag indicates a pending interrupt upon HSE clock getting ready.\nSet by hardware when the HSE clock becomes stable and HSERDYIE is set.\nCleared by software setting the HSERDYC bit."
            },
            {
                "name": "CSSF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "HSE clock security system interrupt flag\nThis flag indicates a pending interrupt upon HSE clock failure.\nSet by hardware when a failure is detected in the HSE oscillator.\nCleared by software setting the CSSC bit."
            },
            {
                "name": "LSECSSF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE clock security system interrupt flag\nThis flag indicates a pending interrupt upon LSE clock failure.\nSet by hardware when a failure is detected in the LSE oscillator.\nCleared by software by setting the LSECSSC bit."
            }
        ]
    },
    "1073877024": {
        "name": "RCC_CICR",
        "address": 1073877024,
        "size": 32,
        "access": "write-only",
        "desc": "RCC clock interrupt clear register",
        "fields": [
            {
                "name": "LSIRDYC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt clear\nThis bit is set by software to clear the LSIRDYF flag."
            },
            {
                "name": "LSERDYC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt clear\nThis bit is set by software to clear the LSERDYF flag."
            },
            {
                "name": "HSIUSB48RDYC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HSIUSB48 ready interrupt clear\nThis bit is set software to clear the HSIUSB48RDYF flag.\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "HSIRDYC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI48 ready interrupt clear\nThis bit is set software to clear the HSIRDYF flag."
            },
            {
                "name": "HSERDYC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt clear\nThis bit is set by software to clear the HSERDYF flag."
            },
            {
                "name": "CSSC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clock security system interrupt clear\nThis bit is set by software to clear the HSECSSF flag."
            },
            {
                "name": "LSECSSC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE Clock security system interrupt clear\nThis bit is set by software to clear the LSECSSF flag."
            }
        ]
    },
    "1073877028": {
        "name": "RCC_IOPRSTR",
        "address": 1073877028,
        "size": 32,
        "access": "read-write",
        "desc": "RCC I/O port reset register",
        "fields": [
            {
                "name": "GPIOARST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O port A reset\nThis bit is set and cleared by software."
            },
            {
                "name": "GPIOBRST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O port B reset\nThis bit is set and cleared by software."
            },
            {
                "name": "GPIOCRST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O port C reset\nThis bit is set and cleared by software."
            },
            {
                "name": "GPIODRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O port D reset\nThis bit is set and cleared by software."
            },
            {
                "name": "GPIOFRST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O port F reset\nThis bit is set and cleared by software."
            }
        ]
    },
    "1073877032": {
        "name": "RCC_AHBRSTR",
        "address": 1073877032,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB peripheral reset register",
        "fields": [
            {
                "name": "DMA1RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 and DMAMUX reset\nSet and cleared by software."
            },
            {
                "name": "FLASHRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash memory interface reset\nSet and cleared by software.\nThis bit can only be set when the Flash memory is in power down mode."
            },
            {
                "name": "CRCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC reset\nSet and cleared by software."
            }
        ]
    },
    "1073877036": {
        "name": "RCC_APBRSTR1",
        "address": 1073877036,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB peripheral reset register 1",
        "fields": [
            {
                "name": "TIM2RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer reset\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "TIM3RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer reset\nSet and cleared by software."
            },
            {
                "name": "USBRST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "USB reset\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "SPI2RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 reset\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "CRSRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CRS reset\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "USART2RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 reset\nSet and cleared by software."
            },
            {
                "name": "I2C1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 reset\nSet and cleared by software."
            },
            {
                "name": "I2C2RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 reset\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "DBGRST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Debug support reset\nSet and cleared by software."
            },
            {
                "name": "PWRRST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface reset\nSet and cleared by software."
            }
        ]
    },
    "1073877040": {
        "name": "RCC_APBRSTR2",
        "address": 1073877040,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB peripheral reset register 2",
        "fields": [
            {
                "name": "SYSCFGRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG reset\nSet and cleared by software."
            },
            {
                "name": "TIM1RST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer reset\nSet and cleared by software."
            },
            {
                "name": "SPI1RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 reset\nSet and cleared by software."
            },
            {
                "name": "USART1RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 reset\nSet and cleared by software."
            },
            {
                "name": "TIM14RST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TIM14 timer reset\nSet and cleared by software."
            },
            {
                "name": "TIM16RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer reset\nSet and cleared by software."
            },
            {
                "name": "TIM17RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM16 timer reset\nSet and cleared by software."
            },
            {
                "name": "ADCRST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ADC reset\nSet and cleared by software."
            }
        ]
    },
    "1073877044": {
        "name": "RCC_IOPENR",
        "address": 1073877044,
        "size": 32,
        "access": "read-write",
        "desc": "RCC I/O port clock enable register",
        "fields": [
            {
                "name": "GPIOAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O port A clock enable\nThis bit is set and cleared by software."
            },
            {
                "name": "GPIOBEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O port B clock enable\nThis bit is set and cleared by software."
            },
            {
                "name": "GPIOCEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O port C clock enable\nThis bit is set and cleared by software."
            },
            {
                "name": "GPIODEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O port D clock enable\nThis bit is set and cleared by software."
            },
            {
                "name": "GPIOFEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O port F clock enable\nThis bit is set and cleared by software."
            }
        ]
    },
    "1073877048": {
        "name": "RCC_AHBENR",
        "address": 1073877048,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB peripheral clock enable register",
        "fields": [
            {
                "name": "DMA1EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 and DMAMUX clock enable\nSet and cleared by software.\nDMAMUX is enabled as long as at least one DMA peripheral is enabled."
            },
            {
                "name": "FLASHEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash memory interface clock enable\nSet and cleared by software.\nThis bit can only be cleared when the Flash memory is in power down mode."
            },
            {
                "name": "CRCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clock enable\nSet and cleared by software."
            }
        ]
    },
    "1073877052": {
        "name": "RCC_APBENR1",
        "address": 1073877052,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB peripheral clock enable register 1",
        "fields": [
            {
                "name": "TIM2EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer clock enable\nSet and cleared by software."
            },
            {
                "name": "TIM3EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer clock enable\nSet and cleared by software."
            },
            {
                "name": "RTCAPBEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC APB clock enable\nSet and cleared by software."
            },
            {
                "name": "WWDGEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WWDG clock enable\nSet by software to enable the window watchdog clock. Cleared by hardware system reset\nThis bit can also be set by hardware if the WWDG_SW option bit is 0."
            },
            {
                "name": "USBEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "USB clock enable\nSet and cleared by software."
            },
            {
                "name": "SPI2EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clock enable\nSet and cleared by software."
            },
            {
                "name": "CRSEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CRS clock enable\nSet and cleared by software."
            },
            {
                "name": "USART2EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 clock enable\nSet and cleared by software."
            },
            {
                "name": "I2C1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable\nSet and cleared by software."
            },
            {
                "name": "I2C2EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clock enable\nSet and cleared by software."
            },
            {
                "name": "DBGEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Debug support clock enable\nSet and cleared by software."
            },
            {
                "name": "PWREN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface clock enable\nSet and cleared by software."
            }
        ]
    },
    "1073877056": {
        "name": "RCC_APBENR2",
        "address": 1073877056,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB peripheral clock enable register 2",
        "fields": [
            {
                "name": "SYSCFGEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG clock enable\nSet and cleared by software."
            },
            {
                "name": "TIM1EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer clock enable\nSet and cleared by software."
            },
            {
                "name": "SPI1EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 clock enable\nSet and cleared by software."
            },
            {
                "name": "USART1EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 clock enable\nSet and cleared by software."
            },
            {
                "name": "TIM14EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TIM14 timer clock enable\nSet and cleared by software."
            },
            {
                "name": "TIM16EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable\nSet and cleared by software."
            },
            {
                "name": "TIM17EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable\nSet and cleared by software."
            },
            {
                "name": "ADCEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ADC clock enable\nSet and cleared by software."
            }
        ]
    },
    "1073877060": {
        "name": "RCC_IOPSMENR",
        "address": 1073877060,
        "size": 32,
        "access": "read-write",
        "desc": "RCC I/O port in Sleep mode clock enable register",
        "fields": [
            {
                "name": "GPIOASMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O port A clock enable during Sleep mode\nSet and cleared by software."
            },
            {
                "name": "GPIOBSMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O port B clock enable during Sleep mode\nSet and cleared by software."
            },
            {
                "name": "GPIOCSMEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O port C clock enable during Sleep mode\nSet and cleared by software."
            },
            {
                "name": "GPIODSMEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O port D clock enable during Sleep mode\nSet and cleared by software."
            },
            {
                "name": "GPIOFSMEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O port F clock enable during Sleep mode\nSet and cleared by software."
            }
        ]
    },
    "1073877064": {
        "name": "RCC_AHBSMENR",
        "address": 1073877064,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB peripheral clock enable in Sleep/Stop mode register",
        "fields": [
            {
                "name": "DMA1SMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 and DMAMUX clock enable during Sleep mode\nSet and cleared by software.\nClock to DMAMUX during Sleep mode is enabled as long as the clock in Sleep mode is enabled to at least one DMA peripheral."
            },
            {
                "name": "FLASHSMEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash memory interface clock enable during Sleep mode\nSet and cleared by software.\nThis bit can be activated only when the Flash memory is in power down mode."
            },
            {
                "name": "SRAMSMEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SRAM clock enable during Sleep mode\nSet and cleared by software."
            },
            {
                "name": "CRCSMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clock enable during Sleep mode\nSet and cleared by software."
            }
        ]
    },
    "1073877068": {
        "name": "RCC_APBSMENR1",
        "address": 1073877068,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB peripheral clock enable in Sleep/Stop mode register 1",
        "fields": [
            {
                "name": "TIM2SMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer clock enable during Sleep mode\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "TIM3SMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer clock enable during Sleep mode\nSet and cleared by software."
            },
            {
                "name": "RTCAPBSMEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC APB clock enable during Sleep mode\nSet and cleared by software."
            },
            {
                "name": "WWDGSMEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WWDG clock enable during Sleep and Stop modes\nSet and cleared by software."
            },
            {
                "name": "USBSMEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "USB clock enable during Sleep and Stop modes\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "SPI2SMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clock enable during Sleep and Stop modes\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "CRSSMEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CRS clock enable during Sleep and Stop modes\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "USART2SMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 clock enable during Sleep and Stop modes\nSet and cleared by software."
            },
            {
                "name": "I2C1SMEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable during Sleep and Stop modes\nSet and cleared by software."
            },
            {
                "name": "I2C2SMEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clock enable during Sleep and Stop modes\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
            },
            {
                "name": "DBGSMEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Debug support clock enable during Sleep mode\nSet and cleared by software."
            },
            {
                "name": "PWRSMEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface clock enable during Sleep mode\nSet and cleared by software."
            }
        ]
    },
    "1073877072": {
        "name": "RCC_APBSMENR2",
        "address": 1073877072,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB peripheral clock enable in Sleep/Stop mode register 2",
        "fields": [
            {
                "name": "SYSCFGSMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG clock enable during Sleep and Stop modes\nSet and cleared by software."
            },
            {
                "name": "TIM1SMEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer clock enable during Sleep mode\nSet and cleared by software."
            },
            {
                "name": "SPI1SMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 clock enable during Sleep mode\nSet and cleared by software."
            },
            {
                "name": "USART1SMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 clock enable during Sleep and Stop modes\nSet and cleared by software."
            },
            {
                "name": "TIM14SMEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TIM14 timer clock enable during Sleep mode\nSet and cleared by software."
            },
            {
                "name": "TIM16SMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable during Sleep mode\nSet and cleared by software."
            },
            {
                "name": "TIM17SMEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable during Sleep mode\nSet and cleared by software."
            },
            {
                "name": "ADCSMEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ADC clock enable during Sleep mode\nSet and cleared by software."
            }
        ]
    },
    "1073877076": {
        "name": "RCC_CCIPR1",
        "address": 1073877076,
        "size": 32,
        "access": "read-write",
        "desc": "RCC peripherals independent clock configuration register 1",
        "fields": [
            {
                "name": "USART1SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "USART1 clock source selection\nThis bitfield is controlled by software to select USART1 clock source as follows:"
            },
            {
                "name": "I2C1SEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "I2C1 clock source selection\nThis bitfield is controlled by software to select I2C1 clock source as follows:"
            },
            {
                "name": "I2S1SEL",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "I2S1 clock source selection\nThis bitfield is controlled by software to select I2S1 clock source as follows:"
            },
            {
                "name": "ADCSEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "ADCs clock source selection\nThis bitfield is controlled by software to select the asynchronous clock source for ADC:"
            }
        ]
    },
    "1073877080": {
        "name": "RCC_CCIPR2",
        "address": 1073877080,
        "size": 32,
        "access": "read-write",
        "desc": "RCC peripherals independent clock configuration register 2",
        "fields": [
            {
                "name": "USBSEL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "USB clock source selection\nSet and cleared by software."
            }
        ]
    },
    "1073877084": {
        "name": "RCC_CSR1",
        "address": 1073877084,
        "size": 32,
        "access": "read-write",
        "desc": "RCC control/status register 1",
        "fields": [
            {
                "name": "LSEON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSE oscillator enable\nSet and cleared by software to enable LSE oscillator:"
            },
            {
                "name": "LSERDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE oscillator ready\nSet and cleared by hardware to indicate when the external 32 kHz oscillator is ready (stable):\nAfter the LSEON bit is cleared, LSERDY goes low after 6 external low-speed oscillator clock cycles."
            },
            {
                "name": "LSEBYP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LSE oscillator bypass\nSet and cleared by software to bypass the LSE oscillator (in debug mode).\nThis bit can be written only when the external 32 kHz oscillator is disabled (LSEON=0 and LSERDY=0)."
            },
            {
                "name": "LSEDRV",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LSE oscillator drive capability\nSet by software to select the LSE oscillator drive capability as follows:\nApplicable when the LSE oscillator is in Xtal mode, as opposed to bypass mode."
            },
            {
                "name": "LSECSSON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CSS on LSE enable\nSet by software to enable the clock security system on LSE (32 kHz) oscillator as follows:\nLSECSSON must be enabled after the LSE oscillator is enabled (LSEON bit enabled) and ready (LSERDY flag set by hardware), and after the RTCSEL bit is selected.\nOnce enabled, this bit cannot be disabled, except after a LSE failure detection (LSECSSD\n=1). In that case the software must disable the LSECSSON bit."
            },
            {
                "name": "LSECSSD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CSS on LSE failure Detection\nSet by hardware to indicate when a failure is detected by the clock security system\non the external 32 kHz oscillator (LSE):"
            },
            {
                "name": "RTCSEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "RTC clock source selection\nSet by software to select the clock source for the RTC as follows:\nOnce the RTC clock source is selected, it cannot be changed anymore unless the RTC domain is reset, or unless a failure is detected on LSE (LSECSSD is set). The RTCRST bit can be used to reset this bitfield to 00."
            },
            {
                "name": "RTCEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC clock enable\nSet and cleared by software. The bit enables clock to RTC and TAMP."
            },
            {
                "name": "RTCRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RTC domain software reset\nSet and cleared by software to reset the RTC domain:"
            },
            {
                "name": "LSCOEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low-speed clock output (LSCO) enable\nSet and cleared by software."
            },
            {
                "name": "LSCOSEL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Low-speed clock output selection\nSet and cleared by software to select the low-speed output clock:"
            }
        ]
    },
    "1073877088": {
        "name": "RCC_CSR2",
        "address": 1073877088,
        "size": 32,
        "access": "read-write",
        "desc": "RCC control/status register 2",
        "fields": [
            {
                "name": "LSION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI oscillator enable\nSet and cleared by software to enable/disable the LSI oscillator:"
            },
            {
                "name": "LSIRDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSI oscillator ready\nSet and cleared by hardware to indicate when the LSI oscillator is ready (stable):\nAfter the LSION bit is cleared, LSIRDY goes low after 3 LSI oscillator clock cycles. This bit can be set even if LSION = 0 if the LSI is requested by the Clock Security System on LSE, by the Independent Watchdog or by the RTC."
            },
            {
                "name": "RMVF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Remove reset flags\nSet by software to clear the reset flags."
            },
            {
                "name": "OBLRSTF",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Option byte loader reset flag\nSet by hardware when a reset from the Option byte loading occurs.\nCleared by setting the RMVF bit."
            },
            {
                "name": "PINRSTF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Pin reset flag\nSet by hardware when a reset from the NRST pin occurs.\nCleared by setting the RMVF bit."
            },
            {
                "name": "PWRRSTF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "BOR or POR/PDR flag\nSet by hardware when a BOR or POR/PDR occurs.\nCleared by setting the RMVF bit."
            },
            {
                "name": "SFTRSTF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Software reset flag\nSet by hardware when a software reset occurs.\nCleared by setting the RMVF bit."
            },
            {
                "name": "IWDGRSTF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Independent window watchdog reset flag\nSet by hardware when an independent watchdog reset domain occurs.\nCleared by setting the RMVF bit."
            },
            {
                "name": "WWDGRSTF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Window watchdog reset flag\nSet by hardware when a window watchdog reset occurs.\nCleared by setting the RMVF bit."
            },
            {
                "name": "LPWRRSTF",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low-power reset flag\nSet by hardware when a reset occurs due to illegal Stop, or Standby, or Shutdown mode entry.\nCleared by setting the RMVF bit.\nThis operates only if nRST_STOP, or nRST_STDBY or nRST_SHDW option bits are cleared."
            }
        ]
    },
    "1073752064": {
        "name": "RTC_TR",
        "address": 1073752064,
        "size": 32,
        "access": "read-write",
        "desc": "RTC time register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            }
        ]
    },
    "1073752068": {
        "name": "RTC_DR",
        "address": 1073752068,
        "size": 32,
        "access": "read-write",
        "desc": "RTC date register",
        "fields": [
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units\n..."
            },
            {
                "name": "YU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Year units in BCD format"
            },
            {
                "name": "YT",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Year tens in BCD format"
            }
        ]
    },
    "1073752072": {
        "name": "RTC_SSR",
        "address": 1073752072,
        "size": 32,
        "access": "read-only",
        "desc": "RTC sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value\nSS[15:0] is the value in the synchronous prescaler counter. The fraction of a second is given by the formula below:\nSecond fraction = (PREDIV_S - SS) / (PREDIV_S + 1)\nNote: SS can be larger than PREDIV_S only after a shift operation. In that case, the correct time/date is one second less than as indicated by RTC_TR/RTC_DR."
            }
        ]
    },
    "1073752076": {
        "name": "RTC_ICSR",
        "address": 1073752076,
        "size": 32,
        "access": "read-write",
        "desc": "RTC initialization control and status register",
        "fields": [
            {
                "name": "ALRAWF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A write flag\nThis bit is set by hardware when alarm A values can be changed, after the ALRAE bit has been set to 0 in RTC_CR.\nIt is cleared by hardware in initialization mode."
            },
            {
                "name": "SHPF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Shift operation pending\nThis flag is set by hardware as soon as a shift operation is initiated by a write to the RTC_SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed. Writing to the SHPF bit has no effect."
            },
            {
                "name": "INITS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Initialization status flag\nThis bit is set by hardware when the calendar year field is different from 0 (Power-on reset state)."
            },
            {
                "name": "RSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Registers synchronization flag\nThis bit is set by hardware each time the calendar registers are copied into the shadow registers (RTC_SSR, RTC_TR and RTC_DR). This bit is cleared by hardware in initialization mode, while a shift operation is pending (SHPF = 1), or when in bypass shadow register mode (BYPSHAD = 1). This bit can also be cleared by software.\nIt is cleared either by software or by hardware in initialization mode."
            },
            {
                "name": "INITF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Initialization flag\nWhen this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated."
            },
            {
                "name": "INIT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Initialization mode"
            },
            {
                "name": "RECALPF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Recalibration pending Flag\nThe RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0. Refer to Re-calibration on-the-fly."
            }
        ]
    },
    "1073752080": {
        "name": "RTC_PRER",
        "address": 1073752080,
        "size": 32,
        "access": "read-write",
        "desc": "RTC prescaler register",
        "fields": [
            {
                "name": "PREDIV_S",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Synchronous prescaler factor\nThis is the synchronous division factor:\nck_spre frequency = ck_apre frequency/(PREDIV_S+1)"
            },
            {
                "name": "PREDIV_A",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Asynchronous prescaler factor\nThis is the asynchronous division factor:\nck_apre frequency = RTCCLK frequency/(PREDIV_A+1)"
            }
        ]
    },
    "1073752088": {
        "name": "RTC_CR",
        "address": 1073752088,
        "size": 32,
        "access": "read-write",
        "desc": "RTC control register",
        "fields": [
            {
                "name": "TSEDGE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timestamp event active edge\nTSE must be reset when TSEDGE is changed to avoid unwanted TSF setting."
            },
            {
                "name": "REFCKON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "RTC_REFIN reference clock detection enable (50 or 60 Hz)\nNote: PREDIV_S must be 0x00FF."
            },
            {
                "name": "BYPSHAD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Bypass the shadow registers\nNote: If the frequency of the APB1 clock is less than seven times the frequency of RTCCLK, BYPSHAD must be set to 1."
            },
            {
                "name": "FMT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Hour format"
            },
            {
                "name": "ALRAE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Alarm A enable"
            },
            {
                "name": "TSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "timestamp enable"
            },
            {
                "name": "ALRAIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Alarm A interrupt enable"
            },
            {
                "name": "TSIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Timestamp interrupt enable"
            },
            {
                "name": "ADD1H",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Add 1 hour (summer time change)\nWhen this bit is set outside initialization mode, 1 hour is added to the calendar time. This bit is always read as 0."
            },
            {
                "name": "SUB1H",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Subtract 1 hour (winter time change)\nWhen this bit is set outside initialization mode, 1 hour is subtracted to the calendar time if the current hour is not 0. This bit is always read as 0.\nSetting this bit has no effect when current hour is 0."
            },
            {
                "name": "BKP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Backup\nThis bit can be written by the user to memorize whether the daylight saving time change has been performed or not."
            },
            {
                "name": "COSEL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Calibration output selection\nWhen COE = 1, this bit selects which signal is output on CALIB.\nThese frequencies are valid for RTCCLK at 32.768 kHz and prescalers at their default values (PREDIV_A = 127 and PREDIV_S = 255). Refer to Section 24.3.14: Calibration clock output."
            },
            {
                "name": "POL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Output polarity\nThis bit is used to configure the polarity of TAMPALRM output."
            },
            {
                "name": "OSEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Output selection\nThese bits are used to select the flag to be routed to TAMPALRM output."
            },
            {
                "name": "COE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Calibration output enable\nThis bit enables the CALIB output"
            },
            {
                "name": "TAMPALRM_PU",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "TAMPALRM pull-up enable"
            },
            {
                "name": "TAMPALRM_TYPE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TAMPALRM output type"
            },
            {
                "name": "OUT2EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RTC_OUT2 output enable"
            }
        ]
    },
    "1073752100": {
        "name": "RTC_WPR",
        "address": 1073752100,
        "size": 32,
        "access": "write-only",
        "desc": "RTC write protection register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Write protection key\nThis byte is written by software.\nReading this byte always returns 0x00.\nRefer to RTC register write protection for a description of how to unlock RTC register write protection."
            }
        ]
    },
    "1073752104": {
        "name": "RTC_CALR",
        "address": 1073752104,
        "size": 32,
        "access": "read-write",
        "desc": "RTC calibration register",
        "fields": [
            {
                "name": "CALM",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Calibration minus\nThe frequency of the calendar is reduced by masking CALM out of 2<sup>20</sup> RTCCLK pulses (32 seconds if the input frequency is 32768 Hz). This decreases the frequency of the calendar with a resolution of 0.9537 ppm.\nTo increase the frequency of the calendar, this feature should be used in conjunction with CALP. See Section 24.3.12: RTC smooth digital calibration on page 606."
            },
            {
                "name": "CALW16",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Use a 16-second calibration cycle period\nWhen CALW16 is set to 1, the 16-second calibration cycle period is selected. This bit must not be set to 1 if CALW8 = 1.\nNote: CALM[0] is stuck at 0 when CALW16 = 1. Refer to Section 24.3.12: RTC smooth digital calibration."
            },
            {
                "name": "CALW8",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Use an 8-second calibration cycle period\nWhen CALW8 is set to 1, the 8-second calibration cycle period is selected.\nNote: CALM[1:0] are stuck at 00 when CALW8 = 1. Refer to Section 24.3.12: RTC smooth digital calibration."
            },
            {
                "name": "CALP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Increase frequency of RTC by 488.5 ppm\nThis feature is intended to be used in conjunction with CALM, which lowers the frequency of the calendar with a fine resolution. if the input frequency is 32768 Hz, the number of RTCCLK pulses added during a 32-second window is calculated as follows: (512   CALP) - CALM.\nRefer to Section 24.3.12: RTC smooth digital calibration."
            }
        ]
    },
    "1073752108": {
        "name": "RTC_SHIFTR",
        "address": 1073752108,
        "size": 32,
        "access": "write-only",
        "desc": "RTC shift control register",
        "fields": [
            {
                "name": "SUBFS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Subtract a fraction of a second\nThese bits are write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF = 1, in RTC_ICSR).\nThe value which is written to SUBFS is added to the synchronous prescaler counter. Since this counter counts down, this operation effectively subtracts from (delays) the clock by:\nDelay (seconds) = SUBFS / (PREDIV_S + 1)\nA fraction of a second can effectively be added to the clock (advancing the clock) when the ADD1S function is used in conjunction with SUBFS, effectively advancing the clock by:\nAdvance (seconds) = (1 - (SUBFS / (PREDIV_S + 1))).\nNote: Writing to SUBFS causes RSF to be cleared. Software can then wait until RSF = 1 to be sure that the shadow registers have been updated with the shifted time."
            },
            {
                "name": "ADD1S",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Add one second\nThis bit is write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF = 1, in RTC_ICSR).\nThis function is intended to be used with SUBFS (see description below) in order to effectively add a fraction of a second to the clock in an atomic operation."
            }
        ]
    },
    "1073752112": {
        "name": "RTC_TSTR",
        "address": 1073752112,
        "size": 32,
        "access": "read-only",
        "desc": "RTC timestamp time register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format."
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format."
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format."
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format."
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format."
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format."
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            }
        ]
    },
    "1073752116": {
        "name": "RTC_TSDR",
        "address": 1073752116,
        "size": 32,
        "access": "read-only",
        "desc": "RTC timestamp date register",
        "fields": [
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            }
        ]
    },
    "1073752120": {
        "name": "RTC_TSSSR",
        "address": 1073752120,
        "size": 32,
        "access": "read-only",
        "desc": "RTC timestamp sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value\nSS[15:0] is the value of the synchronous prescaler counter when the timestamp event occurred."
            }
        ]
    },
    "1073752128": {
        "name": "RTC_ALRMAR",
        "address": 1073752128,
        "size": 32,
        "access": "read-write",
        "desc": "RTC alarm A register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format."
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format."
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm A seconds mask"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm A minutes mask"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm A hours mask"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm A date mask"
            }
        ]
    },
    "1073752132": {
        "name": "RTC_ALRMASSR",
        "address": 1073752132,
        "size": 32,
        "access": "read-write",
        "desc": "RTC alarm A sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value\nThis value is compared with the contents of the synchronous prescaler counter to determine if alarm A is to be activated. Only bits 0 up MASKSS-1 are compared."
            },
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting at this bit\n...\nThe overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.\nNote: The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation."
            }
        ]
    },
    "1073752144": {
        "name": "RTC_SR",
        "address": 1073752144,
        "size": 32,
        "access": "read-only",
        "desc": "RTC status register",
        "fields": [
            {
                "name": "ALRAF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A flag\nThis flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the alarm A register (RTC_ALRMAR)."
            },
            {
                "name": "TSF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timestamp flag\nThis flag is set by hardware when a timestamp event occurs."
            },
            {
                "name": "TSOVF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Timestamp overflow flag\nThis flag is set by hardware when a timestamp event occurs while TSF is already set.\nIt is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit is cleared."
            }
        ]
    },
    "1073752148": {
        "name": "RTC_MISR",
        "address": 1073752148,
        "size": 32,
        "access": "read-only",
        "desc": "RTC masked interrupt status register",
        "fields": [
            {
                "name": "ALRAMF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A masked flag\nThis flag is set by hardware when the alarm A interrupt occurs."
            },
            {
                "name": "TSMF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timestamp masked flag\nThis flag is set by hardware when a timestamp interrupt occurs."
            },
            {
                "name": "TSOVMF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Timestamp overflow masked flag\nThis flag is set by hardware when a timestamp interrupt occurs while TSMF is already set.\nIt is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit is cleared."
            }
        ]
    },
    "1073752156": {
        "name": "RTC_SCR",
        "address": 1073752156,
        "size": 32,
        "access": "write-only",
        "desc": "RTC status clear register",
        "fields": [
            {
                "name": "CALRAF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear alarm A flag\nWriting 1 in this bit clears the ALRAF bit in the RTC_SR register."
            },
            {
                "name": "CTSF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear timestamp flag\nWriting 1 in this bit clears the TSOVF bit in the RTC_SR register."
            },
            {
                "name": "CTSOVF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear timestamp overflow flag\nWriting 1 in this bit clears the TSOVF bit in the RTC_SR register.\nIt is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit is cleared."
            }
        ]
    },
    "1073819648": {
        "name": "SPI_CR1",
        "address": 1073819648,
        "size": 22,
        "access": "read-write",
        "desc": "SPI control register 1",
        "fields": [
            {
                "name": "CPHA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock phase\nNote: This bit should not be changed when communication is ongoing.\nNote: This bit is not used in I<sup>2</sup>S mode and SPI TI mode except the case when CRC is applied at TI mode."
            },
            {
                "name": "CPOL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock polarity\nNote: This bit should not be changed when communication is ongoing.\nNote: This bit is not used in I<sup>2</sup>S mode and SPI TI mode except the case when CRC is applied at TI mode."
            },
            {
                "name": "MSTR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Master selection\nNote: This bit should not be changed when communication is ongoing.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "BR",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Baud rate control\nNote: These bits should not be changed when communication is ongoing.\nNote: These bits are not used in I<sup>2</sup>S mode."
            },
            {
                "name": "SPE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SPI enable\nNote: When disabling the SPI, follow the procedure described in Procedure for disabling the SPI on page 789.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Frame format\nNote: 1. This bit should not be changed when communication is ongoing.\nNote: 2. This bit is not used in I<sup>2</sup>S mode and SPI TI mode."
            },
            {
                "name": "SSI",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Internal slave select\nThis bit has an effect only when the SSM bit is set. The value of this bit is forced onto the NSS pin and the I/O value of the NSS pin is ignored.\nNote: This bit is not used in I<sup>2</sup>S mode and SPI TI mode."
            },
            {
                "name": "SSM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software slave management\nWhen the SSM bit is set, the NSS pin input is replaced with the value from the SSI bit.\nNote: This bit is not used in I<sup>2</sup>S mode and SPI TI mode."
            },
            {
                "name": "RXONLY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Receive only mode enabled.\nThis bit enables simplex communication using a single unidirectional line to receive data exclusively. Keep BIDIMODE bit clear when receive only mode is active.This bit is also useful in a multislave system in which this particular slave is not accessed, the output from the accessed slave is not corrupted.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "CRCL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CRC length\nThis bit is set and cleared by software to select the CRC length.\nNote: This bit should be written only when SPI is disabled (SPE =  0 ) for correct operation.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "CRCNEXT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Transmit CRC next\nNote: This bit has to be written as soon as the last data is written in the SPIx_DR register.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "CRCEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hardware CRC calculation enable\nNote: This bit should be written only when SPI is disabled (SPE =  0 ) for correct operation.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "BIDIOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output enable in bidirectional mode\nThis bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode.\nNote: In master mode, the MOSI pin is used and in slave mode, the MISO pin is used.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "BIDIMODE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bidirectional data mode enable.\nThis bit enables half-duplex communication using common single bidirectional data line. Keep RXONLY bit clear when bidirectional mode is active.\nNote: This bit is not used in I<sup>2</sup>S mode."
            }
        ]
    },
    "1073819652": {
        "name": "SPI_CR2",
        "address": 1073819652,
        "size": 22,
        "access": "read-write",
        "desc": "SPI control register 2",
        "fields": [
            {
                "name": "RXDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx buffer DMA enable\nWhen this bit is set, a DMA request is generated whenever the RXNE flag is set."
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx buffer DMA enable\nWhen this bit is set, a DMA request is generated whenever the TXE flag is set."
            },
            {
                "name": "SSOE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SS output enable\nNote: This bit is not used in I<sup>2</sup>S mode and SPI TI mode."
            },
            {
                "name": "NSSP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NSS pulse management\nThis bit is used in master mode only. it allows the SPI to generate an NSS pulse between two consecutive data when doing continuous transfers. In the case of a single data transfer, it forces the NSS pin high level after the transfer.\nIt has no meaning if CPHA =  1 , or FRF =  1 .\nNote: 1. This bit must be written only when the SPI is disabled (SPE=0).\nNote: 2. This bit is not used in I<sup>2</sup>S mode and SPI TI mode."
            },
            {
                "name": "FRF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Frame format\n1 SPI TI mode\nNote: This bit must be written only when the SPI is disabled (SPE=0).\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "ERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Error interrupt enable\nThis bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode and UDR, OVR, and FRE in I<sup>2</sup>S mode)."
            },
            {
                "name": "RXNEIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RX buffer not empty interrupt enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx buffer empty interrupt enable"
            },
            {
                "name": "DS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Data size\nThese bits configure the data length for SPI transfers.\nIf software attempts to write one of the  Not used  values, they are forced to the value  0111\n(8-bit)\nNote: These bits are not used in I<sup>2</sup>S mode."
            },
            {
                "name": "FRXTH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "FIFO reception threshold\nThis bit is used to set the threshold of the RXFIFO that triggers an RXNE event\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "LDMA_RX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Last DMA transfer for reception\nThis bit is used in data packing mode, to define if the total number of data to receive by DMA is odd or even. It has significance only if the RXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length =< 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register).\nNote: Refer to Procedure for disabling the SPI on page 789 if the CRCEN bit is set.\nNote: This bit is not used in I S mode."
            },
            {
                "name": "LDMA_TX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Last DMA transfer for transmission\nThis bit is used in data packing mode, to define if the total number of data to transmit by DMA is odd or even. It has significance only if the TXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length =< 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register).\nNote: Refer to Procedure for disabling the SPI on page 789 if the CRCEN bit is set.\nNote: This bit is not used in I S mode."
            }
        ]
    },
    "1073819656": {
        "name": "SPI_SR",
        "address": 1073819656,
        "size": 22,
        "access": "read-write",
        "desc": "SPI status register",
        "fields": [
            {
                "name": "RXNE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer not empty"
            },
            {
                "name": "TXE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty"
            },
            {
                "name": "CHSIDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel side\nNote: This bit is not used in SPI mode. It has no significance in PCM mode."
            },
            {
                "name": "UDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Underrun flag\nThis flag is set by hardware and reset by a software sequence. Refer to I2S error flags on page 821 for the software sequence.\nNote: This bit is not used in SPI mode."
            },
            {
                "name": "CRCERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRC error flag\nNote: This flag is set by hardware and cleared by software writing 0.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "MODF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mode fault\nThis flag is set by hardware and reset by a software sequence. Refer to Section : Mode fault (MODF) on page 799 for the software sequence.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "OVR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Overrun flag\nThis flag is set by hardware and reset by a software sequence. Refer to I2S error flags on page 821 for the software sequence."
            },
            {
                "name": "BSY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Busy flag\nThis flag is set and cleared by hardware.\nNote: The BSY flag must be used with caution: refer to Section 27.5.10: SPI status flags and Procedure for disabling the SPI on page 789."
            },
            {
                "name": "FRE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Frame format error\nThis flag is used for SPI in TI slave mode and I<sup>2</sup>S slave mode. Refer to Section 27.5.11: SPI error flags and Section 27.7.8: I2S error flags.\nThis flag is set by hardware and reset when SPIx_SR is read by software."
            },
            {
                "name": "FRLVL",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "FIFO reception level\nThese bits are set and cleared by hardware.\nNote: These bits are not used in I S mode and in SPI receive-only mode while CRC calculation is enabled."
            },
            {
                "name": "FTLVL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "FIFO transmission level\nThese bits are set and cleared by hardware.\nNote: This bit is not used in I<sup>2</sup>S mode."
            }
        ]
    },
    "1073819660": {
        "name": "SPI_DR",
        "address": 1073819660,
        "size": 22,
        "access": "read-write",
        "desc": "SPI data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Data register\nData received or to be transmitted\nThe data register serves as an interface between the Rx and Tx FIFOs. When the data register is read, RxFIFO is accessed while the write to data register accesses TxFIFO (See Section 27.5.9: Data transmission and reception procedures).\nNote: Data is always right-aligned. Unused bits are ignored when writing to the register, and read as zero when the register is read. The Rx threshold setting must always correspond with the read access currently used."
            }
        ]
    },
    "1073819664": {
        "name": "SPI_CRCPR",
        "address": 1073819664,
        "size": 22,
        "access": "read-write",
        "desc": "SPI CRC polynomial register",
        "fields": [
            {
                "name": "CRCPOLY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CRC polynomial register\nThis register contains the polynomial for the CRC calculation.\nThe CRC polynomial (0x0007) is the reset value of this register. Another polynomial can be configured as required."
            }
        ]
    },
    "1073819668": {
        "name": "SPI_RXCRCR",
        "address": 1073819668,
        "size": 22,
        "access": "read-only",
        "desc": "SPI Rx CRC register",
        "fields": [
            {
                "name": "RXCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Rx CRC register\nWhen CRC calculation is enabled, the RXCRC[15:0] bits contain the computed CRC value of the subsequently received bytes. This register is reset when the CRCEN bit in SPIx_CR1 register is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.\nOnly the 8 LSB bits are considered when the CRC frame format is set to be 8-bit length (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.\nThe entire 16-bits of this register are considered when a 16-bit CRC frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard.\nNote: A read to this register when the BSY Flag is set could return an incorrect value.\nNote: These bits are not used in I<sup>2</sup>S mode."
            }
        ]
    },
    "1073819672": {
        "name": "SPI_TXCRCR",
        "address": 1073819672,
        "size": 22,
        "access": "read-only",
        "desc": "SPI Tx CRC register",
        "fields": [
            {
                "name": "TXCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Tx CRC register\nWhen CRC calculation is enabled, the TXCRC[7:0] bits contain the computed CRC value of the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1 is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.\nOnly the 8 LSB bits are considered when the CRC frame format is set to be 8-bit length (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.\nThe entire 16-bits of this register are considered when a 16-bit CRC frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard.\nNote: A read to this register when the BSY flag is set could return an incorrect value.\nNote: These bits are not used in I<sup>2</sup>S mode."
            }
        ]
    },
    "1073819676": {
        "name": "SPI_I2SCFGR",
        "address": 1073819676,
        "size": 22,
        "access": "read-write",
        "desc": "SPIx_I2S configuration register",
        "fields": [
            {
                "name": "CHLEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel length (number of bits per audio channel)\nThe bit write operation has a meaning only if DATLEN = 00 otherwise the channel length is fixed to 32-bit by hardware whatever the value filled in.\nNote: For correct operation, this bit should be configured when the I2S is disabled.\nNote: It is not used in SPI mode."
            },
            {
                "name": "DATLEN",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Data length to be transferred\nNote: For correct operation, these bits should be configured when the I2S is disabled.\nNote: They are not used in SPI mode."
            },
            {
                "name": "CKPOL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Inactive state clock polarity\nNote: For correct operation, this bit should be configured when the I2S is disabled.\nNote: It is not used in SPI mode.\nNote: The bit CKPOL does not affect the CK edge sensitivity used to receive or transmit the SD and WS signals."
            },
            {
                "name": "I2SSTD",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "I2S standard selection\nFor more details on I<sup>2</sup>S standards, refer to Section 27.7.2 on page 805\nNote: For correct operation, these bits should be configured when the I2S is disabled.\nNote: They are not used in SPI mode."
            },
            {
                "name": "PCMSYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PCM frame synchronization\nNote: This bit has a meaning only if I2SSTD = 11 (PCM standard is used).\nNote: It is not used in SPI mode."
            },
            {
                "name": "I2SCFG",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "I2S configuration mode\nNote: These bits should be configured when the I2S is disabled.\nNote: They are not used in SPI mode."
            },
            {
                "name": "I2SE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I2S enable\nNote: This bit is not used in SPI mode."
            },
            {
                "name": "I2SMOD",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I2S mode selection\nNote: This bit should be configured when the SPI is disabled."
            },
            {
                "name": "ASTRTEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Asynchronous start enable.\nWhen the I2S is enabled in slave mode, the hardware starts the transfer when the I2S clock is received and an appropriate transition is detected on the WS signal.\nWhen the I2S is enabled in slave mode, the hardware starts the transfer when the I2S clock is received and the appropriate level is detected on the WS signal.\nNote: The appropriate transition is a falling edge on WS signal when I<sup>2</sup>S Philips Standard is used, or a rising edge for other standards.\nNote: The appropriate level is a low level on WS signal when I<sup>2</sup>S Philips Standard is used, or a high level for other standards.\nNote: Please refer to Section 27.7.3: Start-up description for additional information."
            }
        ]
    },
    "1073819680": {
        "name": "SPI_I2SPR",
        "address": 1073819680,
        "size": 22,
        "access": "read-write",
        "desc": "SPIx_I2S prescaler register",
        "fields": [
            {
                "name": "I2SDIV",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "I2S linear prescaler\nI2SDIV [7:0] = 0 or I2SDIV [7:0] = 1 are forbidden values.\nRefer to Section 27.7.3 on page 812.\nNote: These bits should be configured when the I2S is disabled. They are used only when the I2S is in master mode.\nNote: They are not used in SPI mode."
            },
            {
                "name": "ODD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Odd factor for the prescaler\nRefer to Section 27.7.3 on page 812.\nNote: This bit should be configured when the I2S is disabled. It is used only when the I2S is in master mode.\nNote: It is not used in SPI mode."
            },
            {
                "name": "MCKOE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Master clock output enable\nNote: This bit should be configured when the I2S is disabled. It is used only when the I2S is in master mode.\nNote: It is not used in SPI mode."
            }
        ]
    },
    "1073807360": {
        "name": "SYSCFG_CFGR1",
        "address": 1073807360,
        "size": 32,
        "access": "read-write",
        "desc": "SYSCFG configuration register 1",
        "fields": [
            {
                "name": "MEM_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Memory mapping selection bits\nThis bitfield controlled by software selects the memory internally mapped at the address 0x0000 0000. Its reset value is determined by the boot mode configuration. Refer to Section 3: Boot configuration for more details.\nx0: Main Flash memory"
            },
            {
                "name": "PA11_RMP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PA11 pin remapping\nThis bit is set and cleared by software. When set, it remaps the PA11 pin to operate as PA9 GPIO port, instead as PA11 GPIO port.\nNote: If the PINMUX2[1:0] bitfield of the SYSCFG_CFGR3 register is at 00, PA11_RMP must be kept at 0 to prevent conflict due to two GPIO outputs with different output levels connected to the same pin."
            },
            {
                "name": "PA12_RMP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PA12 pin remapping\nThis bit is set and cleared by software. When set, it remaps the PA12 pin to operate as PA10 GPIO port, instead as PA12 GPIO port.\nNote: If the PINMUX4[1:0] bitfield of the SYSCFG_CFGR3 register is at 00, PA12_RMP must be kept at 0 to prevent conflict due to two GPIO outputs with different output levels connected to the same pin."
            },
            {
                "name": "IR_POL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IR output polarity selection"
            },
            {
                "name": "IR_MOD",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "IR Modulation Envelope signal selection\nThis bitfield selects the signal for IR modulation envelope:"
            },
            {
                "name": "I2C_PB6_FMP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) enable for PB6\nThis bit is set and cleared by software. It enables I<sup>2</sup>C FM+ driving capability on PB6 I/O port."
            },
            {
                "name": "I2C_PB7_FMP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) enable for PB7\nThis bit is set and cleared by software. It enables I<sup>2</sup>C FM+ driving capability on PB7 I/O port."
            },
            {
                "name": "I2C_PB8_FMP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) enable for PB8\nThis bit is set and cleared by software. It enables I<sup>2</sup>C FM+ driving capability on PB8 I/O port.\nNote: Not available on STM32C011xx."
            },
            {
                "name": "I2C_PB9_FMP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) enable for PB9\nThis bit is set and cleared by software. It enables I<sup>2</sup>C FM+ driving capability on PB9 I/O port.\nNote: Not available on STM32C011xx."
            },
            {
                "name": "I2C1_FMP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) enable for I2C1\nThis bit is set and cleared by software. It enables I<sup>2</sup>C FM+ driving capability on I/O ports configured as I2C1 through GPIOx_AFR registers."
            },
            {
                "name": "I2C2_FMP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) enable for I2C2\nThis bit is set and cleared by software. It enables I<sup>2</sup>C FM+ driving capability on I/O ports configured as I2C2 through GPIOx_AFR registers.\nNote: Only applicable to STM32C071xx. Reserved on the other products."
            },
            {
                "name": "I2C_PA9_FMP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) enable for PA9\nThis bit is set and cleared by software. It enables I<sup>2</sup>C FM+ driving capability on PA9 I/O port."
            },
            {
                "name": "I2C_PA10_FMP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) enable for PA10\nThis bit is set and cleared by software. It enables I<sup>2</sup>C FM+ driving capability on PA10 I/O port."
            },
            {
                "name": "I2C_PC14_FMP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) enable for PC14\nThis bit is set and cleared by software. It enables I<sup>2</sup>C FM+ driving capability on PC14 I/O port.\nNote: Not available on STM32C011xx."
            }
        ]
    },
    "1073807384": {
        "name": "SYSCFG_CFGR2",
        "address": 1073807384,
        "size": 32,
        "access": "read-write",
        "desc": "SYSCFG configuration register 2",
        "fields": [
            {
                "name": "LOCKUP_LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Cortex<Superscript> <Default   Font>-M0+ LOCKUP enable\nThis bit is set by software and cleared by system reset. When set, it enables the connection of Cortex<Superscript> <Default   Font>-M0+ LOCKUP (HardFault) output to the TIM1/16/17 Break input."
            }
        ]
    },
    "1073807420": {
        "name": "SYSCFG_CFGR3",
        "address": 1073807420,
        "size": 32,
        "access": "read-write",
        "desc": "SYSCFG configuration register 3",
        "fields": [
            {
                "name": "PINMUX0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Pin GPIO multiplexer 0\nThis bit is set by software and cleared by system reset. It assigns a GPIO to a pin.\n1x: Reserved\n1x: Reserved"
            },
            {
                "name": "PINMUX1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Pin GPIO multiplexer 1\nThis bit is set by software and cleared by system reset. It assigns a GPIO to a pin.\n1x: Reserved"
            },
            {
                "name": "PINMUX2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Pin GPIO multiplexer 2\nThis bit is set by software and cleared by system reset. It assigns a GPIO to a pin.\n1x: Reserved\nNote: The PA11_RMP bit of the SYSCFG_CFGR1 takes priority over the selection through this bitfield. Refer to the description of the SYSCFG_CFGR1 register for more details."
            },
            {
                "name": "PINMUX3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Pin GPIO multiplexer 3\nThis bit is set by software and cleared by system reset. It assigns a GPIO to a pin.\n1x: Reserved"
            },
            {
                "name": "PINMUX4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Pin GPIO multiplexer 4\nThis bit is set by software and cleared by system reset. It assigns a GPIO to a pin.\n1x: Reserved\nNote: The PA12_RMP bit of the SYSCFG_CFGR1 takes priority over the selection through this bitfield. Refer to the description of the SYSCFG_CFGR1 register for more details."
            },
            {
                "name": "PINMUX5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Pin GPIO multiplexer 5\nThis bit is set by software and cleared by system reset. It assigns a GPIO to a pin."
            }
        ]
    },
    "1073807488": {
        "name": "SYSCFG_ITLINE0",
        "address": 1073807488,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 0 status register",
        "fields": [
            {
                "name": "WWDG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Window watchdog interrupt pending flag"
            }
        ]
    },
    "1073807492": {
        "name": "SYSCFG_ITLINE1",
        "address": 1073807492,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 1 status register",
        "fields": [
            {
                "name": "PVM_VDDIO2_OUT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "V<sub>DDIO2</sub> supply monitoring interrupt request pending (EXTI line 34)"
            }
        ]
    },
    "1073807496": {
        "name": "SYSCFG_ITLINE2",
        "address": 1073807496,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 2 status register",
        "fields": [
            {
                "name": "RTC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RTC interrupt request pending (EXTI line 19)"
            }
        ]
    },
    "1073807500": {
        "name": "SYSCFG_ITLINE3",
        "address": 1073807500,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 3 status register",
        "fields": [
            {
                "name": "FLASH_ITF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Flash interface interrupt request pending"
            }
        ]
    },
    "1073807504": {
        "name": "SYSCFG_ITLINE4",
        "address": 1073807504,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 4 status register",
        "fields": [
            {
                "name": "RCC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reset and clock control interrupt request pending"
            },
            {
                "name": "CRS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CRS interrupt request pending\nNote: Only applicable on STM32C071xx, reserved on other products."
            }
        ]
    },
    "1073807508": {
        "name": "SYSCFG_ITLINE5",
        "address": 1073807508,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 5 status register",
        "fields": [
            {
                "name": "EXTI0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EXTI line 0 interrupt request pending"
            },
            {
                "name": "EXTI1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EXTI line 1 interrupt request pending"
            }
        ]
    },
    "1073807512": {
        "name": "SYSCFG_ITLINE6",
        "address": 1073807512,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 6 status register",
        "fields": [
            {
                "name": "EXTI2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EXTI line 2 interrupt request pending"
            },
            {
                "name": "EXTI3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EXTI line 3 interrupt request pending"
            }
        ]
    },
    "1073807516": {
        "name": "SYSCFG_ITLINE7",
        "address": 1073807516,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 7 status register",
        "fields": [
            {
                "name": "EXTI4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EXTI line 4 interrupt request pending"
            },
            {
                "name": "EXTI5",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EXTI line 5 interrupt request pending"
            },
            {
                "name": "EXTI6",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EXTI line 6 interrupt request pending"
            },
            {
                "name": "EXTI7",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EXTI line 7 interrupt request pending"
            },
            {
                "name": "EXTI8",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "EXTI line 8 interrupt request pending"
            },
            {
                "name": "EXTI9",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "EXTI line 9 interrupt request pending"
            },
            {
                "name": "EXTI10",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "EXTI line 10 interrupt request pending"
            },
            {
                "name": "EXTI11",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "EXTI line 11 interrupt request pending"
            },
            {
                "name": "EXTI12",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EXTI line 12 interrupt request pending"
            },
            {
                "name": "EXTI13",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "EXTI line 13 interrupt request pending"
            },
            {
                "name": "EXTI14",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "EXTI line 14 interrupt request pending"
            },
            {
                "name": "EXTI15",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "EXTI line 15 interrupt request pending"
            }
        ]
    },
    "1073807520": {
        "name": "SYSCFG_ITLINE8",
        "address": 1073807520,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 8 status register",
        "fields": [
            {
                "name": "USB",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USB interrupt request pending"
            }
        ]
    },
    "1073807524": {
        "name": "SYSCFG_ITLINE9",
        "address": 1073807524,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 9 status register",
        "fields": [
            {
                "name": "DMA1_CH1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 channel 1interrupt request pending"
            }
        ]
    },
    "1073807528": {
        "name": "SYSCFG_ITLINE10",
        "address": 1073807528,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 10 status register",
        "fields": [
            {
                "name": "DMA1_CH2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 channel 2 interrupt request pending"
            },
            {
                "name": "DMA1_CH3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA1 channel 3 interrupt request pending"
            }
        ]
    },
    "1073807532": {
        "name": "SYSCFG_ITLINE11",
        "address": 1073807532,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 11 status register",
        "fields": [
            {
                "name": "DMAMUX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMAMUX interrupt request pending"
            },
            {
                "name": "DMA_CH4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA channel 5 interrupt request pending\nNote: Only applicable on STM32C071xx, reserved on the other products."
            },
            {
                "name": "DMA_CH5",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMA channel 5 interrupt request pending\nNote: Only applicable on STM32C071xx, reserved on the other products."
            }
        ]
    },
    "1073807536": {
        "name": "SYSCFG_ITLINE12",
        "address": 1073807536,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 12 status register",
        "fields": [
            {
                "name": "ADC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC interrupt request pending"
            }
        ]
    },
    "1073807540": {
        "name": "SYSCFG_ITLINE13",
        "address": 1073807540,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 13 status register",
        "fields": [
            {
                "name": "TIM1_CCU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Timer 1 commutation interrupt request pending"
            },
            {
                "name": "TIM1_TRG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Timer 1 trigger interrupt request pending"
            },
            {
                "name": "TIM1_UPD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Timer 1 update interrupt request pending"
            },
            {
                "name": "TIM1_BRK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timer 1 break interrupt request pending"
            }
        ]
    },
    "1073807544": {
        "name": "SYSCFG_ITLINE14",
        "address": 1073807544,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 14 status register",
        "fields": [
            {
                "name": "TIM1_CC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Timer 1 capture compare interrupt request pending"
            }
        ]
    },
    "1073807548": {
        "name": "SYSCFG_ITLINE15",
        "address": 1073807548,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 15 status register",
        "fields": [
            {
                "name": "TIM2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 interrupt request pending"
            }
        ]
    },
    "1073807552": {
        "name": "SYSCFG_ITLINE16",
        "address": 1073807552,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 16 status register",
        "fields": [
            {
                "name": "TIM3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Timer 3 interrupt request pending"
            }
        ]
    },
    "1073807564": {
        "name": "SYSCFG_ITLINE19",
        "address": 1073807564,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 19 status register",
        "fields": [
            {
                "name": "TIM14",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Timer 14 interrupt request pending"
            }
        ]
    },
    "1073807572": {
        "name": "SYSCFG_ITLINE21",
        "address": 1073807572,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 21 status register",
        "fields": [
            {
                "name": "TIM16",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Timer 16 interrupt request pending"
            }
        ]
    },
    "1073807576": {
        "name": "SYSCFG_ITLINE22",
        "address": 1073807576,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 22 status register",
        "fields": [
            {
                "name": "TIM17",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Timer 17 interrupt request pending"
            }
        ]
    },
    "1073807580": {
        "name": "SYSCFG_ITLINE23",
        "address": 1073807580,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 23 status register",
        "fields": [
            {
                "name": "I2C1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2C1 interrupt request pending, combined with EXTI line 23"
            }
        ]
    },
    "1073807584": {
        "name": "SYSCFG_ITLINE24",
        "address": 1073807584,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 24 status register",
        "fields": [
            {
                "name": "I2C2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2C2 interrupt request pending"
            }
        ]
    },
    "1073807588": {
        "name": "SYSCFG_ITLINE25",
        "address": 1073807588,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 25 status register",
        "fields": [
            {
                "name": "SPI1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI1 interrupt request pending"
            }
        ]
    },
    "1073807592": {
        "name": "SYSCFG_ITLINE26",
        "address": 1073807592,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 26 status register",
        "fields": [
            {
                "name": "SPI2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI2 interrupt request pending"
            }
        ]
    },
    "1073807596": {
        "name": "SYSCFG_ITLINE27",
        "address": 1073807596,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 27 status register",
        "fields": [
            {
                "name": "USART1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART1 interrupt request pending, combined with EXTI line 25"
            }
        ]
    },
    "1073807600": {
        "name": "SYSCFG_ITLINE28",
        "address": 1073807600,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG interrupt line 28 status register",
        "fields": [
            {
                "name": "USART2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART2 interrupt request pending (EXTI line 26)"
            }
        ]
    },
    "1073818624": {
        "name": "TIM1_CR1",
        "address": 1073818624,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\nNote: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode."
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\nNote: Switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1) is not allowed"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (t<sub>DTS</sub>)used by the dead-time generators and the digital filters (ETR, TIx):\nNote: t<sub>DTS</sub> = 1/f<sub>DTS</sub>, t<sub>CK_INT</sub> = 1/f<sub>CK_INT</sub>."
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073818628": {
        "name": "TIM1_CR2",
        "address": 1073818628,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\nThese bits allow selected information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1 output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1N output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Idle state 2 (OC2 output)\nRefer to OIS1 bit"
            },
            {
                "name": "OIS2N",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Idle state 2 (OC2N output)\nRefer to OIS1N bit"
            },
            {
                "name": "OIS3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Output Idle state 3 (OC3 output)\nRefer to OIS1 bit"
            },
            {
                "name": "OIS3N",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output Idle state 3 (OC3N output)\nRefer to OIS1N bit"
            },
            {
                "name": "OIS4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output Idle state 4 (OC4 output)\nRefer to OIS1 bit"
            },
            {
                "name": "OIS5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Idle state 5 (OC5 output)\nRefer to OIS1 bit"
            },
            {
                "name": "OIS6",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Output Idle state 6 (OC6 output)\nRefer to OIS1 bit"
            },
            {
                "name": "MMS2",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Master mode selection 2\nThese bits allow the information to be sent to ADC for synchronization (TRGO2) to be selected. The combination is as follows:\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
            }
        ]
    },
    "1073818632": {
        "name": "TIM1_SMCR",
        "address": 1073818632,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[2:0]: Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nCodes above 1000: Reserved.\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection\nThis bit is used to select the OCREF clear source."
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[2:0]: Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee Table 73: TIM1 internal trigger connection on page 395 for more details on ITRx meaning for each Timer.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\nThis bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\nExternal trigger signal ETRP frequency must be at most 1/4 of f<sub>CK_INT</sub> frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks."
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\nThis bit enables External clock mode 2.\nNote: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111).\nIt is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111).\nNote: If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF."
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\nThis bit selects whether ETR or ETR is used for trigger operations"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            }
        ]
    },
    "1073818636": {
        "name": "TIM1_DIER",
        "address": 1073818636,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073818640": {
        "name": "TIM1_SR",
        "address": 1073818640,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow or underflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by a trigger event (refer to Section 17.4.3: TIM1 slave mode control register (TIM1_SMCR)), if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag\nThis flag is set by hardware on COM event (when Capture/compare Control bits - CCxE, CCxNE, OCxM - have been updated). It is cleared by software."
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\nThis flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software."
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\nThis flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active."
            },
            {
                "name": "B2IF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 interrupt flag\nThis flag is set by hardware as soon as the break 2 input goes active. It can be cleared by software if the break 2 input is not active."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 overcapture flag\nRefer to CC1OF description"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\nRefer to CC1OF description"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\nRefer to CC1OF description"
            },
            {
                "name": "SBIF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "System Break interrupt flag\nThis flag is set by hardware as soon as the system break input goes active. It can be cleared by software if the system break input is not active.\nThis flag must be reset to re-start PWM operation."
            },
            {
                "name": "CC5IF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Compare 5 interrupt flag\nRefer to CC1IF description (Note: Channel 5 can only be configured as output)"
            },
            {
                "name": "CC6IF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Compare 6 interrupt flag\nRefer to CC1IF description (Note: Channel 6 can only be configured as output)"
            }
        ]
    },
    "1073818644": {
        "name": "TIM1_EGR",
        "address": 1073818644,
        "size": 22,
        "access": "write-only",
        "desc": "TIM1 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 generation\nRefer to CC1G description"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 generation\nRefer to CC1G description"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 generation\nRefer to CC1G description"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update generation\nThis bit can be set by software, it is automatically cleared by hardware\nNote: This bit acts only on channels having a complementary output."
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            },
            {
                "name": "B2G",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073818648": {
        "name": "TIM1_CCMR1",
        "address": 1073818648,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 Selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC1S bits are writable only when the channel is OFF (CC1E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E= 0  (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC2S bits are writable only when the channel is OFF (CC2E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler\nRefer to IC1PSC[1:0] description."
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter\nRefer to IC1F[3:0] description."
            }
        ]
    },
    "1073818652": {
        "name": "TIM1_CCMR2",
        "address": 1073818652,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/compare 3 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC3S bits are writable only when the channel is OFF (CC3E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler\nRefer to IC1PSC[1:0] description."
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter\nRefer to IC1F[3:0] description."
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC4S bits are writable only when the channel is OFF (CC4E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler\nRefer to IC1PSC[1:0] description."
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter\nRefer to IC1F[3:0] description."
            }
        ]
    },
    "1073818656": {
        "name": "TIM1_CCER",
        "address": 1073818656,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable\nWhen CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to Table 74 for details.\nNote: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1E active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output polarity\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tThe configuration is reserved, it must not be used.\nNote: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output enable\nOn channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NE active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output polarity\nCC1 channel configured as output:\nCC1 channel configured as input:\nThis bit is used in conjunction with CC1P to define the polarity of TI1FP1 and TI2FP1. Refer to CC1P description.\nNote: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S= 00  (channel configured as output).\nOn channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC2NE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output enable\nRefer to CC1NE description"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output polarity\nRefer to CC1NP description"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC3NE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 complementary output enable\nRefer to CC1NE description"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 complementary output polarity\nRefer to CC1NP description"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 complementary output polarity\nRefer to CC1NP description"
            },
            {
                "name": "CC5E",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Capture/Compare 5 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC5P",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Capture/Compare 5 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC6E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Capture/Compare 6 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC6P",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Capture/Compare 6 output polarity\nRefer to CC1P description"
            }
        ]
    },
    "1073818660": {
        "name": "TIM1_CNT",
        "address": 1073818660,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF copy\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in the TIMxCR1 is reset, bit 31 is reserved and read at 0."
            }
        ]
    },
    "1073818664": {
        "name": "TIM1_PSC",
        "address": 1073818664,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency (CK_CNT) is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073818668": {
        "name": "TIM1_ARR",
        "address": 1073818668,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the Section 17.3.1: Time-base unit on page 331 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073818672": {
        "name": "TIM1_RCR",
        "address": 1073818672,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Repetition counter value\nThese bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable.\nEach time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken in account until the next repetition update event.\nIt means in PWM mode (REP+1) corresponds to:\nthe number of PWM periods in edge-aligned mode\nthe number of half PWM period in center-aligned mode."
            }
        ]
    },
    "1073818676": {
        "name": "TIM1_CCR1",
        "address": 1073818676,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value\nIf channel CC1 is configured as output: CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1 is configured as input: CR1 is the counter value transferred by the last input capture 1 event (IC1). The TIMx_CCR1 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073818680": {
        "name": "TIM1_CCR2",
        "address": 1073818680,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value\nIf channel CC2 is configured as output: CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC2 output.\nIf channel CC2 is configured as input: CCR2 is the counter value transferred by the last input capture 2 event (IC2). The TIMx_CCR2 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073818684": {
        "name": "TIM1_CCR3",
        "address": 1073818684,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value\nIf channel CC3 is configured as output: CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC3 output.\nIf channel CC3 is configured as input: CCR3 is the counter value transferred by the last input capture 3 event (IC3). The TIMx_CCR3 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073818688": {
        "name": "TIM1_CCR4",
        "address": 1073818688,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value\nIf channel CC4 is configured as output: CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC4 output.\nIf channel CC4 is configured as input: CCR4 is the counter value transferred by the last input capture 4 event (IC4). The TIMx_CCR4 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073818692": {
        "name": "TIM1_BDTR",
        "address": 1073818692,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\nThese bits offer a write protection against software errors.\nNote: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset."
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle mode\nThis bit is used when MOE=0 due to a break event or by a software write, on channels configured as outputs.\nSee OC/OCN enable description for more details (Section 17.4.11: TIM1 capture/compare enable register (TIM1_CCER)).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\nThis bit is used when MOE=1 on channels having a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.\nSee OC/OCN enable description for more details (Section 17.4.11: TIM1 capture/compare enable register (TIM1_CCER)).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\nThis bit enables the complete break protection (including all sources connected to bk_acth and BRK sources, as per Figure 100: Break and Break2 circuitry overview).\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\nThis bit is cleared asynchronously by hardware as soon as one of the break inputs is active (BRK or BRK2). It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.\nIn response to a break event or if MOE is written to 0: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit.\nSee OC/OCN enable description for more details (Section 17.4.11: TIM1 capture/compare enable register (TIM1_CCER))."
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\nThis bit-field defines the frequency used to sample BRK input and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2F",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Break 2 filter\nThis bit-field defines the frequency used to sample BRK2 input and the length of the digital filter applied to BRK2. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2E",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Break 2 enable\nNote: The BRK2 must only be used with OSSR = OSSI = 1.\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BK2P",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Break 2 polarity\nNote: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break Disarm\nThis bit is cleared by hardware when no break source is active.\nThe BKDSRM bit must be set by software to release the bidirectional output control (open-drain output in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the fault condition has disappeared.\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BK2DSRM",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Break2 Disarm\nRefer to BKDSRM description"
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break Bidirectional\nIn the bidirectional mode (BKBID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices.\nNote: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BK2BID",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Break2 bidirectional\nRefer to BKBID description"
            }
        ]
    },
    "1073818696": {
        "name": "TIM1_DCR",
        "address": 1073818696,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bits vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n..."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit vector defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).\n...\nExample: Let us consider the following transfer: DBL = 7 bytes & DBA = TIMx_CR1.\nIf DBL = 7 bytes and DBA = TIMx_CR1 represents the address of the byte to be transferred, the address of the transfer should be given by the following equation:\n(TIMx_CR1 address) + DBA + (DMA index), where DMA index = DBL\nIn this example, 7 bytes are added to (TIMx_CR1 address) + DBA, which gives us the address from/to which the data is copied. In this case, the transfer is done to 7 registers starting from the following address: (TIMx_CR1 address) + DBA\nAccording to the configuration of the DMA Data Size, several cases may occur:\nIf the DMA Data Size is configured in half-words, 16-bit data is transferred to each of the 7 registers.\nIf the DMA Data Size is configured in bytes, the data is also transferred to 7 registers: the first register contains the first MSB byte, the second register, the first LSB byte and so on. So with the transfer Timer, one also has to specify the size of data transferred by DMA."
            }
        ]
    },
    "1073818700": {
        "name": "TIM1_DMAR",
        "address": 1073818700,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\nA read or write operation to the DMAR register accesses the register located at the address (TIMx_CR1 address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073818708": {
        "name": "TIM1_CCMR3",
        "address": 1073818708,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare mode register 3",
        "fields": [
            {
                "name": "OC5FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 5 fast enable\nRefer to OC1FE description."
            },
            {
                "name": "OC5PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 5 preload enable\nRefer to OC1PE description."
            },
            {
                "name": "OC5M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC5M[2:0]: Output compare 5 mode\nRefer to OC1M description."
            },
            {
                "name": "OC5CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 5 clear enable\nRefer to OC1CE description."
            },
            {
                "name": "OC6FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 6 fast enable\nRefer to OC1FE description."
            },
            {
                "name": "OC6PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 6 preload enable\nRefer to OC1PE description."
            },
            {
                "name": "OC6M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC6M[2:0]: Output compare 6 mode\nRefer to OC1M description."
            },
            {
                "name": "OC6CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 6 clear enable\nRefer to OC1CE description."
            },
            {
                "name": "OC5M_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "OC5M[3]"
            },
            {
                "name": "OC6M_1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OC6M[3]"
            }
        ]
    },
    "1073818712": {
        "name": "TIM1_CCR5",
        "address": 1073818712,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 5",
        "fields": [
            {
                "name": "CCR5",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 5 value\nCCR5 is the value to be loaded in the actual capture/compare 5 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC5PE). Else the preload value is copied in the active capture/compare 5 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC5 output."
            },
            {
                "name": "GC5C1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel 1\nDistortion on Channel 1 output:\nThis bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1).\nNote: it is also possible to apply this distortion on combined PWM signals."
            },
            {
                "name": "GC5C2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel 2\nDistortion on Channel 2 output:\nThis bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1).\nNote: it is also possible to apply this distortion on combined PWM signals."
            },
            {
                "name": "GC5C3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel 3\nDistortion on Channel 3 output:\nThis bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR2).\nNote: it is also possible to apply this distortion on combined PWM signals."
            }
        ]
    },
    "1073818716": {
        "name": "TIM1_CCR6",
        "address": 1073818716,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 6",
        "fields": [
            {
                "name": "CCR6",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 6 value\nCCR6 is the value to be loaded in the actual capture/compare 6 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC6PE). Else the preload value is copied in the active capture/compare 6 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC6 output."
            }
        ]
    },
    "1073818720": {
        "name": "TIM1_AF1",
        "address": 1073818720,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 alternate function option register 1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable\nThis bit enables the BKIN alternate function input for the timer s BRK input. BKIN input is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity\nThis bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "ETR source selection\nThese bits select the ETR input source.\nOthers: Reserved\nNote: These bits can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073818724": {
        "name": "TIM1_AF2",
        "address": 1073818724,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 Alternate function register 2",
        "fields": [
            {
                "name": "BK2INE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK2 BKIN input enable\nThis bit enables the BKIN2 alternate function input for the timer s BRK2 input. BKIN2 input is  ORed  with the other BRK2 sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2INP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK2 BKIN2 input polarity\nThis bit selects the BKIN2 alternate function input sensitivity. It must be programmed together with the BK2P polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073818728": {
        "name": "TIM1_TISEL",
        "address": 1073818728,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects TI1[0] to TI1[15] input\nOthers: Reserved"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "selects TI2[0] to TI2[15] input\nOthers: Reserved"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "selects TI3[0] to TI3[15] input\nOthers: Reserved"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "selects TI4[0] to TI4[15] input\nOthers: Reserved"
            }
        ]
    },
    "1073741824": {
        "name": "TIM2_CR1",
        "address": 1073741824,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\n"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\n"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073741828": {
        "name": "TIM2_CR2",
        "address": 1073741828,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 control register 2",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\n"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            }
        ]
    },
    "1073741832": {
        "name": "TIM2_SMCR",
        "address": 1073741832,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[2:0]: Slave mode selection\n"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection\n"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[2:0]: Trigger selection\n"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\n"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\n"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\n"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\n"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            }
        ]
    },
    "1073741836": {
        "name": "TIM2_DIER",
        "address": 1073741836,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073741840": {
        "name": "TIM2_SR",
        "address": 1073741840,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\n"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\n"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\n"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\n"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\n"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\n"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\n"
            }
        ]
    },
    "1073741844": {
        "name": "TIM2_EGR",
        "address": 1073741844,
        "size": 22,
        "access": "write-only",
        "desc": "TIM2 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\n"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\n"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\n"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\n"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\n"
            }
        ]
    },
    "1073741848": {
        "name": "TIM2_CCMR1",
        "address": 1073741848,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\n"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073741852": {
        "name": "TIM2_CCMR2",
        "address": 1073741852,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3 selection\n"
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\n"
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073741856": {
        "name": "TIM2_CCER",
        "address": 1073741856,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable."
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable."
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable."
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            }
        ]
    },
    "1073741860": {
        "name": "TIM2_CNT",
        "address": 1073741860,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Least significant part of counter value"
            }
        ]
    },
    "1073741864": {
        "name": "TIM2_PSC",
        "address": 1073741864,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n"
            }
        ]
    },
    "1073741868": {
        "name": "TIM2_ARR",
        "address": 1073741868,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Auto-reload value\n"
            }
        ]
    },
    "1073741876": {
        "name": "TIM2_CCR1",
        "address": 1073741876,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare 1 value\n"
            }
        ]
    },
    "1073741880": {
        "name": "TIM2_CCR2",
        "address": 1073741880,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare 2 value\n"
            }
        ]
    },
    "1073741884": {
        "name": "TIM2_CCR3",
        "address": 1073741884,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare value\n"
            }
        ]
    },
    "1073741888": {
        "name": "TIM2_CCR4",
        "address": 1073741888,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare value\n"
            }
        ]
    },
    "1073741896": {
        "name": "TIM2_DCR",
        "address": 1073741896,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n"
            }
        ]
    },
    "1073741900": {
        "name": "TIM2_DMAR",
        "address": 1073741900,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst accesses\n"
            }
        ]
    },
    "1073741920": {
        "name": "TIM2_AF1",
        "address": 1073741920,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 alternate function option register 1",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "ETR source selection\n"
            }
        ]
    },
    "1073741928": {
        "name": "TIM2_TISEL",
        "address": 1073741928,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "TI1[0] to TI1[15] input selection\n"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "TI2[0] to TI2[15] input selection\n"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "TI3[0] to TI3[15] input selection\n"
            }
        ]
    },
    "1073742848": {
        "name": "TIM3_CR1",
        "address": 1073742848,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.\nCEN is cleared automatically in one-pulse mode, when an update event occurs."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\nNote: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode."
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\nNote: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1)"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (ETR, TIx),"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073742852": {
        "name": "TIM3_CR2",
        "address": 1073742852,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 control register 2",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\nThese bits permit to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:\nWhen the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register).\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            }
        ]
    },
    "1073742856": {
        "name": "TIM3_SMCR",
        "address": 1073742856,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[2:0]: Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nreinitializes the counter, generates an update of the registers and starts the counter.\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection\nThis bit is used to select the OCREF clear source"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[2:0]: Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee Table 77: TIM3 internal trigger connection on page 478 for more details on ITRx meaning for each Timer.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\nThis bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\nExternal trigger signal ETRP frequency must be at most 1/4 of CK_INT frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks."
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\nThis bit enables External clock mode 2.\nNote: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111).\nNote: It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111).\nNote: If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF."
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\nThis bit selects whether ETR or ETR is used for trigger operations"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            }
        ]
    },
    "1073742860": {
        "name": "TIM3_DIER",
        "address": 1073742860,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073742864": {
        "name": "TIM3_SR",
        "address": 1073742864,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow or underflow and if UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by a trigger event (refer to the synchro control register description), if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\nThis flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\nrefer to CC1OF description"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\nrefer to CC1OF description"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\nrefer to CC1OF description"
            }
        ]
    },
    "1073742868": {
        "name": "TIM3_EGR",
        "address": 1073742868,
        "size": 22,
        "access": "write-only",
        "desc": "TIM3 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\nRefer to CC1G description"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\nRefer to CC1G description"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\nRefer to CC1G description"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073742872": {
        "name": "TIM3_CCMR1",
        "address": 1073742872,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E=0 (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073742876": {
        "name": "TIM3_CCMR2",
        "address": 1073742876,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC3S bits are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC4S bits are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073742880": {
        "name": "TIM3_CCER",
        "address": 1073742880,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity.\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges. The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tThis configuration is reserved, it must not be used."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity.\nCC1 channel configured as output: CC1NP must be kept cleared in this case.\nCC1 channel configured as input: This bit is used in conjunction with CC1P to define TI1FP1/TI2FP1 polarity. refer to CC1P description."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable.\nRefer to CC1E description"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity.\nrefer to CC1P description"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity.\nRefer to CC1NP description"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable.\nRefer to CC1E description"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity.\nRefer to CC1P description"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity.\nRefer to CC1NP description"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable.\nrefer to CC1E description"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity.\nRefer to CC1P description"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity.\nRefer to CC1NP description"
            }
        ]
    },
    "1073742884": {
        "name": "TIM3_CNT",
        "address": 1073742884,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            }
        ]
    },
    "1073742888": {
        "name": "TIM3_PSC",
        "address": 1073742888,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency CK_CNT is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073742892": {
        "name": "TIM3_ARR",
        "address": 1073742892,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the Section 18.3.1: Time-base unit on page 429 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073742900": {
        "name": "TIM3_CCR1",
        "address": 1073742900,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value\nIf channel CC1 is configured as output:\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1is configured as input:\nCCR1 is the counter value transferred by the last input capture 1 event (IC1). The TIMx_CCR1 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073742904": {
        "name": "TIM3_CCR2",
        "address": 1073742904,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value\nIf channel CC2 is configured as output:\nCCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC2 output.\nIf channel CC2 is configured as input:\nCCR2 is the counter value transferred by the last input capture 2 event (IC2). The TIMx_CCR2 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073742908": {
        "name": "TIM3_CCR3",
        "address": 1073742908,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value\nIf channel CC3 is configured as output:\nCCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC3 output.\nIf channel CC3is configured as input:\nCCR3 is the counter value transferred by the last input capture 3 event (IC3). The TIMx_CCR3 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073742912": {
        "name": "TIM3_CCR4",
        "address": 1073742912,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value\nif CC4 channel is configured as output (CC4S bits):\nCCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC4 output.\nif CC4 channel is configured as input (CC4S bits in TIMx_CCMR4 register):\nCCR4 is the counter value transferred by the last input capture 4 event (IC4). The TIMx_CCR4 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073742920": {
        "name": "TIM3_DCR",
        "address": 1073742920,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bit vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n...\nExample: Let us consider the following transfer: DBL = 7 transfers & DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit vector defines the number of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).\n..."
            }
        ]
    },
    "1073742924": {
        "name": "TIM3_DMAR",
        "address": 1073742924,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst accesses\nA read or write operation to the DMAR register accesses the register located at the address\n(TIMx_CR1 address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073742944": {
        "name": "TIM3_AF1",
        "address": 1073742944,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 alternate function option register 1",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "ETR source selection\nThese bits select the ETR input source.\nOthers: Reserved"
            }
        ]
    },
    "1073742952": {
        "name": "TIM3_TISEL",
        "address": 1073742952,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "TI1[0] to TI1[15] input selection\nThese bits select the TI1[0] to TI1[15] input source.\nOthers: Reserved"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "TI2[0] to TI2[15] input selection\nThese bits select the TI2[0] to TI2[15] input source.\nOthers: Reserved"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "TI3[0] to TI3[15] input selection\nThese bits select the TI3[0] to TI3[15] input source.\nOthers: Reserved"
            }
        ]
    },
    "1073750016": {
        "name": "TIM14_CR1",
        "address": 1073750016,
        "size": 22,
        "access": "read-write",
        "desc": "TIM14 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock and gated mode can work only if the CEN bit has been previously set by\nsoftware. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable update interrupt (UEV) event generation.\nCounter overflow\nSetting the UG bit.\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the update interrupt (UEV) sources.\nCounter overflow\nSetting the UG bit"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (TIx),"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073750028": {
        "name": "TIM14_DIER",
        "address": 1073750028,
        "size": 22,
        "access": "read-write",
        "desc": "TIM14 Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            }
        ]
    },
    "1073750032": {
        "name": "TIM14_SR",
        "address": 1073750032,
        "size": 22,
        "access": "read-write",
        "desc": "TIM14 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow and if UDIS= 0  in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS= 0  and UDIS= 0  in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            }
        ]
    },
    "1073750036": {
        "name": "TIM14_EGR",
        "address": 1073750036,
        "size": 22,
        "access": "write-only",
        "desc": "TIM14 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            }
        ]
    },
    "1073750040": {
        "name": "TIM14_CCMR1",
        "address": 1073750040,
        "size": 32,
        "access": "read-write",
        "desc": "TIM14 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1).\nThe prescaler is reset as soon as CC1E= 0  (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            }
        ]
    },
    "1073750048": {
        "name": "TIM14_CCER",
        "address": 1073750048,
        "size": 22,
        "access": "read-write",
        "desc": "TIM14 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity.\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tThis configuration is reserved, it must not be used."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output Polarity.\nCC1 channel configured as output: CC1NP must be kept cleared.\nCC1 channel configured as input: CC1NP bit is used in conjunction with CC1P to define TI1FP1 polarity (refer to CC1P description)."
            }
        ]
    },
    "1073750052": {
        "name": "TIM14_CNT",
        "address": 1073750052,
        "size": 32,
        "access": "read-write",
        "desc": "TIM14 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy\nThis bit is a read-only copy of the UIF bit in the TIMx_ISR register."
            }
        ]
    },
    "1073750056": {
        "name": "TIM14_PSC",
        "address": 1073750056,
        "size": 22,
        "access": "read-write",
        "desc": "TIM14 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency CK_CNT is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event.\n(including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073750060": {
        "name": "TIM14_ARR",
        "address": 1073750060,
        "size": 22,
        "access": "read-write",
        "desc": "TIM14 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to Section 19.3.1: Time-base unit on page 517 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073750068": {
        "name": "TIM14_CCR1",
        "address": 1073750068,
        "size": 22,
        "access": "read-write",
        "desc": "TIM14 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value\nIf channel CC1 is configured as output:\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1is configured as input:\nCCR1 is the counter value transferred by the last input capture 1 event (IC1)."
            }
        ]
    },
    "1073750120": {
        "name": "TIM14_TISEL",
        "address": 1073750120,
        "size": 22,
        "access": "read-write",
        "desc": "TIM14 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects TI1[0] to TI1[15] input\nOthers: Reserved"
            }
        ]
    },
    "1073823744": {
        "name": "TIM15_CR1",
        "address": 1073823744,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073823748": {
        "name": "TIM15_CR2",
        "address": 1073823748,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\n"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\n"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\n"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1 output)\n"
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1N output)\n"
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output idle state 2 (OC2 output)\n"
            }
        ]
    },
    "1073823752": {
        "name": "TIM15_SMCR",
        "address": 1073823752,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[2:0]: Slave mode selection\n"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[2:0]: Trigger selection\n"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/slave mode"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            }
        ]
    },
    "1073823756": {
        "name": "TIM15_DIER",
        "address": 1073823756,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073823760": {
        "name": "TIM15_SR",
        "address": 1073823760,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt flag\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\n"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag\n"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\n"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\n"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 overcapture flag\n"
            }
        ]
    },
    "1073823764": {
        "name": "TIM15_EGR",
        "address": 1073823764,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 generation\n"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 generation\n"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update generation\n"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\n"
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\n"
            }
        ]
    },
    "1073823768": {
        "name": "TIM15_CCMR1",
        "address": 1073823768,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 Selection\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2 selection\n"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073823776": {
        "name": "TIM15_CCER",
        "address": 1073823776,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable\n"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output polarity\n"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output polarity\n"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable\n"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output polarity\n"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output polarity\n"
            }
        ]
    },
    "1073823780": {
        "name": "TIM15_CNT",
        "address": 1073823780,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy\n"
            }
        ]
    },
    "1073823784": {
        "name": "TIM15_PSC",
        "address": 1073823784,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n"
            }
        ]
    },
    "1073823788": {
        "name": "TIM15_ARR",
        "address": 1073823788,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value\n"
            }
        ]
    },
    "1073823792": {
        "name": "TIM15_RCR",
        "address": 1073823792,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value\n"
            }
        ]
    },
    "1073823796": {
        "name": "TIM15_CCR1",
        "address": 1073823796,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value\n"
            }
        ]
    },
    "1073823800": {
        "name": "TIM15_CCR2",
        "address": 1073823800,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value\n"
            }
        ]
    },
    "1073823812": {
        "name": "TIM15_BDTR",
        "address": 1073823812,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup\n"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\n"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle mode\n"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\n"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\n"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\n"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\n"
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\n"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\n"
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break Disarm\n"
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break Bidirectional\n"
            }
        ]
    },
    "1073823816": {
        "name": "TIM15_DCR",
        "address": 1073823816,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n"
            }
        ]
    },
    "1073823820": {
        "name": "TIM15_DMAR",
        "address": 1073823820,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst accesses\n"
            }
        ]
    },
    "1073823840": {
        "name": "TIM15_AF1",
        "address": 1073823840,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 alternate register 1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable\n"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity\n"
            }
        ]
    },
    "1073823848": {
        "name": "TIM15_TISEL",
        "address": 1073823848,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects TI1[0] to TI1[15] input\n"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "selects TI2[0] to TI2[15] input\n"
            }
        ]
    },
    "1073824768": {
        "name": "TIM16_CR1",
        "address": 1073824768,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (t<sub>DTS</sub>)used by the dead-time generators and the digital filters (TIx),"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073824772": {
        "name": "TIM16_CR2",
        "address": 1073824772,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1 output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1N output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073824780": {
        "name": "TIM16_DIER",
        "address": 1073824780,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            }
        ]
    },
    "1073824784": {
        "name": "TIM16_SR",
        "address": 1073824784,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\nThis flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            }
        ]
    },
    "1073824788": {
        "name": "TIM16_EGR",
        "address": 1073824788,
        "size": 22,
        "access": "write-only",
        "desc": "TIM16 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update generation\nThis bit can be set by software, it is automatically cleared by hardware.\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073824792": {
        "name": "TIM16_CCMR1",
        "address": 1073824792,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 Selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nOthers: Reserved\nNote: CC1S bits are writable only when the channel is OFF (CC1E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1).\nThe prescaler is reset as soon as CC1E= 0  (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            }
        ]
    },
    "1073824800": {
        "name": "TIM16_CCER",
        "address": 1073824800,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable\nWhen CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to Table 83 for details."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output polarity\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tthis configuration is reserved, it must not be used.\nNote: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output polarity\nCC1 channel configured as output:\nCC1 channel configured as input:\nThis bit is used in conjunction with CC1P to define the polarity of TI1FP1 and TI2FP1. Refer\nto the description of CC1P.\nNote: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S= 00  (the channel is configured in output).\nNote: On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a commutation event is generated."
            }
        ]
    },
    "1073824804": {
        "name": "TIM16_CNT",
        "address": 1073824804,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in TIMx_CR1 is reset, bit 31 is reserved and read as 0."
            }
        ]
    },
    "1073824808": {
        "name": "TIM16_PSC",
        "address": 1073824808,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency (CK_CNT) is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073824812": {
        "name": "TIM16_ARR",
        "address": 1073824812,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the Section 20.3.1: Time-base unit on page 526 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073824816": {
        "name": "TIM16_RCR",
        "address": 1073824816,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value\nThese bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable.\nEach time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken in account until the next repetition update event.\nIt means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned mode."
            }
        ]
    },
    "1073824820": {
        "name": "TIM16_CCR1",
        "address": 1073824820,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value\nIf channel CC1 is configured as output:\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1 is configured as input:\nCCR1 is the counter value transferred by the last input capture 1 event (IC1)."
            }
        ]
    },
    "1073824836": {
        "name": "TIM16_BDTR",
        "address": 1073824836,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup\nThis bit-field defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration.\nDTG[7:5] = 0xx => DT = DTG[7:0] x t<sub>dtg</sub> with t <sub>dtg</sub>= t<sub>DTS</sub>\nDTG[7:5] = 10x => DT = (64 + DTG[5:0]) x t<sub>dtg</sub> with t <sub>dtg</sub>= 2 x t<sub>DTS</sub>\nDTG[7:5] = 110 => DT = (32 + DTG[4:0]) x t<sub>dtg</sub> with t <sub>dtg</sub>= 8 x t<sub>DTS</sub>\nDTG[7:5] = 111 => DT = (32 + DTG[4:0]) x t<sub>dtg</sub> with t <sub>dtg</sub>= 16 x t<sub>DTS</sub>\nExample if t <sub>DTS</sub>= 125 ns (8 MHz), dead-time possible values are:\n0 to 15875 ns by 125 ns steps,\n16  s to 31750 ns by 250 ns steps,\n32  s to 63  s by 1  s steps,\n64  s to 126  s by 2  s steps\nNote: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\nThese bits offer a write protection against software errors.\nNote: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset."
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle mode\nThis bit is used when MOE=0 on channels configured as outputs.\nSee OC/OCN enable description for more details (Section 20.4.8: TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17) on page 563).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\nThis bit is used when MOE=1 on channels that have a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.\nSee OC/OCN enable description for more details (Section 20.4.8: TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17) on page 563).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\n1; Break inputs (BRK and CCS clock failure event) enabled\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\nThis bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.\nSee OC/OCN enable description for more details (Section 20.4.8: TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17) on page 563)."
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\nThis bit-field defines the frequency used to sample BRK input and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:\nThis bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break Disarm\nThis bit is cleared by hardware when no break source is active.\nThe BKDSRM bit must be set by software to release the bidirectional output control (open-drain output in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the fault condition has disappeared.\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break Bidirectional\nIn the bidirectional mode (BKBID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices.\nNote: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            }
        ]
    },
    "1073824840": {
        "name": "TIM16_DCR",
        "address": 1073824840,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n...\nExample: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).\n..."
            }
        ]
    },
    "1073824844": {
        "name": "TIM16_DMAR",
        "address": 1073824844,
        "size": 22,
        "access": "read-write",
        "desc": "TIM16 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst accesses\nA read or write operation to the DMAR register accesses the register located at the address\n(TIMx_CR1 address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073824864": {
        "name": "TIM16_AF1",
        "address": 1073824864,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 alternate function register 1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable\nThis bit enables the BKIN alternate function input for the timer s BRK input. BKIN input is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity\nThis bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073824872": {
        "name": "TIM16_TISEL",
        "address": 1073824872,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects TI1[0] to TI1[15] input\nOthers: Reserved"
            }
        ]
    },
    "1073825792": {
        "name": "TIM17_CR1",
        "address": 1073825792,
        "size": 22,
        "access": "read-write",
        "desc": "TIM17 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (t<sub>DTS</sub>)used by the dead-time generators and the digital filters (TIx),"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073825796": {
        "name": "TIM17_CR2",
        "address": 1073825796,
        "size": 22,
        "access": "read-write",
        "desc": "TIM17 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1 output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1N output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073825804": {
        "name": "TIM17_DIER",
        "address": 1073825804,
        "size": 22,
        "access": "read-write",
        "desc": "TIM17 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            }
        ]
    },
    "1073825808": {
        "name": "TIM17_SR",
        "address": 1073825808,
        "size": 22,
        "access": "read-write",
        "desc": "TIM17 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\nThis flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            }
        ]
    },
    "1073825812": {
        "name": "TIM17_EGR",
        "address": 1073825812,
        "size": 22,
        "access": "write-only",
        "desc": "TIM17 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update generation\nThis bit can be set by software, it is automatically cleared by hardware.\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073825816": {
        "name": "TIM17_CCMR1",
        "address": 1073825816,
        "size": 32,
        "access": "read-write",
        "desc": "TIM17 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 Selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nOthers: Reserved\nNote: CC1S bits are writable only when the channel is OFF (CC1E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1).\nThe prescaler is reset as soon as CC1E= 0  (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            }
        ]
    },
    "1073825824": {
        "name": "TIM17_CCER",
        "address": 1073825824,
        "size": 22,
        "access": "read-write",
        "desc": "TIM17 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable\nWhen CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to Table 83 for details."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output polarity\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tthis configuration is reserved, it must not be used.\nNote: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output polarity\nCC1 channel configured as output:\nCC1 channel configured as input:\nThis bit is used in conjunction with CC1P to define the polarity of TI1FP1 and TI2FP1. Refer\nto the description of CC1P.\nNote: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S= 00  (the channel is configured in output).\nNote: On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a commutation event is generated."
            }
        ]
    },
    "1073825828": {
        "name": "TIM17_CNT",
        "address": 1073825828,
        "size": 32,
        "access": "read-write",
        "desc": "TIM17 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in TIMx_CR1 is reset, bit 31 is reserved and read as 0."
            }
        ]
    },
    "1073825832": {
        "name": "TIM17_PSC",
        "address": 1073825832,
        "size": 22,
        "access": "read-write",
        "desc": "TIM17 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency (CK_CNT) is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073825836": {
        "name": "TIM17_ARR",
        "address": 1073825836,
        "size": 22,
        "access": "read-write",
        "desc": "TIM17 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the Section 20.3.1: Time-base unit on page 526 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073825840": {
        "name": "TIM17_RCR",
        "address": 1073825840,
        "size": 22,
        "access": "read-write",
        "desc": "TIM17 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value\nThese bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable.\nEach time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken in account until the next repetition update event.\nIt means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned mode."
            }
        ]
    },
    "1073825844": {
        "name": "TIM17_CCR1",
        "address": 1073825844,
        "size": 22,
        "access": "read-write",
        "desc": "TIM17 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value\nIf channel CC1 is configured as output:\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1 is configured as input:\nCCR1 is the counter value transferred by the last input capture 1 event (IC1)."
            }
        ]
    },
    "1073825860": {
        "name": "TIM17_BDTR",
        "address": 1073825860,
        "size": 32,
        "access": "read-write",
        "desc": "TIM17 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup\nThis bit-field defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration.\nDTG[7:5] = 0xx => DT = DTG[7:0] x t<sub>dtg</sub> with t <sub>dtg</sub>= t<sub>DTS</sub>\nDTG[7:5] = 10x => DT = (64 + DTG[5:0]) x t<sub>dtg</sub> with t <sub>dtg</sub>= 2 x t<sub>DTS</sub>\nDTG[7:5] = 110 => DT = (32 + DTG[4:0]) x t<sub>dtg</sub> with t <sub>dtg</sub>= 8 x t<sub>DTS</sub>\nDTG[7:5] = 111 => DT = (32 + DTG[4:0]) x t<sub>dtg</sub> with t <sub>dtg</sub>= 16 x t<sub>DTS</sub>\nExample if t <sub>DTS</sub>= 125 ns (8 MHz), dead-time possible values are:\n0 to 15875 ns by 125 ns steps,\n16  s to 31750 ns by 250 ns steps,\n32  s to 63  s by 1  s steps,\n64  s to 126  s by 2  s steps\nNote: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\nThese bits offer a write protection against software errors.\nNote: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset."
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle mode\nThis bit is used when MOE=0 on channels configured as outputs.\nSee OC/OCN enable description for more details (Section 20.4.8: TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17) on page 563).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\nThis bit is used when MOE=1 on channels that have a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.\nSee OC/OCN enable description for more details (Section 20.4.8: TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17) on page 563).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\n1; Break inputs (BRK and CCS clock failure event) enabled\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\nThis bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.\nSee OC/OCN enable description for more details (Section 20.4.8: TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17) on page 563)."
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\nThis bit-field defines the frequency used to sample BRK input and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:\nThis bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break Disarm\nThis bit is cleared by hardware when no break source is active.\nThe BKDSRM bit must be set by software to release the bidirectional output control (open-drain output in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the fault condition has disappeared.\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break Bidirectional\nIn the bidirectional mode (BKBID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices.\nNote: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            }
        ]
    },
    "1073825864": {
        "name": "TIM17_DCR",
        "address": 1073825864,
        "size": 22,
        "access": "read-write",
        "desc": "TIM17 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n...\nExample: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).\n..."
            }
        ]
    },
    "1073825868": {
        "name": "TIM17_DMAR",
        "address": 1073825868,
        "size": 22,
        "access": "read-write",
        "desc": "TIM17 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst accesses\nA read or write operation to the DMAR register accesses the register located at the address\n(TIMx_CR1 address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073825888": {
        "name": "TIM17_AF1",
        "address": 1073825888,
        "size": 32,
        "access": "read-write",
        "desc": "TIM17 alternate function register 1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable\nThis bit enables the BKIN alternate function input for the timer s BRK input. BKIN input is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity\nThis bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073825896": {
        "name": "TIM17_TISEL",
        "address": 1073825896,
        "size": 32,
        "access": "read-write",
        "desc": "TIM17 input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects TI1[0] to TI1[15] input\nOthers: Reserved"
            }
        ]
    },
    "1073821696": {
        "name": "USART_CR1",
        "address": 1073821696,
        "size": 32,
        "access": "read-write",
        "desc": "USART control register 1",
        "fields": [
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART enable\nWhen this bit is cleared, the USART prescalers and outputs are stopped immediately, and all current operations are discarded. The USART configuration is kept, but all the USART_ISR status flags are reset. This bit is set and cleared by software.\nNote: To enter low-power mode without generating errors on the line, the TE bit must be previously reset and the software must wait for the TC bit in the USART_ISR to be set before resetting the UE bit.\nNote: The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.\nNote: In Smartcard mode, (SCEN = 1), the CK is always available when CLKEN = 1, regardless of the UE bit value."
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART enable in low-power mode\nWhen this bit is cleared, the USART cannot wake up the MCU from low-power mode.\nWhen this bit is set, the USART can wake up the MCU from low-power mode.\nThis bit is set and cleared by software.\nNote: It is recommended to set the UESM bit just before entering low-power mode and clear it when exit from low-power mode.\nNote: If the USART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable\nThis bit enables the receiver. It is set and cleared by software."
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable\nThis bit enables the transmitter. It is set and cleared by software.\nNote: During transmission, a low pulse on the TE bit ( 0  followed by  1 ) sends a preamble (idle line) after the current word, except in Smartcard mode. In order to generate an idle character, the TE must not be immediately written to  1 . To ensure the required duration, the software can poll the TEACK bit in the USART_ISR register.\nNote: In Smartcard mode, when TE is set, there is a 1 bit-time delay before the transmission starts."
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "RXFNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXFIFO not empty interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "TXFNFIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFIFO not-full interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection\nThis bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable\nThis bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M = 1; 8th bit if M = 0) and the parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wake-up method\nThis bit determines the USART wake-up method from Mute mode. It is set or cleared by software.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length\nThis bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1)description).\nThis bit can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable\nThis bit enables the USART Mute mode function. When set, the USART can switch between active and Mute mode, as defined by the WAKE bit. It is set and cleared by software."
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "OVER8",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Oversampling mode\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: In LIN, IrDA and Smartcard modes, this bit must be kept cleared."
            },
            {
                "name": "DEDT",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Driver enable deassertion time\nThis 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).\nIf the USART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed.\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "Driver enable assertion time\nThis 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "RTOIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Receiver timeout interrupt enable\nThis bit is set and cleared by software.\nNote: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Section 26.4: USART implementation on page 691."
            },
            {
                "name": "EOBIE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "End-of-block interrupt enable\nThis bit is set and cleared by software.\nNote: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length\nThis bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software.\nM[1:0] =  00 : 1 start bit, 8 Data bits, n Stop bit\nM[1:0] =  01 : 1 start bit, 9 Data bits, n Stop bit\nM[1:0] =  10 : 1 start bit, 7 Data bits, n Stop bit\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: In 7-bits data length mode, the Smartcard mode, LIN master mode and auto baud rate (0x7F and 0x55 frames detection) are not supported."
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFO mode enable\nThis bit is set and cleared by software.\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: FIFO mode can be used on standard UART communication, in SPI master/slave mode and in Smartcard modes only. It must not be enabled in IrDA and LIN modes."
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFIFO empty interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFIFO full interrupt enable\nThis bit is set and cleared by software."
            }
        ]
    },
    "1073821700": {
        "name": "USART_CR2",
        "address": 1073821700,
        "size": 32,
        "access": "read-write",
        "desc": "USART control register 2",
        "fields": [
            {
                "name": "SLVEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Synchronous Slave mode enable\nWhen the SLVEN bit is set, the synchronous slave mode is enabled.\nNote: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "DIS_NSS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NSS pin enable\nWhen the DIS_NSS bit is set, the NSS pin input is ignored.\nNote: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit address detection/4-bit address detection\nThis bit is for selection between 4-bit address detection or 7-bit address detection.\nThis bit can only be written when the USART is disabled (UE = 0)\nNote: In 7-bit and 9-bit data modes, the address detection is done on 6-bit and 8-bit address (ADD[5:0] and ADD[7:0]) respectively."
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LIN break detection length\nThis bit is for selection between 11 bit or 10 bit break detection.\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LIN break detection interrupt enable\nBreak interrupt mask (break detection using break delimiter).\nNote: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "LBCL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Last bit clock pulse\nThis bit is used to select whether the clock pulse associated with the last data bit transmitted (MSB) has to be output on the CK pin in synchronous mode.\nThe last bit is the 7th or 8th or 9th data bit transmitted depending on the 7 or 8 or 9 bit format selected by the M bit in the USART_CR1 register.\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "CPHA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock phase\nThis bit is used to select the phase of the clock output on the CK pin in synchronous mode. It works in conjunction with the CPOL bit to produce the desired clock/data relationship (see Figure 249 and Figure 250)\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "CPOL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clock polarity\nThis bit enables the user to select the polarity of the clock output on the CK pin in synchronous mode. It works in conjunction with the CPHA bit to produce the desired clock/data relationship\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "CLKEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clock enable\nThis bit enables the user to enable the CK pin.\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If neither synchronous mode nor Smartcard mode is supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691.\nIn Smartcard mode, in order to provide correctly the CK clock to the smartcard, the steps below must be respected:\nUE = 0\nSCEN = 1\nGTPR configuration\nCLKEN= 1\nNote: UE = 1"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Stop bits\nThese bits are used for programming the stop bits.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LIN mode enable\nThis bit is set and cleared by software.\nThe LIN mode enables the capability to send LIN synchronous breaks (13 low bits) using the SBKRQ bit in the USART_CR1 register, and to detect LIN Sync breaks.\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If the USART does not support LIN mode, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins\nThis bit is set and cleared by software.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level inversion\nThis bit is set and cleared by software.\nThis enables the use of an external inverter on the RX line.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level inversion\nThis bit is set and cleared by software.\nThis enables the use of an external inverter on the TX line.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "DATAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion\nThis bit is set and cleared by software.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first\nThis bit is set and cleared by software.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "ABREN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Auto baud rate enable\nThis bit is set and cleared by software.\nNote: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "ABRMOD",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Auto baud rate mode\nThese bits are set and cleared by software.\nThis bitfield can only be written when ABREN = 0 or the USART is disabled (UE = 0).\nNote: If DATAINV = 1 and/or MSBFIRST = 1 the patterns must be the same on the line, for example 0xAA for MSBFIRST)\nNote: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "RTOEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Receiver timeout enable\nThis bit is set and cleared by software.\nWhen this feature is enabled, the RTOF flag in the USART_ISR register is set if the RX line is idle (no reception) for the duration programmed in the RTOR (receiver timeout register).\nNote: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "ADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Address of the USART node\nThese bits give the address of the USART node in Mute mode or a character code to be recognized in low-power or Run mode:\nIn Mute mode: they are used in multiprocessor communication to wake up from Mute mode with 4-bit/7-bit address mark detection. The MSB of the character sent by the transmitter should be equal to 1. In 4-bit address mark detection, only ADD[3:0] bits are used.\nIn low-power mode: they are used for wake up from low-power mode on character match.\nWhen WUS[1:0] is programmed to 0b00 (WUF active on address match), the wake-up from low-power mode is performed when the received character corresponds to the character programmed through ADD[6:0] or ADD[3:0] bitfield (depending on ADDM7 bit), and WUF interrupt is enabled by setting WUFIE bit. The MSB of the character sent by transmitter should be equal to 1.\nIn Run mode with Mute mode inactive (for example, end-of-block detection in ModBus protocol): the whole received character (8 bits) is compared to ADD[7:0] value and CMF flag is set on match. An interrupt is generated if the CMIE bit is set.\nThese bits can only be written when the reception is disabled (RE = 0) or when the USART is disabled (UE = 0)."
            }
        ]
    },
    "1073821704": {
        "name": "USART_CR3",
        "address": 1073821704,
        "size": 32,
        "access": "read-write",
        "desc": "USART control register 3",
        "fields": [
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable\nError Interrupt Enable Bit is required to enable interrupt generation in case of a framing error, overrun error noise flag or SPI slave underrun error (FE = 1 or ORE = 1 or NE = 1 or UDR = 1 in the USART_ISR register)."
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IrDA mode enable\nThis bit is set and cleared by software.\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If IrDA mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IrDA low-power\nThis bit is used for selecting between normal and low-power IrDA modes\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If IrDA mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection\nSelection of Single-wire Half-duplex mode\nThis bit can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "NACK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Smartcard NACK enable\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "SCEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Smartcard mode enable\nThis bit is used for enabling Smartcard mode.\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver\nThis bit is set/reset by software"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter\nThis bit is set/reset by software"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable\nThis bit can only be written when the USART is disabled (UE = 0)\nNote: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable\nNote: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "ONEBIT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "One sample bit method enable\nThis bit enables the user to select the sample method. When the one sample bit method is selected the noise detection flag (NE) is disabled.\nThis bit can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun disable\nThis bit is used to disable the receive overrun detection.\nthe ORE flag is not set and the new received data overwrites the previous content of the USART_RDR register. When FIFO mode is enabled, the RXFIFO is bypassed and data is written directly in USART_RDR register. Even when FIFO management is enabled, the RXNE flag is to be used.\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: This control bit enables checking the communication flow w/o reading the data"
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA Disable on reception error\nThis bit can only be written when the USART is disabled (UE=0).\nNote: The reception errors are: parity error, framing error or noise error."
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode\nThis bit enables the user to activate the external transceiver control, through the DE signal.\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Section 26.4: USART implementation on page 691."
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity selection\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "SCARCNT",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Smartcard auto-retry count\nThis bitfield specifies the number of retries for transmission and reception in Smartcard mode.\nIn transmission mode, it specifies the number of automatic retransmission retries, before generating a transmission error (FE bit set).\nIn reception mode, it specifies the number or erroneous reception trials, before generating a reception error (RXNE/RXFNE and PE bits set).\nThis bitfield must be programmed only when the USART is disabled (UE = 0).\nWhen the USART is enabled (UE = 1), this bitfield may only be written to 0x0, in order to stop retransmission.\n0x1 to 0x7: number of automatic retransmission attempts (before signaling error)\nNote: If Smartcard mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Wake-up from low-power mode interrupt flag selection\nThis bitfield specifies the event which activates the WUF (wake-up from low-power mode flag).\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If the USART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wake-up from low-power mode interrupt enable\nThis bit is set and cleared by software.\nNote: WUFIE must be set before entering in low-power mode.\nNote: If the USART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO threshold interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "TCBGTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Transmission complete before guard time, interrupt enable\nThis bit is set and cleared by software.\nNote: If the USART does not support the Smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Receive FIFO threshold configuration\nRemaining combinations: Reserved"
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFIFO threshold interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFIFO threshold configuration\nRemaining combinations: Reserved"
            }
        ]
    },
    "1073821708": {
        "name": "USART_BRR",
        "address": 1073821708,
        "size": 32,
        "access": "read-write",
        "desc": "USART baud rate register",
        "fields": [
            {
                "name": "BRR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "USART baud rate\nBRR[15:4]\nBRR[15:4] = USARTDIV[15:4]\nBRR[3:0]\nWhen OVER8 = 0, BRR[3:0] = USARTDIV[3:0].\nWhen OVER8 = 1:\nBRR[2:0] = USARTDIV[3:0] shifted 1 bit to the right.\nBRR[3] must be kept cleared."
            }
        ]
    },
    "1073821712": {
        "name": "USART_GTPR",
        "address": 1073821712,
        "size": 32,
        "access": "read-write",
        "desc": "USART guard time and prescaler register",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Prescaler value"
            },
            {
                "name": "GT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Guard time value\nThis bitfield is used to program the Guard time value in terms of number of baud clock periods.\nThis is used in Smartcard mode. The Transmission Complete flag is set after this guard time value.\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If Smartcard mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            }
        ]
    },
    "1073821716": {
        "name": "USART_RTOR",
        "address": 1073821716,
        "size": 32,
        "access": "read-write",
        "desc": "USART receiver timeout register",
        "fields": [
            {
                "name": "RTO",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Receiver timeout value\nThis bitfield gives the Receiver timeout value in terms of number of bits during which there is no activity on the RX line.\nIn standard mode, the RTOF flag is set if, after the last received character, no new start bit is detected for more than the RTO value.\nIn Smartcard mode, this value is used to implement the CWT and BWT. See Smartcard chapter for more details. In the standard, the CWT/BWT measurement is done starting from the start bit of the last received character.\nNote: This value must only be programmed once per received character."
            },
            {
                "name": "BLEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Block length\nThis bitfield gives the Block length in Smartcard T = 1 Reception. Its value equals the number of information characters + the length of the Epilogue Field (1-LEC/2-CRC) - 1.\nExamples:\nBLEN = 0: 0 information characters + LEC\nBLEN = 1: 0 information characters + CRC\nBLEN = 255: 254 information characters + CRC (total 256 characters))\nIn Smartcard mode, the Block length counter is reset when TXE = 0 (TXFE = 0 in case FIFO mode is enabled).\nThis bitfield can be used also in other modes. In this case, the Block length counter is reset when RE = 0 (receiver disabled) and/or when the EOBCF bit is written to 1.\nNote: This value can be programmed after the start of the block reception (using the data from the LEN character in the Prologue Field). It must be programmed only once per received block."
            }
        ]
    },
    "1073821720": {
        "name": "USART_RQR",
        "address": 1073821720,
        "size": 32,
        "access": "write-only",
        "desc": "USART request register",
        "fields": [
            {
                "name": "ABRRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Auto baud rate request\nWriting 1 to this bit resets the ABRF and ABRE flags in the USART_ISR and requests an automatic baud rate measurement on the next received data frame.\nNote: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request\nWriting 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available.\nNote: When the application needs to send the break character following all previously inserted data, including the ones not yet transmitted, the software should wait for the TXE flag assertion before setting the SBKRQ bit."
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request\nWriting 1 to this bit puts the USART in Mute mode and resets the RWU flag."
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request\nWriting 1 to this bit empties the entire receive FIFO i.e. clears the bit RXFNE.\nThis enables to discard the received data without reading them, and avoid an overrun condition."
            },
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit data flush request\nWhen FIFO mode is disabled, writing  1  to this bit sets the TXE flag. This enables to discard the transmit data. This bit must be used only in Smartcard mode, when data have not been sent due to errors (NACK) and the FE flag is active in the USART_ISR register. If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value.\nWhen FIFO is enabled, TXFRQ bit is set to flush the whole FIFO. This sets the TXFE flag (Transmit FIFO empty, bit 23 in the USART_ISR register). Flushing the Transmit FIFO is supported in both UART and Smartcard modes.\nNote: In FIFO mode, the TXFNF flag is reset during the flush request until TxFIFO is empty in order to ensure that no data are written in the data register."
            }
        ]
    },
    "1073821724": {
        "name": "USART_ISR",
        "address": 1073821724,
        "size": 32,
        "access": "read-only",
        "desc": "USART interrupt and status register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error\nThis bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register.\nAn interrupt is generated if PEIE = 1 in the USART_CR1 register.\nNote: This error is associated with the character in the USART_RDR."
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error\nThis bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register.\nWhen transmitting data in Smartcard mode, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame).\nAn interrupt is generated if EIE = 1 in the USART_CR3 register.\nNote: This error is associated with the character in the USART_RDR."
            },
            {
                "name": "NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detection flag\nThis bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NECF bit in the USART_ICR register.\nNote: This bit does not generate an interrupt as it appears at the same time as the RXFNE bit which itself generates an interrupt. An interrupt is generated when the NE flag is set during multi buffer communication if the EIE bit is set.\nNote: When the line is noise-free, the NE flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (Refer to Section 26.5.8: Tolerance of the USART receiver to clock deviation on page 709).\nNote: This error is associated with the character in the USART_RDR."
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error\nThis bit is set by hardware when the data currently being received in the shift register is\nready to be transferred into the USART_RDR register while RXFF = 1. It is cleared by a software, writing 1 to the ORECF, in the USART_ICR register.\nAn interrupt is generated if RXFNEIE = 1 in the USART_CR1 register, or EIE = 1 in the USART_CR3 register.\nNote: When this bit is set, the USART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi buffer communication if the EIE bit is set.\nNote: This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the USART_CR3 register."
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected\nThis bit is set by hardware when an Idle Line is detected. An interrupt is generated if IDLEIE = 1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in the USART_ICR register.\nNote: The IDLE bit is not set again until the RXFNE bit has been set (i.e. a new idle line occurs).\nNote: If Mute mode is enabled (MME = 1), IDLE is set if the USART is not mute (RWU = 0), whatever the Mute mode selected by the WAKE bit. If RWU = 1, IDLE is not set."
            },
            {
                "name": "RXFNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXFIFO not empty\nRXFNE bit is set by hardware when the RXFIFO is not empty, meaning that data can be read from the USART_RDR register. Every read operation from the USART_RDR frees a location in the RXFIFO.\nRXFNE is cleared when the RXFIFO is empty. The RXFNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register.\nAn interrupt is generated if RXFNEIE = 1 in the USART_CR1 register."
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete\nThis bit indicates that the last data written in the USART_TDR has been transmitted out of the shift register.\nIt is set by hardware when the transmission of a frame containing data is complete and when TXFE is set.\nAn interrupt is generated if TCIE = 1 in the USART_CR1 register.\nTC bit is is cleared by software, by writing 1 to the TCCF in the USART_ICR register or by a write to the USART_TDR register.\nNote: If TE bit is reset and no transmission is on going, the TC bit is immediately set."
            },
            {
                "name": "TXFNF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFIFO not full\nTXFNF is set by hardware when TXFIFO is not full meaning that data can be written in the USART_TDR. Every write operation to the USART_TDR places the data in the TXFIFO. This flag remains set until the TXFIFO is full. When the TXFIFO is full, this flag is cleared indicating that data can not be written into the USART_TDR.\nAn interrupt is generated if the TXFNFIE bit =1 in the USART_CR1 register.\nNote: The TXFNF is kept reset during the flush request until TXFIFO is empty. After sending the flush request (by setting TXFRQ bit), the flag TXFNF should be checked prior to writing in TXFIFO (TXFNF and TXFE are set at the same time).\nNote: This bit is used during single buffer transmission."
            },
            {
                "name": "LBDF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection flag\nThis bit is set by hardware when the LIN break is detected. It is cleared by software, by writing 1 to the LBDCF in the USART_ICR.\nAn interrupt is generated if LBDIE = 1 in the USART_CR2 register.\nNote: If the USART does not support LIN mode, this bit is reserved and kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS interrupt flag\nThis bit is set by hardware when the CTS input toggles, if the CTSE bit is set. It is cleared by software, by writing 1 to the CTSCF bit in the USART_ICR register.\nAn interrupt is generated if CTSIE = 1 in the USART_CR3 register.\nNote: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value."
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS flag\nThis bit is set/reset by hardware. It is an inverted copy of the status of the CTS input pin.\nNote: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value."
            },
            {
                "name": "RTOF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver timeout\nThis bit is set by hardware when the timeout value, programmed in the RTOR register has lapsed, without any communication. It is cleared by software, writing 1 to the RTOCF bit in the USART_ICR register.\nAn interrupt is generated if RTOIE = 1 in the USART_CR2 register.\nIn Smartcard mode, the timeout corresponds to the CWT or BWT timings.\nNote: If a time equal to the value programmed in RTOR register separates 2 characters, RTOF is not set. If this time exceeds this value + 2 sample times (2/16 or 2/8, depending on the oversampling method), RTOF flag is set.\nNote: The counter counts even if RE = 0 but RTOF is set only when RE = 1. If the timeout has already elapsed when RE is set, then RTOF is set.\nNote: If the USART does not support the Receiver timeout feature, this bit is reserved and kept at reset value."
            },
            {
                "name": "EOBF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "End of block flag\nThis bit is set by hardware when a complete block has been received (for example T = 1 Smartcard mode). The detection is done when the number of received bytes (from the start of the block, including the prologue) is equal or greater than BLEN + 4.\nAn interrupt is generated if the EOBIE = 1 in the USART_CR1 register.\nIt is cleared by software, writing 1 to the EOBCF in the USART_ICR register.\nNote: If Smartcard mode is not supported, this bit is reserved and kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "UDR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI slave underrun error flag\nIn slave transmission mode, this flag is set when the first clock pulse for data transmission appears while the software has not yet loaded any value into USART_TDR. This flag is reset by setting UDRCF bit in the USART_ICR register.\nNote: If the USART does not support the SPI slave mode, this bit is reserved and kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "ABRE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Auto baud rate error\nThis bit is set by hardware if the baud rate measurement failed (baud rate out of range or character comparison failed)\nIt is cleared by software, by writing 1 to the ABRRQ bit in the USART_RQR register.\nNote: If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value."
            },
            {
                "name": "ABRF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Auto baud rate flag\nThis bit is set by hardware when the automatic baud rate has been set (RXFNE is also set, generating an interrupt if RXFNEIE = 1) or when the auto baud rate operation was completed without success (ABRE = 1) (ABRE, RXFNE and FE are also set in this case)\nIt is cleared by software, in order to request a new auto baud rate detection, by writing 1 to the ABRRQ in the USART_RQR register.\nNote: If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value."
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Busy flag\nThis bit is set and reset by hardware. It is active when a communication is ongoing on the RX line (successful start bit detected). It is reset at the end of the reception (successful or not)."
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match flag\nThis bit is set by hardware, when a the character defined by ADD[7:0] is received. It is cleared by software, writing 1 to the CMCF in the USART_ICR register.\nAn interrupt is generated if CMIE = 1in the USART_CR1 register."
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Send break flag\nThis bit indicates that a send break character was requested. It is set by software, by writing 1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during the stop bit of break transmission."
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Receiver wake-up from Mute mode\nThis bit indicates if the USART is in Mute mode. It is cleared/set by hardware when a wake-up/mute sequence is recognized. The Mute mode control sequence (address or IDLE) is selected by the WAKE bit in the USART_CR1 register.\nWhen wake-up on IDLE mode is selected, this bit can only be set by software, writing 1 to the MMRQ bit in the USART_RQR register.\nNote: If the USART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wake-up from low-power mode flag\nThis bit is set by hardware, when a wake-up event is detected. The event is defined by the WUS bitfield. It is cleared by software, writing a 1 to the WUCF in the USART_ICR register.\nAn interrupt is generated if WUFIE = 1 in the USART_CR3 register.\nNote: When UESM is cleared, WUF flag is also cleared.\nNote: If the USART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Transmit enable acknowledge flag\nThis bit is set/reset by hardware, when the Transmit Enable value is taken into account by the USART.\nIt can be used when an idle frame request is generated by writing TE = 0, followed by TE = 1 in the USART_CR1 register, in order to respect the TE = 0 minimum period."
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Receive enable acknowledge flag\nThis bit is set/reset by hardware, when the Receive Enable value is taken into account by the USART.\nIt can be used to verify that the USART is ready for reception before entering low-power mode.\nNote: If the USART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO empty\nThis bit is set by hardware when TXFIFO is empty. When the TXFIFO contains at least one data, this flag is cleared. The TXFE flag can also be set by writing 1 to the bit TXFRQ (bit 4) in the USART_RQR register.\nAn interrupt is generated if the TXFEIE bit  = 1 (bit 30) in the USART_CR1 register."
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFIFO full\nThis bit is set by hardware when the number of received data corresponds to RXFIFO size + 1 (RXFIFO full + 1 data in the USART_RDR register.\nAn interrupt is generated if the RXFFIE bit  = 1 in the USART_CR1 register."
            },
            {
                "name": "TCBGT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Transmission complete before guard time flag"
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFIFO threshold flag\nThis bit is set by hardware when the threshold programmed in RXFTCFG in USART_CR3 register is reached. This means that there are (RXFTCFG - 1) data in the Receive FIFO and one data in the USART_RDR register. An interrupt is generated if the RXFTIE bit  = 1 (bit 27) in the USART_CR3 register.\nNote: When the RXFTCFG threshold is configured to  101 , RXFT flag is set if 16 data are available i.e. 15 data in the RXFIFO and 1 data in the USART_RDR. Consequently, the 17th received data does not cause an overrun error. The overrun error occurs after receiving the 18th data."
            },
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFIFO threshold flag\nThis bit is set by hardware when the TXFIFO reaches the threshold programmed in TXFTCFG of USART_CR3 register i.e. the TXFIFO contains TXFTCFG empty locations. An interrupt is generated if the TXFTIE bit  = 1 (bit 31) in the USART_CR3 register."
            }
        ]
    },
    "1073821728": {
        "name": "USART_ICR",
        "address": 1073821728,
        "size": 32,
        "access": "write-only",
        "desc": "USART interrupt flag clear register",
        "fields": [
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag\nWriting 1 to this bit clears the PE flag in the USART_ISR register."
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag\nWriting 1 to this bit clears the FE flag in the USART_ISR register."
            },
            {
                "name": "NECF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag\nWriting 1 to this bit clears the NE flag in the USART_ISR register."
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag\nWriting 1 to this bit clears the ORE flag in the USART_ISR register."
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear flag\nWriting 1 to this bit clears the IDLE flag in the USART_ISR register."
            },
            {
                "name": "TXFECF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TXFIFO empty clear flag\nWriting 1 to this bit clears the TXFE flag in the USART_ISR register."
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear flag\nWriting 1 to this bit clears the TC flag in the USART_ISR register."
            },
            {
                "name": "TCBGTCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmission complete before Guard time clear flag\nWriting 1 to this bit clears the TCBGT flag in the USART_ISR register."
            },
            {
                "name": "LBDCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection clear flag\nWriting 1 to this bit clears the LBDF flag in the USART_ISR register.\nNote: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag\nWriting 1 to this bit clears the CTSIF flag in the USART_ISR register.\nNote: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "RTOCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver timeout clear flag\nWriting 1 to this bit clears the RTOF flag in the USART_ISR register.\nNote: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "EOBCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "End of block clear flag\nWriting 1 to this bit clears the EOBF flag in the USART_ISR register.\nNote: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            },
            {
                "name": "UDRCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI slave underrun clear flag\nWriting 1 to this bit clears the UDRF flag in the USART_ISR register.\nNote: If the USART does not support SPI slave mode, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag\nWriting 1 to this bit clears the CMF flag in the USART_ISR register."
            },
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wake-up from low-power mode clear flag\nWriting 1 to this bit clears the WUF flag in the USART_ISR register.\nNote: If the USART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 26.4: USART implementation on page 691."
            }
        ]
    },
    "1073821732": {
        "name": "USART_RDR",
        "address": 1073821732,
        "size": 32,
        "access": "read-only",
        "desc": "USART receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value\nContains the received data character.\nThe RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 243).\nWhen receiving with the parity enabled, the value read in the MSB bit is the received parity bit."
            }
        ]
    },
    "1073821736": {
        "name": "USART_TDR",
        "address": 1073821736,
        "size": 32,
        "access": "read-write",
        "desc": "USART transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value\nContains the data character to be transmitted.\nThe USART_TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 243).\nWhen transmitting with the parity enabled (PCE bit set to 1 in the USART_CR1 register), the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect because it is replaced by the parity.\nNote: This register must be written only when TXE/TXFNF = 1."
            }
        ]
    },
    "1073821740": {
        "name": "USART_PRESC",
        "address": 1073821740,
        "size": 32,
        "access": "read-write",
        "desc": "USART prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clock prescaler\nThe USART input clock can be divided by a prescaler factor:\nRemaining combinations: Reserved\nNote: When PRESCALER is programmed with a value different of the allowed ones, programmed prescaler value is 1011 i.e. input clock divided by 256."
            }
        ]
    },
    "1073753088": {
        "name": "WWDG_CR",
        "address": 1073753088,
        "size": 32,
        "access": "read-write",
        "desc": "WWDG control register",
        "fields": [
            {
                "name": "T",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit counter (MSB to LSB)\nThese bits contain the value of the watchdog counter, decremented every\n(4096 x 2<sup>WDGTB[2:0]</sup>) PCLK cycles. A reset is produced when it is decremented from 0x40 to 0x3F (T6 becomes cleared)."
            },
            {
                "name": "WDGA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Activation bit\nThis bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset."
            }
        ]
    },
    "1073753092": {
        "name": "WWDG_CFR",
        "address": 1073753092,
        "size": 32,
        "access": "read-write",
        "desc": "WWDG configuration register",
        "fields": [
            {
                "name": "W",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit window value\nThese bits contain the window value to be compared with the down-counter."
            },
            {
                "name": "EWI",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Early wake-up interrupt enable\nSet by software and cleared by hardware after a reset. When set, an interrupt occurs whenever the counter reaches the value 0x40."
            },
            {
                "name": "WDGTB",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "Timer base\nThe timebase of the prescaler can be modified as follows:"
            }
        ]
    },
    "1073753096": {
        "name": "WWDG_SR",
        "address": 1073753096,
        "size": 32,
        "access": "read-write",
        "desc": "WWDG status register",
        "fields": [
            {
                "name": "EWIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Early wake-up interrupt flag\nThis bit is set by hardware when the counter has reached the value 0x40. It must be cleared by software by writing 0. Writing 1 has no effect. This bit is also set if the interrupt is not enabled."
            }
        ]
    }
}