0.7
2020.2
Oct 13 2023
20:47:58
D:/Vivado/DSProject_Final/1_Convolution_IP_Core_Design/functional_sim/functional_sim.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
D:/Vivado/DSProject_Final/1_Convolution_IP_Core_Design/src/conv.v,1765961524,verilog,,,,conv,,uvm,,,,,,
D:/Vivado/DSProject_Final/1_Convolution_IP_Core_Design/tests/testfixture.sv,1765718524,systemVerilog,,,,testfixture,,uvm,,,,,,
