# Cusum-Anomaly-Detection

![Language](https://img.shields.io/badge/languages-VHDL%20%7C%20Python-blue)
![Status](https://img.shields.io/badge/status-active-green)

## ğŸ“Œ Overview
A hardware-software co-design of the **CUSUM (Cumulative Sum)** streaming anomaly detector. This repository includes:
* **Hardware Modules:** A synthesizable VHDL implementation of the CUSUM algorithm.
* **Software Reference:** A Python implementation serving as the "golden model."
* **Validation Tools:** Scripts to compare hardware simulation outputs against software results to verify correctness.

The system is designed to detect anomalies in streaming time-series data (e.g., temperature measurements) by monitoring deviations from a target mean.

## ğŸ“‚ Repository Structure

```text
Cusum-Anomaly-Detection/
â”œâ”€â”€ comparison/                  # Validation tools
â”‚   â”œâ”€â”€ hardware_detection_output/ # Output logs from VHDL simulation
â”‚   â”œâ”€â”€ software_detection_outputs/# Output logs from Python script
â”‚   â””â”€â”€ compare_outputs.py       # Script to cross-verify HW vs SW results
â”‚
â”œâ”€â”€ hardware_sources/            # VHDL Design Files (Vivado Project Structure)
â”‚   â””â”€â”€ sources_1/new/
â”‚       â”œâ”€â”€ top.vhd              # Top-level module connecting components
â”‚       â”œâ”€â”€ cusum.vhd            # Core CUSUM algorithm logic
â”‚       â”œâ”€â”€ cusum_with_feedback.vhd
â”‚       â”œâ”€â”€ counter.vhd          # Address counter for ROM/Data stream
â”‚       â”œâ”€â”€ rom_memory.vhd       # Stores test data (temperature values)
â”‚       â”œâ”€â”€ threashold_comp.vhd  # Logic for threshold comparison
â”‚       â””â”€â”€ max.vhd              # Max function implementation
â”‚
â”œâ”€â”€ software_sources/            # Python Reference Implementation
â”‚   â”œâ”€â”€ binary_values/           # Converted binary data for HW testing
â”‚   â”œâ”€â”€ integer_values/          # Standard integer data
â”‚   â”œâ”€â”€ 04-12-22_temperature_measurements.csv # Raw dataset
â”‚   â”œâ”€â”€ convert_to_binary.py     # Tool to convert CSV data to binary for VHDL
â”‚   â””â”€â”€ cusum.py                 # Pure Python CUSUM implementation
â”‚
â””â”€â”€ README.md
```
## âš™ï¸ Workflow
This project follows a verification workflow where software defines the expected behavior for the hardware.

# 1. Data Preparation
Raw data (CSV) is processed using the software tools to generate inputs for both the software model and the hardware testbench.
Script: ```bash software_sources/convert_to_binary.py```
Input: ```bash 04-12-22_temperature_measurements.csv```
Output: Generates binary files (for VHDL ROM initialization) and integer files.

# 2. Software Reference Run
The Python script runs the CUSUM algorithm on the data to establish the ground truth.
Script: ```bash software_sources/cusum.py```
Output: Stores detection results in ```text comparison/software_detection_outputs/```.

# 3. Hardware Simulation
The VHDL files in hardware_sources/ implement the actual hardware detector.
Top Module: top.vhd
Simulation: Run your Vivado/ModelSim simulation.
Output: Capture the simulation output into comparison/hardware_detection_output/.

# 4. Verification
Finally, the results are compared to ensure the hardware behaves exactly like the software model.
Script: ```text comparison/compare_outputs.py```
Action: Reads both output folders and flags any discrepancies.
