// Seed: 1633743909
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri  id_2
);
  logic [7:0][~  1][-1]
      id_4 (
          id_2,
          id_0
      ),
      id_5;
  wire id_6;
  assign module_2.type_6 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1
);
  assign id_3 = id_3;
  always assign id_4 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0
  );
  always id_3 <= 1;
  wire id_5;
  assign id_4 = -1;
  assign id_3 = -1;
  assign id_4 = 1;
endmodule
module module_2 (
    input tri0 id_0,
    output wire id_1,
    output tri0 id_2,
    output tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input supply1 id_7,
    output wire id_8
);
  wor  id_10 = -1;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_0
  );
endmodule
