// Seed: 4041746134
module module_0 (
    output tri1 id_0,
    input  wor  id_1,
    output wor  id_2
    , id_5,
    input  wor  id_3
);
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    input  wire  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  uwire id_5
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_3
  );
endmodule
module module_2 (
    output tri1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wor id_3,
    input supply1 id_4,
    input tri0 id_5
    , id_8,
    input wire id_6
);
  wire id_9;
  wire id_10;
  initial begin : LABEL_0
    return id_8;
  end
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_6
  );
  assign modCall_1.id_3 = 0;
  wire id_11;
endmodule
