{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618748469393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618748469394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 18 14:21:09 2021 " "Processing started: Sun Apr 18 14:21:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618748469394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618748469394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ultrasonic_rangfinder_display -c USRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off ultrasonic_rangfinder_display -c USRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618748469394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618748469917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618748469917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kaiser1803/github/vhdl-de0-cv/entities/ultrasonic_rangefinder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kaiser1803/github/vhdl-de0-cv/entities/ultrasonic_rangefinder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULTRASONIC_RANGEFINDER-rtl " "Found design unit 1: ULTRASONIC_RANGEFINDER-rtl" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618748480148 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULTRASONIC_RANGEFINDER " "Found entity 1: ULTRASONIC_RANGEFINDER" {  } { { "../../Entities/ULTRASONIC_RANGEFINDER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/ULTRASONIC_RANGEFINDER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618748480148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618748480148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usrd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usrd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USRD-rtl " "Found design unit 1: USRD-rtl" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618748480151 ""} { "Info" "ISGN_ENTITY_NAME" "1 USRD " "Found entity 1: USRD" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618748480151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618748480151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kaiser1803/github/vhdl-de0-cv/entities/sevensegdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kaiser1803/github/vhdl-de0-cv/entities/sevensegdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVENSEGDEC-rtl " "Found design unit 1: SEVENSEGDEC-rtl" {  } { { "../../Entities/SEVENSEGDEC.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/SEVENSEGDEC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618748480153 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVENSEGDEC " "Found entity 1: SEVENSEGDEC" {  } { { "../../Entities/SEVENSEGDEC.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/SEVENSEGDEC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618748480153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618748480153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "USRD " "Elaborating entity \"USRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618748480206 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_ms USRD.vhd(19) " "Verilog HDL or VHDL warning at USRD.vhd(19): object \"clock_ms\" assigned a value but never read" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618748480214 "|USRD"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0001\" 4 5 USRD.vhd(43) " "VHDL Expression error at USRD.vhd(43): expression \"\"0001\"\" has 4 elements ; expected 5 elements." {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 43 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1618748480218 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "factor USRD.vhd(39) " "VHDL error at USRD.vhd(39): formal port or parameter \"factor\" must have actual or default value" {  } { { "USRD.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Ultrasonic_rangefinder/USRD.vhd" 39 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1618748480218 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618748480218 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618748480315 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 18 14:21:20 2021 " "Processing ended: Sun Apr 18 14:21:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618748480315 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618748480315 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618748480315 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618748480315 ""}
