<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano100AN Series BSP: C:/Users/yachen/workzone/bsp/nano100absp/Library/StdDriver/src/pdma.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano100AN Series BSP
   &#160;<span id="projectnumber">V3.02.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano100AN Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea620cb3525f279964da8d6b877172c1.html">nano100absp</a></li><li class="navelem"><a class="el" href="dir_4bfd880fefd00748661d54be9866cf4f.html">Library</a></li><li class="navelem"><a class="el" href="dir_5bb014ff284e7ec96c51cc728404c9a7.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_2fb29128ea5bba0a0eb1cffb5e614980.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pdma.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pdma_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_nano100_series_8h.html">Nano100Series.h</a>&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga57adda7a5b3cc4834bf6713af2992243">   37</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga57adda7a5b3cc4834bf6713af2992243">PDMA_Open</a>(uint32_t u32Mask)</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;{</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;GCRCSR |= (u32Mask &lt;&lt; 8);</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;}</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac243b7bdead36ee0dc6042c9c7e67aa1">   51</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac243b7bdead36ee0dc6042c9c7e67aa1">PDMA_Close</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;{</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;GCRCSR = 0;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;}</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf8075439ad51f51ff6acc64218a74477">   67</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf8075439ad51f51ff6acc64218a74477">PDMA_SetTransferCnt</a>(uint32_t u32Ch, uint32_t u32Width, uint32_t u32TransCount)</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;{</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *pdma;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    pdma = (<a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *)((uint32_t) <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a> + (0x100 * (u32Ch-1)));</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> = (pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> &amp; ~<a class="code" href="_nano100_series_8h.html#a46e105c94d721ebeac9ef27cc7c9f7da">PDMA_CSR_APB_TWS_Msk</a>) | u32Width;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">switch</span> (u32Width)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0e4d6deef47ba09e97543dc7594a59a3">PDMA_WIDTH_32</a>:</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#afb440a7a3753ec21c130497aef7de4b8">BCR</a> = (u32TransCount &lt;&lt; 2);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2d69c77ef2c12860be0c946ab509c52">PDMA_WIDTH_8</a>:</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#afb440a7a3753ec21c130497aef7de4b8">BCR</a> = u32TransCount;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga10522cab6c0fa8d45aeb59deb064dfac">PDMA_WIDTH_16</a>:</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#afb440a7a3753ec21c130497aef7de4b8">BCR</a> = (u32TransCount &lt;&lt; 1);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        ;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    }</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga18db38eff0079eefe428d2d7fbf2cc10">  104</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga18db38eff0079eefe428d2d7fbf2cc10">PDMA_SetTransferAddr</a>(uint32_t u32Ch, uint32_t u32SrcAddr, uint32_t u32SrcCtrl, uint32_t u32DstAddr, uint32_t u32DstCtrl)</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;{</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *pdma;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    pdma = (<a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *)((uint32_t) <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a> + (0x100 * (u32Ch-1)));</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#ac03cbcb60bd8f61f401bc492a5082aa5">SAR</a> = u32SrcAddr;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#ae9328015fb4cd6a934f99b2463a7149f">DAR</a> = u32DstAddr;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> = (pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> &amp; ~(<a class="code" href="_nano100_series_8h.html#a86dfdafb251655f38489107b37156078">PDMA_CSR_SAD_SEL_Msk</a>|<a class="code" href="_nano100_series_8h.html#a8bcadade9001e14dafc83f7abba196c2">PDMA_CSR_DAD_SEL_Msk</a>)) | (u32SrcCtrl | u32DstCtrl);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;}</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad2adb19540b9241d0c7982cfa99251f8">  126</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad2adb19540b9241d0c7982cfa99251f8">PDMA_SetTransferMode</a>(uint32_t u32Ch, uint32_t u32Peripheral, uint32_t u32ScatterEn, uint32_t u32DescAddr)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *pdma;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    pdma = (<a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *)((uint32_t) <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a> + (0x100 * (u32Ch-1)));</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">switch</span> (u32Ch)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 = (<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 &amp; ~<a class="code" href="_nano100_series_8h.html#a392d8437dc082dd171f397a6a38ad91a">DMA_GCR_DSSR0_CH1_SEL_Msk</a>) | (u32Peripheral &lt;&lt; <a class="code" href="_nano100_series_8h.html#a00c8d928b57d9ace608f7d8a97c7077c">DMA_GCR_DSSR0_CH1_SEL_Pos</a>);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 = (<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 &amp; ~<a class="code" href="_nano100_series_8h.html#a9687bee741bd31ecaa417905a27e3a86">DMA_GCR_DSSR0_CH2_SEL_Msk</a>) | (u32Peripheral &lt;&lt; <a class="code" href="_nano100_series_8h.html#aaad64c7dc8703272fff2689e4ee9dce1">DMA_GCR_DSSR0_CH2_SEL_Pos</a>);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 = (<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 &amp; ~<a class="code" href="_nano100_series_8h.html#a4bd7153883817cf1b89e733cae669950">DMA_GCR_DSSR0_CH3_SEL_Msk</a>) | (u32Peripheral &lt;&lt; <a class="code" href="_nano100_series_8h.html#a1aa2572b4a59549122ca5731f1fa6845">DMA_GCR_DSSR0_CH3_SEL_Pos</a>);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR1 = (<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR1 &amp; ~<a class="code" href="_nano100_series_8h.html#a94e422de78024d15cdb91dc04301c8b6">DMA_GCR_DSSR1_CH4_SEL_Msk</a>) | u32Peripheral;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        ;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    }</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">if</span> (u32Peripheral == <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga345574611c87136e7d228d877449ad4e">PDMA_MEM</a>)</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> &amp;= ~<a class="code" href="_nano100_series_8h.html#a0045922432b24bf24810d2a35701b598">PDMA_CSR_MODE_SEL_Msk</a>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (u32Peripheral &amp; 0x10)</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> = (pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> &amp; ~<a class="code" href="_nano100_series_8h.html#a0045922432b24bf24810d2a35701b598">PDMA_CSR_MODE_SEL_Msk</a>) | 0x4; <span class="comment">/* IP to memory */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> = (pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> &amp; ~<a class="code" href="_nano100_series_8h.html#a0045922432b24bf24810d2a35701b598">PDMA_CSR_MODE_SEL_Msk</a>) | 0x8; <span class="comment">/* memory to IP */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b46058bec15e3be2e3b4255c3aac3e4">  167</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b46058bec15e3be2e3b4255c3aac3e4">PDMA_SetTimeOut</a>(uint32_t u32Ch, uint32_t u32OnOff, uint32_t u32TimeOutCnt)</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;{</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *pdma;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    pdma = (<a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *)((uint32_t) <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a> + (0x100 * (u32Ch-1)));</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a2d32cd7347384fb469ccb130cebeec32">TCR</a> = (pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a2d32cd7347384fb469ccb130cebeec32">TCR</a> &amp; ~<a class="code" href="_nano100_series_8h.html#a1ea1edf6ceff7ed0517f012e18a5ba06">PDMA_TCR_PDMA_TCR_Msk</a>) | u32TimeOutCnt;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> = (pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> &amp; ~<a class="code" href="_nano100_series_8h.html#a4425daac020e47596a44df68876ff7fc">PDMA_CSR_TO_EN_Msk</a>) | (u32OnOff &lt;&lt; <a class="code" href="_nano100_series_8h.html#a46b83c6163c04eb34683355c8173bd50">PDMA_CSR_TO_EN_Pos</a>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;}</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27b2c77a625837f0e75592b2c040993f">  186</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27b2c77a625837f0e75592b2c040993f">PDMA_Trigger</a>(uint32_t u32Ch)</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;{</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *pdma;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    pdma = (<a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *)((uint32_t) <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a> + (0x100 * (u32Ch-1)));</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> |= (<a class="code" href="_nano100_series_8h.html#a17411dae06be61dd14c58ba2bd527213">PDMA_CSR_TRIG_EN_Msk</a> | <a class="code" href="_nano100_series_8h.html#a58497c3f6937cc83c8544e99dd7cdff2">PDMA_CSR_PDMACEN_Msk</a>);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;}</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4fd46c5f3b680a1e7d5af398dc0f1981">  204</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4fd46c5f3b680a1e7d5af398dc0f1981">PDMA_EnableInt</a>(uint32_t u32Ch, uint32_t u32Mask)</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;{</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *pdma;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    pdma = (<a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *)((uint32_t) <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a> + (0x100 * (u32Ch-1)));</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a5c28784c32bb49716e0486c490be2e7e">IER</a> |= u32Mask;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;}</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacc2cc6a09900276aa06f40d287bd1346">  222</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacc2cc6a09900276aa06f40d287bd1346">PDMA_DisableInt</a>(uint32_t u32Ch, uint32_t u32Mask)</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;{</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *pdma;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    pdma = (<a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *)((uint32_t) <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a> + (0x100 * (u32Ch-1)));</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    pdma-&gt;<a class="code" href="struct_p_d_m_a___t.html#a5c28784c32bb49716e0486c490be2e7e">IER</a> &amp;= ~u32Mask;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;}</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; <span class="comment">/* end of group NANO100_PDMA_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160; <span class="comment">/* end of group NANO100_PDMA_Driver */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; <span class="comment">/* end of group NANO100_Device_Driver */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2013 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="struct_p_d_m_a___t_html_ae9328015fb4cd6a934f99b2463a7149f"><div class="ttname"><a href="struct_p_d_m_a___t.html#ae9328015fb4cd6a934f99b2463a7149f">PDMA_T::DAR</a></div><div class="ttdeci">__IO uint32_t DAR</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01469">Nano100Series.h:1469</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27b2c77a625837f0e75592b2c040993f"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27b2c77a625837f0e75592b2c040993f">PDMA_Trigger</a></div><div class="ttdeci">void PDMA_Trigger(uint32_t u32Ch)</div><div class="ttdoc">Trigger PDMA.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00186">pdma.c:186</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a1ea1edf6ceff7ed0517f012e18a5ba06"><div class="ttname"><a href="_nano100_series_8h.html#a1ea1edf6ceff7ed0517f012e18a5ba06">PDMA_TCR_PDMA_TCR_Msk</a></div><div class="ttdeci">#define PDMA_TCR_PDMA_TCR_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01950">Nano100Series.h:1950</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a8bcadade9001e14dafc83f7abba196c2"><div class="ttname"><a href="_nano100_series_8h.html#a8bcadade9001e14dafc83f7abba196c2">PDMA_CSR_DAD_SEL_Msk</a></div><div class="ttdeci">#define PDMA_CSR_DAD_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01896">Nano100Series.h:1896</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a58497c3f6937cc83c8544e99dd7cdff2"><div class="ttname"><a href="_nano100_series_8h.html#a58497c3f6937cc83c8544e99dd7cdff2">PDMA_CSR_PDMACEN_Msk</a></div><div class="ttdeci">#define PDMA_CSR_PDMACEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01884">Nano100Series.h:1884</a></div></div>
<div class="ttc" id="struct_p_d_m_a___t_html_a9d21db3829051558647d9e50ec276543"><div class="ttname"><a href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">PDMA_T::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01443">Nano100Series.h:1443</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a9687bee741bd31ecaa417905a27e3a86"><div class="ttname"><a href="_nano100_series_8h.html#a9687bee741bd31ecaa417905a27e3a86">DMA_GCR_DSSR0_CH2_SEL_Msk</a></div><div class="ttdeci">#define DMA_GCR_DSSR0_CH2_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01853">Nano100Series.h:1853</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gacc2cc6a09900276aa06f40d287bd1346"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacc2cc6a09900276aa06f40d287bd1346">PDMA_DisableInt</a></div><div class="ttdeci">void PDMA_DisableInt(uint32_t u32Ch, uint32_t u32Mask)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00222">pdma.c:222</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga4fd46c5f3b680a1e7d5af398dc0f1981"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4fd46c5f3b680a1e7d5af398dc0f1981">PDMA_EnableInt</a></div><div class="ttdeci">void PDMA_EnableInt(uint32_t u32Ch, uint32_t u32Mask)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00204">pdma.c:204</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a94e422de78024d15cdb91dc04301c8b6"><div class="ttname"><a href="_nano100_series_8h.html#a94e422de78024d15cdb91dc04301c8b6">DMA_GCR_DSSR1_CH4_SEL_Msk</a></div><div class="ttdeci">#define DMA_GCR_DSSR1_CH4_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01859">Nano100Series.h:1859</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga18db38eff0079eefe428d2d7fbf2cc10"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga18db38eff0079eefe428d2d7fbf2cc10">PDMA_SetTransferAddr</a></div><div class="ttdeci">void PDMA_SetTransferAddr(uint32_t u32Ch, uint32_t u32SrcAddr, uint32_t u32SrcCtrl, uint32_t u32DstAddr, uint32_t u32DstCtrl)</div><div class="ttdoc">Set PDMA Transfer Address.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00104">pdma.c:104</a></div></div>
<div class="ttc" id="_nano100_series_8h_html"><div class="ttname"><a href="_nano100_series_8h.html">Nano100Series.h</a></div><div class="ttdoc">Nano100 series peripheral access layer header file. This file contains all the peripheral register's ...</div></div>
<div class="ttc" id="struct_p_d_m_a___t_html"><div class="ttname"><a href="struct_p_d_m_a___t.html">PDMA_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01387">Nano100Series.h:1387</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad2adb19540b9241d0c7982cfa99251f8"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad2adb19540b9241d0c7982cfa99251f8">PDMA_SetTransferMode</a></div><div class="ttdeci">void PDMA_SetTransferMode(uint32_t u32Ch, uint32_t u32Periphral, uint32_t u32ScatterEn, uint32_t u32DescAddr)</div><div class="ttdoc">Set PDMA Transfer Mode.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00126">pdma.c:126</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a46b83c6163c04eb34683355c8173bd50"><div class="ttname"><a href="_nano100_series_8h.html#a46b83c6163c04eb34683355c8173bd50">PDMA_CSR_TO_EN_Pos</a></div><div class="ttdeci">#define PDMA_CSR_TO_EN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01898">Nano100Series.h:1898</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a46e105c94d721ebeac9ef27cc7c9f7da"><div class="ttname"><a href="_nano100_series_8h.html#a46e105c94d721ebeac9ef27cc7c9f7da">PDMA_CSR_APB_TWS_Msk</a></div><div class="ttdeci">#define PDMA_CSR_APB_TWS_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01902">Nano100Series.h:1902</a></div></div>
<div class="ttc" id="struct_p_d_m_a___t_html_a5c28784c32bb49716e0486c490be2e7e"><div class="ttname"><a href="struct_p_d_m_a___t.html#a5c28784c32bb49716e0486c490be2e7e">PDMA_T::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01547">Nano100Series.h:1547</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga10522cab6c0fa8d45aeb59deb064dfac"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga10522cab6c0fa8d45aeb59deb064dfac">PDMA_WIDTH_16</a></div><div class="ttdeci">#define PDMA_WIDTH_16</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8h_source.html#l00036">pdma.h:36</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga57adda7a5b3cc4834bf6713af2992243"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga57adda7a5b3cc4834bf6713af2992243">PDMA_Open</a></div><div class="ttdeci">void PDMA_Open(uint32_t u32Mask)</div><div class="ttdoc">PDMA Open.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00037">pdma.c:37</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga3b46058bec15e3be2e3b4255c3aac3e4"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b46058bec15e3be2e3b4255c3aac3e4">PDMA_SetTimeOut</a></div><div class="ttdeci">void PDMA_SetTimeOut(uint32_t u32Ch, uint32_t u32OnOff, uint32_t u32TimeOutCnt)</div><div class="ttdoc">Set PDMA Timeout.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00167">pdma.c:167</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a17411dae06be61dd14c58ba2bd527213"><div class="ttname"><a href="_nano100_series_8h.html#a17411dae06be61dd14c58ba2bd527213">PDMA_CSR_TRIG_EN_Msk</a></div><div class="ttdeci">#define PDMA_CSR_TRIG_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01905">Nano100Series.h:1905</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a00c8d928b57d9ace608f7d8a97c7077c"><div class="ttname"><a href="_nano100_series_8h.html#a00c8d928b57d9ace608f7d8a97c7077c">DMA_GCR_DSSR0_CH1_SEL_Pos</a></div><div class="ttdeci">#define DMA_GCR_DSSR0_CH1_SEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01849">Nano100Series.h:1849</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga345574611c87136e7d228d877449ad4e"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga345574611c87136e7d228d877449ad4e">PDMA_MEM</a></div><div class="ttdeci">#define PDMA_MEM</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8h_source.html#l00078">pdma.h:78</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a4425daac020e47596a44df68876ff7fc"><div class="ttname"><a href="_nano100_series_8h.html#a4425daac020e47596a44df68876ff7fc">PDMA_CSR_TO_EN_Msk</a></div><div class="ttdeci">#define PDMA_CSR_TO_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01899">Nano100Series.h:1899</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a1aa2572b4a59549122ca5731f1fa6845"><div class="ttname"><a href="_nano100_series_8h.html#a1aa2572b4a59549122ca5731f1fa6845">DMA_GCR_DSSR0_CH3_SEL_Pos</a></div><div class="ttdeci">#define DMA_GCR_DSSR0_CH3_SEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01855">Nano100Series.h:1855</a></div></div>
<div class="ttc" id="struct_p_d_m_a___t_html_afb440a7a3753ec21c130497aef7de4b8"><div class="ttname"><a href="struct_p_d_m_a___t.html#afb440a7a3753ec21c130497aef7de4b8">PDMA_T::BCR</a></div><div class="ttdeci">__IO uint32_t BCR</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01482">Nano100Series.h:1482</a></div></div>
<div class="ttc" id="struct_p_d_m_a___t_html_a2d32cd7347384fb469ccb130cebeec32"><div class="ttname"><a href="struct_p_d_m_a___t.html#a2d32cd7347384fb469ccb130cebeec32">PDMA_T::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01593">Nano100Series.h:1593</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf8075439ad51f51ff6acc64218a74477"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf8075439ad51f51ff6acc64218a74477">PDMA_SetTransferCnt</a></div><div class="ttdeci">void PDMA_SetTransferCnt(uint32_t u32Ch, uint32_t u32Width, uint32_t u32TransCount)</div><div class="ttdoc">Set PDMA Transfer Count.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00067">pdma.c:67</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_aaad64c7dc8703272fff2689e4ee9dce1"><div class="ttname"><a href="_nano100_series_8h.html#aaad64c7dc8703272fff2689e4ee9dce1">DMA_GCR_DSSR0_CH2_SEL_Pos</a></div><div class="ttdeci">#define DMA_GCR_DSSR0_CH2_SEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01852">Nano100Series.h:1852</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga0e4d6deef47ba09e97543dc7594a59a3"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0e4d6deef47ba09e97543dc7594a59a3">PDMA_WIDTH_32</a></div><div class="ttdeci">#define PDMA_WIDTH_32</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8h_source.html#l00037">pdma.h:37</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gac243b7bdead36ee0dc6042c9c7e67aa1"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac243b7bdead36ee0dc6042c9c7e67aa1">PDMA_Close</a></div><div class="ttdeci">void PDMA_Close(void)</div><div class="ttdoc">PDMA Close.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00051">pdma.c:51</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a4bd7153883817cf1b89e733cae669950"><div class="ttname"><a href="_nano100_series_8h.html#a4bd7153883817cf1b89e733cae669950">DMA_GCR_DSSR0_CH3_SEL_Msk</a></div><div class="ttdeci">#define DMA_GCR_DSSR0_CH3_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01856">Nano100Series.h:1856</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a86dfdafb251655f38489107b37156078"><div class="ttname"><a href="_nano100_series_8h.html#a86dfdafb251655f38489107b37156078">PDMA_CSR_SAD_SEL_Msk</a></div><div class="ttdeci">#define PDMA_CSR_SAD_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01893">Nano100Series.h:1893</a></div></div>
<div class="ttc" id="struct_p_d_m_a___t_html_ac03cbcb60bd8f61f401bc492a5082aa5"><div class="ttname"><a href="struct_p_d_m_a___t.html#ac03cbcb60bd8f61f401bc492a5082aa5">PDMA_T::SAR</a></div><div class="ttdeci">__IO uint32_t SAR</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01456">Nano100Series.h:1456</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a0045922432b24bf24810d2a35701b598"><div class="ttname"><a href="_nano100_series_8h.html#a0045922432b24bf24810d2a35701b598">PDMA_CSR_MODE_SEL_Msk</a></div><div class="ttdeci">#define PDMA_CSR_MODE_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01890">Nano100Series.h:1890</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_gae4c57f065fae4522432c2e137c947436"><div class="ttname"><a href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a></div><div class="ttdeci">#define PDMAGCR</div><div class="ttdoc">Pointer to PDMA global control register structure.</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l10133">Nano100Series.h:10133</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a392d8437dc082dd171f397a6a38ad91a"><div class="ttname"><a href="_nano100_series_8h.html#a392d8437dc082dd171f397a6a38ad91a">DMA_GCR_DSSR0_CH1_SEL_Msk</a></div><div class="ttdeci">#define DMA_GCR_DSSR0_CH1_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01850">Nano100Series.h:1850</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p_html_gabc9fa08be52865061ba5e57b21d4e745"><div class="ttname"><a href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a></div><div class="ttdeci">#define PDMA1_BASE</div><div class="ttdoc">PDMA1 register base address.</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l10083">Nano100Series.h:10083</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gac2d69c77ef2c12860be0c946ab509c52"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2d69c77ef2c12860be0c946ab509c52">PDMA_WIDTH_8</a></div><div class="ttdeci">#define PDMA_WIDTH_8</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8h_source.html#l00035">pdma.h:35</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Nov 7 2019 09:20:00 for Nano100AN Series BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
