

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Jan 25 15:52:26 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    15.916|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  37857|  37857|  37857|  37857|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  37856|  37856|         7|          -|          -|  5408|    no    |
        | + Pool_Row_Loop_Pool_Col_Loop   |      4|      4|         2|          1|          1|     4|    yes   |
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_1.cpp:9]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten25 = phi i13 [ 0, %0 ], [ %add_ln9, %Col_Loop_end ]" [cnn/max_pool_1.cpp:9]   --->   Operation 7 'phi' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln28_4, %Col_Loop_end ]" [cnn/max_pool_1.cpp:28]   --->   Operation 8 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i8 [ 0, %0 ], [ %select_ln12_6, %Col_Loop_end ]" [cnn/max_pool_1.cpp:12]   --->   Operation 9 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln12_5, %Col_Loop_end ]" [cnn/max_pool_1.cpp:12]   --->   Operation 10 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 11 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (2.09ns)   --->   "%icmp_ln9 = icmp eq i13 %indvar_flatten25, -2784" [cnn/max_pool_1.cpp:9]   --->   Operation 12 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.67ns)   --->   "%add_ln9 = add i13 %indvar_flatten25, 1" [cnn/max_pool_1.cpp:9]   --->   Operation 13 'add' 'add_ln9' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %Col_Loop_begin" [cnn/max_pool_1.cpp:9]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [cnn/max_pool_1.cpp:9]   --->   Operation 15 'add' 'f' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5408, i64 5408, i64 5408)"   --->   Operation 17 'speclooptripcount' 'empty_13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.55ns)   --->   "%icmp_ln12 = icmp eq i8 %indvar_flatten7, -87" [cnn/max_pool_1.cpp:12]   --->   Operation 18 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.02ns)   --->   "%select_ln28 = select i1 %icmp_ln12, i4 0, i4 %r_0" [cnn/max_pool_1.cpp:28]   --->   Operation 19 'select' 'select_ln28' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.18ns)   --->   "%select_ln28_4 = select i1 %icmp_ln12, i6 %f, i6 %f_0" [cnn/max_pool_1.cpp:28]   --->   Operation 20 'select' 'select_ln28_4' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %select_ln28_4 to i16" [cnn/max_pool_1.cpp:25]   --->   Operation 21 'zext' 'zext_ln25' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i6 %select_ln28_4 to i14" [cnn/max_pool_1.cpp:25]   --->   Operation 22 'zext' 'zext_ln25_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_4)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn/max_pool_1.cpp:25]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_4)   --->   "%select_ln28_5 = select i1 %icmp_ln12, i5 0, i5 %shl_ln" [cnn/max_pool_1.cpp:28]   --->   Operation 24 'select' 'select_ln28_5' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%xor_ln28 = xor i1 %icmp_ln12, true" [cnn/max_pool_1.cpp:28]   --->   Operation 25 'xor' 'xor_ln28' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln15 = icmp eq i4 %c_0, -3" [cnn/max_pool_1.cpp:15]   --->   Operation 26 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %icmp_ln15, %xor_ln28" [cnn/max_pool_1.cpp:28]   --->   Operation 27 'and' 'and_ln28_3' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%r = add i4 %select_ln28, 1" [cnn/max_pool_1.cpp:12]   --->   Operation 28 'add' 'r' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln12)   --->   "%or_ln12 = or i1 %and_ln28_3, %icmp_ln12" [cnn/max_pool_1.cpp:12]   --->   Operation 30 'or' 'or_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln12 = select i1 %or_ln12, i4 0, i4 %c_0" [cnn/max_pool_1.cpp:12]   --->   Operation 31 'select' 'select_ln12' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_4)   --->   "%shl_ln25_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [cnn/max_pool_1.cpp:25]   --->   Operation 32 'bitconcatenate' 'shl_ln25_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln12_4 = select i1 %and_ln28_3, i5 %shl_ln25_mid1, i5 %select_ln28_5" [cnn/max_pool_1.cpp:12]   --->   Operation 33 'select' 'select_ln12_4' <Predicate = (!icmp_ln9)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.02ns)   --->   "%select_ln12_5 = select i1 %and_ln28_3, i4 %r, i4 %select_ln28" [cnn/max_pool_1.cpp:12]   --->   Operation 34 'select' 'select_ln12_5' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln12_5 to i8" [cnn/max_pool_1.cpp:35]   --->   Operation 35 'zext' 'zext_ln35' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.49ns)   --->   "%mul_ln35 = mul i8 %zext_ln35, 13" [cnn/max_pool_1.cpp:35]   --->   Operation 36 'mul' 'mul_ln35' <Predicate = (!icmp_ln9)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str28) nounwind" [cnn/max_pool_1.cpp:16]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str28)" [cnn/max_pool_1.cpp:16]   --->   Operation 38 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln12, i1 false)" [cnn/max_pool_1.cpp:26]   --->   Operation 39 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.76ns)   --->   "br label %2" [cnn/max_pool_1.cpp:19]   --->   Operation 40 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_1.cpp:39]   --->   Operation 41 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.9>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %Col_Loop_begin ], [ %add_ln19_2, %Pool_Col_Loop ]" [cnn/max_pool_1.cpp:19]   --->   Operation 42 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %select_ln19_2, %Pool_Col_Loop ]" [cnn/max_pool_1.cpp:19]   --->   Operation 43 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%max_1 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_3, %Pool_Col_Loop ]"   --->   Operation 44 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpc, %Pool_Col_Loop ]"   --->   Operation 45 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.13ns)   --->   "%icmp_ln19 = icmp eq i3 %indvar_flatten, -4" [cnn/max_pool_1.cpp:19]   --->   Operation 46 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln19_2 = add i3 %indvar_flatten, 1" [cnn/max_pool_1.cpp:19]   --->   Operation 47 'add' 'add_ln19_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %Col_Loop_end, label %Pool_Col_Loop" [cnn/max_pool_1.cpp:19]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.56ns)   --->   "%mpr = add i2 1, %mpr_0" [cnn/max_pool_1.cpp:19]   --->   Operation 49 'add' 'mpr' <Predicate = (!icmp_ln19)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.95ns)   --->   "%icmp_ln22 = icmp eq i2 %mpc_0, -2" [cnn/max_pool_1.cpp:22]   --->   Operation 50 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.99ns)   --->   "%select_ln19 = select i1 %icmp_ln22, i2 0, i2 %mpc_0" [cnn/max_pool_1.cpp:19]   --->   Operation 51 'select' 'select_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln19_2 = select i1 %icmp_ln22, i2 %mpr, i2 %mpr_0" [cnn/max_pool_1.cpp:19]   --->   Operation 52 'select' 'select_ln19_2' <Predicate = (!icmp_ln19)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %select_ln19_2 to i5" [cnn/max_pool_1.cpp:19]   --->   Operation 53 'zext' 'zext_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.78ns)   --->   "%add_ln19 = add i5 %select_ln12_4, %zext_ln19" [cnn/max_pool_1.cpp:19]   --->   Operation 54 'add' 'add_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %add_ln19 to i10" [cnn/max_pool_1.cpp:28]   --->   Operation 55 'zext' 'zext_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.36ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28 = mul i10 26, %zext_ln28" [cnn/max_pool_1.cpp:28]   --->   Operation 56 'mul' 'mul_ln28' <Predicate = (!icmp_ln19)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %select_ln19 to i5" [cnn/max_pool_1.cpp:22]   --->   Operation 57 'zext' 'zext_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%j = add i5 %shl_ln2, %zext_ln22" [cnn/max_pool_1.cpp:26]   --->   Operation 58 'add' 'j' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i5 %j to i10" [cnn/max_pool_1.cpp:28]   --->   Operation 59 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln28 = add i10 %zext_ln28_3, %mul_ln28" [cnn/max_pool_1.cpp:28]   --->   Operation 60 'add' 'add_ln28' <Predicate = (!icmp_ln19)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_8 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28, i5 0)" [cnn/max_pool_1.cpp:28]   --->   Operation 61 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i15 %tmp_8 to i16" [cnn/max_pool_1.cpp:28]   --->   Operation 62 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.94ns)   --->   "%add_ln28_2 = add i16 %zext_ln25, %zext_ln28_4" [cnn/max_pool_1.cpp:28]   --->   Operation 63 'add' 'add_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i16 %add_ln28_2 to i64" [cnn/max_pool_1.cpp:28]   --->   Operation 64 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln28_5" [cnn/max_pool_1.cpp:28]   --->   Operation 65 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%max = load float* %conv_out_addr, align 4" [cnn/max_pool_1.cpp:28]   --->   Operation 66 'load' 'max' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 67 [1/1] (1.56ns)   --->   "%mpc = add i2 1, %select_ln19" [cnn/max_pool_1.cpp:22]   --->   Operation 67 'add' 'mpc' <Predicate = (!icmp_ln19)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 11.7>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @Pool_Row_Loop_Pool_C)"   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str410) nounwind" [cnn/max_pool_1.cpp:23]   --->   Operation 70 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str410)" [cnn/max_pool_1.cpp:23]   --->   Operation 71 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str511) nounwind" [cnn/max_pool_1.cpp:24]   --->   Operation 72 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%max = load float* %conv_out_addr, align 4" [cnn/max_pool_1.cpp:28]   --->   Operation 73 'load' 'max' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %max to i32" [cnn/max_pool_1.cpp:28]   --->   Operation 74 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [cnn/max_pool_1.cpp:28]   --->   Operation 75 'partselect' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [cnn/max_pool_1.cpp:28]   --->   Operation 76 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %max_1 to i32" [cnn/max_pool_1.cpp:28]   --->   Operation 77 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [cnn/max_pool_1.cpp:28]   --->   Operation 78 'partselect' 'tmp_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [cnn/max_pool_1.cpp:28]   --->   Operation 79 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp, -1" [cnn/max_pool_1.cpp:28]   --->   Operation 80 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln19)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.44ns)   --->   "%icmp_ln28_4 = icmp eq i23 %trunc_ln28, 0" [cnn/max_pool_1.cpp:28]   --->   Operation 81 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln19)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28 = or i1 %icmp_ln28_4, %icmp_ln28" [cnn/max_pool_1.cpp:28]   --->   Operation 82 'or' 'or_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.55ns)   --->   "%icmp_ln28_5 = icmp ne i8 %tmp_5, -1" [cnn/max_pool_1.cpp:28]   --->   Operation 83 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln19)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (2.44ns)   --->   "%icmp_ln28_6 = icmp eq i23 %trunc_ln28_2, 0" [cnn/max_pool_1.cpp:28]   --->   Operation 84 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln19)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_6, %icmp_ln28_5" [cnn/max_pool_1.cpp:28]   --->   Operation 85 'or' 'or_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_2" [cnn/max_pool_1.cpp:28]   --->   Operation 86 'and' 'and_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %max, %max_1" [cnn/max_pool_1.cpp:28]   --->   Operation 87 'fcmp' 'tmp_6' <Predicate = (!icmp_ln19)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28, %tmp_6" [cnn/max_pool_1.cpp:28]   --->   Operation 88 'and' 'and_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_3 = select i1 %and_ln28_2, float %max, float %max_1" [cnn/max_pool_1.cpp:28]   --->   Operation 89 'select' 'max_3' <Predicate = (!icmp_ln19)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str410, i32 %tmp_4)" [cnn/max_pool_1.cpp:32]   --->   Operation 90 'specregionend' 'empty_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 91 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 6.84>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i4 %select_ln12 to i8" [cnn/max_pool_1.cpp:35]   --->   Operation 92 'zext' 'zext_ln35_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.91ns)   --->   "%add_ln35 = add i8 %mul_ln35, %zext_ln35_4" [cnn/max_pool_1.cpp:35]   --->   Operation 93 'add' 'add_ln35' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_7 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [cnn/max_pool_1.cpp:35]   --->   Operation 94 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i13 %tmp_7 to i14" [cnn/max_pool_1.cpp:35]   --->   Operation 95 'zext' 'zext_ln35_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.67ns)   --->   "%add_ln35_3 = add i14 %zext_ln35_5, %zext_ln25_2" [cnn/max_pool_1.cpp:35]   --->   Operation 96 'add' 'add_ln35_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i14 %add_ln35_3 to i64" [cnn/max_pool_1.cpp:35]   --->   Operation 97 'zext' 'zext_ln35_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [5408 x float]* %max_pool_out, i64 0, i64 %zext_ln35_6" [cnn/max_pool_1.cpp:35]   --->   Operation 98 'getelementptr' 'max_pool_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (3.25ns)   --->   "store float %max_1, float* %max_pool_out_addr, align 4" [cnn/max_pool_1.cpp:35]   --->   Operation 99 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str28, i32 %tmp_2)" [cnn/max_pool_1.cpp:36]   --->   Operation 100 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln12, 1" [cnn/max_pool_1.cpp:15]   --->   Operation 101 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.91ns)   --->   "%add_ln12_2 = add i8 %indvar_flatten7, 1" [cnn/max_pool_1.cpp:12]   --->   Operation 102 'add' 'add_ln12_2' <Predicate = (!icmp_ln12)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (1.24ns)   --->   "%select_ln12_6 = select i1 %icmp_ln12, i8 1, i8 %add_ln12_2" [cnn/max_pool_1.cpp:12]   --->   Operation 103 'select' 'select_ln12_6' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "br label %1" [cnn/max_pool_1.cpp:15]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln9            (br               ) [ 011111]
indvar_flatten25  (phi              ) [ 001000]
f_0               (phi              ) [ 001000]
indvar_flatten7   (phi              ) [ 001111]
r_0               (phi              ) [ 001000]
c_0               (phi              ) [ 001000]
icmp_ln9          (icmp             ) [ 001111]
add_ln9           (add              ) [ 011111]
br_ln9            (br               ) [ 000000]
f                 (add              ) [ 000000]
specloopname_ln0  (specloopname     ) [ 000000]
empty_13          (speclooptripcount) [ 000000]
icmp_ln12         (icmp             ) [ 000111]
select_ln28       (select           ) [ 000000]
select_ln28_4     (select           ) [ 011111]
zext_ln25         (zext             ) [ 000110]
zext_ln25_2       (zext             ) [ 000111]
shl_ln            (bitconcatenate   ) [ 000000]
select_ln28_5     (select           ) [ 000000]
xor_ln28          (xor              ) [ 000000]
icmp_ln15         (icmp             ) [ 000000]
and_ln28_3        (and              ) [ 000000]
r                 (add              ) [ 000000]
specloopname_ln0  (specloopname     ) [ 000000]
or_ln12           (or               ) [ 000000]
select_ln12       (select           ) [ 000111]
shl_ln25_mid1     (bitconcatenate   ) [ 000000]
select_ln12_4     (select           ) [ 000110]
select_ln12_5     (select           ) [ 011111]
zext_ln35         (zext             ) [ 000000]
mul_ln35          (mul              ) [ 000111]
specloopname_ln16 (specloopname     ) [ 000000]
tmp_2             (specregionbegin  ) [ 000111]
shl_ln2           (bitconcatenate   ) [ 000110]
br_ln19           (br               ) [ 001111]
ret_ln39          (ret              ) [ 000000]
indvar_flatten    (phi              ) [ 000100]
mpr_0             (phi              ) [ 000100]
max_1             (phi              ) [ 000111]
mpc_0             (phi              ) [ 000100]
icmp_ln19         (icmp             ) [ 001111]
add_ln19_2        (add              ) [ 001111]
br_ln19           (br               ) [ 000000]
mpr               (add              ) [ 000000]
icmp_ln22         (icmp             ) [ 000000]
select_ln19       (select           ) [ 000000]
select_ln19_2     (select           ) [ 001111]
zext_ln19         (zext             ) [ 000000]
add_ln19          (add              ) [ 000000]
zext_ln28         (zext             ) [ 000000]
mul_ln28          (mul              ) [ 000000]
zext_ln22         (zext             ) [ 000000]
j                 (add              ) [ 000000]
zext_ln28_3       (zext             ) [ 000000]
add_ln28          (add              ) [ 000000]
tmp_8             (bitconcatenate   ) [ 000000]
zext_ln28_4       (zext             ) [ 000000]
add_ln28_2        (add              ) [ 000000]
zext_ln28_5       (zext             ) [ 000000]
conv_out_addr     (getelementptr    ) [ 000110]
mpc               (add              ) [ 001111]
specloopname_ln0  (specloopname     ) [ 000000]
empty             (speclooptripcount) [ 000000]
specloopname_ln23 (specloopname     ) [ 000000]
tmp_4             (specregionbegin  ) [ 000000]
specpipeline_ln24 (specpipeline     ) [ 000000]
max               (load             ) [ 000000]
bitcast_ln28      (bitcast          ) [ 000000]
tmp               (partselect       ) [ 000000]
trunc_ln28        (trunc            ) [ 000000]
bitcast_ln28_2    (bitcast          ) [ 000000]
tmp_5             (partselect       ) [ 000000]
trunc_ln28_2      (trunc            ) [ 000000]
icmp_ln28         (icmp             ) [ 000000]
icmp_ln28_4       (icmp             ) [ 000000]
or_ln28           (or               ) [ 000000]
icmp_ln28_5       (icmp             ) [ 000000]
icmp_ln28_6       (icmp             ) [ 000000]
or_ln28_2         (or               ) [ 000000]
and_ln28          (and              ) [ 000000]
tmp_6             (fcmp             ) [ 000000]
and_ln28_2        (and              ) [ 000000]
max_3             (select           ) [ 001111]
empty_11          (specregionend    ) [ 000000]
br_ln0            (br               ) [ 001111]
zext_ln35_4       (zext             ) [ 000000]
add_ln35          (add              ) [ 000000]
tmp_7             (bitconcatenate   ) [ 000000]
zext_ln35_5       (zext             ) [ 000000]
add_ln35_3        (add              ) [ 000000]
zext_ln35_6       (zext             ) [ 000000]
max_pool_out_addr (getelementptr    ) [ 000000]
store_ln35        (store            ) [ 000000]
empty_12          (specregionend    ) [ 000000]
c                 (add              ) [ 011111]
add_ln12_2        (add              ) [ 000000]
select_ln12_6     (select           ) [ 011111]
br_ln15           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pool_Row_Loop_Pool_C"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str410"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str511"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="conv_out_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="15" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="max_pool_out_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="14" slack="0"/>
<pin id="117" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln35_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="13" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/5 "/>
</bind>
</comp>

<comp id="126" class="1005" name="indvar_flatten25_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="1"/>
<pin id="128" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten25 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten25_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="13" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten25/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="f_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="1"/>
<pin id="139" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="f_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvar_flatten7_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten7_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="8" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="r_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="r_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="c_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="c_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="4" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="indvar_flatten_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="1"/>
<pin id="184" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="mpr_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="1"/>
<pin id="195" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="mpr_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="2" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="max_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="max_1_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="32" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="mpc_0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="1"/>
<pin id="219" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="mpc_0_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="2" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_6_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln9_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="13" slack="0"/>
<pin id="236" dir="0" index="1" bw="13" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln9_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="13" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="f_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln12_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln28_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln28_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln25_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln25_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="shl_ln_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln28_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_5/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="xor_ln28_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln15_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="3" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="and_ln28_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="r_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln12_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln12_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="shl_ln25_mid1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_mid1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln12_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_4/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln12_5_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="0"/>
<pin id="356" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_5/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln35_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="mul_ln35_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="shl_ln2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="0" index="1" bw="4" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln19_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln19_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_2/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="mpr_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="2" slack="0"/>
<pin id="393" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln22_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln19_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="2" slack="0"/>
<pin id="406" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln19_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="0" index="2" bw="2" slack="0"/>
<pin id="414" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_2/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln19_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln19_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="1"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln28_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln22_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="j_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="1"/>
<pin id="437" dir="0" index="1" bw="2" slack="0"/>
<pin id="438" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln28_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_8_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="15" slack="0"/>
<pin id="446" dir="0" index="1" bw="10" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln28_4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="15" slack="0"/>
<pin id="453" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln28_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="1"/>
<pin id="457" dir="0" index="1" bw="15" slack="0"/>
<pin id="458" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln28_5_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="mpc_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="2" slack="0"/>
<pin id="468" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="bitcast_ln28_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="0" index="3" bw="6" slack="0"/>
<pin id="480" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln28_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="bitcast_ln28_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_5_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="0" index="2" bw="6" slack="0"/>
<pin id="497" dir="0" index="3" bw="6" slack="0"/>
<pin id="498" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln28_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln28_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln28_4_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="23" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="or_ln28_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln28_5_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln28_6_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="23" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln28_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="and_ln28_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="and_ln28_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="max_3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="0" index="2" bw="32" slack="1"/>
<pin id="559" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_3/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln35_4_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="2"/>
<pin id="565" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln35_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="2"/>
<pin id="568" dir="0" index="1" bw="4" slack="0"/>
<pin id="569" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_7_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="13" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln35_5_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="13" slack="0"/>
<pin id="581" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln35_3_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="13" slack="0"/>
<pin id="585" dir="0" index="1" bw="6" slack="2"/>
<pin id="586" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln35_6_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="14" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_6/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="c_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="2"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln12_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="2"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_2/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln12_6_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="2"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="8" slack="0"/>
<pin id="608" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_6/5 "/>
</bind>
</comp>

<comp id="611" class="1007" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="0"/>
<pin id="613" dir="0" index="1" bw="5" slack="0"/>
<pin id="614" dir="0" index="2" bw="5" slack="0"/>
<pin id="615" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln28/3 add_ln28/3 "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln9_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="624" class="1005" name="add_ln9_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="13" slack="0"/>
<pin id="626" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="629" class="1005" name="icmp_ln12_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="2"/>
<pin id="631" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="634" class="1005" name="select_ln28_4_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_4 "/>
</bind>
</comp>

<comp id="639" class="1005" name="zext_ln25_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="1"/>
<pin id="641" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="644" class="1005" name="zext_ln25_2_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="14" slack="2"/>
<pin id="646" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln25_2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="select_ln12_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="2"/>
<pin id="651" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln12 "/>
</bind>
</comp>

<comp id="655" class="1005" name="select_ln12_4_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="1"/>
<pin id="657" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln12_4 "/>
</bind>
</comp>

<comp id="660" class="1005" name="select_ln12_5_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="0"/>
<pin id="662" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln12_5 "/>
</bind>
</comp>

<comp id="665" class="1005" name="mul_ln35_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="2"/>
<pin id="667" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35 "/>
</bind>
</comp>

<comp id="670" class="1005" name="shl_ln2_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="1"/>
<pin id="672" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="675" class="1005" name="icmp_ln19_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="679" class="1005" name="add_ln19_2_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="3" slack="0"/>
<pin id="681" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19_2 "/>
</bind>
</comp>

<comp id="684" class="1005" name="select_ln19_2_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="0"/>
<pin id="686" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln19_2 "/>
</bind>
</comp>

<comp id="689" class="1005" name="conv_out_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="15" slack="1"/>
<pin id="691" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="mpc_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="2" slack="0"/>
<pin id="696" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="699" class="1005" name="max_3_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_3 "/>
</bind>
</comp>

<comp id="704" class="1005" name="c_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="1"/>
<pin id="706" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="709" class="1005" name="select_ln12_6_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="1"/>
<pin id="711" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln12_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="66" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="215"><net_src comp="204" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="107" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="204" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="130" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="130" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="141" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="152" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="10" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="164" pin="4"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="252" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="246" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="141" pin="4"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="266" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="164" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="252" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="282" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="252" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="175" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="298" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="258" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="310" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="252" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="10" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="175" pin="4"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="28" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="316" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="30" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="310" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="336" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="290" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="310" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="316" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="258" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="28" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="328" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="30" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="186" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="186" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="58" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="197" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="221" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="60" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="50" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="221" pin="4"/><net_sink comp="402" pin=2"/></net>

<net id="415"><net_src comp="396" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="390" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="197" pin="4"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="422" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="402" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="435" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="64" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="32" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="454"><net_src comp="444" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="469"><net_src comp="58" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="402" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="107" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="84" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="86" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="88" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="488"><net_src comp="471" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="204" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="84" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="86" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="88" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="506"><net_src comp="489" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="475" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="90" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="485" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="92" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="507" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="493" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="90" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="503" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="92" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="525" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="519" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="228" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="107" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="204" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="570"><net_src comp="563" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="96" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="566" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="32" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="597"><net_src comp="38" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="148" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="98" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="98" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="610"><net_src comp="598" pin="2"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="62" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="427" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="440" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="619"><net_src comp="611" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="623"><net_src comp="234" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="240" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="632"><net_src comp="252" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="637"><net_src comp="266" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="642"><net_src comp="274" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="647"><net_src comp="278" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="652"><net_src comp="328" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="658"><net_src comp="344" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="663"><net_src comp="352" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="668"><net_src comp="364" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="673"><net_src comp="370" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="678"><net_src comp="378" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="384" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="687"><net_src comp="410" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="692"><net_src comp="100" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="697"><net_src comp="465" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="702"><net_src comp="555" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="707"><net_src comp="593" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="712"><net_src comp="604" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="152" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {5 }
 - Input state : 
	Port: max_pool_1 : conv_out | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		f : 1
		icmp_ln12 : 1
		select_ln28 : 2
		select_ln28_4 : 2
		zext_ln25 : 3
		zext_ln25_2 : 3
		shl_ln : 1
		select_ln28_5 : 2
		xor_ln28 : 2
		icmp_ln15 : 1
		and_ln28_3 : 2
		r : 3
		or_ln12 : 2
		select_ln12 : 2
		shl_ln25_mid1 : 4
		select_ln12_4 : 5
		select_ln12_5 : 2
		zext_ln35 : 3
		mul_ln35 : 4
		shl_ln2 : 3
	State 3
		icmp_ln19 : 1
		add_ln19_2 : 1
		br_ln19 : 2
		mpr : 1
		icmp_ln22 : 1
		select_ln19 : 2
		select_ln19_2 : 2
		zext_ln19 : 3
		add_ln19 : 4
		zext_ln28 : 5
		mul_ln28 : 6
		zext_ln22 : 3
		j : 4
		zext_ln28_3 : 5
		add_ln28 : 7
		tmp_8 : 8
		zext_ln28_4 : 9
		add_ln28_2 : 10
		zext_ln28_5 : 11
		conv_out_addr : 12
		max : 13
		mpc : 3
	State 4
		bitcast_ln28 : 1
		tmp : 2
		trunc_ln28 : 2
		tmp_5 : 1
		trunc_ln28_2 : 1
		icmp_ln28 : 3
		icmp_ln28_4 : 3
		or_ln28 : 4
		icmp_ln28_5 : 2
		icmp_ln28_6 : 2
		or_ln28_2 : 3
		and_ln28 : 4
		tmp_6 : 1
		and_ln28_2 : 4
		max_3 : 4
		empty_11 : 1
	State 5
		add_ln35 : 1
		tmp_7 : 2
		zext_ln35_5 : 3
		add_ln35_3 : 4
		zext_ln35_6 : 5
		max_pool_out_addr : 6
		store_ln35 : 7
		select_ln12_6 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_6_fu_228     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln9_fu_240    |    0    |    0    |    17   |
|          |       f_fu_246       |    0    |    0    |    15   |
|          |       r_fu_316       |    0    |    0    |    13   |
|          |   add_ln19_2_fu_384  |    0    |    0    |    12   |
|          |      mpr_fu_390      |    0    |    0    |    10   |
|          |    add_ln19_fu_422   |    0    |    0    |    15   |
|    add   |       j_fu_435       |    0    |    0    |    15   |
|          |   add_ln28_2_fu_455  |    0    |    0    |    21   |
|          |      mpc_fu_465      |    0    |    0    |    10   |
|          |    add_ln35_fu_566   |    0    |    0    |    15   |
|          |   add_ln35_3_fu_583  |    0    |    0    |    17   |
|          |       c_fu_593       |    0    |    0    |    13   |
|          |   add_ln12_2_fu_598  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln9_fu_234   |    0    |    0    |    13   |
|          |   icmp_ln12_fu_252   |    0    |    0    |    11   |
|          |   icmp_ln15_fu_304   |    0    |    0    |    9    |
|          |   icmp_ln19_fu_378   |    0    |    0    |    9    |
|   icmp   |   icmp_ln22_fu_396   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_507   |    0    |    0    |    11   |
|          |  icmp_ln28_4_fu_513  |    0    |    0    |    18   |
|          |  icmp_ln28_5_fu_525  |    0    |    0    |    11   |
|          |  icmp_ln28_6_fu_531  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln28_fu_258  |    0    |    0    |    4    |
|          | select_ln28_4_fu_266 |    0    |    0    |    6    |
|          | select_ln28_5_fu_290 |    0    |    0    |    5    |
|          |  select_ln12_fu_328  |    0    |    0    |    4    |
|  select  | select_ln12_4_fu_344 |    0    |    0    |    5    |
|          | select_ln12_5_fu_352 |    0    |    0    |    4    |
|          |  select_ln19_fu_402  |    0    |    0    |    2    |
|          | select_ln19_2_fu_410 |    0    |    0    |    2    |
|          |     max_3_fu_555     |    0    |    0    |    32   |
|          | select_ln12_6_fu_604 |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln35_fu_364   |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |   and_ln28_3_fu_310  |    0    |    0    |    2    |
|    and   |    and_ln28_fu_543   |    0    |    0    |    2    |
|          |   and_ln28_2_fu_549  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln12_fu_322    |    0    |    0    |    2    |
|    or    |    or_ln28_fu_519    |    0    |    0    |    2    |
|          |   or_ln28_2_fu_537   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_298   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_611      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln25_fu_274   |    0    |    0    |    0    |
|          |  zext_ln25_2_fu_278  |    0    |    0    |    0    |
|          |   zext_ln35_fu_360   |    0    |    0    |    0    |
|          |   zext_ln19_fu_418   |    0    |    0    |    0    |
|          |   zext_ln28_fu_427   |    0    |    0    |    0    |
|   zext   |   zext_ln22_fu_431   |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_440  |    0    |    0    |    0    |
|          |  zext_ln28_4_fu_451  |    0    |    0    |    0    |
|          |  zext_ln28_5_fu_460  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_563  |    0    |    0    |    0    |
|          |  zext_ln35_5_fu_579  |    0    |    0    |    0    |
|          |  zext_ln35_6_fu_588  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_282    |    0    |    0    |    0    |
|          | shl_ln25_mid1_fu_336 |    0    |    0    |    0    |
|bitconcatenate|    shl_ln2_fu_370    |    0    |    0    |    0    |
|          |     tmp_8_fu_444     |    0    |    0    |    0    |
|          |     tmp_7_fu_571     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_475      |    0    |    0    |    0    |
|          |     tmp_5_fu_493     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln28_fu_485  |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_503 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    66   |   638   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln19_2_reg_679   |    3   |
|     add_ln9_reg_624    |   13   |
|       c_0_reg_171      |    4   |
|        c_reg_704       |    4   |
|  conv_out_addr_reg_689 |   15   |
|       f_0_reg_137      |    6   |
|    icmp_ln12_reg_629   |    1   |
|    icmp_ln19_reg_675   |    1   |
|    icmp_ln9_reg_620    |    1   |
|indvar_flatten25_reg_126|   13   |
| indvar_flatten7_reg_148|    8   |
| indvar_flatten_reg_182 |    3   |
|      max_1_reg_204     |   32   |
|      max_3_reg_699     |   32   |
|      mpc_0_reg_217     |    2   |
|       mpc_reg_694      |    2   |
|      mpr_0_reg_193     |    2   |
|    mul_ln35_reg_665    |    8   |
|       r_0_reg_160      |    4   |
|  select_ln12_4_reg_655 |    5   |
|  select_ln12_5_reg_660 |    4   |
|  select_ln12_6_reg_709 |    8   |
|   select_ln12_reg_649  |    4   |
|  select_ln19_2_reg_684 |    2   |
|  select_ln28_4_reg_634 |    6   |
|     shl_ln2_reg_670    |    5   |
|   zext_ln25_2_reg_644  |   14   |
|    zext_ln25_reg_639   |   16   |
+------------------------+--------+
|          Total         |   218  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_107    |  p0  |   2  |  15  |   30   ||    9    |
| indvar_flatten7_reg_148 |  p0  |   2  |   8  |   16   ||    9    |
|      max_1_reg_204      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   110  ||  5.307  ||    27   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   66   |   638  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   218  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   284  |   665  |
+-----------+--------+--------+--------+--------+
