var searchData=
[
  ['d_20softwareontwikkeling_0',['23.24-D-Softwareontwikkeling',['../index.html',1,'']]],
  ['dac_1',['DAC',['../d1/ddc/group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e',1,'stm32f4xx.h']]],
  ['dac_5fbase_2',['DAC_BASE',['../da/ddf/group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fboff1_3',['DAC_CR_BOFF1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fboff2_4',['DAC_CR_BOFF2',['../d5/dab/group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fdmaen1_5',['DAC_CR_DMAEN1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fdmaen2_6',['DAC_CR_DMAEN2',['../d5/dab/group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fen1_7',['DAC_CR_EN1',['../d5/dab/group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fen2_8',['DAC_CR_EN2',['../d5/dab/group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_9',['DAC_CR_MAMP1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f0_10',['DAC_CR_MAMP1_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f1_11',['DAC_CR_MAMP1_1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f2_12',['DAC_CR_MAMP1_2',['../d5/dab/group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f3_13',['DAC_CR_MAMP1_3',['../d5/dab/group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_14',['DAC_CR_MAMP2',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f0_15',['DAC_CR_MAMP2_0',['../d5/dab/group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f1_16',['DAC_CR_MAMP2_1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f2_17',['DAC_CR_MAMP2_2',['../d5/dab/group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f3_18',['DAC_CR_MAMP2_3',['../d5/dab/group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ften1_19',['DAC_CR_TEN1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ften2_20',['DAC_CR_TEN2',['../d5/dab/group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_21',['DAC_CR_TSEL1',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_5f0_22',['DAC_CR_TSEL1_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_5f1_23',['DAC_CR_TSEL1_1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_5f2_24',['DAC_CR_TSEL1_2',['../d5/dab/group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_25',['DAC_CR_TSEL2',['../d5/dab/group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_5f0_26',['DAC_CR_TSEL2_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_5f1_27',['DAC_CR_TSEL2_1',['../d5/dab/group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_5f2_28',['DAC_CR_TSEL2_2',['../d5/dab/group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave1_29',['DAC_CR_WAVE1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave1_5f0_30',['DAC_CR_WAVE1_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave1_5f1_31',['DAC_CR_WAVE1_1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave2_32',['DAC_CR_WAVE2',['../d5/dab/group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave2_5f0_33',['DAC_CR_WAVE2_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave2_5f1_34',['DAC_CR_WAVE2_1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f',1,'stm32f4xx.h']]],
  ['dac_5fdhr12l1_5fdacc1dhr_35',['DAC_DHR12L1_DACC1DHR',['../d5/dab/group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5',1,'stm32f4xx.h']]],
  ['dac_5fdhr12l2_5fdacc2dhr_36',['DAC_DHR12L2_DACC2DHR',['../d5/dab/group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab',1,'stm32f4xx.h']]],
  ['dac_5fdhr12ld_5fdacc1dhr_37',['DAC_DHR12LD_DACC1DHR',['../d5/dab/group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd',1,'stm32f4xx.h']]],
  ['dac_5fdhr12ld_5fdacc2dhr_38',['DAC_DHR12LD_DACC2DHR',['../d5/dab/group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17',1,'stm32f4xx.h']]],
  ['dac_5fdhr12r1_5fdacc1dhr_39',['DAC_DHR12R1_DACC1DHR',['../d5/dab/group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d',1,'stm32f4xx.h']]],
  ['dac_5fdhr12r2_5fdacc2dhr_40',['DAC_DHR12R2_DACC2DHR',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7',1,'stm32f4xx.h']]],
  ['dac_5fdhr12rd_5fdacc1dhr_41',['DAC_DHR12RD_DACC1DHR',['../d5/dab/group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8',1,'stm32f4xx.h']]],
  ['dac_5fdhr12rd_5fdacc2dhr_42',['DAC_DHR12RD_DACC2DHR',['../d5/dab/group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540',1,'stm32f4xx.h']]],
  ['dac_5fdhr8r1_5fdacc1dhr_43',['DAC_DHR8R1_DACC1DHR',['../d5/dab/group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb',1,'stm32f4xx.h']]],
  ['dac_5fdhr8r2_5fdacc2dhr_44',['DAC_DHR8R2_DACC2DHR',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c',1,'stm32f4xx.h']]],
  ['dac_5fdhr8rd_5fdacc1dhr_45',['DAC_DHR8RD_DACC1DHR',['../d5/dab/group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d',1,'stm32f4xx.h']]],
  ['dac_5fdhr8rd_5fdacc2dhr_46',['DAC_DHR8RD_DACC2DHR',['../d5/dab/group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9',1,'stm32f4xx.h']]],
  ['dac_5fdor1_5fdacc1dor_47',['DAC_DOR1_DACC1DOR',['../d5/dab/group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a',1,'stm32f4xx.h']]],
  ['dac_5fdor2_5fdacc2dor_48',['DAC_DOR2_DACC2DOR',['../d5/dab/group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04',1,'stm32f4xx.h']]],
  ['dac_5fsr_5fdmaudr1_49',['DAC_SR_DMAUDR1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0',1,'stm32f4xx.h']]],
  ['dac_5fsr_5fdmaudr2_50',['DAC_SR_DMAUDR2',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d',1,'stm32f4xx.h']]],
  ['dac_5fswtrigr_5fswtrig1_51',['DAC_SWTRIGR_SWTRIG1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd',1,'stm32f4xx.h']]],
  ['dac_5fswtrigr_5fswtrig2_52',['DAC_SWTRIGR_SWTRIG2',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8',1,'stm32f4xx.h']]],
  ['dac_5ftypedef_53',['DAC_TypeDef',['../d8/de6/struct_d_a_c___type_def.html',1,'']]],
  ['data_20cache_20on_54',['Data cache                             | ON',['../d4/d04/system__stm32f4xx_8c.html#autotoc_md32',1,'']]],
  ['data_20counter_20functions_55',['Data Counter functions',['../de/da4/group___d_m_a___group2.html',1,'']]],
  ['dbgmcu_56',['DBGMCU',['../d1/ddc/group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fcan1_5fstop_57',['DBGMCU_APB1_FZ_DBG_CAN1_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#ga1b404dcea4857bccabbb03d6cce6be8c',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fcan2_5fstop_58',['DBGMCU_APB1_FZ_DBG_CAN2_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#gaadc3889d6b84d143c98ecbfd873a9a1a',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c1_5fsmbus_5ftimeout_59',['DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT',['../d5/dab/group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c2_5fsmbus_5ftimeout_60',['DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT',['../d5/dab/group___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c3_5fsmbus_5ftimeout_61',['DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7f7e5c708387aa1ddae35b892811b4e9',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fiwdeg_5fstop_62',['DBGMCU_APB1_FZ_DBG_IWDEG_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#gabe48f858edb831fbcb8769421df7d8e9',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fiwdg_5fstop_63',['DBGMCU_APB1_FZ_DBG_IWDG_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5frtc_5fstop_64',['DBGMCU_APB1_FZ_DBG_RTC_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim10_5fstop_65',['DBGMCU_APB1_FZ_DBG_TIM10_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#gaab5804342d2ec492c99bcd1287bd09c4',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim11_5fstop_66',['DBGMCU_APB1_FZ_DBG_TIM11_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf450001985d6dd008bd5753580f06007',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim12_5fstop_67',['DBGMCU_APB1_FZ_DBG_TIM12_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7ca0e04ad8c94e5b7fe29d8b9c20ebff',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim13_5fstop_68',['DBGMCU_APB1_FZ_DBG_TIM13_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#ga68ef63b3c086ede54396596798553299',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim14_5fstop_69',['DBGMCU_APB1_FZ_DBG_TIM14_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#gafd3acb3e632c74e326da7016073c7871',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim1_5fstop_70',['DBGMCU_APB1_FZ_DBG_TIM1_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf6c8373d4015b8c829bb1fb0d4408901',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim2_5fstop_71',['DBGMCU_APB1_FZ_DBG_TIM2_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim3_5fstop_72',['DBGMCU_APB1_FZ_DBG_TIM3_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim4_5fstop_73',['DBGMCU_APB1_FZ_DBG_TIM4_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7ac65bf9342bb8acbcb25938e93abc45',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim5_5fstop_74',['DBGMCU_APB1_FZ_DBG_TIM5_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim6_5fstop_75',['DBGMCU_APB1_FZ_DBG_TIM6_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim7_5fstop_76',['DBGMCU_APB1_FZ_DBG_TIM7_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim8_5fstop_77',['DBGMCU_APB1_FZ_DBG_TIM8_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#gafc43d2269e5091f7c257c42f0326ef71',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim9_5fstop_78',['DBGMCU_APB1_FZ_DBG_TIM9_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#gadefdf86a77ca00a08696ad867886bdea',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fwwdg_5fstop_79',['DBGMCU_APB1_FZ_DBG_WWDG_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88',1,'stm32f4xx.h']]],
  ['dbgmcu_5fbase_80',['DBGMCU_BASE',['../da/ddf/group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fsleep_81',['DBGMCU_CR_DBG_SLEEP',['../d5/dab/group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fstandby_82',['DBGMCU_CR_DBG_STANDBY',['../d5/dab/group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fstop_83',['DBGMCU_CR_DBG_STOP',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fioen_84',['DBGMCU_CR_TRACE_IOEN',['../d5/dab/group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fmode_85',['DBGMCU_CR_TRACE_MODE',['../d5/dab/group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fmode_5f0_86',['DBGMCU_CR_TRACE_MODE_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fmode_5f1_87',['DBGMCU_CR_TRACE_MODE_1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e',1,'stm32f4xx.h']]],
  ['dbgmcu_5fidcode_5fdev_5fid_88',['DBGMCU_IDCODE_DEV_ID',['../d5/dab/group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac',1,'stm32f4xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_89',['DBGMCU_IDCODE_REV_ID',['../d5/dab/group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165',1,'stm32f4xx.h']]],
  ['dbgmcu_5ftypedef_90',['DBGMCU_TypeDef',['../da/d4e/struct_d_b_g_m_c_u___type_def.html',1,'']]],
  ['dcmi_91',['DCMI',['../d1/ddc/group___peripheral__declaration.html#ga049d9f61cb078d642e68f3c22bb6d90c',1,'stm32f4xx.h']]],
  ['dcmi_5fbase_92',['DCMI_BASE',['../da/ddf/group___peripheral__memory__map.html#ga55b794507e021135486de57129a2505c',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fcapture_93',['DCMI_CR_CAPTURE',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7f8b54f16f7e17b3da807b6dae1d649e',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fcm_94',['DCMI_CR_CM',['../d5/dab/group___peripheral___registers___bits___definition.html#ga47bacab13c750dc0ecc9aaf935d1f435',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fcre_95',['DCMI_CR_CRE',['../d5/dab/group___peripheral___registers___bits___definition.html#ga79e4190a772dc07958573a110106db69',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fcrop_96',['DCMI_CR_CROP',['../d5/dab/group___peripheral___registers___bits___definition.html#ga5bb929e7d3b4ea62e80ba66c7bc5c216',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fedm_5f0_97',['DCMI_CR_EDM_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga9efa61252be662ff473d14156f09d32c',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fedm_5f1_98',['DCMI_CR_EDM_1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga884b51a3e5bf0d615944f46b1751a97c',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fenable_99',['DCMI_CR_ENABLE',['../d5/dab/group___peripheral___registers___bits___definition.html#ga1fa2461ca2f0629c2ddd77fea94bbd06',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fess_100',['DCMI_CR_ESS',['../d5/dab/group___peripheral___registers___bits___definition.html#ga46851e2b6011a84ecdfc5218a855ad78',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5ffcrc_5f0_101',['DCMI_CR_FCRC_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga13263970b396f75e00278ff7b78b313d',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5ffcrc_5f1_102',['DCMI_CR_FCRC_1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga1658bed43e7d0c3579151498104d5747',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fhspol_103',['DCMI_CR_HSPOL',['../d5/dab/group___peripheral___registers___bits___definition.html#gac2042d3da2719b7c9c6708e0566e46c5',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fjpeg_104',['DCMI_CR_JPEG',['../d5/dab/group___peripheral___registers___bits___definition.html#gafd10a1f9c5a588f468e550bb56051b03',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fpckpol_105',['DCMI_CR_PCKPOL',['../d5/dab/group___peripheral___registers___bits___definition.html#ga00769f93cbcc2693c8fd42f0e8aa31ad',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fvspol_106',['DCMI_CR_VSPOL',['../d5/dab/group___peripheral___registers___bits___definition.html#ga497c7c4bf6fcc842ffc45eedc876ffdb',1,'stm32f4xx.h']]],
  ['dcmi_5ficr_5ferr_5fisc_107',['DCMI_ICR_ERR_ISC',['../d5/dab/group___peripheral___registers___bits___definition.html#ga8da69cdd9d4f4c280279fa05fdf235bc',1,'stm32f4xx.h']]],
  ['dcmi_5ficr_5fframe_5fisc_108',['DCMI_ICR_FRAME_ISC',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7ce2decf4166be0a5376ea2810403030',1,'stm32f4xx.h']]],
  ['dcmi_5ficr_5fline_5fisc_109',['DCMI_ICR_LINE_ISC',['../d5/dab/group___peripheral___registers___bits___definition.html#gae64182a042ceb8275c54819458b1ca9c',1,'stm32f4xx.h']]],
  ['dcmi_5ficr_5fovf_5fisc_110',['DCMI_ICR_OVF_ISC',['../d5/dab/group___peripheral___registers___bits___definition.html#ga0318fb46a8594834640d08a9ae06f79e',1,'stm32f4xx.h']]],
  ['dcmi_5ficr_5fvsync_5fisc_111',['DCMI_ICR_VSYNC_ISC',['../d5/dab/group___peripheral___registers___bits___definition.html#gaedd101bdda4f13c30d7af5a85156a047',1,'stm32f4xx.h']]],
  ['dcmi_5fier_5ferr_5fie_112',['DCMI_IER_ERR_IE',['../d5/dab/group___peripheral___registers___bits___definition.html#gacc9d64d6edc4e8ff9452db0065c12831',1,'stm32f4xx.h']]],
  ['dcmi_5fier_5fframe_5fie_113',['DCMI_IER_FRAME_IE',['../d5/dab/group___peripheral___registers___bits___definition.html#ga78d30c219bf7b5ebe0f8ee74cbdae61d',1,'stm32f4xx.h']]],
  ['dcmi_5fier_5fline_5fie_114',['DCMI_IER_LINE_IE',['../d5/dab/group___peripheral___registers___bits___definition.html#ga4a06c700c5e779551834862a2d14612e',1,'stm32f4xx.h']]],
  ['dcmi_5fier_5fovf_5fie_115',['DCMI_IER_OVF_IE',['../d5/dab/group___peripheral___registers___bits___definition.html#ga4f313352a86f6b09726e63f89e161187',1,'stm32f4xx.h']]],
  ['dcmi_5fier_5fvsync_5fie_116',['DCMI_IER_VSYNC_IE',['../d5/dab/group___peripheral___registers___bits___definition.html#gad2f335c69d18e49ffb5314e85ac1f4fc',1,'stm32f4xx.h']]],
  ['dcmi_5firqn_117',['DCMI_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8',1,'stm32f4xx.h']]],
  ['dcmi_5fmisr_5ferr_5fmis_118',['DCMI_MISR_ERR_MIS',['../d5/dab/group___peripheral___registers___bits___definition.html#ga117dd3b10b1c7a03016fce867a6a8281',1,'stm32f4xx.h']]],
  ['dcmi_5fmisr_5fframe_5fmis_119',['DCMI_MISR_FRAME_MIS',['../d5/dab/group___peripheral___registers___bits___definition.html#ga73b7d7359389df61668089920ed5b28e',1,'stm32f4xx.h']]],
  ['dcmi_5fmisr_5fline_5fmis_120',['DCMI_MISR_LINE_MIS',['../d5/dab/group___peripheral___registers___bits___definition.html#ga77aad6389ea95913c34b2ba3a14cfdca',1,'stm32f4xx.h']]],
  ['dcmi_5fmisr_5fovf_5fmis_121',['DCMI_MISR_OVF_MIS',['../d5/dab/group___peripheral___registers___bits___definition.html#gaacaced5931c5790bdf6fc9ede4591496',1,'stm32f4xx.h']]],
  ['dcmi_5fmisr_5fvsync_5fmis_122',['DCMI_MISR_VSYNC_MIS',['../d5/dab/group___peripheral___registers___bits___definition.html#ga1a02749de4576d3631cf35dbb4e4bf5c',1,'stm32f4xx.h']]],
  ['dcmi_5frisr_5ferr_5fris_123',['DCMI_RISR_ERR_RIS',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf03ca1f0e5e1a7868c07c8237d7e33a3',1,'stm32f4xx.h']]],
  ['dcmi_5frisr_5fframe_5fris_124',['DCMI_RISR_FRAME_RIS',['../d5/dab/group___peripheral___registers___bits___definition.html#ga99308f49b63dd49db671a2a26d0d07fa',1,'stm32f4xx.h']]],
  ['dcmi_5frisr_5fline_5fris_125',['DCMI_RISR_LINE_RIS',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf06b386a61d97e046a7f0546478b91b8',1,'stm32f4xx.h']]],
  ['dcmi_5frisr_5fovf_5fris_126',['DCMI_RISR_OVF_RIS',['../d5/dab/group___peripheral___registers___bits___definition.html#ga510c3f423fdddf8a41b6b69d55b6c66d',1,'stm32f4xx.h']]],
  ['dcmi_5frisr_5fvsync_5fris_127',['DCMI_RISR_VSYNC_RIS',['../d5/dab/group___peripheral___registers___bits___definition.html#ga08625c101d8419ca58cc7032f4a936ec',1,'stm32f4xx.h']]],
  ['dcmi_5fsr_5ffne_128',['DCMI_SR_FNE',['../d5/dab/group___peripheral___registers___bits___definition.html#ga990aaedf052bc3b9ebd115f06aa43ab2',1,'stm32f4xx.h']]],
  ['dcmi_5fsr_5fhsync_129',['DCMI_SR_HSYNC',['../d5/dab/group___peripheral___registers___bits___definition.html#gafb10174e5a89c32d6413ecf77e6610a0',1,'stm32f4xx.h']]],
  ['dcmi_5fsr_5fvsync_130',['DCMI_SR_VSYNC',['../d5/dab/group___peripheral___registers___bits___definition.html#ga9608c2fdd5feb3c8c022545f8d7e6adf',1,'stm32f4xx.h']]],
  ['dcmi_5ftypedef_131',['DCMI_TypeDef',['../d5/db6/struct_d_c_m_i___type_def.html',1,'']]],
  ['dcount_132',['DCOUNT',['../d3/df0/struct_s_d_i_o___type_def.html#a0366564e2795952d520c0de4be70020f',1,'SDIO_TypeDef']]],
  ['dcr_133',['DCR',['../dd/d2a/struct_t_i_m___type_def.html#ad3186a43824621f049e7eff37c88ad4e',1,'TIM_TypeDef']]],
  ['dcrdr_134',['DCRDR',['../dc/df4/group___c_m_s_i_s__core___debug_functions.html#gab8f4bb076402b61f7be6308075a789c9',1,'CoreDebug_Type']]],
  ['dcrsr_135',['DCRSR',['../dc/df4/group___c_m_s_i_s__core___debug_functions.html#gafefa84bce7497652353a1b76d405d983',1,'CoreDebug_Type']]],
  ['dctrl_136',['DCTRL',['../d3/df0/struct_s_d_i_o___type_def.html#a801519a7af801ad43b88007bf4e2e906',1,'SDIO_TypeDef']]],
  ['debug_137',['CMSIS Core Debug',['../d0/d1e/group___c_m_s_i_s___core_debug.html',1,'']]],
  ['debug_20functions_138',['CMSIS Core Debug Functions',['../dc/df4/group___c_m_s_i_s__core___debug_functions.html',1,'']]],
  ['debugmon_5fhandler_139',['DebugMon_Handler',['../db/d79/stm32f4xx__it_8c.html#adbdfb05858cc36fc520974df37ec3cb0',1,'DebugMon_Handler(void):&#160;stm32f4xx_it.c'],['../df/da1/stm32f4xx__it_8h.html#adbdfb05858cc36fc520974df37ec3cb0',1,'DebugMon_Handler(void):&#160;stm32f4xx_it.c']]],
  ['debugmonitor_5firqn_140',['DebugMonitor_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c',1,'stm32f4xx.h']]],
  ['definitions_141',['CMSIS Core Definitions',['../db/dde/group___c_m_s_i_s__core__definitions.html',1,'']]],
  ['demcr_142',['DEMCR',['../dc/df4/group___c_m_s_i_s__core___debug_functions.html#ga5cdd51dbe3ebb7041880714430edd52d',1,'CoreDebug_Type']]],
  ['description_143',['Project Description',['../index.html#autotoc_md1',1,'']]],
  ['design_144',['Graphical Design',['../index.html#autotoc_md7',1,'']]],
  ['device_20revision_20rev_20a_145',['Supported STM32F4xx device revision    | Rev A',['../d4/d04/system__stm32f4xx_8c.html#autotoc_md12',1,'']]],
  ['dfr_146',['DFR',['../dc/df4/group___c_m_s_i_s__core___debug_functions.html#ga586a5225467262b378c0f231ccc77f86',1,'SCB_Type']]],
  ['dfsr_147',['DFSR',['../dc/df4/group___c_m_s_i_s__core___debug_functions.html#gad7d61d9525fa9162579c3da0b87bff8d',1,'SCB_Type']]],
  ['dhcsr_148',['DHCSR',['../dc/df4/group___c_m_s_i_s__core___debug_functions.html#ga25c14c022c73a725a1736e903431095d',1,'CoreDebug_Type']]],
  ['dhr12l1_149',['DHR12L1',['../d8/de6/struct_d_a_c___type_def.html#a5eb63912e39085e3e13d64bdb0cf38bd',1,'DAC_TypeDef']]],
  ['dhr12l2_150',['DHR12L2',['../d8/de6/struct_d_a_c___type_def.html#a9f612b6b3e065e810e5a2fb254d6a40b',1,'DAC_TypeDef']]],
  ['dhr12ld_151',['DHR12LD',['../d8/de6/struct_d_a_c___type_def.html#aea4d055e3697999b44cdcf2702d79d40',1,'DAC_TypeDef']]],
  ['dhr12r1_152',['DHR12R1',['../d8/de6/struct_d_a_c___type_def.html#afbfd2855cdb81939b4efc58e08aaf3e5',1,'DAC_TypeDef']]],
  ['dhr12r2_153',['DHR12R2',['../d8/de6/struct_d_a_c___type_def.html#ab1f777540c487c26bf27e6fa37a644cc',1,'DAC_TypeDef']]],
  ['dhr12rd_154',['DHR12RD',['../d8/de6/struct_d_a_c___type_def.html#affa5cc9fe0cc9eb594d703bdc9d9abd9',1,'DAC_TypeDef']]],
  ['dhr8r1_155',['DHR8R1',['../d8/de6/struct_d_a_c___type_def.html#a3a382d341fb608a04390bacb8c00b0f0',1,'DAC_TypeDef']]],
  ['dhr8r2_156',['DHR8R2',['../d8/de6/struct_d_a_c___type_def.html#a3b096b71656f8fb32cd18b4c8b1d2334',1,'DAC_TypeDef']]],
  ['dhr8rd_157',['DHR8RD',['../d8/de6/struct_d_a_c___type_def.html#a03f8d95bbf0ce3a53cb79506d5bf995a',1,'DAC_TypeDef']]],
  ['dier_158',['DIER',['../dd/d2a/struct_t_i_m___type_def.html#a25b145e57a694bb384eee08fcd107c3a',1,'TIM_TypeDef']]],
  ['din_159',['DIN',['../de/d65/struct_h_a_s_h___type_def.html#ac4f283960465f7a1d318ed66d4b88f74',1,'HASH_TypeDef']]],
  ['disable_160',['DISABLE',['../d9/d3e/group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d',1,'stm32f4xx.h']]],
  ['dlen_161',['DLEN',['../d3/df0/struct_s_d_i_o___type_def.html#aa98ab507ed05468ca4baccd1731231cd',1,'SDIO_TypeDef']]],
  ['dma_162',['DMA',['../df/df8/group___d_m_a.html',1,'']]],
  ['dma_20and_20flags_20management_20functions_163',['Interrupts DMA and flags management functions',['../d5/d80/group___t_i_m___group5.html',1,'']]],
  ['dma1_164',['DMA1',['../d1/ddc/group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9',1,'stm32f4xx.h']]],
  ['dma1_5fbase_165',['DMA1_BASE',['../da/ddf/group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72',1,'stm32f4xx.h']]],
  ['dma1_5fstream0_166',['DMA1_Stream0',['../d1/ddc/group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8',1,'stm32f4xx.h']]],
  ['dma1_5fstream0_5fbase_167',['DMA1_Stream0_BASE',['../da/ddf/group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95',1,'stm32f4xx.h']]],
  ['dma1_5fstream0_5firqn_168',['DMA1_Stream0_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c',1,'stm32f4xx.h']]],
  ['dma1_5fstream1_169',['DMA1_Stream1',['../d1/ddc/group___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2',1,'stm32f4xx.h']]],
  ['dma1_5fstream1_5fbase_170',['DMA1_Stream1_BASE',['../da/ddf/group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2',1,'stm32f4xx.h']]],
  ['dma1_5fstream1_5firqn_171',['DMA1_Stream1_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285',1,'stm32f4xx.h']]],
  ['dma1_5fstream2_172',['DMA1_Stream2',['../d1/ddc/group___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250',1,'stm32f4xx.h']]],
  ['dma1_5fstream2_5fbase_173',['DMA1_Stream2_BASE',['../da/ddf/group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d',1,'stm32f4xx.h']]],
  ['dma1_5fstream2_5firqn_174',['DMA1_Stream2_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8',1,'stm32f4xx.h']]],
  ['dma1_5fstream3_175',['DMA1_Stream3',['../d1/ddc/group___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d',1,'stm32f4xx.h']]],
  ['dma1_5fstream3_5fbase_176',['DMA1_Stream3_BASE',['../da/ddf/group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127',1,'stm32f4xx.h']]],
  ['dma1_5fstream3_5firqn_177',['DMA1_Stream3_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2',1,'stm32f4xx.h']]],
  ['dma1_5fstream4_178',['DMA1_Stream4',['../d1/ddc/group___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb',1,'stm32f4xx.h']]],
  ['dma1_5fstream4_5fbase_179',['DMA1_Stream4_BASE',['../da/ddf/group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b',1,'stm32f4xx.h']]],
  ['dma1_5fstream4_5firqn_180',['DMA1_Stream4_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a',1,'stm32f4xx.h']]],
  ['dma1_5fstream5_181',['DMA1_Stream5',['../d1/ddc/group___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652',1,'stm32f4xx.h']]],
  ['dma1_5fstream5_5fbase_182',['DMA1_Stream5_BASE',['../da/ddf/group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654',1,'stm32f4xx.h']]],
  ['dma1_5fstream5_5firqn_183',['DMA1_Stream5_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e',1,'stm32f4xx.h']]],
  ['dma1_5fstream6_184',['DMA1_Stream6',['../d1/ddc/group___peripheral__declaration.html#gac95127480470900755953f1cfe68567d',1,'stm32f4xx.h']]],
  ['dma1_5fstream6_5fbase_185',['DMA1_Stream6_BASE',['../da/ddf/group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125',1,'stm32f4xx.h']]],
  ['dma1_5fstream6_5firqn_186',['DMA1_Stream6_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486',1,'stm32f4xx.h']]],
  ['dma1_5fstream7_187',['DMA1_Stream7',['../d1/ddc/group___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26',1,'stm32f4xx.h']]],
  ['dma1_5fstream7_5fbase_188',['DMA1_Stream7_BASE',['../da/ddf/group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7',1,'stm32f4xx.h']]],
  ['dma1_5fstream7_5firqn_189',['DMA1_Stream7_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8',1,'stm32f4xx.h']]],
  ['dma2_190',['DMA2',['../d1/ddc/group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d',1,'stm32f4xx.h']]],
  ['dma2_5fbase_191',['DMA2_BASE',['../da/ddf/group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64',1,'stm32f4xx.h']]],
  ['dma2_5fcr_5freg_192',['dma2_cr_reg',['../d3/d56/struct_v_g_a__t.html#ab42f066d0707696981de59459364cd50',1,'VGA_t']]],
  ['dma2_5fstream0_193',['DMA2_Stream0',['../d1/ddc/group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016',1,'stm32f4xx.h']]],
  ['dma2_5fstream0_5fbase_194',['DMA2_Stream0_BASE',['../da/ddf/group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d',1,'stm32f4xx.h']]],
  ['dma2_5fstream0_5firqn_195',['DMA2_Stream0_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb',1,'stm32f4xx.h']]],
  ['dma2_5fstream1_196',['DMA2_Stream1',['../d1/ddc/group___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a',1,'stm32f4xx.h']]],
  ['dma2_5fstream1_5fbase_197',['DMA2_Stream1_BASE',['../da/ddf/group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1',1,'stm32f4xx.h']]],
  ['dma2_5fstream1_5firqn_198',['DMA2_Stream1_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb',1,'stm32f4xx.h']]],
  ['dma2_5fstream2_199',['DMA2_Stream2',['../d1/ddc/group___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1',1,'stm32f4xx.h']]],
  ['dma2_5fstream2_5fbase_200',['DMA2_Stream2_BASE',['../da/ddf/group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a',1,'stm32f4xx.h']]],
  ['dma2_5fstream2_5firqn_201',['DMA2_Stream2_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36',1,'stm32f4xx.h']]],
  ['dma2_5fstream3_202',['DMA2_Stream3',['../d1/ddc/group___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e',1,'stm32f4xx.h']]],
  ['dma2_5fstream3_5fbase_203',['DMA2_Stream3_BASE',['../da/ddf/group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17',1,'stm32f4xx.h']]],
  ['dma2_5fstream3_5firqn_204',['DMA2_Stream3_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4',1,'stm32f4xx.h']]],
  ['dma2_5fstream4_205',['DMA2_Stream4',['../d1/ddc/group___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f',1,'stm32f4xx.h']]],
  ['dma2_5fstream4_5fbase_206',['DMA2_Stream4_BASE',['../da/ddf/group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f',1,'stm32f4xx.h']]],
  ['dma2_5fstream4_5firqn_207',['DMA2_Stream4_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0',1,'stm32f4xx.h']]],
  ['dma2_5fstream5_208',['DMA2_Stream5',['../d1/ddc/group___peripheral__declaration.html#gac40f58718761251875b5a897287efd83',1,'stm32f4xx.h']]],
  ['dma2_5fstream5_5fbase_209',['DMA2_Stream5_BASE',['../da/ddf/group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af',1,'stm32f4xx.h']]],
  ['dma2_5fstream5_5firqhandler_210',['DMA2_Stream5_IRQHandler',['../d5/d0a/stm32__ub__vga__screen_8c.html#aef190d87febc0414eb7a39bd4c2d2169',1,'stm32_ub_vga_screen.c']]],
  ['dma2_5fstream5_5firqn_211',['DMA2_Stream5_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03',1,'stm32f4xx.h']]],
  ['dma2_5fstream6_212',['DMA2_Stream6',['../d1/ddc/group___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc',1,'stm32f4xx.h']]],
  ['dma2_5fstream6_5fbase_213',['DMA2_Stream6_BASE',['../da/ddf/group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6',1,'stm32f4xx.h']]],
  ['dma2_5fstream6_5firqn_214',['DMA2_Stream6_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800',1,'stm32f4xx.h']]],
  ['dma2_5fstream7_215',['DMA2_Stream7',['../d1/ddc/group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce',1,'stm32f4xx.h']]],
  ['dma2_5fstream7_5fbase_216',['DMA2_Stream7_BASE',['../da/ddf/group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d',1,'stm32f4xx.h']]],
  ['dma2_5fstream7_5firqn_217',['DMA2_Stream7_IRQn',['../da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77',1,'stm32f4xx.h']]],
  ['dma_5fbuffersize_218',['DMA_BufferSize',['../d4/d43/struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5',1,'DMA_InitTypeDef']]],
  ['dma_5fchannel_219',['DMA_Channel',['../d4/d43/struct_d_m_a___init_type_def.html#a68cba36c380e7297b23b09a16c809969',1,'DMA_InitTypeDef']]],
  ['dma_5fchannel_220',['DMA_channel',['../df/dbb/group___d_m_a__channel.html',1,'']]],
  ['dma_5fchannel_5f0_221',['DMA_Channel_0',['../df/dbb/group___d_m_a__channel.html#ga4979fc18bd59701dec52c8fa89b5edb2',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f1_222',['DMA_Channel_1',['../df/dbb/group___d_m_a__channel.html#gacad41f71e3a940abd495b0aab3b4e8cb',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f2_223',['DMA_Channel_2',['../df/dbb/group___d_m_a__channel.html#ga6b5d9fcfd72335777ce2796af6300574',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f3_224',['DMA_Channel_3',['../df/dbb/group___d_m_a__channel.html#gaf835103c99f21d1b1c04d5c98471c1d5',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f4_225',['DMA_Channel_4',['../df/dbb/group___d_m_a__channel.html#gac8a40bf3a421b434177e988263a3d787',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f5_226',['DMA_Channel_5',['../df/dbb/group___d_m_a__channel.html#gae3dd5d28def40846aea8e3013d63311b',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f6_227',['DMA_Channel_6',['../df/dbb/group___d_m_a__channel.html#ga141e89570dabba4f778e8e8df80e7812',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f7_228',['DMA_Channel_7',['../df/dbb/group___d_m_a__channel.html#ga14f1265827ce49dad5075986118cc542',1,'stm32f4xx_dma.h']]],
  ['dma_5fcircular_5fnormal_5fmode_229',['DMA_circular_normal_mode',['../d1/dba/group___d_m_a__circular__normal__mode.html',1,'']]],
  ['dma_5fclearflag_230',['DMA_ClearFlag',['../db/d44/group___d_m_a___group4.html#ga510d62b4051f5a5de164e84b266b851d',1,'DMA_ClearFlag(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#ga510d62b4051f5a5de164e84b266b851d',1,'DMA_ClearFlag(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG):&#160;stm32f4xx_dma.c']]],
  ['dma_5fclearitpendingbit_231',['DMA_ClearITPendingBit',['../db/d44/group___d_m_a___group4.html#gad5433018889cd36140d98bb380c4e76e',1,'DMA_ClearITPendingBit(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e',1,'DMA_ClearITPendingBit(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT):&#160;stm32f4xx_dma.c']]],
  ['dma_5fcmd_232',['DMA_Cmd',['../d7/d4e/group___d_m_a___group1.html#gab2bea22f9f6dc62fdd7afb385a0c1f73',1,'DMA_Cmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#gab2bea22f9f6dc62fdd7afb385a0c1f73',1,'DMA_Cmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState):&#160;stm32f4xx_dma.c']]],
  ['dma_5fdata_5fbuffer_5fsize_233',['DMA_data_buffer_size',['../d6/d0b/group___d_m_a__data__buffer__size.html',1,'']]],
  ['dma_5fdata_5ftransfer_5fdirection_234',['DMA_data_transfer_direction',['../dd/d15/group___d_m_a__data__transfer__direction.html',1,'']]],
  ['dma_5fdeinit_235',['DMA_DeInit',['../d7/d4e/group___d_m_a___group1.html#ga38d4a4ab8990299f8a6cf064e1e811d0',1,'DMA_DeInit(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#ga38d4a4ab8990299f8a6cf064e1e811d0',1,'DMA_DeInit(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fdir_236',['DMA_DIR',['../d4/d43/struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1',1,'DMA_InitTypeDef']]],
  ['dma_5fdir_5fmemorytomemory_237',['DMA_DIR_MemoryToMemory',['../dd/d15/group___d_m_a__data__transfer__direction.html#gafb7d5b786f2fb56a903936cdc6d5e89a',1,'stm32f4xx_dma.h']]],
  ['dma_5fdir_5fmemorytoperipheral_238',['DMA_DIR_MemoryToPeripheral',['../dd/d15/group___d_m_a__data__transfer__direction.html#gae1e6aa2722beb09b5be7140205244986',1,'stm32f4xx_dma.h']]],
  ['dma_5fdir_5fperipheraltomemory_239',['DMA_DIR_PeripheralToMemory',['../dd/d15/group___d_m_a__data__transfer__direction.html#ga4d7847b57371eef92ec5da34511416a7',1,'stm32f4xx_dma.h']]],
  ['dma_5fdoublebuffermodecmd_240',['DMA_DoubleBufferModeCmd',['../de/d7c/group___d_m_a___group3.html#ga7fe09e62ea3125db384829dab59ebe3e',1,'DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#ga7fe09e62ea3125db384829dab59ebe3e',1,'DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState):&#160;stm32f4xx_dma.c']]],
  ['dma_5fdoublebuffermodeconfig_241',['DMA_DoubleBufferModeConfig',['../de/d7c/group___d_m_a___group3.html#ga8d0957e50302efaf48a16c62d14c9ca8',1,'DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t Memory1BaseAddr, uint32_t DMA_CurrentMemory):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#ga8d0957e50302efaf48a16c62d14c9ca8',1,'DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t Memory1BaseAddr, uint32_t DMA_CurrentMemory):&#160;stm32f4xx_dma.c']]],
  ['dma_5fexported_5fconstants_242',['DMA_Exported_Constants',['../d1/d2c/group___d_m_a___exported___constants.html',1,'']]],
  ['dma_5ffifo_5fdirect_5fmode_243',['DMA_fifo_direct_mode',['../d0/db9/group___d_m_a__fifo__direct__mode.html',1,'']]],
  ['dma_5ffifo_5fstatus_5flevel_244',['DMA_fifo_status_level',['../d5/d42/group___d_m_a__fifo__status__level.html',1,'']]],
  ['dma_5ffifo_5fthreshold_5flevel_245',['DMA_fifo_threshold_level',['../d4/de4/group___d_m_a__fifo__threshold__level.html',1,'']]],
  ['dma_5ffifomode_246',['DMA_FIFOMode',['../d4/d43/struct_d_m_a___init_type_def.html#a56198043a8d5f2e25a87a79cbe2a3aa5',1,'DMA_InitTypeDef']]],
  ['dma_5ffifomode_5fdisable_247',['DMA_FIFOMode_Disable',['../d0/db9/group___d_m_a__fifo__direct__mode.html#gadad9e503fa9867a981e3090d333483d7',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifomode_5fenable_248',['DMA_FIFOMode_Enable',['../d0/db9/group___d_m_a__fifo__direct__mode.html#ga482bc2af420602d1a8c2aa35049a3857',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifostatus_5f1quarterfull_249',['DMA_FIFOStatus_1QuarterFull',['../d5/d42/group___d_m_a__fifo__status__level.html#ga258d41ce51005eea1c5a69fcf07d8e42',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifostatus_5f3quartersfull_250',['DMA_FIFOStatus_3QuartersFull',['../d5/d42/group___d_m_a__fifo__status__level.html#ga418c64b77f903c558471d22eeabde439',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifostatus_5fempty_251',['DMA_FIFOStatus_Empty',['../d5/d42/group___d_m_a__fifo__status__level.html#gaacba9ad22e39ed92d2b4ae9ebece654c',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifostatus_5ffull_252',['DMA_FIFOStatus_Full',['../d5/d42/group___d_m_a__fifo__status__level.html#gaf7ea7373a08730e773cbc048c9965dc2',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifostatus_5fhalffull_253',['DMA_FIFOStatus_HalfFull',['../d5/d42/group___d_m_a__fifo__status__level.html#ga0dd0faeb4ac9de3dbdcd7ca6dd5bb9e4',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifostatus_5fless1quarterfull_254',['DMA_FIFOStatus_Less1QuarterFull',['../d5/d42/group___d_m_a__fifo__status__level.html#gace4b567c96b1c95618a4894875d8123b',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifothreshold_255',['DMA_FIFOThreshold',['../d4/d43/struct_d_m_a___init_type_def.html#a5dbf46e6177ea71b38119e5442a9fb36',1,'DMA_InitTypeDef']]],
  ['dma_5ffifothreshold_5f1quarterfull_256',['DMA_FIFOThreshold_1QuarterFull',['../d4/de4/group___d_m_a__fifo__threshold__level.html#gacc98384bbba43a9c4f70b448518acfe4',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifothreshold_5f3quartersfull_257',['DMA_FIFOThreshold_3QuartersFull',['../d4/de4/group___d_m_a__fifo__threshold__level.html#ga6f041008fce4bb341f9a518d803a308b',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifothreshold_5ffull_258',['DMA_FIFOThreshold_Full',['../d4/de4/group___d_m_a__fifo__threshold__level.html#ga9f1008e0df7d41d910ed89d7e0872e69',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifothreshold_5fhalffull_259',['DMA_FIFOThreshold_HalfFull',['../d4/de4/group___d_m_a__fifo__threshold__level.html#ga626b546865960343fdcfdf33ac8ceb03',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif0_260',['DMA_FLAG_DMEIF0',['../de/d17/group___d_m_a__flags__definition.html#gaf309e18b8d4113c51de6d23794bdaaab',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif1_261',['DMA_FLAG_DMEIF1',['../de/d17/group___d_m_a__flags__definition.html#ga1f52407d92d389200727d1731ed2bf41',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif2_262',['DMA_FLAG_DMEIF2',['../de/d17/group___d_m_a__flags__definition.html#ga69b110e9d83d45faf6e88719cff8f721',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif3_263',['DMA_FLAG_DMEIF3',['../de/d17/group___d_m_a__flags__definition.html#gacb835761b58d15662b0e631697bbf0a4',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif4_264',['DMA_FLAG_DMEIF4',['../de/d17/group___d_m_a__flags__definition.html#gae47ce0553cd8c561d0c5a903accf3411',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif5_265',['DMA_FLAG_DMEIF5',['../de/d17/group___d_m_a__flags__definition.html#ga70a0d9684bfd6e6ef2cce31fc8e33512',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif6_266',['DMA_FLAG_DMEIF6',['../de/d17/group___d_m_a__flags__definition.html#ga1d85ff6756ffbd8284ac435f3781eb4a',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif7_267',['DMA_FLAG_DMEIF7',['../de/d17/group___d_m_a__flags__definition.html#gae8b9016059eef77580e3845d30c1f42f',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif0_268',['DMA_FLAG_FEIF0',['../de/d17/group___d_m_a__flags__definition.html#ga4e09c71ab9d85493fba241fa90f60eff',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif1_269',['DMA_FLAG_FEIF1',['../de/d17/group___d_m_a__flags__definition.html#ga13a9f5ad620803b1f59c329ea291cdce',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif2_270',['DMA_FLAG_FEIF2',['../de/d17/group___d_m_a__flags__definition.html#ga3e7dfaf220ad350a2b0a3d307ba8896e',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif3_271',['DMA_FLAG_FEIF3',['../de/d17/group___d_m_a__flags__definition.html#ga7d551a54c46071ea3629d38768cd8638',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif4_272',['DMA_FLAG_FEIF4',['../de/d17/group___d_m_a__flags__definition.html#ga81f626454f81551dffa17619f459b99b',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif5_273',['DMA_FLAG_FEIF5',['../de/d17/group___d_m_a__flags__definition.html#ga40621c1df90e9e1ebfb4815df09a2469',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif6_274',['DMA_FLAG_FEIF6',['../de/d17/group___d_m_a__flags__definition.html#gafc0383aab975f70507f76e983c32b8c0',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif7_275',['DMA_FLAG_FEIF7',['../de/d17/group___d_m_a__flags__definition.html#ga4c75ab8fa2339bad9413f133ec9b92d3',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif0_276',['DMA_FLAG_HTIF0',['../de/d17/group___d_m_a__flags__definition.html#gaa76090f6351c3feb8e844460820236c6',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif1_277',['DMA_FLAG_HTIF1',['../de/d17/group___d_m_a__flags__definition.html#ga5e00b692cb6654c1e09f091e4dba807c',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif2_278',['DMA_FLAG_HTIF2',['../de/d17/group___d_m_a__flags__definition.html#gae960d87b7770ec11820df758fecf28db',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif3_279',['DMA_FLAG_HTIF3',['../de/d17/group___d_m_a__flags__definition.html#ga10e669df50c5a5fe93b698f75f0574d6',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif4_280',['DMA_FLAG_HTIF4',['../de/d17/group___d_m_a__flags__definition.html#gac1f371142dd0c1a5a19d8ad2cf1d2f2a',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif5_281',['DMA_FLAG_HTIF5',['../de/d17/group___d_m_a__flags__definition.html#ga005ff333f9f114f5966f35b90df0ff9a',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif6_282',['DMA_FLAG_HTIF6',['../de/d17/group___d_m_a__flags__definition.html#gaa2e5cb8680883513cf8fccef6c39c78e',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif7_283',['DMA_FLAG_HTIF7',['../de/d17/group___d_m_a__flags__definition.html#gaa59fb75c0964ea148a2218baba8de255',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif0_284',['DMA_FLAG_TCIF0',['../de/d17/group___d_m_a__flags__definition.html#gae5220ac32b929e3ffce6d6239cc2a39c',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif1_285',['DMA_FLAG_TCIF1',['../de/d17/group___d_m_a__flags__definition.html#ga4ec37900b79b667829eced7b442f2c9d',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif2_286',['DMA_FLAG_TCIF2',['../de/d17/group___d_m_a__flags__definition.html#ga26c60c0cd9f24112eb082c7bbba1eff7',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif3_287',['DMA_FLAG_TCIF3',['../de/d17/group___d_m_a__flags__definition.html#gae8dde773a36a6d211d718bace2438def',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif4_288',['DMA_FLAG_TCIF4',['../de/d17/group___d_m_a__flags__definition.html#gaa2a470b95dc9084de45009c600e8cf1d',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif5_289',['DMA_FLAG_TCIF5',['../de/d17/group___d_m_a__flags__definition.html#ga50cb345a0bb8bde37228b0a1d5becc4c',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif6_290',['DMA_FLAG_TCIF6',['../de/d17/group___d_m_a__flags__definition.html#ga7b16e37ffcf292fcab6745af7de1e50c',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif7_291',['DMA_FLAG_TCIF7',['../de/d17/group___d_m_a__flags__definition.html#ga5a68888ca361abf00d552bdd70304ea9',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif0_292',['DMA_FLAG_TEIF0',['../de/d17/group___d_m_a__flags__definition.html#ga8a1b602ca53eca06597284af6edd4eca',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif1_293',['DMA_FLAG_TEIF1',['../de/d17/group___d_m_a__flags__definition.html#gaebca425399650686931b35d650ec9872',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif2_294',['DMA_FLAG_TEIF2',['../de/d17/group___d_m_a__flags__definition.html#gaa3e1e5d2a043496524107ecc1ddfe934',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif3_295',['DMA_FLAG_TEIF3',['../de/d17/group___d_m_a__flags__definition.html#ga36854c526eb41566bcf1c4505265433c',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif4_296',['DMA_FLAG_TEIF4',['../de/d17/group___d_m_a__flags__definition.html#ga0216244c5386117a965ef6833b86984e',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif5_297',['DMA_FLAG_TEIF5',['../de/d17/group___d_m_a__flags__definition.html#ga64ee170cb2d0fbe5daa6d3166c65190d',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif6_298',['DMA_FLAG_TEIF6',['../de/d17/group___d_m_a__flags__definition.html#ga2900d2ad700dffbb058b238162018be0',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif7_299',['DMA_FLAG_TEIF7',['../de/d17/group___d_m_a__flags__definition.html#ga4f4acb7f0b6c46a1af27733852ef4fc7',1,'stm32f4xx_dma.h']]],
  ['dma_5fflags_5fdefinition_300',['DMA_flags_definition',['../de/d17/group___d_m_a__flags__definition.html',1,'']]],
  ['dma_5fflow_5fcontroller_5fdefinitions_301',['DMA_flow_controller_definitions',['../de/d34/group___d_m_a__flow__controller__definitions.html',1,'']]],
  ['dma_5fflowcontrollerconfig_302',['DMA_FlowControllerConfig',['../d7/d4e/group___d_m_a___group1.html#ga77f7628f6be9d6d088127eceb090b8b2',1,'DMA_FlowControllerConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FlowCtrl):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#ga77f7628f6be9d6d088127eceb090b8b2',1,'DMA_FlowControllerConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FlowCtrl):&#160;stm32f4xx_dma.c']]],
  ['dma_5fflowctrl_5fmemory_303',['DMA_FlowCtrl_Memory',['../de/d34/group___d_m_a__flow__controller__definitions.html#gafe69109789c2c285f98193f4b598cbc1',1,'stm32f4xx_dma.h']]],
  ['dma_5fflowctrl_5fperipheral_304',['DMA_FlowCtrl_Peripheral',['../de/d34/group___d_m_a__flow__controller__definitions.html#ga33a735d51a2b790a25c579753edddd46',1,'stm32f4xx_dma.h']]],
  ['dma_5fgetcmdstatus_305',['DMA_GetCmdStatus',['../db/d44/group___d_m_a___group4.html#gaa4d631cdd6cd020106435f30c0c6fb15',1,'DMA_GetCmdStatus(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#gaa4d631cdd6cd020106435f30c0c6fb15',1,'DMA_GetCmdStatus(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetcurrdatacounter_306',['DMA_GetCurrDataCounter',['../de/da4/group___d_m_a___group2.html#ga4a76444a92423f5f15a4328738d6dc46',1,'DMA_GetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#ga4a76444a92423f5f15a4328738d6dc46',1,'DMA_GetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetcurrentmemorytarget_307',['DMA_GetCurrentMemoryTarget',['../de/d7c/group___d_m_a___group3.html#ga74b6624f9faa2f43c9369ddbdeab241c',1,'DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#ga74b6624f9faa2f43c9369ddbdeab241c',1,'DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetfifostatus_308',['DMA_GetFIFOStatus',['../db/d44/group___d_m_a___group4.html#ga9893809a7067861ec111f7d712ebf28d',1,'DMA_GetFIFOStatus(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#ga9893809a7067861ec111f7d712ebf28d',1,'DMA_GetFIFOStatus(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetflagstatus_309',['DMA_GetFlagStatus',['../db/d44/group___d_m_a___group4.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411',1,'DMA_GetFlagStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411',1,'DMA_GetFlagStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetitstatus_310',['DMA_GetITStatus',['../db/d44/group___d_m_a___group4.html#gad0ccf5f6548bd7cf8f2cae30393bb716',1,'DMA_GetITStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#gad0ccf5f6548bd7cf8f2cae30393bb716',1,'DMA_GetITStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT):&#160;stm32f4xx_dma.c']]],
  ['dma_5fhifcr_5fcdmeif4_311',['DMA_HIFCR_CDMEIF4',['../d5/dab/group___peripheral___registers___bits___definition.html#ga0d70d58a4423ac8973c30ddbc7404b44',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcdmeif5_312',['DMA_HIFCR_CDMEIF5',['../d5/dab/group___peripheral___registers___bits___definition.html#ga15b404d9e1601cf3627cbf0163b50221',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcdmeif6_313',['DMA_HIFCR_CDMEIF6',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7f73fa93a4e01fbf279e920eca139807',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcdmeif7_314',['DMA_HIFCR_CDMEIF7',['../d5/dab/group___peripheral___registers___bits___definition.html#gad70bf852fd8c24d79fcc104c950a589f',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcfeif4_315',['DMA_HIFCR_CFEIF4',['../d5/dab/group___peripheral___registers___bits___definition.html#ga1e5ea118900178d4fa2d19656c1b48ff',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcfeif5_316',['DMA_HIFCR_CFEIF5',['../d5/dab/group___peripheral___registers___bits___definition.html#ga9a4e90af967fa0a76c842384264e0e52',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcfeif6_317',['DMA_HIFCR_CFEIF6',['../d5/dab/group___peripheral___registers___bits___definition.html#ga39a0a7f42498f71dedae8140483b7ced',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcfeif7_318',['DMA_HIFCR_CFEIF7',['../d5/dab/group___peripheral___registers___bits___definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fchtif4_319',['DMA_HIFCR_CHTIF4',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf8f0afa9a6526f7f4413766417a56be8',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fchtif5_320',['DMA_HIFCR_CHTIF5',['../d5/dab/group___peripheral___registers___bits___definition.html#ga2cef7eeccd11737c1ebf5735284046cc',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fchtif6_321',['DMA_HIFCR_CHTIF6',['../d5/dab/group___peripheral___registers___bits___definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fchtif7_322',['DMA_HIFCR_CHTIF7',['../d5/dab/group___peripheral___registers___bits___definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fctcif4_323',['DMA_HIFCR_CTCIF4',['../d5/dab/group___peripheral___registers___bits___definition.html#ga42e529507a40f0dc4c16da7cc6d659db',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fctcif5_324',['DMA_HIFCR_CTCIF5',['../d5/dab/group___peripheral___registers___bits___definition.html#gaa55d19705147a6ee16effe9ec1012a72',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fctcif6_325',['DMA_HIFCR_CTCIF6',['../d5/dab/group___peripheral___registers___bits___definition.html#gacd88be16962491e41e586f5109014bc6',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fctcif7_326',['DMA_HIFCR_CTCIF7',['../d5/dab/group___peripheral___registers___bits___definition.html#gadf8056629f4948fb236b4339e213cc69',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcteif4_327',['DMA_HIFCR_CTEIF4',['../d5/dab/group___peripheral___registers___bits___definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcteif5_328',['DMA_HIFCR_CTEIF5',['../d5/dab/group___peripheral___registers___bits___definition.html#ga33394fe20a3567c8baaeb15ad9aab586',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcteif6_329',['DMA_HIFCR_CTEIF6',['../d5/dab/group___peripheral___registers___bits___definition.html#ga69e01e2f6a5cd1c800321e4121f8e788',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcteif7_330',['DMA_HIFCR_CTEIF7',['../d5/dab/group___peripheral___registers___bits___definition.html#ga84ab215e0b217547745beefb65dfefdf',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fdmeif4_331',['DMA_HISR_DMEIF4',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fdmeif5_332',['DMA_HISR_DMEIF5',['../d5/dab/group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fdmeif6_333',['DMA_HISR_DMEIF6',['../d5/dab/group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fdmeif7_334',['DMA_HISR_DMEIF7',['../d5/dab/group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ffeif4_335',['DMA_HISR_FEIF4',['../d5/dab/group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ffeif5_336',['DMA_HISR_FEIF5',['../d5/dab/group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ffeif6_337',['DMA_HISR_FEIF6',['../d5/dab/group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ffeif7_338',['DMA_HISR_FEIF7',['../d5/dab/group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fhtif4_339',['DMA_HISR_HTIF4',['../d5/dab/group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fhtif5_340',['DMA_HISR_HTIF5',['../d5/dab/group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fhtif6_341',['DMA_HISR_HTIF6',['../d5/dab/group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fhtif7_342',['DMA_HISR_HTIF7',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ftcif4_343',['DMA_HISR_TCIF4',['../d5/dab/group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ftcif5_344',['DMA_HISR_TCIF5',['../d5/dab/group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ftcif6_345',['DMA_HISR_TCIF6',['../d5/dab/group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ftcif7_346',['DMA_HISR_TCIF7',['../d5/dab/group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fteif4_347',['DMA_HISR_TEIF4',['../d5/dab/group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fteif5_348',['DMA_HISR_TEIF5',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fteif6_349',['DMA_HISR_TEIF6',['../d5/dab/group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fteif7_350',['DMA_HISR_TEIF7',['../d5/dab/group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6',1,'stm32f4xx.h']]],
  ['dma_5finit_351',['DMA_Init',['../d7/d4e/group___d_m_a___group1.html#gaced8a4149acfb0a50b50e63273a87148',1,'DMA_Init(DMA_Stream_TypeDef *DMAy_Streamx, DMA_InitTypeDef *DMA_InitStruct):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#gaced8a4149acfb0a50b50e63273a87148',1,'DMA_Init(DMA_Stream_TypeDef *DMAy_Streamx, DMA_InitTypeDef *DMA_InitStruct):&#160;stm32f4xx_dma.c']]],
  ['dma_5finittypedef_352',['DMA_InitTypeDef',['../d4/d43/struct_d_m_a___init_type_def.html',1,'']]],
  ['dma_5finterrupt_5fenable_5fdefinitions_353',['DMA_interrupt_enable_definitions',['../d2/dcc/group___d_m_a__interrupt__enable__definitions.html',1,'']]],
  ['dma_5finterrupts_5fdefinitions_354',['DMA_interrupts_definitions',['../d4/d46/group___d_m_a__interrupts__definitions.html',1,'']]],
  ['dma_5fit_5fdme_355',['DMA_IT_DME',['../d2/dcc/group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif0_356',['DMA_IT_DMEIF0',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga8427aa66491c87a653f94f812b31cb17',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif1_357',['DMA_IT_DMEIF1',['../d4/d46/group___d_m_a__interrupts__definitions.html#gabdbf66e3cbe14fe1f45c42635127e927',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif2_358',['DMA_IT_DMEIF2',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga56f547c35fcac83518aec320f0e38000',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif3_359',['DMA_IT_DMEIF3',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga8b3786da4bdd693eb198b7a3a51faf12',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif4_360',['DMA_IT_DMEIF4',['../d4/d46/group___d_m_a__interrupts__definitions.html#gab4456201506a52115a5b7938484bcec1',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif5_361',['DMA_IT_DMEIF5',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga03c884977c9eac6b98c33707df72f1de',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif6_362',['DMA_IT_DMEIF6',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga154421000068d646b9403303aeae09e8',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif7_363',['DMA_IT_DMEIF7',['../d4/d46/group___d_m_a__interrupts__definitions.html#gaed099553b36827c2978208d288f9a848',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffe_364',['DMA_IT_FE',['../d2/dcc/group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif0_365',['DMA_IT_FEIF0',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga5202cf7ab467fe1a61c725d1f98f0689',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif1_366',['DMA_IT_FEIF1',['../d4/d46/group___d_m_a__interrupts__definitions.html#gaa93c3fc1826e8bf9063ab64734277ca3',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif2_367',['DMA_IT_FEIF2',['../d4/d46/group___d_m_a__interrupts__definitions.html#gaeae384e9af7db044cf93e7f270eddd7c',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif3_368',['DMA_IT_FEIF3',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga93483a72ed43feb6e5f4392bb2ac9851',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif4_369',['DMA_IT_FEIF4',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga8921cc2ba7936c50aee13913cfaedddf',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif5_370',['DMA_IT_FEIF5',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga8b63b126eedeeed93051abfe943c7a4a',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif6_371',['DMA_IT_FEIF6',['../d4/d46/group___d_m_a__interrupts__definitions.html#gad023ccedd5283ace18de6d0bcac06e0a',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif7_372',['DMA_IT_FEIF7',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga742d0f7f8437ab5fa4f1ad0c7fb0112b',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fht_373',['DMA_IT_HT',['../d2/dcc/group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif0_374',['DMA_IT_HTIF0',['../d4/d46/group___d_m_a__interrupts__definitions.html#gaabb2f6093a51f4f25ac67a21125a8bc2',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif1_375',['DMA_IT_HTIF1',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga22e9fbbe3bd5539bf4c087c9ba2735da',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif2_376',['DMA_IT_HTIF2',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga759d12e1158b37391b31a79f3a54339c',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif3_377',['DMA_IT_HTIF3',['../d4/d46/group___d_m_a__interrupts__definitions.html#gaba176f6d831b4d30fdeddcb2f301f329',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif4_378',['DMA_IT_HTIF4',['../d4/d46/group___d_m_a__interrupts__definitions.html#gafda7db2d283c4a71dcad96dc4972799d',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif5_379',['DMA_IT_HTIF5',['../d4/d46/group___d_m_a__interrupts__definitions.html#gab67a2a189e63786b23e37febcd9aaad1',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif6_380',['DMA_IT_HTIF6',['../d4/d46/group___d_m_a__interrupts__definitions.html#gae43cd288bb0b6f1cbb313dc5690f174f',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif7_381',['DMA_IT_HTIF7',['../d4/d46/group___d_m_a__interrupts__definitions.html#gae95460193a9f02e03a6aaf01ecb9a501',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftc_382',['DMA_IT_TC',['../d2/dcc/group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif0_383',['DMA_IT_TCIF0',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga9de4a37c4fb35a2d3566d8060a8145be',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif1_384',['DMA_IT_TCIF1',['../d4/d46/group___d_m_a__interrupts__definitions.html#gae4eb128c7b47473cf984c4d91878d879',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif2_385',['DMA_IT_TCIF2',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga04ed284cd063df3e1e72a189bc6d9d86',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif3_386',['DMA_IT_TCIF3',['../d4/d46/group___d_m_a__interrupts__definitions.html#gafc40a792a31cfc0d2fbc937e0796533d',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif4_387',['DMA_IT_TCIF4',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga36a29ac345571fad0b1c98f36c59d4c5',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif5_388',['DMA_IT_TCIF5',['../d4/d46/group___d_m_a__interrupts__definitions.html#gaf4a7f8f3d5914858c59b12fc36e9a176',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif6_389',['DMA_IT_TCIF6',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga895e7dfd7ddf4879181e475eb322f1b4',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif7_390',['DMA_IT_TCIF7',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga2761f6621db0231ddc8294a8eb1c8e42',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fte_391',['DMA_IT_TE',['../d2/dcc/group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif0_392',['DMA_IT_TEIF0',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga7f47bb08f22556f9a655adbce3d6982a',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif1_393',['DMA_IT_TEIF1',['../d4/d46/group___d_m_a__interrupts__definitions.html#gaeacbd5c206cc6026d3c03f8182b16aeb',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif2_394',['DMA_IT_TEIF2',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga8faa8c4705525ad1cd90290c5a04c589',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif3_395',['DMA_IT_TEIF3',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga2d9d67487f27667a88f98f28d83fb8ee',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif4_396',['DMA_IT_TEIF4',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga6b91d27a13175cc8e08ac8d58c8bdf19',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif5_397',['DMA_IT_TEIF5',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga954167a7b1f01653ca891a1e2f5fc2ef',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif6_398',['DMA_IT_TEIF6',['../d4/d46/group___d_m_a__interrupts__definitions.html#gab1c3b881dd5493dee96b49f4ddbb7204',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif7_399',['DMA_IT_TEIF7',['../d4/d46/group___d_m_a__interrupts__definitions.html#ga4d25902b63630db383fd3983581fb8ee',1,'stm32f4xx_dma.h']]],
  ['dma_5fitconfig_400',['DMA_ITConfig',['../db/d44/group___d_m_a___group4.html#gab9c469a3f5d4aca5c97dee798ffc2f05',1,'DMA_ITConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#gab9c469a3f5d4aca5c97dee798ffc2f05',1,'DMA_ITConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState):&#160;stm32f4xx_dma.c']]],
  ['dma_5flifcr_5fcdmeif0_401',['DMA_LIFCR_CDMEIF0',['../d5/dab/group___peripheral___registers___bits___definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcdmeif1_402',['DMA_LIFCR_CDMEIF1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga9a5aea54a390886f7de82e87e6dfc936',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcdmeif2_403',['DMA_LIFCR_CDMEIF2',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcdmeif3_404',['DMA_LIFCR_CDMEIF3',['../d5/dab/group___peripheral___registers___bits___definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcfeif0_405',['DMA_LIFCR_CFEIF0',['../d5/dab/group___peripheral___registers___bits___definition.html#gadf6b8892189f3779f7fecf529ed87c74',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcfeif1_406',['DMA_LIFCR_CFEIF1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga96cea0049553ab806bbc956f52528c37',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcfeif2_407',['DMA_LIFCR_CFEIF2',['../d5/dab/group___peripheral___registers___bits___definition.html#gae0f58173c721a4cee3f3885b352fa2a3',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcfeif3_408',['DMA_LIFCR_CFEIF3',['../d5/dab/group___peripheral___registers___bits___definition.html#gad9432964145dc55af9186aea425e9963',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fchtif0_409',['DMA_LIFCR_CHTIF0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga44f83ba08feb98240a553403d977b8d1',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fchtif1_410',['DMA_LIFCR_CHTIF1',['../d5/dab/group___peripheral___registers___bits___definition.html#gad2f38b0c141a9afb3943276dacdcb969',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fchtif2_411',['DMA_LIFCR_CHTIF2',['../d5/dab/group___peripheral___registers___bits___definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fchtif3_412',['DMA_LIFCR_CHTIF3',['../d5/dab/group___peripheral___registers___bits___definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fctcif0_413',['DMA_LIFCR_CTCIF0',['../d5/dab/group___peripheral___registers___bits___definition.html#gab7a0b2cc41c63504195714614e59dc8e',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fctcif1_414',['DMA_LIFCR_CTCIF1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7494c54901b8f5bcb4894d20b8cfafed',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fctcif2_415',['DMA_LIFCR_CTCIF2',['../d5/dab/group___peripheral___registers___bits___definition.html#ga52d6df2b5ab2b43da273a702fe139b59',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fctcif3_416',['DMA_LIFCR_CTCIF3',['../d5/dab/group___peripheral___registers___bits___definition.html#ga5210736d34dc24eb9507975921233137',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcteif0_417',['DMA_LIFCR_CTEIF0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga5824a64683ce2039260c952d989bf420',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcteif1_418',['DMA_LIFCR_CTEIF1',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf6d8adf52567aee2969492db65d448d4',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcteif2_419',['DMA_LIFCR_CTEIF2',['../d5/dab/group___peripheral___registers___bits___definition.html#gaa9d761752657a3d268da5434a04c6c6a',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcteif3_420',['DMA_LIFCR_CTEIF3',['../d5/dab/group___peripheral___registers___bits___definition.html#ga0a51c601387d1ae49333d5ace8ae86ee',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fdmeif0_421',['DMA_LISR_DMEIF0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fdmeif1_422',['DMA_LISR_DMEIF1',['../d5/dab/group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fdmeif2_423',['DMA_LISR_DMEIF2',['../d5/dab/group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fdmeif3_424',['DMA_LISR_DMEIF3',['../d5/dab/group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ffeif0_425',['DMA_LISR_FEIF0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ffeif1_426',['DMA_LISR_FEIF1',['../d5/dab/group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ffeif2_427',['DMA_LISR_FEIF2',['../d5/dab/group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ffeif3_428',['DMA_LISR_FEIF3',['../d5/dab/group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fhtif0_429',['DMA_LISR_HTIF0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fhtif1_430',['DMA_LISR_HTIF1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fhtif2_431',['DMA_LISR_HTIF2',['../d5/dab/group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fhtif3_432',['DMA_LISR_HTIF3',['../d5/dab/group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ftcif0_433',['DMA_LISR_TCIF0',['../d5/dab/group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ftcif1_434',['DMA_LISR_TCIF1',['../d5/dab/group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ftcif2_435',['DMA_LISR_TCIF2',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ftcif3_436',['DMA_LISR_TCIF3',['../d5/dab/group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fteif0_437',['DMA_LISR_TEIF0',['../d5/dab/group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fteif1_438',['DMA_LISR_TEIF1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fteif2_439',['DMA_LISR_TEIF2',['../d5/dab/group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fteif3_440',['DMA_LISR_TEIF3',['../d5/dab/group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f',1,'stm32f4xx.h']]],
  ['dma_5fmemory0baseaddr_441',['DMA_Memory0BaseAddr',['../d4/d43/struct_d_m_a___init_type_def.html#a93227da797b033f9bc87523e1cfd8bbb',1,'DMA_InitTypeDef']]],
  ['dma_5fmemory_5f0_442',['DMA_Memory_0',['../d8/d5c/group___d_m_a__memory__targets__definitions.html#gadb576bccef5f2fc65fe9b451033bdc95',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemory_5f1_443',['DMA_Memory_1',['../d8/d5c/group___d_m_a__memory__targets__definitions.html#ga6d1e13631e4ef9a013d078e613fd7fd5',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemory_5fburst_444',['DMA_memory_burst',['../d7/d63/group___d_m_a__memory__burst.html',1,'']]],
  ['dma_5fmemory_5fdata_5fsize_445',['DMA_memory_data_size',['../db/d35/group___d_m_a__memory__data__size.html',1,'']]],
  ['dma_5fmemory_5fincremented_5fmode_446',['DMA_memory_incremented_mode',['../d4/d3c/group___d_m_a__memory__incremented__mode.html',1,'']]],
  ['dma_5fmemory_5ftargets_5fdefinitions_447',['DMA_memory_targets_definitions',['../d8/d5c/group___d_m_a__memory__targets__definitions.html',1,'']]],
  ['dma_5fmemoryburst_448',['DMA_MemoryBurst',['../d4/d43/struct_d_m_a___init_type_def.html#a10bdf685aa58035632ead27b61fe4ffd',1,'DMA_InitTypeDef']]],
  ['dma_5fmemoryburst_5finc16_449',['DMA_MemoryBurst_INC16',['../d7/d63/group___d_m_a__memory__burst.html#ga4ffd4960f794b187229fac1cea3d81c9',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemoryburst_5finc4_450',['DMA_MemoryBurst_INC4',['../d7/d63/group___d_m_a__memory__burst.html#gacf7f57731c663fdc6ca8a6fb18ff31b0',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemoryburst_5finc8_451',['DMA_MemoryBurst_INC8',['../d7/d63/group___d_m_a__memory__burst.html#ga33aca825c5a81e83753ff6fadb3634c0',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemoryburst_5fsingle_452',['DMA_MemoryBurst_Single',['../d7/d63/group___d_m_a__memory__burst.html#gab3353b3a85b555f826fe567ce68c3fc3',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemorydatasize_453',['DMA_MemoryDataSize',['../d4/d43/struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f',1,'DMA_InitTypeDef']]],
  ['dma_5fmemorydatasize_5fbyte_454',['DMA_MemoryDataSize_Byte',['../db/d35/group___d_m_a__memory__data__size.html#gad6093bccb60ff9adf81e21c73c58ba17',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemorydatasize_5fhalfword_455',['DMA_MemoryDataSize_HalfWord',['../db/d35/group___d_m_a__memory__data__size.html#ga74c9b4e547f5eaaf35d4fd3d01ed5741',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemorydatasize_5fword_456',['DMA_MemoryDataSize_Word',['../db/d35/group___d_m_a__memory__data__size.html#gaff403722a6f82d4b34c9ef306507bb98',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemoryinc_457',['DMA_MemoryInc',['../d4/d43/struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1',1,'DMA_InitTypeDef']]],
  ['dma_5fmemoryinc_5fdisable_458',['DMA_MemoryInc_Disable',['../d4/d3c/group___d_m_a__memory__incremented__mode.html#ga795a277c997048783a383b026f19a5ab',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemoryinc_5fenable_459',['DMA_MemoryInc_Enable',['../d4/d3c/group___d_m_a__memory__incremented__mode.html#ga4e8cb23d039c74bbbf365d7678835bbb',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemorytargetconfig_460',['DMA_MemoryTargetConfig',['../de/d7c/group___d_m_a___group3.html#ga4ebcffd32eb6968ac61cfb64a6bae258',1,'DMA_MemoryTargetConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t MemoryBaseAddr, uint32_t DMA_MemoryTarget):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#ga4ebcffd32eb6968ac61cfb64a6bae258',1,'DMA_MemoryTargetConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t MemoryBaseAddr, uint32_t DMA_MemoryTarget):&#160;stm32f4xx_dma.c']]],
  ['dma_5fmode_461',['DMA_Mode',['../d4/d43/struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220',1,'DMA_InitTypeDef']]],
  ['dma_5fmode_5fcircular_462',['DMA_Mode_Circular',['../d1/dba/group___d_m_a__circular__normal__mode.html#ga36327b14c302098fbc5823ac3f1ae020',1,'stm32f4xx_dma.h']]],
  ['dma_5fmode_5fnormal_463',['DMA_Mode_Normal',['../d1/dba/group___d_m_a__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheral_5fburst_464',['DMA_peripheral_burst',['../d1/d86/group___d_m_a__peripheral__burst.html',1,'']]],
  ['dma_5fperipheral_5fdata_5fsize_465',['DMA_peripheral_data_size',['../d9/dfd/group___d_m_a__peripheral__data__size.html',1,'']]],
  ['dma_5fperipheral_5fincrement_5foffset_466',['DMA_peripheral_increment_offset',['../dc/d99/group___d_m_a__peripheral__increment__offset.html',1,'']]],
  ['dma_5fperipheral_5fincremented_5fmode_467',['DMA_peripheral_incremented_mode',['../d5/ddb/group___d_m_a__peripheral__incremented__mode.html',1,'']]],
  ['dma_5fperipheralbaseaddr_468',['DMA_PeripheralBaseAddr',['../d4/d43/struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d',1,'DMA_InitTypeDef']]],
  ['dma_5fperipheralburst_469',['DMA_PeripheralBurst',['../d4/d43/struct_d_m_a___init_type_def.html#a331a1d487dba9bcba3f58e136bb91bc1',1,'DMA_InitTypeDef']]],
  ['dma_5fperipheralburst_5finc16_470',['DMA_PeripheralBurst_INC16',['../d1/d86/group___d_m_a__peripheral__burst.html#ga04ff56ff0a2a5470fc2c4817be4213c2',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheralburst_5finc4_471',['DMA_PeripheralBurst_INC4',['../d1/d86/group___d_m_a__peripheral__burst.html#gaa8eba5161b3927f1ffb81157f3e39b71',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheralburst_5finc8_472',['DMA_PeripheralBurst_INC8',['../d1/d86/group___d_m_a__peripheral__burst.html#gaf04ba122268e0f54085ca8e45410fe69',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheralburst_5fsingle_473',['DMA_PeripheralBurst_Single',['../d1/d86/group___d_m_a__peripheral__burst.html#ga524cdc5efb8978b586637f35e38a850b',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheraldatasize_474',['DMA_PeripheralDataSize',['../d4/d43/struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554',1,'DMA_InitTypeDef']]],
  ['dma_5fperipheraldatasize_5fbyte_475',['DMA_PeripheralDataSize_Byte',['../d9/dfd/group___d_m_a__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheraldatasize_5fhalfword_476',['DMA_PeripheralDataSize_HalfWord',['../d9/dfd/group___d_m_a__peripheral__data__size.html#gab1988e5005ee65c261018f62866e4585',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheraldatasize_5fword_477',['DMA_PeripheralDataSize_Word',['../d9/dfd/group___d_m_a__peripheral__data__size.html#ga516ea7a40945d8325fe73e079b245ea1',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheralinc_478',['DMA_PeripheralInc',['../d4/d43/struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2',1,'DMA_InitTypeDef']]],
  ['dma_5fperipheralinc_5fdisable_479',['DMA_PeripheralInc_Disable',['../d5/ddb/group___d_m_a__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheralinc_5fenable_480',['DMA_PeripheralInc_Enable',['../d5/ddb/group___d_m_a__peripheral__incremented__mode.html#gaf7921ea423fb60701a091c508cd0f33a',1,'stm32f4xx_dma.h']]],
  ['dma_5fperiphincoffsetsizeconfig_481',['DMA_PeriphIncOffsetSizeConfig',['../d7/d4e/group___d_m_a___group1.html#ga210a9861460b3c9b3fa14fdc1a949744',1,'DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_Pincos):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#ga210a9861460b3c9b3fa14fdc1a949744',1,'DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_Pincos):&#160;stm32f4xx_dma.c']]],
  ['dma_5fpincos_5fpsize_482',['DMA_PINCOS_Psize',['../dc/d99/group___d_m_a__peripheral__increment__offset.html#ga939053c42e486b82963b8eecc809bce0',1,'stm32f4xx_dma.h']]],
  ['dma_5fpincos_5fwordaligned_483',['DMA_PINCOS_WordAligned',['../dc/d99/group___d_m_a__peripheral__increment__offset.html#gaae8184971db13b62cd9f4dc5aecf9c22',1,'stm32f4xx_dma.h']]],
  ['dma_5fpriority_484',['DMA_Priority',['../d4/d43/struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0',1,'DMA_InitTypeDef']]],
  ['dma_5fpriority_5fhigh_485',['DMA_Priority_High',['../d8/da7/group___d_m_a__priority__level.html#gae2441c0b4d4ba9945a6f4f7d08045a8e',1,'stm32f4xx_dma.h']]],
  ['dma_5fpriority_5flevel_486',['DMA_priority_level',['../d8/da7/group___d_m_a__priority__level.html',1,'']]],
  ['dma_5fpriority_5flow_487',['DMA_Priority_Low',['../d8/da7/group___d_m_a__priority__level.html#gaf414e0aa8dd42aee6f83f88ab6175179',1,'stm32f4xx_dma.h']]],
  ['dma_5fpriority_5fmedium_488',['DMA_Priority_Medium',['../d8/da7/group___d_m_a__priority__level.html#ga8e0d4a958f4288c6c759945789490f38',1,'stm32f4xx_dma.h']]],
  ['dma_5fpriority_5fveryhigh_489',['DMA_Priority_VeryHigh',['../d8/da7/group___d_m_a__priority__level.html#gadccd2f8b2ac24ba4fd485dd5b9b48671',1,'stm32f4xx_dma.h']]],
  ['dma_5fprivate_5ffunctions_490',['DMA_Private_Functions',['../de/dd4/group___d_m_a___private___functions.html',1,'']]],
  ['dma_5fsetcurrdatacounter_491',['DMA_SetCurrDataCounter',['../de/da4/group___d_m_a___group2.html#ga6a11a2c951cff59b125ba8857d44e3f3',1,'DMA_SetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx, uint16_t Counter):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#ga6a11a2c951cff59b125ba8857d44e3f3',1,'DMA_SetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx, uint16_t Counter):&#160;stm32f4xx_dma.c']]],
  ['dma_5fstream0_5fit_5fmask_492',['DMA_Stream0_IT_MASK',['../df/df8/group___d_m_a.html#ga0a11ce367da8e19eb27cf7f129da4b3d',1,'stm32f4xx_dma.c']]],
  ['dma_5fstream1_5fit_5fmask_493',['DMA_Stream1_IT_MASK',['../df/df8/group___d_m_a.html#ga145798f7c0cffc0effe3b6588f7a5812',1,'stm32f4xx_dma.c']]],
  ['dma_5fstream2_5fit_5fmask_494',['DMA_Stream2_IT_MASK',['../df/df8/group___d_m_a.html#gab7e71eaed70613ad592acfb37eb37777',1,'stm32f4xx_dma.c']]],
  ['dma_5fstream3_5fit_5fmask_495',['DMA_Stream3_IT_MASK',['../df/df8/group___d_m_a.html#ga83a5c838038ce61242f8beaf8d9fff43',1,'stm32f4xx_dma.c']]],
  ['dma_5fstream4_5fit_5fmask_496',['DMA_Stream4_IT_MASK',['../df/df8/group___d_m_a.html#ga55d28ead27e0af7d17db2b749695abe2',1,'stm32f4xx_dma.c']]],
  ['dma_5fstream5_5fit_5fmask_497',['DMA_Stream5_IT_MASK',['../df/df8/group___d_m_a.html#gaceb30b7dcde1275d843ea932a00f44d7',1,'stm32f4xx_dma.c']]],
  ['dma_5fstream6_5fit_5fmask_498',['DMA_Stream6_IT_MASK',['../df/df8/group___d_m_a.html#ga085aa754247e62f4b95111ea4ebf4f6f',1,'stm32f4xx_dma.c']]],
  ['dma_5fstream7_5fit_5fmask_499',['DMA_Stream7_IT_MASK',['../df/df8/group___d_m_a.html#ga1fe8cb133c442e62bd082adee93a890e',1,'stm32f4xx_dma.c']]],
  ['dma_5fstream_5ftypedef_500',['DMA_Stream_TypeDef',['../dd/d7f/struct_d_m_a___stream___type_def.html',1,'']]],
  ['dma_5fstructinit_501',['DMA_StructInit',['../d7/d4e/group___d_m_a___group1.html#ga0f7f95f750a90a6824f4e9b6f58adc7e',1,'DMA_StructInit(DMA_InitTypeDef *DMA_InitStruct):&#160;stm32f4xx_dma.c'],['../df/df8/group___d_m_a.html#ga0f7f95f750a90a6824f4e9b6f58adc7e',1,'DMA_StructInit(DMA_InitTypeDef *DMA_InitStruct):&#160;stm32f4xx_dma.c']]],
  ['dma_5fsxcr_5fack_502',['DMA_SxCR_ACK',['../d5/dab/group___peripheral___registers___bits___definition.html#ga4f597f58faf86d2b78ad931079f57305',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fchsel_503',['DMA_SxCR_CHSEL',['../d5/dab/group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fchsel_5f0_504',['DMA_SxCR_CHSEL_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga17d34dad5c7bdb97fdcadaebfed80d90',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fchsel_5f1_505',['DMA_SxCR_CHSEL_1',['../d5/dab/group___peripheral___registers___bits___definition.html#gafa59d7ef4d7e0895f18ca4ef1210edae',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fchsel_5f2_506',['DMA_SxCR_CHSEL_2',['../d5/dab/group___peripheral___registers___bits___definition.html#gae001e60d3fd84c18bb5e2f96b695af38',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fcirc_507',['DMA_SxCR_CIRC',['../d5/dab/group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fct_508',['DMA_SxCR_CT',['../d5/dab/group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fdbm_509',['DMA_SxCR_DBM',['../d5/dab/group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fdir_510',['DMA_SxCR_DIR',['../d5/dab/group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fdir_5f0_511',['DMA_SxCR_DIR_0',['../d5/dab/group___peripheral___registers___bits___definition.html#gadca9547536f3d2f76577275964b4875e',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fdir_5f1_512',['DMA_SxCR_DIR_1',['../d5/dab/group___peripheral___registers___bits___definition.html#gac52c8d6ecad03bfe531867fa7457f2ae',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fdmeie_513',['DMA_SxCR_DMEIE',['../d5/dab/group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fen_514',['DMA_SxCR_EN',['../d5/dab/group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fhtie_515',['DMA_SxCR_HTIE',['../d5/dab/group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fmburst_516',['DMA_SxCR_MBURST',['../d5/dab/group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fmburst_5f0_517',['DMA_SxCR_MBURST_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fmburst_5f1_518',['DMA_SxCR_MBURST_1',['../d5/dab/group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fminc_519',['DMA_SxCR_MINC',['../d5/dab/group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fmsize_520',['DMA_SxCR_MSIZE',['../d5/dab/group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fmsize_5f0_521',['DMA_SxCR_MSIZE_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga39adb60b3394b61366691b45b8c2b80f',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fmsize_5f1_522',['DMA_SxCR_MSIZE_1',['../d5/dab/group___peripheral___registers___bits___definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpburst_523',['DMA_SxCR_PBURST',['../d5/dab/group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpburst_5f0_524',['DMA_SxCR_PBURST_0',['../d5/dab/group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpburst_5f1_525',['DMA_SxCR_PBURST_1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpfctrl_526',['DMA_SxCR_PFCTRL',['../d5/dab/group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpinc_527',['DMA_SxCR_PINC',['../d5/dab/group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpincos_528',['DMA_SxCR_PINCOS',['../d5/dab/group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpl_529',['DMA_SxCR_PL',['../d5/dab/group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpl_5f0_530',['DMA_SxCR_PL_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpl_5f1_531',['DMA_SxCR_PL_1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpsize_532',['DMA_SxCR_PSIZE',['../d5/dab/group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpsize_5f0_533',['DMA_SxCR_PSIZE_0',['../d5/dab/group___peripheral___registers___bits___definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpsize_5f1_534',['DMA_SxCR_PSIZE_1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga8f376d0900380a3045cbeadd6a037302',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5ftcie_535',['DMA_SxCR_TCIE',['../d5/dab/group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fteie_536',['DMA_SxCR_TEIE',['../d5/dab/group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5fdmdis_537',['DMA_SxFCR_DMDIS',['../d5/dab/group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffeie_538',['DMA_SxFCR_FEIE',['../d5/dab/group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffs_539',['DMA_SxFCR_FS',['../d5/dab/group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffs_5f0_540',['DMA_SxFCR_FS_0',['../d5/dab/group___peripheral___registers___bits___definition.html#gaccf0cb1a99fb8265535b15fc6a428060',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffs_5f1_541',['DMA_SxFCR_FS_1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga6b5dd8e40fe393762866522caa0ab842',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffs_5f2_542',['DMA_SxFCR_FS_2',['../d5/dab/group___peripheral___registers___bits___definition.html#ga51558a53d17a6deeed3937c15787361c',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffth_543',['DMA_SxFCR_FTH',['../d5/dab/group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffth_5f0_544',['DMA_SxFCR_FTH_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga63716e11d34bca95927671055aa63fe8',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffth_5f1_545',['DMA_SxFCR_FTH_1',['../d5/dab/group___peripheral___registers___bits___definition.html#gae3d780fc1222a183071c73e62a0524a1',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_546',['DMA_SxNDT',['../d5/dab/group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f0_547',['DMA_SxNDT_0',['../d5/dab/group___peripheral___registers___bits___definition.html#ga9ae52f0e22e621d60861143ca6027852',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f1_548',['DMA_SxNDT_1',['../d5/dab/group___peripheral___registers___bits___definition.html#ga4c4223f0a871ccfee403988befa42d94',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f10_549',['DMA_SxNDT_10',['../d5/dab/group___peripheral___registers___bits___definition.html#ga64a0c2548db60b344bbbda72b53089ca',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f11_550',['DMA_SxNDT_11',['../d5/dab/group___peripheral___registers___bits___definition.html#ga6e37fe0da3a0c2e6ac94f999c8455187',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f12_551',['DMA_SxNDT_12',['../d5/dab/group___peripheral___registers___bits___definition.html#gaa27c8ece8e904ef16ea45be9f7733103',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f13_552',['DMA_SxNDT_13',['../d5/dab/group___peripheral___registers___bits___definition.html#ga8f320a375482fe097d3f1579925013bb',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f14_553',['DMA_SxNDT_14',['../d5/dab/group___peripheral___registers___bits___definition.html#ga8882d292259d683b075bf6c4e009b3ae',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f15_554',['DMA_SxNDT_15',['../d5/dab/group___peripheral___registers___bits___definition.html#ga386a1a2048a470bed80654cd548dea65',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f2_555',['DMA_SxNDT_2',['../d5/dab/group___peripheral___registers___bits___definition.html#ga4766cc41262f7b530351ecc5939fc222',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f3_556',['DMA_SxNDT_3',['../d5/dab/group___peripheral___registers___bits___definition.html#gaaa43d96546fce4a436e4478a99ac0394',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f4_557',['DMA_SxNDT_4',['../d5/dab/group___peripheral___registers___bits___definition.html#ga81412c27b9d192be6c8c251b3a750e3c',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f5_558',['DMA_SxNDT_5',['../d5/dab/group___peripheral___registers___bits___definition.html#gaeff6beaa117fca4b6d1bbd87de34f674',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f6_559',['DMA_SxNDT_6',['../d5/dab/group___peripheral___registers___bits___definition.html#ga7533a77655a960f82d08edfd2f4bf7ee',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f7_560',['DMA_SxNDT_7',['../d5/dab/group___peripheral___registers___bits___definition.html#ga4b2791b19fcf8586ffd28204bab2f2b4',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f8_561',['DMA_SxNDT_8',['../d5/dab/group___peripheral___registers___bits___definition.html#gaa6d77fc0aa9e027fc906f70f8e6a4aca',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f9_562',['DMA_SxNDT_9',['../d5/dab/group___peripheral___registers___bits___definition.html#ga4b4f096ed9b7f778e5b6beec36ca9698',1,'stm32f4xx.h']]],
  ['dma_5ftypedef_563',['DMA_TypeDef',['../d5/df6/struct_d_m_a___type_def.html',1,'']]],
  ['dmabmr_564',['DMABMR',['../de/d9b/struct_e_t_h___type_def.html#a32b1c260b8ab0b3f67cbfa97f4d910d1',1,'ETH_TypeDef']]],
  ['dmachrbar_565',['DMACHRBAR',['../de/d9b/struct_e_t_h___type_def.html#a03160db5ffae457bab55c0358c4ef998',1,'ETH_TypeDef']]],
  ['dmachrdr_566',['DMACHRDR',['../de/d9b/struct_e_t_h___type_def.html#ab4a222f725cc43952993519b20466637',1,'ETH_TypeDef']]],
  ['dmachtbar_567',['DMACHTBAR',['../de/d9b/struct_e_t_h___type_def.html#abb2eba5ee2a1621abeeb59e3aadc0318',1,'ETH_TypeDef']]],
  ['dmachtdr_568',['DMACHTDR',['../de/d9b/struct_e_t_h___type_def.html#ab02310e389320a383022b666af621ba9',1,'ETH_TypeDef']]],
  ['dmacr_569',['DMACR',['../dc/dd4/struct_c_r_y_p___type_def.html#ad525241894427fc83a16e3370bb5b1d8',1,'CRYP_TypeDef']]],
  ['dmaier_570',['DMAIER',['../de/d9b/struct_e_t_h___type_def.html#af35764e78c9cb2a8743822f63134ef42',1,'ETH_TypeDef']]],
  ['dmamfbocr_571',['DMAMFBOCR',['../de/d9b/struct_e_t_h___type_def.html#aa031754e61b60bbbec393be19fb30036',1,'ETH_TypeDef']]],
  ['dmaomr_572',['DMAOMR',['../de/d9b/struct_e_t_h___type_def.html#a28b3943a7ad7db88c59a5f690446eacd',1,'ETH_TypeDef']]],
  ['dmar_573',['DMAR',['../dd/d2a/struct_t_i_m___type_def.html#a4e0fbb52e6dd4bdabcb3f3b2f4bae40c',1,'TIM_TypeDef']]],
  ['dmardlar_574',['DMARDLAR',['../de/d9b/struct_e_t_h___type_def.html#a46aafb9acbd753c23f89a9f57b68b64f',1,'ETH_TypeDef']]],
  ['dmarpdr_575',['DMARPDR',['../de/d9b/struct_e_t_h___type_def.html#aedb2e74c294ffed25c952b17e5bc0fc4',1,'ETH_TypeDef']]],
  ['dmarswtr_576',['DMARSWTR',['../de/d9b/struct_e_t_h___type_def.html#a2dd103ceba1159cefa4307bc31786640',1,'ETH_TypeDef']]],
  ['dmasr_577',['DMASR',['../de/d9b/struct_e_t_h___type_def.html#aa55a721ec8bb2239012aa7202e75abef',1,'ETH_TypeDef']]],
  ['dmatdlar_578',['DMATDLAR',['../de/d9b/struct_e_t_h___type_def.html#a480a59fd0e4c6088a693fc8160831154',1,'ETH_TypeDef']]],
  ['dmatpdr_579',['DMATPDR',['../de/d9b/struct_e_t_h___type_def.html#aab836646e2e03cde9af74e439e875403',1,'ETH_TypeDef']]],
  ['dor1_580',['DOR1',['../d8/de6/struct_d_a_c___type_def.html#a50b4f0b0d2a376f729c8d7acf47864c3',1,'DAC_TypeDef']]],
  ['dor2_581',['DOR2',['../d8/de6/struct_d_a_c___type_def.html#a1bde8391647d6422b39ab5ba4f13848b',1,'DAC_TypeDef']]],
  ['double_20buffer_20mode_20functions_582',['Double Buffer mode functions',['../de/d7c/group___d_m_a___group3.html',1,'']]],
  ['dout_583',['DOUT',['../dc/dd4/struct_c_r_y_p___type_def.html#a0b3e1f1551d11a01f7b2356e91281e7d',1,'CRYP_TypeDef']]],
  ['dr_584',['DR',['../dc/d6f/struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9',1,'ADC_TypeDef::DR'],['../d9/d06/struct_c_r_c___type_def.html#a50cb22870dbb9001241cec694994e5ef',1,'CRC_TypeDef::DR'],['../d5/db6/struct_d_c_m_i___type_def.html#a266cec1031b0be730b0e35523f5e2934',1,'DCMI_TypeDef::DR'],['../df/d6b/struct_i2_c___type_def.html#a5c1551b886fbb8e801b9203f6d7dc7c5',1,'I2C_TypeDef::DR'],['../d5/db2/struct_r_t_c___type_def.html#a8750eae683cb3d382476dc7cdcd92b96',1,'RTC_TypeDef::DR'],['../df/d83/struct_s_p_i___type_def.html#ae192c943732b6ab5e5611e860cc05544',1,'SPI_TypeDef::DR'],['../dc/d9c/struct_u_s_a_r_t___type_def.html#accee34aaec89aad4aeef512bba173ae5',1,'USART_TypeDef::DR'],['../dc/dd4/struct_c_r_y_p___type_def.html#ab478a4717a3fa209b9c060ecaf70c9a1',1,'CRYP_TypeDef::DR'],['../d6/dde/struct_r_n_g___type_def.html#a89f3352fb11cca430aaecc0c9b49c6d3',1,'RNG_TypeDef::DR']]],
  ['driver_20functions_585',['driver functions',['../d6/db7/group___v_g_a.html',1,'']]],
  ['dtimer_586',['DTIMER',['../d3/df0/struct_s_d_i_o___type_def.html#a5af1984c7c00890598ca74fc85449f9f',1,'SDIO_TypeDef']]]
];
