<profile>

<section name = "Vitis HLS Report for 'process_phase_Pipeline_VITIS_LOOP_44_1'" level="0">
<item name = "Date">Fri Feb 27 17:36:35 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">ml_kem_pqc</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.380 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">264, 264, 0.879 us, 0.879 us, 256, 256, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_44_1">262, 262, 8, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, -, 0, 36, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 77, -</column>
<column name="Register">-, -, 511, 64, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16s_12ns_28_1_1_U18">mul_16s_12ns_28_1_1, 0, 1, 0, 5, 0</column>
<column name="mul_16s_13ns_29_1_1_U17">mul_16s_13ns_29_1_1, 0, 1, 0, 5, 0</column>
<column name="mul_16s_13s_16_1_1_U19">mul_16s_13s_16_1_1, 0, 1, 0, 5, 0</column>
<column name="mul_16s_13s_16_1_1_U20">mul_16s_13s_16_1_1, 0, 1, 0, 5, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_13s_26s_29_4_1_U21">mac_muladd_16s_13s_26s_29_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_13s_28s_29_4_1_U23">mac_muladd_16s_13s_28s_29_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_13s_29s_29_4_1_U22">mac_muladd_16s_13s_29s_29_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_102_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_predicate_pred190_state4">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln44_fu_118_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter4_result_1_in_in_reg_83">9, 2, 29, 58</column>
<column name="ap_phi_reg_pp0_iter7_result_1_in_in_reg_83">14, 3, 29, 87</column>
<column name="ap_sig_allocacmp_i1_load">9, 2, 8, 16</column>
<column name="coeff_stream_blk_n">9, 2, 1, 2</column>
<column name="i1_fu_60">9, 2, 8, 16</column>
<column name="result_stream_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_1_reg_260">28, 0, 28, 0</column>
<column name="a_2_reg_250">29, 0, 29, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_result_1_in_in_reg_83">29, 0, 29, 0</column>
<column name="ap_phi_reg_pp0_iter2_result_1_in_in_reg_83">29, 0, 29, 0</column>
<column name="ap_phi_reg_pp0_iter3_result_1_in_in_reg_83">29, 0, 29, 0</column>
<column name="ap_phi_reg_pp0_iter4_result_1_in_in_reg_83">29, 0, 29, 0</column>
<column name="ap_phi_reg_pp0_iter5_result_1_in_in_reg_83">29, 0, 29, 0</column>
<column name="ap_phi_reg_pp0_iter6_result_1_in_in_reg_83">29, 0, 29, 0</column>
<column name="ap_phi_reg_pp0_iter7_result_1_in_in_reg_83">29, 0, 29, 0</column>
<column name="ap_predicate_pred178_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred184_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred190_state4">1, 0, 1, 0</column>
<column name="i1_fu_60">8, 0, 8, 0</column>
<column name="trunc_ln51_1_reg_255">16, 0, 16, 0</column>
<column name="trunc_ln51_reg_265">16, 0, 16, 0</column>
<column name="u_1_reg_275">16, 0, 16, 0</column>
<column name="u_2_reg_270">16, 0, 16, 0</column>
<column name="val_reg_234">16, 0, 16, 0</column>
<column name="val_reg_234_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="a_1_reg_260">64, 32, 28, 0</column>
<column name="a_2_reg_250">64, 32, 29, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, process_phase_Pipeline_VITIS_LOOP_44_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, process_phase_Pipeline_VITIS_LOOP_44_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, process_phase_Pipeline_VITIS_LOOP_44_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, process_phase_Pipeline_VITIS_LOOP_44_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, process_phase_Pipeline_VITIS_LOOP_44_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, process_phase_Pipeline_VITIS_LOOP_44_1, return value</column>
<column name="coeff_stream_dout">in, 16, ap_fifo, coeff_stream, pointer</column>
<column name="coeff_stream_num_data_valid">in, 9, ap_fifo, coeff_stream, pointer</column>
<column name="coeff_stream_fifo_cap">in, 9, ap_fifo, coeff_stream, pointer</column>
<column name="coeff_stream_empty_n">in, 1, ap_fifo, coeff_stream, pointer</column>
<column name="coeff_stream_read">out, 1, ap_fifo, coeff_stream, pointer</column>
<column name="result_stream_din">out, 16, ap_fifo, result_stream, pointer</column>
<column name="result_stream_num_data_valid">in, 9, ap_fifo, result_stream, pointer</column>
<column name="result_stream_fifo_cap">in, 9, ap_fifo, result_stream, pointer</column>
<column name="result_stream_full_n">in, 1, ap_fifo, result_stream, pointer</column>
<column name="result_stream_write">out, 1, ap_fifo, result_stream, pointer</column>
<column name="mode_1">in, 32, ap_none, mode_1, scalar</column>
</table>
</item>
</section>
</profile>
