#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Dec 11 11:23:39 2024
# Process ID: 804
# Current directory: D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6152 D:\Amaan\Documents\University\Year 3\EEE381_IIP\FPGA\MACPipelined\MACPipelined.xpr
# Log file: D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/vivado.log
# Journal file: D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined\vivado.jou
# Running On: THUNDERBIRD, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 34240 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
set_property top mac8Bit [current_fileset]
update_compile_order -fileset sources_1
set_property top mac8Bit_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mac8Bit_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mac8Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac8Bit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mac8Bit
Compiling module xil_defaultlib.mac8Bit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac8Bit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac8Bit_TB_behav -key {Behavioral:sim_1:Functional:mac8Bit_TB} -tclbatch {mac8Bit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mac8Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | a =   0, b =   0, acc_in =     0, acc_out =     0
Time: 40000 | a =   5, b =   3, acc_in =     0, acc_out =     0
Time: 60000 | a =  10, b =   4, acc_in =     0, acc_out =     0
Time: 80000 | a =   7, b =   2, acc_in =     0, acc_out =     0
Time: 110000 | a =   7, b =   2, acc_in =     0, acc_out =    15
Time: 130000 | a =   7, b =   2, acc_in =     0, acc_out =    40
Time: 150000 | a =   7, b =   2, acc_in =     0, acc_out =    14
$stop called at time : 180 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac8Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1581.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mac8Bit_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mac8Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac8Bit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mac8Bit
Compiling module xil_defaultlib.mac8Bit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac8Bit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac8Bit_TB_behav -key {Behavioral:sim_1:Functional:mac8Bit_TB} -tclbatch {mac8Bit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mac8Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | a =   0, b =   0, acc_in =     0, acc_out =     0
Time: 40000 | a =   5, b =   3, acc_in =     0, acc_out =     0
Time: 60000 | a =  10, b =   4, acc_in =     0, acc_out =     0
Time: 80000 | a =   7, b =   2, acc_in =     0, acc_out =     0
Time: 110000 | a =   7, b =   2, acc_in =     0, acc_out =    15
Time: 130000 | a =   7, b =   2, acc_in =     0, acc_out =    40
Time: 150000 | a =   7, b =   2, acc_in =     0, acc_out =    14
$stop called at time : 180 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac8Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mac8Bit_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mac8Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac8Bit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'acc_out' is not permitted [D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mac8Bit_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mac8Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac8Bit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mac8Bit
Compiling module xil_defaultlib.mac8Bit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac8Bit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac8Bit_TB_behav -key {Behavioral:sim_1:Functional:mac8Bit_TB} -tclbatch {mac8Bit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mac8Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | a =   0, b =   0, acc_in =     0, acc_out =     0
Time: 40000 | a =   5, b =   3, acc_in =     0, acc_out =     0
Time: 60000 | a =  10, b =   4, acc_in =     0, acc_out =     0
Time: 80000 | a =   7, b =   2, acc_in =     0, acc_out =     0
Time: 110000 | a =   7, b =   2, acc_in =     0, acc_out =    15
Time: 130000 | a =   7, b =   2, acc_in =     0, acc_out =    40
Time: 150000 | a =   7, b =   2, acc_in =     0, acc_out =    14
$stop called at time : 180 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac8Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mac8Bit_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mac8Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac8Bit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mac8Bit
Compiling module xil_defaultlib.mac8Bit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac8Bit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac8Bit_TB_behav -key {Behavioral:sim_1:Functional:mac8Bit_TB} -tclbatch {mac8Bit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mac8Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | a =   0, b =   0, acc_in =     0, acc_out =     0
Time: 40000 | a =   5, b =   3, acc_in =     0, acc_out =     0
Time: 60000 | a =  10, b =   4, acc_in =     0, acc_out =     0
Time: 80000 | a =   7, b =   2, acc_in =     0, acc_out =     0
Time: 130000 | a =   7, b =   2, acc_in =     0, acc_out =    40
Time: 150000 | a =   7, b =   2, acc_in =     0, acc_out =    14
$stop called at time : 180 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac8Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mac8Bit_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mac8Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac8Bit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mac8Bit
Compiling module xil_defaultlib.mac8Bit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac8Bit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac8Bit_TB_behav -key {Behavioral:sim_1:Functional:mac8Bit_TB} -tclbatch {mac8Bit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mac8Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | a =   0, b =   0, acc_in =     0, acc_out =     0
Time: 30000 | a =   5, b =   3, acc_in =     0, acc_out =     0
Time: 50000 | a =  10, b =   4, acc_in =     0, acc_out =     0
Time: 70000 | a =   7, b =   2, acc_in =     0, acc_out =     0
Time: 90000 | a =   7, b =   2, acc_in =     0, acc_out =    15
Time: 110000 | a =   7, b =   2, acc_in =     0, acc_out =    40
Time: 130000 | a =   7, b =   2, acc_in =     0, acc_out =    14
$stop called at time : 170 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac8Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v} 53
run 10 us
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:24 ; elapsed = 00:01:18 . Memory (MB): peak = 1581.332 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 15752 KB (Peak: 15752 KB), Simulation CPU Usage: 38515 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mac8Bit_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mac8Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac8Bit_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac8Bit_TB_behav -key {Behavioral:sim_1:Functional:mac8Bit_TB} -tclbatch {mac8Bit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mac8Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | a =   0, b =   0, acc_in =     0, acc_out =     0
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac8Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_bps -file {D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v} -line 53
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim/glbl.v" Line 80
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim/glbl.v" Line 59
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 54
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 55
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 56
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 59
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 37
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 46
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 47
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 50
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 53
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 56
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 36
step
Time: 30000 | a =   5, b =   3, acc_in =     0, acc_out =     0
Stopped at time : 40 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 40 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 40 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 60
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 61
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 62
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 65
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 37
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 46
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 47
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 50
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 53
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 56
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 36
step
Time: 50000 | a =  10, b =   4, acc_in =     0, acc_out =     0
Stopped at time : 60 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 60 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 60 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
add_bp {D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v} 53
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mac8Bit_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mac8Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac8Bit_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac8Bit_TB_behav -key {Behavioral:sim_1:Functional:mac8Bit_TB} -tclbatch {mac8Bit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mac8Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | a =   0, b =   0, acc_in =     0, acc_out =     0
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac8Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim/glbl.v" Line 80
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim/glbl.v" Line 59
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 54
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 55
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 56
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 59
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 37
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 46
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 47
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 50
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 53
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mac8Bit_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mac8Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac8Bit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac8Bit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac8Bit_TB_behav xil_defaultlib.mac8Bit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mac8Bit
Compiling module xil_defaultlib.mac8Bit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac8Bit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac8Bit_TB_behav -key {Behavioral:sim_1:Functional:mac8Bit_TB} -tclbatch {mac8Bit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mac8Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | a =   0, b =   0, acc_in =     0, acc_out =     0
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac8Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim/glbl.v" Line 80
step
Stopped at time : 20 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.sim/sim_1/behav/xsim/glbl.v" Line 59
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 54
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 55
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 56
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 59
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 37
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 46
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 47
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 50
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 53
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 56
step
Stopped at time : 30 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 36
step
Time: 30000 | a =   5, b =   3, acc_in =     0, acc_out =    15
Stopped at time : 40 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 40 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 40 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 60
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 61
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 62
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 65
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 37
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 46
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 47
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 50
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 53
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 56
step
Stopped at time : 50 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 36
step
Time: 50000 | a =  10, b =   4, acc_in =    15, acc_out =    55
Stopped at time : 60 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 60 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 60 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 66
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 67
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 68
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 71
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 37
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 46
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 47
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 50
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 53
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 56
step
Stopped at time : 70 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 36
step
Time: 70000 | a =   7, b =   2, acc_in =    55, acc_out =    69
Stopped at time : 80 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 80 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 80 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 90 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 90 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 90 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sim_1/new/mac8Bit_TB.v" Line 37
step
Stopped at time : 90 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 37
step
Stopped at time : 90 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 46
step
Stopped at time : 90 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 47
step
Stopped at time : 90 ns : File "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/MACPipelined/MACPipelined.srcs/sources_1/new/mac8Bit.v" Line 50
close_sim
INFO: [Simtcl 6-16] Simulation closed
