Running: /srv/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/lusius/Devel/STM32_Devel/FPGA/CNC/step_driver_control/indic_4reg_decoder_indic_4reg_decoder_sch_tb_isim_beh.exe -prj /home/lusius/Devel/STM32_Devel/FPGA/CNC/step_driver_control/indic_4reg_decoder_indic_4reg_decoder_sch_tb_beh.prj work.indic_4reg_decoder_indic_4reg_decoder_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/lusius/Devel/STM32_Devel/FPGA/CNC/step_driver_control/i7led_decoder.vf" into library work
Analyzing Verilog file "/home/lusius/Devel/STM32_Devel/FPGA/CNC/step_driver_control/indic_4reg_decoder.vf" into library work
Analyzing Verilog file "/home/lusius/Devel/STM32_Devel/FPGA/CNC/step_driver_control/count_bidir_4.vf" into library work
Analyzing Verilog file "/home/lusius/Devel/STM32_Devel/FPGA/CNC/step_driver_control/count_test.vf" into library work
Analyzing Verilog file "/home/lusius/Devel/STM32_Devel/FPGA/CNC/step_driver_control/input_schheme.vf" into library work
Analyzing Verilog file "/srv/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "/home/lusius/Devel/STM32_Devel/FPGA/CNC/step_driver_control/indic_4reg_dec_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 114296 KB
Fuse CPU Usage: 930 ms
Compiling module glbl
Compiling module AND2B2
Compiling module AND2B1
Compiling module CB4CLED_HXILINX_indic_4reg_decod...
Compiling module AND2
Compiling module NOR2
Compiling module OR2
Compiling module AND3
Compiling module XOR2
Compiling module NAND2
Compiling module AND3B3
Compiling module AND5B2
Compiling module AND5B5
Compiling module XNOR2
Compiling module i7led_decoder_MUSER_indic_4reg_d...
Compiling module M4_1E_HXILINX_indic_4reg_decoder
Compiling module CB2CE_HXILINX_indic_4reg_decoder
Compiling module indic_4reg_decoder
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package vl_types
Compiling architecture behavioral of entity indic_4reg_decoder_indic_4reg_de...
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Compiled 18 Verilog Units
Built simulation executable /home/lusius/Devel/STM32_Devel/FPGA/CNC/step_driver_control/indic_4reg_decoder_indic_4reg_decoder_sch_tb_isim_beh.exe
Fuse Memory Usage: 1215704 KB
Fuse CPU Usage: 1050 ms
GCC CPU Usage: 800 ms
