--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml vga_test.twx vga_test.ncd -o vga_test.twr vga_test.pcf
-ucf vga_test.ucf

Design file:              vga_test.ncd
Physical constraint file: vga_test.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clock_inst_0/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clock_inst_0/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clock_inst_0/DCM_SP_INST/CLKIN
  Logical resource: clock_inst_0/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clock_inst_0/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clock_inst_0/DCM_SP_INST/CLKIN
  Logical resource: clock_inst_0/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clock_inst_0/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 79.763ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: clock_inst_0/DCM_SP_INST/CLKIN
  Logical resource: clock_inst_0/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clock_inst_0/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_inst_0/CLKFX_BUF" derived 
from  NET "clock_inst_0/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;  divided 
by 6.67 to 12.500 nS and duty cycle corrected to HIGH 6.249 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 574 paths analyzed, 129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.650ns.
--------------------------------------------------------------------------------

Paths for end point vga_sync_0/v_counter_5 (SLICE_X14Y9.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_0/h_counter_4 (FF)
  Destination:          vga_sync_0/v_counter_5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.627ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.229 - 0.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_0/h_counter_4 to vga_sync_0/v_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.YQ      Tcko                  0.596   vga_sync_0/h_counter<5>
                                                       vga_sync_0/h_counter_4
    SLICE_X15Y16.G4      net (fanout=4)        1.092   vga_sync_0/h_counter<4>
    SLICE_X15Y16.Y       Tilo                  0.561   vga_sync_0/h_counter<10>
                                                       vga_sync_0/h_end17
    SLICE_X14Y14.F1      net (fanout=12)       0.619   vga_sync_0/h_end17
    SLICE_X14Y14.X       Tilo                  0.601   vga_sync_0/v_counter_not0001
                                                       vga_sync_0/v_counter_not00011
    SLICE_X14Y9.CE       net (fanout=7)        1.003   vga_sync_0/v_counter_not0001
    SLICE_X14Y9.CLK      Tceck                 0.155   vga_sync_0/v_counter<5>
                                                       vga_sync_0/v_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (1.913ns logic, 2.714ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_0/h_counter_8 (FF)
  Destination:          vga_sync_0/v_counter_5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.143ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.229 - 0.254)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_0/h_counter_8 to vga_sync_0/v_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.YQ      Tcko                  0.596   vga_sync_0/h_counter<9>
                                                       vga_sync_0/h_counter_8
    SLICE_X15Y16.G2      net (fanout=4)        0.608   vga_sync_0/h_counter<8>
    SLICE_X15Y16.Y       Tilo                  0.561   vga_sync_0/h_counter<10>
                                                       vga_sync_0/h_end17
    SLICE_X14Y14.F1      net (fanout=12)       0.619   vga_sync_0/h_end17
    SLICE_X14Y14.X       Tilo                  0.601   vga_sync_0/v_counter_not0001
                                                       vga_sync_0/v_counter_not00011
    SLICE_X14Y9.CE       net (fanout=7)        1.003   vga_sync_0/v_counter_not0001
    SLICE_X14Y9.CLK      Tceck                 0.155   vga_sync_0/v_counter<5>
                                                       vga_sync_0/v_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (1.913ns logic, 2.230ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_0/h_counter_5 (FF)
  Destination:          vga_sync_0/v_counter_5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.101ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.229 - 0.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_0/h_counter_5 to vga_sync_0/v_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.XQ      Tcko                  0.521   vga_sync_0/h_counter<5>
                                                       vga_sync_0/h_counter_5
    SLICE_X14Y14.G2      net (fanout=5)        1.140   vga_sync_0/h_counter<5>
    SLICE_X14Y14.Y       Tilo                  0.616   vga_sync_0/v_counter_not0001
                                                       vga_sync_0/h_end11
    SLICE_X14Y14.F4      net (fanout=12)       0.065   vga_sync_0/N5
    SLICE_X14Y14.X       Tilo                  0.601   vga_sync_0/v_counter_not0001
                                                       vga_sync_0/v_counter_not00011
    SLICE_X14Y9.CE       net (fanout=7)        1.003   vga_sync_0/v_counter_not0001
    SLICE_X14Y9.CLK      Tceck                 0.155   vga_sync_0/v_counter<5>
                                                       vga_sync_0/v_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (1.893ns logic, 2.208ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_sync_0/v_counter_4 (SLICE_X14Y9.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_0/h_counter_4 (FF)
  Destination:          vga_sync_0/v_counter_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.627ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.229 - 0.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_0/h_counter_4 to vga_sync_0/v_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.YQ      Tcko                  0.596   vga_sync_0/h_counter<5>
                                                       vga_sync_0/h_counter_4
    SLICE_X15Y16.G4      net (fanout=4)        1.092   vga_sync_0/h_counter<4>
    SLICE_X15Y16.Y       Tilo                  0.561   vga_sync_0/h_counter<10>
                                                       vga_sync_0/h_end17
    SLICE_X14Y14.F1      net (fanout=12)       0.619   vga_sync_0/h_end17
    SLICE_X14Y14.X       Tilo                  0.601   vga_sync_0/v_counter_not0001
                                                       vga_sync_0/v_counter_not00011
    SLICE_X14Y9.CE       net (fanout=7)        1.003   vga_sync_0/v_counter_not0001
    SLICE_X14Y9.CLK      Tceck                 0.155   vga_sync_0/v_counter<5>
                                                       vga_sync_0/v_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (1.913ns logic, 2.714ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_0/h_counter_8 (FF)
  Destination:          vga_sync_0/v_counter_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.143ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.229 - 0.254)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_0/h_counter_8 to vga_sync_0/v_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.YQ      Tcko                  0.596   vga_sync_0/h_counter<9>
                                                       vga_sync_0/h_counter_8
    SLICE_X15Y16.G2      net (fanout=4)        0.608   vga_sync_0/h_counter<8>
    SLICE_X15Y16.Y       Tilo                  0.561   vga_sync_0/h_counter<10>
                                                       vga_sync_0/h_end17
    SLICE_X14Y14.F1      net (fanout=12)       0.619   vga_sync_0/h_end17
    SLICE_X14Y14.X       Tilo                  0.601   vga_sync_0/v_counter_not0001
                                                       vga_sync_0/v_counter_not00011
    SLICE_X14Y9.CE       net (fanout=7)        1.003   vga_sync_0/v_counter_not0001
    SLICE_X14Y9.CLK      Tceck                 0.155   vga_sync_0/v_counter<5>
                                                       vga_sync_0/v_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (1.913ns logic, 2.230ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_0/h_counter_5 (FF)
  Destination:          vga_sync_0/v_counter_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.101ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.229 - 0.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_0/h_counter_5 to vga_sync_0/v_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.XQ      Tcko                  0.521   vga_sync_0/h_counter<5>
                                                       vga_sync_0/h_counter_5
    SLICE_X14Y14.G2      net (fanout=5)        1.140   vga_sync_0/h_counter<5>
    SLICE_X14Y14.Y       Tilo                  0.616   vga_sync_0/v_counter_not0001
                                                       vga_sync_0/h_end11
    SLICE_X14Y14.F4      net (fanout=12)       0.065   vga_sync_0/N5
    SLICE_X14Y14.X       Tilo                  0.601   vga_sync_0/v_counter_not0001
                                                       vga_sync_0/v_counter_not00011
    SLICE_X14Y9.CE       net (fanout=7)        1.003   vga_sync_0/v_counter_not0001
    SLICE_X14Y9.CLK      Tceck                 0.155   vga_sync_0/v_counter<5>
                                                       vga_sync_0/v_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (1.893ns logic, 2.208ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_sync_0/v_counter_7 (SLICE_X14Y8.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_0/h_counter_4 (FF)
  Destination:          vga_sync_0/v_counter_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.627ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.229 - 0.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_0/h_counter_4 to vga_sync_0/v_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.YQ      Tcko                  0.596   vga_sync_0/h_counter<5>
                                                       vga_sync_0/h_counter_4
    SLICE_X15Y16.G4      net (fanout=4)        1.092   vga_sync_0/h_counter<4>
    SLICE_X15Y16.Y       Tilo                  0.561   vga_sync_0/h_counter<10>
                                                       vga_sync_0/h_end17
    SLICE_X14Y14.F1      net (fanout=12)       0.619   vga_sync_0/h_end17
    SLICE_X14Y14.X       Tilo                  0.601   vga_sync_0/v_counter_not0001
                                                       vga_sync_0/v_counter_not00011
    SLICE_X14Y8.CE       net (fanout=7)        1.003   vga_sync_0/v_counter_not0001
    SLICE_X14Y8.CLK      Tceck                 0.155   vga_sync_0/v_counter<7>
                                                       vga_sync_0/v_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (1.913ns logic, 2.714ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_0/h_counter_8 (FF)
  Destination:          vga_sync_0/v_counter_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.143ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.229 - 0.254)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_0/h_counter_8 to vga_sync_0/v_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.YQ      Tcko                  0.596   vga_sync_0/h_counter<9>
                                                       vga_sync_0/h_counter_8
    SLICE_X15Y16.G2      net (fanout=4)        0.608   vga_sync_0/h_counter<8>
    SLICE_X15Y16.Y       Tilo                  0.561   vga_sync_0/h_counter<10>
                                                       vga_sync_0/h_end17
    SLICE_X14Y14.F1      net (fanout=12)       0.619   vga_sync_0/h_end17
    SLICE_X14Y14.X       Tilo                  0.601   vga_sync_0/v_counter_not0001
                                                       vga_sync_0/v_counter_not00011
    SLICE_X14Y8.CE       net (fanout=7)        1.003   vga_sync_0/v_counter_not0001
    SLICE_X14Y8.CLK      Tceck                 0.155   vga_sync_0/v_counter<7>
                                                       vga_sync_0/v_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (1.913ns logic, 2.230ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_0/h_counter_5 (FF)
  Destination:          vga_sync_0/v_counter_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.101ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.229 - 0.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_0/h_counter_5 to vga_sync_0/v_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.XQ      Tcko                  0.521   vga_sync_0/h_counter<5>
                                                       vga_sync_0/h_counter_5
    SLICE_X14Y14.G2      net (fanout=5)        1.140   vga_sync_0/h_counter<5>
    SLICE_X14Y14.Y       Tilo                  0.616   vga_sync_0/v_counter_not0001
                                                       vga_sync_0/h_end11
    SLICE_X14Y14.F4      net (fanout=12)       0.065   vga_sync_0/N5
    SLICE_X14Y14.X       Tilo                  0.601   vga_sync_0/v_counter_not0001
                                                       vga_sync_0/v_counter_not00011
    SLICE_X14Y8.CE       net (fanout=7)        1.003   vga_sync_0/v_counter_not0001
    SLICE_X14Y8.CLK      Tceck                 0.155   vga_sync_0/v_counter<7>
                                                       vga_sync_0/v_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (1.893ns logic, 2.208ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_inst_0/CLKFX_BUF" derived from
 NET "clock_inst_0/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 6.67 to 12.500 nS and duty cycle corrected to HIGH 6.249 nS 

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X16Y13.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_0/video_on_reg (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.961ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (0.484 - 0.396)
  Source Clock:         clk rising at 12.500ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_0/video_on_reg to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.XQ      Tcko                  0.396   vga_sync_0/video_on_reg
                                                       vga_sync_0/video_on_reg
    SLICE_X16Y13.CE      net (fanout=4)        0.565   vga_sync_0/video_on_reg
    SLICE_X16Y13.CLK     Tckce       (-Th)     0.000   rgb_reg<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (0.396ns logic, 0.565ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X16Y13.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_0/video_on_reg (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.961ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (0.484 - 0.396)
  Source Clock:         clk rising at 12.500ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_0/video_on_reg to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.XQ      Tcko                  0.396   vga_sync_0/video_on_reg
                                                       vga_sync_0/video_on_reg
    SLICE_X16Y13.CE      net (fanout=4)        0.565   vga_sync_0/video_on_reg
    SLICE_X16Y13.CLK     Tckce       (-Th)     0.000   rgb_reg<1>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (0.396ns logic, 0.565ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_sync_0/mod2_reg (SLICE_X14Y12.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_0/mod2_reg (FF)
  Destination:          vga_sync_0/mod2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.014ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 12.500ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_0/mod2_reg to vga_sync_0/mod2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.YQ      Tcko                  0.477   vga_sync_0/mod2_reg
                                                       vga_sync_0/mod2_reg
    SLICE_X14Y12.BY      net (fanout=9)        0.400   vga_sync_0/mod2_reg
    SLICE_X14Y12.CLK     Tckdi       (-Th)    -0.137   vga_sync_0/mod2_reg
                                                       vga_sync_0/mod2_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.014ns (0.614ns logic, 0.400ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_inst_0/CLKFX_BUF" derived from
 NET "clock_inst_0/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 6.67 to 12.500 nS and duty cycle corrected to HIGH 6.249 nS 

--------------------------------------------------------------------------------
Slack: 9.498ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clock_inst_0/DCM_SP_INST/CLKFX
  Logical resource: clock_inst_0/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: clock_inst_0/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 11.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.249ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: vga_sync_0/h_counter<0>/CLK
  Logical resource: vga_sync_0/h_counter_0/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.249ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: vga_sync_0/v_counter<1>/CLK
  Logical resource: vga_sync_0/v_counter_1/CK
  Location pin: SLICE_X14Y7.CLK
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clock_inst_0/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clock_inst_0/CLKIN_IBUFG       |     83.333ns|     20.000ns|     31.000ns|            0|            0|            0|          574|
| clock_inst_0/CLKFX_BUF        |     12.500ns|      4.650ns|          N/A|            0|            0|          574|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_12
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_12         |    4.650|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 574 paths, 0 nets, and 249 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 08 18:22:27 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



