// Seed: 1317585891
module module_0;
  logic [7:0] id_2;
  supply0 id_4, id_5;
  assign id_2[""] = id_1;
  always @(posedge 1) begin : LABEL_0
    wait (id_4);
  end
endmodule
module module_1;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire id_1;
  assign id_1 = id_1;
  uwire id_3;
  always @(id_3 or posedge id_1 == 1) begin : LABEL_0
    if (1 < 1'b0 + id_3) $display;
  end
endmodule
module module_2;
  always @(posedge id_1) id_1 <= #1  (id_1);
  wire id_2;
  assign id_2 = id_2;
  module_0 modCall_1 ();
  wire id_3;
endmodule
