
---------- Begin Simulation Statistics ----------
final_tick                                 7954857000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 106983                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708004                       # Number of bytes of host memory used
host_op_rate                                   189488                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   280.42                       # Real time elapsed on the host
host_tick_rate                               28367725                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      53136004                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007955                       # Number of seconds simulated
sim_ticks                                  7954857000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12645189                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12017778                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      53136004                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.530324                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.530324                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  38281820                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 21563085                       # number of floating regfile writes
system.cpu.idleCycles                          138602                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                17806                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3210244                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.367875                       # Inst execution rate
system.cpu.iew.exec_refs                      8171097                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1383817                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  189338                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               6808068                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 25                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1157                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1396647                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            53877391                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6787280                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27540                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              53581937                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1353                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 47371                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  15143                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 49405                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            171                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        14977                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2829                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  72085045                       # num instructions consuming a value
system.cpu.iew.wb_count                      53564547                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.581658                       # average fanout of values written-back
system.cpu.iew.wb_producers                  41928827                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.366782                       # insts written-back per cycle
system.cpu.iew.wb_sent                       53571428                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 52186904                       # number of integer regfile reads
system.cpu.int_regfile_writes                26718309                       # number of integer regfile writes
system.cpu.ipc                               1.885640                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.885640                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            917565      1.71%      1.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              28126685     52.47%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1921      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 99370      0.19%     54.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1322561      2.47%     56.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     56.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3066      0.01%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2644801      4.93%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7408      0.01%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2640851      4.93%     66.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 208      0.00%     66.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2988      0.01%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4390880      8.19%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2196029      4.10%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3074680      5.74%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1948041      3.63%     88.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1377119      2.57%     90.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4846603      9.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8656      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               53609478                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                22897973                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            45796436                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     22891580                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           22989046                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      458394                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008551                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  455834     99.44%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    108      0.02%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     49      0.01%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    12      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   20      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1110      0.24%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   802      0.17%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                90      0.02%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              369      0.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30252334                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           77657934                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     30672967                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          31629750                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   53877364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  53609478                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  27                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          741260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5908                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1122826                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15771113                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.399220                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.029018                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              860473      5.46%      5.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2085194     13.22%     18.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3168675     20.09%     38.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2627572     16.66%     55.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2593470     16.44%     71.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1385667      8.79%     80.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1693442     10.74%     91.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1011609      6.41%     97.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              345011      2.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15771113                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.369606                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              4619                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1622                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              6808068                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1396647                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18092420                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         15909715                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1556                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    63                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        25244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         59197                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          522                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72299                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            522                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3281090                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1929147                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             15059                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               938803                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  937197                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.828931                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  445026                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          447637                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             441070                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6567                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1030                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          717777                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             14356                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     15668521                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.391258                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.880592                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1634041     10.43%     10.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4595172     29.33%     39.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2238463     14.29%     54.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1360896      8.69%     62.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          454936      2.90%     65.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          894104      5.71%     71.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          455118      2.90%     74.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1326082      8.46%     82.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2709709     17.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     15668521                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               53136004                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     8087073                       # Number of memory references committed
system.cpu.commit.loads                       6720045                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3180141                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   22852935                       # Number of committed floating point instructions.
system.cpu.commit.integer                    36857888                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                441376                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       901824      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     27791777     52.30%     54.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1415      0.00%     54.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.18%     54.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1317565      2.48%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2637146      4.96%     61.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     61.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.01%     61.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2637464      4.96%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          208      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4389100      8.26%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2194610      4.13%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3072327      5.78%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1886821      3.55%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1360171      2.56%     90.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      4833224      9.10%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6857      0.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     53136004                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2709709                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      7659472                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7659472                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7659472                       # number of overall hits
system.cpu.dcache.overall_hits::total         7659472                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        46137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          46137                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        46137                       # number of overall misses
system.cpu.dcache.overall_misses::total         46137                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2958202991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2958202991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2958202991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2958202991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7705609                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7705609                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7705609                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7705609                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64117.801136                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64117.801136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64117.801136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64117.801136                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18597                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               650                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.610769                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30185                       # number of writebacks
system.cpu.dcache.writebacks::total             30185                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12171                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12171                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12171                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12171                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33966                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2327116491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2327116491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2327116491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2327116491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004408                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004408                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004408                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004408                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68513.115792                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68513.115792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68513.115792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68513.115792                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33454                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6321923                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6321923                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    810485000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    810485000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6338520                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6338520                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48833.222872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48833.222872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    209173000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    209173000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47206.725344                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47206.725344                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1337549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29540                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29540                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2147717991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2147717991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1367089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1367089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021608                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021608                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72705.416080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72705.416080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29535                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29535                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2117943491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2117943491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71709.615405                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71709.615405                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.928518                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7693438                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33966                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            226.504092                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.928518                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15445184                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15445184                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1839498                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               7117730                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2908772                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3889970                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  15143                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               932985                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1185                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               54059856                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  5550                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     6786312                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1383881                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           577                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1381                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3718737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       30540009                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3281090                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1823293                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      12031484                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   32592                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  555                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3977                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3642151                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4666                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           15771113                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.441462                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.553761                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  6626770     42.02%     42.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   785132      4.98%     47.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1119973      7.10%     54.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   337606      2.14%     56.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   670836      4.25%     60.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   342745      2.17%     62.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   239538      1.52%     64.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   784615      4.98%     69.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  4863898     30.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             15771113                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.206232                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.919582                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3638427                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3638427                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3638427                       # number of overall hits
system.cpu.icache.overall_hits::total         3638427                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3723                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3723                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3723                       # number of overall misses
system.cpu.icache.overall_misses::total          3723                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    215306500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    215306500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    215306500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    215306500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3642150                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3642150                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3642150                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3642150                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57831.453129                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57831.453129                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57831.453129                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57831.453129                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          825                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2184                       # number of writebacks
system.cpu.icache.writebacks::total              2184                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1028                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1028                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1028                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1028                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2695                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2695                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2695                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2695                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160176500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160176500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160176500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160176500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000740                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000740                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000740                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000740                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59434.693878                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59434.693878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59434.693878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59434.693878                       # average overall mshr miss latency
system.cpu.icache.replacements                   2184                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3638427                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3638427                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3723                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3723                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    215306500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    215306500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3642150                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3642150                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57831.453129                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57831.453129                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1028                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1028                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2695                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2695                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160176500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160176500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000740                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000740                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59434.693878                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59434.693878                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.978389                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3641122                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2695                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1351.065677                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.978389                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7286995                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7286995                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3642776                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           851                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      447246                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   88007                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   61                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 171                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  29616                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   80                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    499                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7954857000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  15143                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2965031                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  308812                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3055                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   5668066                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               6811006                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               53991225                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3155                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5558583                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    953                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 360708                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            60858593                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   122603367                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 52986923                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  38351320                       # Number of floating rename lookups
system.cpu.rename.committedMaps              59790726                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1067718                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      65                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  29                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15720121                       # count of insts added to the skid buffer
system.cpu.rob.reads                         66803987                       # The number of ROB reads
system.cpu.rob.writes                       107811161                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   53136004                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  528                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2178                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2706                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 528                       # number of overall hits
system.l2.overall_hits::.cpu.data                2178                       # number of overall hits
system.l2.overall_hits::total                    2706                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2165                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              31788                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33953                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2165                       # number of overall misses
system.l2.overall_misses::.cpu.data             31788                       # number of overall misses
system.l2.overall_misses::total                 33953                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    150487500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2252780500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2403268000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    150487500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2252780500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2403268000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2693                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33966                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36659                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2693                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33966                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36659                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.803936                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.935877                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.926185                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.803936                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.935877                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.926185                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69509.237875                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70868.897068                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70782.198922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69509.237875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70868.897068                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70782.198922                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21100                       # number of writebacks
system.l2.writebacks::total                     21100                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         31788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33953                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        31788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33953                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128363250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1927647250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2056010500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128363250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1927647250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2056010500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.803936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.935877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.926185                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.803936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.935877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.926185                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59290.184758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60640.721341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60554.604895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59290.184758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60640.721341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60554.604895                       # average overall mshr miss latency
system.l2.replacements                          25765                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30185                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30185                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30185                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30185                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2180                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2180                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2180                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2180                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   351                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           29184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29184                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2069832500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2069832500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         29535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.988116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70923.536870                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70923.536870                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        29184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1771295500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1771295500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.988116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60694.061815                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60694.061815                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150487500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150487500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2693                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2693                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.803936                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.803936                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69509.237875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69509.237875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128363250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128363250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.803936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.803936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59290.184758                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59290.184758                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    182948000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    182948000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.587678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.587678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70256.528418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70256.528418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    156351750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    156351750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.587678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.587678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60042.914747                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60042.914747                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7787.357826                       # Cycle average of tags in use
system.l2.tags.total_refs                       72288                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33957                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.128810                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.729875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       456.257095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7330.370857                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.055695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.894821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.950605                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4470                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    612269                       # Number of tag accesses
system.l2.tags.data_accesses                   612269                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     21100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     31782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000962799500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1201                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1201                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               90667                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19893                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33953                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21100                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33953                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21100                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.46                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 33953                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21100                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   32217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.253955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.257062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.066613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1192     99.25%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.67%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1201                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.544546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.523640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.838584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              273     22.73%     22.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.08%     22.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              927     77.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1201                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2172992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1350400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    273.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7954752500                       # Total gap between requests
system.mem_ctrls.avgGap                     144492.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       138560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2034048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1348544                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 17418289.228832148015                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 255698876.799419552088                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 169524606.161996394396                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2165                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        31788                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        21100                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     56918250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    878703250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 178893317500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26290.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27642.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8478356.28                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       138560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2034432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2172992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       138560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       138560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1350400                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1350400                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2165                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        31788                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          33953                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        21100                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         21100                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     17418289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    255747149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        273165438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     17418289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     17418289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    169757923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       169757923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    169757923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     17418289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    255747149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       442923361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                33947                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               21071                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               299115250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             169735000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          935621500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8811.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27561.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29253                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              18475                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.17                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.68                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7288                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   482.933041                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   329.441897                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   357.839954                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          991     13.60%     13.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1643     22.54%     36.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          777     10.66%     46.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          635      8.71%     55.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          748     10.26%     65.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          294      4.03%     69.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          318      4.36%     74.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          638      8.75%     82.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1244     17.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7288                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2172608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1348544                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              273.117166                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              169.524606                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        26646480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14155350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      122493840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      55352880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 627547440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2493292290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    955050720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4294539000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.863759                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2452809000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    265460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5236588000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        25404120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13502610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      119887740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      54637740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 627547440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2494088010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    954380640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4289448300                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.223810                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2450933000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    265460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5238464000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4769                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21100                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4144                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29184                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4769                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        93150                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        93150                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  93150                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3523392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3523392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3523392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33953                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33953    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               33953                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            35899250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42441250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              7126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51285                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2184                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7934                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29535                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29535                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2695                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4431                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7572                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       101386                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                108958                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       312128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4105664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4417792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           25767                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1350528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62426                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008522                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091922                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61894     99.15%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    532      0.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62426                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7954857000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           68518500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4043498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          50949000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
