module module_0 (
    output id_1,
    output id_2,
    output logic id_3
);
  id_4 id_5 (
      .id_1(id_2),
      .id_3(id_1),
      .id_3(id_1),
      .id_2(id_3)
  );
  always @(posedge id_3)
    if (id_2) begin
    end
  logic id_6;
endmodule
