version 3
c:\5248021\ce2704_hw10\piggy.v
piggy
VERILOG
VERILOG
piggy_test.xwv
Clocked
-
-
1600000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
50000000
50000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
b10_in
clk
b1_in
clk
b5_in
clk
full_led
clk
reset
clk
segment0
clk
segment1
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
full_led_DIFF
segment0_DIFF
segment1_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
b10_in
b1_in
b5_in
reset
full_led
segment0
segment1
SIGNAL_ORDER_END
-X-X-X-

